<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 15:16:49 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.twr pong_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock vga_clock</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

[IGNORED:]create_clock -name {pll/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>

Combinational Loops
-------------------
++++ Loop1
paused_menu/i14_3_lut/B	->	paused_menu/i14_3_lut/Z

++++ Loop2
paused_menu/i1_3_lut/C	->	paused_menu/i1_3_lut/Z

++++ Loop3
paused_menu/i1_3_lut_adj_143/B	->	paused_menu/i1_3_lut_adj_143/Z

++++ Loop4
paused_menu/i1_3_lut_adj_142/B	->	paused_menu/i1_3_lut_adj_142/Z

++++ Loop5
menu/i1_2_lut_3_lut_adj_67/C	->	menu/i1_2_lut_3_lut_adj_67/Z

++++ Loop6
menu/i7331_4_lut_3_lut/C	->	menu/i7331_4_lut_3_lut/Z


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk"</big></U></B>

create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          21.152 ns |         47.277 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clock                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "vga_clock"</big></U></B>

create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock vga_clock             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clock                         |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          16.555 ns |         60.405 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock vga_clock             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 3.34518%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_generated_clock -name {vga_clock</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>} -source [get_pins {pll/lscc_pll_inst/</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>u_PLL_B/REFERENCECLK}] -multiply_by 67 </A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>-divide_by 32 [get_pins {pll/lscc_pll_i</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>nst/u_PLL_B/OUTGLOBAL }] </A>               |   39.800 ns |   23.245 ns |    4   |   16.555 ns |  60.405 MHz |       31       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_clock -name {clk} -period 83.333</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>3333333333 [get_nets clk]</A>               |   83.333 ns |   62.181 ns |   13   |   21.152 ns |  47.277 MHz |       40       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
{vga_driver/v_count__i9/SP   vga_driver/v_count__i8/SP}              
                                         |   23.246 ns 
{vga_driver/v_count__i7/SP   vga_driver/v_count__i6/SP}              
                                         |   23.246 ns 
{vga_driver/v_count__i5/SP   vga_driver/v_count__i4/SP}              
                                         |   23.246 ns 
vga_driver/v_count__i1/D                 |   23.801 ns 
vga_driver/h_count_514__i9/SR            |   23.842 ns 
{vga_driver/h_count_514__i7/SR   vga_driver/h_count_514__i8/SR}              
                                         |   23.842 ns 
vga_driver/v_count__i3/D                 |   23.907 ns 
{vga_driver/h_count_514__i5/SR   vga_driver/h_count_514__i6/SR}              
                                         |   23.922 ns 
{vga_driver/h_count_514__i3/SR   vga_driver/h_count_514__i4/SR}              
                                         |   23.922 ns 
{vga_driver/h_count_514__i1/SR   vga_driver/h_count_514__i2/SR}              
                                         |   23.922 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_generated_clock -name {vga_clock</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>} -source [get_pins {pll/lscc_pll_inst/</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>u_PLL_B/REFERENCECLK}] -multiply_by 67 </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>-divide_by 32 [get_pins {pll/lscc_pll_i</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>nst/u_PLL_B/OUTGLOBAL }] </A>               |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       31       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_clock -name {clk} -period 83.333</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>3333333333 [get_nets clk]</A>               |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       40       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
buzzer_clock_513__i1/D                   |    3.417 ns 
buzzer_clock_513__i2/D                   |    3.417 ns 
buzzer_clock_513__i9/D                   |    3.417 ns 
buzzer_clock_513__i7/D                   |    3.417 ns 
buzzer_clock_513__i8/D                   |    3.417 ns 
buzzer_clock_513__i5/D                   |    3.417 ns 
buzzer_clock_513__i6/D                   |    3.417 ns 
buzzer_clock_513__i3/D                   |    3.417 ns 
buzzer_clock_513__i4/D                   |    3.417 ns 
buzzer_clock_513__i0/D                   |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
buzzer_i0/PADDO                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 5 End Points          |           Type           
-------------------------------------------------------------------
{vga_driver/v_count__i9/SR   vga_driver/v_count__i8/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i7/SR   vga_driver/v_count__i6/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i5/SR   vga_driver/v_count__i4/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i3/SR   vga_driver/v_count__i2/SR}                           
                                        |           No arrival time
{vga_driver/v_count__i1/SR   vga_driver/v_count__i0/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         5
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
button_enter                            |                     input
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
player_two_down                         |                     input
buzzer                                  |                    output
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
pos_y_i9                                |                  No Clock
accelerator_timer_517__i5               |                  No Clock
accelerator_timer_517__i6               |                  No Clock
accelerator_timer_517__i1               |                  No Clock
accelerator_timer_517__i2               |                  No Clock
accelerator_timer_517__i0               |                  No Clock
pos_y_i3                                |                  No Clock
pos_y_i4                                |                  No Clock
pos_y_i7                                |                  No Clock
pos_y_i8                                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       901
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : {vga_driver/v_count__i5/SP   vga_driver/v_count__i4/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 83.2% (route), 16.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.245 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.356
-------------------------------------------   ------
End-of-path arrival time( ns )                26.983

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/CK",
        "phy_name":"SLICE_166/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/Q",
        "phy_name":"SLICE_166/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_driver/v_count__i5/SP   vga_driver/v_count__i4/SP}",
        "phy_name":"SLICE_277/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i1/CK",
            "phy_name":"SLICE_166/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i1/Q",
            "phy_name":"SLICE_166/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":16.322,
        "delay":4.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/A",
            "phy_name":"SLICE_1587/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/Z",
            "phy_name":"SLICE_1587/F0"
        },
        "arrive":16.772,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n128",
            "phy_name":"vga_driver/n128"
        },
        "arrive":19.328,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut/D",
            "phy_name":"SLICE_1353/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut/Z",
            "phy_name":"SLICE_1353/F1"
        },
        "arrive":19.778,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12_adj_1163",
            "phy_name":"n12_adj_1163"
        },
        "arrive":22.268,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"menu/i1_4_lut/C",
            "phy_name":"SLICE_1596/B1"
        },
        "pin1":
        {
            "log_name":"menu/i1_4_lut/Z",
            "phy_name":"SLICE_1596/F1"
        },
        "arrive":22.718,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99090",
            "phy_name":"n99090"
        },
        "arrive":26.983,
        "delay":4.265
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i1/CK   vga_driver/h_count_514__i2/CK}->vga_driver/h_count_514__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  16      
pixel_col[1]                                              NET DELAY        4.304        16.322  1       
vga_driver/i1_2_lut_adj_88/A->vga_driver/i1_2_lut_adj_88/Z
                                          SLICE_R21C15C   C0_TO_F0_DELAY   0.450        16.772  2       
vga_driver/n128                                           NET DELAY        2.556        19.328  1       
vga_driver/i5_4_lut/D->vga_driver/i5_4_lut/Z
                                          SLICE_R21C15A   A1_TO_F1_DELAY   0.450        19.778  1       
n12_adj_1163                                              NET DELAY        2.490        22.268  1       
menu/i1_4_lut/C->menu/i1_4_lut/Z          SLICE_R21C15B   B1_TO_F1_DELAY   0.450        22.718  11      
n99090                                                    NET DELAY        4.265        26.983  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/CK",
        "phy_name":"SLICE_277/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : {vga_driver/v_count__i7/SP   vga_driver/v_count__i6/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 83.2% (route), 16.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.245 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.356
-------------------------------------------   ------
End-of-path arrival time( ns )                26.983

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/CK",
        "phy_name":"SLICE_166/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/Q",
        "phy_name":"SLICE_166/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_driver/v_count__i7/SP   vga_driver/v_count__i6/SP}",
        "phy_name":"SLICE_275/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i1/CK",
            "phy_name":"SLICE_166/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i1/Q",
            "phy_name":"SLICE_166/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":16.322,
        "delay":4.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/A",
            "phy_name":"SLICE_1587/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/Z",
            "phy_name":"SLICE_1587/F0"
        },
        "arrive":16.772,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n128",
            "phy_name":"vga_driver/n128"
        },
        "arrive":19.328,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut/D",
            "phy_name":"SLICE_1353/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut/Z",
            "phy_name":"SLICE_1353/F1"
        },
        "arrive":19.778,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12_adj_1163",
            "phy_name":"n12_adj_1163"
        },
        "arrive":22.268,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"menu/i1_4_lut/C",
            "phy_name":"SLICE_1596/B1"
        },
        "pin1":
        {
            "log_name":"menu/i1_4_lut/Z",
            "phy_name":"SLICE_1596/F1"
        },
        "arrive":22.718,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99090",
            "phy_name":"n99090"
        },
        "arrive":26.983,
        "delay":4.265
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i1/CK   vga_driver/h_count_514__i2/CK}->vga_driver/h_count_514__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  16      
pixel_col[1]                                              NET DELAY        4.304        16.322  1       
vga_driver/i1_2_lut_adj_88/A->vga_driver/i1_2_lut_adj_88/Z
                                          SLICE_R21C15C   C0_TO_F0_DELAY   0.450        16.772  2       
vga_driver/n128                                           NET DELAY        2.556        19.328  1       
vga_driver/i5_4_lut/D->vga_driver/i5_4_lut/Z
                                          SLICE_R21C15A   A1_TO_F1_DELAY   0.450        19.778  1       
n12_adj_1163                                              NET DELAY        2.490        22.268  1       
menu/i1_4_lut/C->menu/i1_4_lut/Z          SLICE_R21C15B   B1_TO_F1_DELAY   0.450        22.718  11      
n99090                                                    NET DELAY        4.265        26.983  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i7/CK",
        "phy_name":"SLICE_275/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : {vga_driver/v_count__i9/SP   vga_driver/v_count__i8/SP}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 83.2% (route), 16.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.245 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             16.356
-------------------------------------------   ------
End-of-path arrival time( ns )                26.983

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/CK",
        "phy_name":"SLICE_166/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/Q",
        "phy_name":"SLICE_166/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_driver/v_count__i9/SP   vga_driver/v_count__i8/SP}",
        "phy_name":"SLICE_273/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i1/CK",
            "phy_name":"SLICE_166/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i1/Q",
            "phy_name":"SLICE_166/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":16.322,
        "delay":4.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/A",
            "phy_name":"SLICE_1587/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/Z",
            "phy_name":"SLICE_1587/F0"
        },
        "arrive":16.772,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n128",
            "phy_name":"vga_driver/n128"
        },
        "arrive":19.328,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut/D",
            "phy_name":"SLICE_1353/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut/Z",
            "phy_name":"SLICE_1353/F1"
        },
        "arrive":19.778,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12_adj_1163",
            "phy_name":"n12_adj_1163"
        },
        "arrive":22.268,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"menu/i1_4_lut/C",
            "phy_name":"SLICE_1596/B1"
        },
        "pin1":
        {
            "log_name":"menu/i1_4_lut/Z",
            "phy_name":"SLICE_1596/F1"
        },
        "arrive":22.718,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99090",
            "phy_name":"n99090"
        },
        "arrive":26.983,
        "delay":4.265
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i1/CK   vga_driver/h_count_514__i2/CK}->vga_driver/h_count_514__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  16      
pixel_col[1]                                              NET DELAY        4.304        16.322  1       
vga_driver/i1_2_lut_adj_88/A->vga_driver/i1_2_lut_adj_88/Z
                                          SLICE_R21C15C   C0_TO_F0_DELAY   0.450        16.772  2       
vga_driver/n128                                           NET DELAY        2.556        19.328  1       
vga_driver/i5_4_lut/D->vga_driver/i5_4_lut/Z
                                          SLICE_R21C15A   A1_TO_F1_DELAY   0.450        19.778  1       
n12_adj_1163                                              NET DELAY        2.490        22.268  1       
menu/i1_4_lut/C->menu/i1_4_lut/Z          SLICE_R21C15B   B1_TO_F1_DELAY   0.450        22.718  11      
n99090                                                    NET DELAY        4.265        26.983  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i9/CK",
        "phy_name":"SLICE_273/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i6/Q
Path End         : vga_driver/v_count__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.3% (route), 17.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.800 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.801
-------------------------------------------   ------
End-of-path arrival time( ns )                26.428

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i7/CK",
        "phy_name":"SLICE_275/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/Q",
        "phy_name":"SLICE_275/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i1/D",
        "phy_name":"SLICE_281/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i6/CK",
            "phy_name":"SLICE_275/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i6/Q",
            "phy_name":"SLICE_275/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[6]",
            "phy_name":"pixel_row[6]"
        },
        "arrive":17.064,
        "delay":5.046
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i3_3_lut_4_lut/D",
            "phy_name":"SLICE_1496/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i3_3_lut_4_lut/Z",
            "phy_name":"SLICE_1496/F0"
        },
        "arrive":17.514,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154",
            "phy_name":"n154"
        },
        "arrive":20.666,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4_4_lut/D",
            "phy_name":"SLICE_1597/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4_4_lut/Z",
            "phy_name":"SLICE_1597/F1"
        },
        "arrive":21.143,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n10",
            "phy_name":"vga_driver/n10"
        },
        "arrive":25.951,
        "delay":4.808
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_4_lut_adj_99/B",
            "phy_name":"SLICE_281/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_4_lut_adj_99/Z",
            "phy_name":"SLICE_281/F0"
        },
        "arrive":26.428,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[1]",
            "phy_name":"vga_driver/n38[1]"
        },
        "arrive":26.428,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i7/CK   vga_driver/v_count__i6/CK}->vga_driver/v_count__i6/Q
                                          SLICE_R22C11C   CLK_TO_Q1_DELAY  1.391        12.018  29      
pixel_row[6]                                              NET DELAY        5.046        17.064  1       
vga_driver/i3_3_lut_4_lut/D->vga_driver/i3_3_lut_4_lut/Z
                                          SLICE_R19C13B   A0_TO_F0_DELAY   0.450        17.514  2       
n154                                                      NET DELAY        3.152        20.666  1       
vga_driver/i4_4_lut/D->vga_driver/i4_4_lut/Z
                                          SLICE_R19C11C   A1_TO_F1_DELAY   0.477        21.143  10      
vga_driver/n10                                            NET DELAY        4.808        25.951  1       
vga_driver/i1_2_lut_4_lut_adj_99/B->vga_driver/i1_2_lut_4_lut_adj_99/Z
                                          SLICE_R22C10C   A0_TO_F0_DELAY   0.477        26.428  1       
vga_driver/n38[1]                                         NET DELAY        0.000        26.428  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i1/CK",
        "phy_name":"SLICE_281/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : {vga_driver/h_count_514__i7/SR   vga_driver/h_count_514__i8/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.841 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.429
-------------------------------------------   ------
End-of-path arrival time( ns )                26.056

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/CK",
        "phy_name":"SLICE_166/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/Q",
        "phy_name":"SLICE_166/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_driver/h_count_514__i7/SR   vga_driver/h_count_514__i8/SR}",
        "phy_name":"SLICE_163/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i1/CK",
            "phy_name":"SLICE_166/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i1/Q",
            "phy_name":"SLICE_166/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":16.322,
        "delay":4.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/A",
            "phy_name":"SLICE_1587/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/Z",
            "phy_name":"SLICE_1587/F0"
        },
        "arrive":16.772,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n128",
            "phy_name":"vga_driver/n128"
        },
        "arrive":19.328,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut/D",
            "phy_name":"SLICE_1353/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut/Z",
            "phy_name":"SLICE_1353/F1"
        },
        "arrive":19.778,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12_adj_1163",
            "phy_name":"n12_adj_1163"
        },
        "arrive":22.268,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"menu/i1_4_lut/C",
            "phy_name":"SLICE_1596/B1"
        },
        "pin1":
        {
            "log_name":"menu/i1_4_lut/Z",
            "phy_name":"SLICE_1596/F1"
        },
        "arrive":22.718,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99090",
            "phy_name":"n99090"
        },
        "arrive":26.056,
        "delay":3.338
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i1/CK   vga_driver/h_count_514__i2/CK}->vga_driver/h_count_514__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  16      
pixel_col[1]                                              NET DELAY        4.304        16.322  1       
vga_driver/i1_2_lut_adj_88/A->vga_driver/i1_2_lut_adj_88/Z
                                          SLICE_R21C15C   C0_TO_F0_DELAY   0.450        16.772  2       
vga_driver/n128                                           NET DELAY        2.556        19.328  1       
vga_driver/i5_4_lut/D->vga_driver/i5_4_lut/Z
                                          SLICE_R21C15A   A1_TO_F1_DELAY   0.450        19.778  1       
n12_adj_1163                                              NET DELAY        2.490        22.268  1       
menu/i1_4_lut/C->menu/i1_4_lut/Z          SLICE_R21C15B   B1_TO_F1_DELAY   0.450        22.718  11      
n99090                                                    NET DELAY        3.338        26.056  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i7/CK",
        "phy_name":"SLICE_163/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : vga_driver/h_count_514__i9/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.841 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.429
-------------------------------------------   ------
End-of-path arrival time( ns )                26.056

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/CK",
        "phy_name":"SLICE_166/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/Q",
        "phy_name":"SLICE_166/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i9/SR",
        "phy_name":"SLICE_162/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i1/CK",
            "phy_name":"SLICE_166/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i1/Q",
            "phy_name":"SLICE_166/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":16.322,
        "delay":4.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/A",
            "phy_name":"SLICE_1587/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/Z",
            "phy_name":"SLICE_1587/F0"
        },
        "arrive":16.772,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n128",
            "phy_name":"vga_driver/n128"
        },
        "arrive":19.328,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut/D",
            "phy_name":"SLICE_1353/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut/Z",
            "phy_name":"SLICE_1353/F1"
        },
        "arrive":19.778,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12_adj_1163",
            "phy_name":"n12_adj_1163"
        },
        "arrive":22.268,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"menu/i1_4_lut/C",
            "phy_name":"SLICE_1596/B1"
        },
        "pin1":
        {
            "log_name":"menu/i1_4_lut/Z",
            "phy_name":"SLICE_1596/F1"
        },
        "arrive":22.718,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99090",
            "phy_name":"n99090"
        },
        "arrive":26.056,
        "delay":3.338
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i1/CK   vga_driver/h_count_514__i2/CK}->vga_driver/h_count_514__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  16      
pixel_col[1]                                              NET DELAY        4.304        16.322  1       
vga_driver/i1_2_lut_adj_88/A->vga_driver/i1_2_lut_adj_88/Z
                                          SLICE_R21C15C   C0_TO_F0_DELAY   0.450        16.772  2       
vga_driver/n128                                           NET DELAY        2.556        19.328  1       
vga_driver/i5_4_lut/D->vga_driver/i5_4_lut/Z
                                          SLICE_R21C15A   A1_TO_F1_DELAY   0.450        19.778  1       
n12_adj_1163                                              NET DELAY        2.490        22.268  1       
menu/i1_4_lut/C->menu/i1_4_lut/Z          SLICE_R21C15B   B1_TO_F1_DELAY   0.450        22.718  11      
n99090                                                    NET DELAY        3.338        26.056  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i9/CK",
        "phy_name":"SLICE_162/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i6/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.906 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     50.228

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.695
-------------------------------------------   ------
End-of-path arrival time( ns )                26.322

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i7/CK",
        "phy_name":"SLICE_275/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/Q",
        "phy_name":"SLICE_275/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i3/D",
        "phy_name":"SLICE_279/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i6/CK",
            "phy_name":"SLICE_275/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i6/Q",
            "phy_name":"SLICE_275/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[6]",
            "phy_name":"pixel_row[6]"
        },
        "arrive":17.064,
        "delay":5.046
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i3_3_lut_4_lut/D",
            "phy_name":"SLICE_1496/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i3_3_lut_4_lut/Z",
            "phy_name":"SLICE_1496/F0"
        },
        "arrive":17.514,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154",
            "phy_name":"n154"
        },
        "arrive":20.666,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4_4_lut/D",
            "phy_name":"SLICE_1597/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4_4_lut/Z",
            "phy_name":"SLICE_1597/F1"
        },
        "arrive":21.143,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n10",
            "phy_name":"vga_driver/n10"
        },
        "arrive":25.845,
        "delay":4.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_4_lut_adj_95/B",
            "phy_name":"SLICE_279/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_4_lut_adj_95/Z",
            "phy_name":"SLICE_279/F0"
        },
        "arrive":26.322,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[3]",
            "phy_name":"vga_driver/n38[3]"
        },
        "arrive":26.322,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i7/CK   vga_driver/v_count__i6/CK}->vga_driver/v_count__i6/Q
                                          SLICE_R22C11C   CLK_TO_Q1_DELAY  1.391        12.018  29      
pixel_row[6]                                              NET DELAY        5.046        17.064  1       
vga_driver/i3_3_lut_4_lut/D->vga_driver/i3_3_lut_4_lut/Z
                                          SLICE_R19C13B   A0_TO_F0_DELAY   0.450        17.514  2       
n154                                                      NET DELAY        3.152        20.666  1       
vga_driver/i4_4_lut/D->vga_driver/i4_4_lut/Z
                                          SLICE_R19C11C   A1_TO_F1_DELAY   0.477        21.143  10      
vga_driver/n10                                            NET DELAY        4.702        25.845  1       
vga_driver/i1_2_lut_4_lut_adj_95/B->vga_driver/i1_2_lut_4_lut_adj_95/Z
                                          SLICE_R22C10D   C0_TO_F0_DELAY   0.477        26.322  1       
vga_driver/n38[3]                                         NET DELAY        0.000        26.322  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i3/CK",
        "phy_name":"SLICE_279/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : vga_driver/h_count_514__i0/SR
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.1% (route), 17.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.921 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.349
-------------------------------------------   ------
End-of-path arrival time( ns )                25.976

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/CK",
        "phy_name":"SLICE_166/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/Q",
        "phy_name":"SLICE_166/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i0/SR",
        "phy_name":"SLICE_167/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i1/CK",
            "phy_name":"SLICE_166/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i1/Q",
            "phy_name":"SLICE_166/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":16.322,
        "delay":4.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/A",
            "phy_name":"SLICE_1587/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/Z",
            "phy_name":"SLICE_1587/F0"
        },
        "arrive":16.772,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n128",
            "phy_name":"vga_driver/n128"
        },
        "arrive":19.328,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut/D",
            "phy_name":"SLICE_1353/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut/Z",
            "phy_name":"SLICE_1353/F1"
        },
        "arrive":19.778,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12_adj_1163",
            "phy_name":"n12_adj_1163"
        },
        "arrive":22.268,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"menu/i1_4_lut/C",
            "phy_name":"SLICE_1596/B1"
        },
        "pin1":
        {
            "log_name":"menu/i1_4_lut/Z",
            "phy_name":"SLICE_1596/F1"
        },
        "arrive":22.718,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99090",
            "phy_name":"n99090"
        },
        "arrive":25.976,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i1/CK   vga_driver/h_count_514__i2/CK}->vga_driver/h_count_514__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  16      
pixel_col[1]                                              NET DELAY        4.304        16.322  1       
vga_driver/i1_2_lut_adj_88/A->vga_driver/i1_2_lut_adj_88/Z
                                          SLICE_R21C15C   C0_TO_F0_DELAY   0.450        16.772  2       
vga_driver/n128                                           NET DELAY        2.556        19.328  1       
vga_driver/i5_4_lut/D->vga_driver/i5_4_lut/Z
                                          SLICE_R21C15A   A1_TO_F1_DELAY   0.450        19.778  1       
n12_adj_1163                                              NET DELAY        2.490        22.268  1       
menu/i1_4_lut/C->menu/i1_4_lut/Z          SLICE_R21C15B   B1_TO_F1_DELAY   0.450        22.718  11      
n99090                                                    NET DELAY        3.258        25.976  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i0/CK",
        "phy_name":"SLICE_167/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : {vga_driver/h_count_514__i1/SR   vga_driver/h_count_514__i2/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.1% (route), 17.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.921 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.349
-------------------------------------------   ------
End-of-path arrival time( ns )                25.976

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/CK",
        "phy_name":"SLICE_166/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/Q",
        "phy_name":"SLICE_166/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_driver/h_count_514__i1/SR   vga_driver/h_count_514__i2/SR}",
        "phy_name":"SLICE_166/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i1/CK",
            "phy_name":"SLICE_166/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i1/Q",
            "phy_name":"SLICE_166/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":16.322,
        "delay":4.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/A",
            "phy_name":"SLICE_1587/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/Z",
            "phy_name":"SLICE_1587/F0"
        },
        "arrive":16.772,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n128",
            "phy_name":"vga_driver/n128"
        },
        "arrive":19.328,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut/D",
            "phy_name":"SLICE_1353/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut/Z",
            "phy_name":"SLICE_1353/F1"
        },
        "arrive":19.778,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12_adj_1163",
            "phy_name":"n12_adj_1163"
        },
        "arrive":22.268,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"menu/i1_4_lut/C",
            "phy_name":"SLICE_1596/B1"
        },
        "pin1":
        {
            "log_name":"menu/i1_4_lut/Z",
            "phy_name":"SLICE_1596/F1"
        },
        "arrive":22.718,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99090",
            "phy_name":"n99090"
        },
        "arrive":25.976,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i1/CK   vga_driver/h_count_514__i2/CK}->vga_driver/h_count_514__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  16      
pixel_col[1]                                              NET DELAY        4.304        16.322  1       
vga_driver/i1_2_lut_adj_88/A->vga_driver/i1_2_lut_adj_88/Z
                                          SLICE_R21C15C   C0_TO_F0_DELAY   0.450        16.772  2       
vga_driver/n128                                           NET DELAY        2.556        19.328  1       
vga_driver/i5_4_lut/D->vga_driver/i5_4_lut/Z
                                          SLICE_R21C15A   A1_TO_F1_DELAY   0.450        19.778  1       
n12_adj_1163                                              NET DELAY        2.490        22.268  1       
menu/i1_4_lut/C->menu/i1_4_lut/Z          SLICE_R21C15B   B1_TO_F1_DELAY   0.450        22.718  11      
n99090                                                    NET DELAY        3.258        25.976  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/CK",
        "phy_name":"SLICE_166/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : {vga_driver/h_count_514__i3/SR   vga_driver/h_count_514__i4/SR}
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 4
Delay Ratio      : 82.1% (route), 17.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 23.921 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Master Clock Source Latency                        0.000
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
- Setup Time                                         0.530
------------------------------------------------   -------
End-of-path required time( ns )                     49.897

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                             15.349
-------------------------------------------   ------
End-of-path arrival time( ns )                25.976

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/CK",
        "phy_name":"SLICE_166/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/Q",
        "phy_name":"SLICE_166/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_driver/h_count_514__i3/SR   vga_driver/h_count_514__i4/SR}",
        "phy_name":"SLICE_165/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i1/CK",
            "phy_name":"SLICE_166/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i1/Q",
            "phy_name":"SLICE_166/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":16.322,
        "delay":4.304
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/A",
            "phy_name":"SLICE_1587/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i1_2_lut_adj_88/Z",
            "phy_name":"SLICE_1587/F0"
        },
        "arrive":16.772,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n128",
            "phy_name":"vga_driver/n128"
        },
        "arrive":19.328,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i5_4_lut/D",
            "phy_name":"SLICE_1353/A1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i5_4_lut/Z",
            "phy_name":"SLICE_1353/F1"
        },
        "arrive":19.778,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n12_adj_1163",
            "phy_name":"n12_adj_1163"
        },
        "arrive":22.268,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"menu/i1_4_lut/C",
            "phy_name":"SLICE_1596/B1"
        },
        "pin1":
        {
            "log_name":"menu/i1_4_lut/Z",
            "phy_name":"SLICE_1596/F1"
        },
        "arrive":22.718,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n99090",
            "phy_name":"n99090"
        },
        "arrive":25.976,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i1/CK   vga_driver/h_count_514__i2/CK}->vga_driver/h_count_514__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  16      
pixel_col[1]                                              NET DELAY        4.304        16.322  1       
vga_driver/i1_2_lut_adj_88/A->vga_driver/i1_2_lut_adj_88/Z
                                          SLICE_R21C15C   C0_TO_F0_DELAY   0.450        16.772  2       
vga_driver/n128                                           NET DELAY        2.556        19.328  1       
vga_driver/i5_4_lut/D->vga_driver/i5_4_lut/Z
                                          SLICE_R21C15A   A1_TO_F1_DELAY   0.450        19.778  1       
n12_adj_1163                                              NET DELAY        2.490        22.268  1       
menu/i1_4_lut/C->menu/i1_4_lut/Z          SLICE_R21C15B   B1_TO_F1_DELAY   0.450        22.718  11      
n99090                                                    NET DELAY        3.258        25.976  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i3/CK",
        "phy_name":"SLICE_165/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 72.7% (route), 27.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 62.181 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       20.953
-------------------------------------   ------
End-of-path arrival time( ns )          26.463

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_67/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_67/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/D",
        "phy_name":"SLICE_1951/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_67/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_67/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_1/B1",
            "phy_name":"SLICE_67/B1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_1/CO1",
            "phy_name":"SLICE_67/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117294",
            "phy_name":"n117294"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI0",
            "phy_name":"SLICE_66/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO0",
            "phy_name":"SLICE_66/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130273",
            "phy_name":"n130273"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI1",
            "phy_name":"SLICE_66/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO1",
            "phy_name":"SLICE_66/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117296",
            "phy_name":"n117296"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI0",
            "phy_name":"SLICE_65/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO0",
            "phy_name":"SLICE_65/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130276",
            "phy_name":"n130276"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI1",
            "phy_name":"SLICE_65/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO1",
            "phy_name":"SLICE_65/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117298",
            "phy_name":"n117298"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI0",
            "phy_name":"SLICE_64/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO0",
            "phy_name":"SLICE_64/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130279",
            "phy_name":"n130279"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI1",
            "phy_name":"SLICE_64/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO1",
            "phy_name":"SLICE_64/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117300",
            "phy_name":"n117300"
        },
        "arrive":12.225,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_9/D0",
            "phy_name":"SLICE_63/D0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_9/S0",
            "phy_name":"SLICE_63/F0"
        },
        "arrive":12.675,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_40[7]",
            "phy_name":"timer_clock_14__N_40[7]"
        },
        "arrive":15.165,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i732_4_lut/B",
            "phy_name":"SLICE_1201/B0"
        },
        "pin1":
        {
            "log_name":"i732_4_lut/Z",
            "phy_name":"SLICE_1201/F0"
        },
        "arrive":15.642,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":15.947,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/A",
            "phy_name":"SLICE_1201/C1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1201/F1"
        },
        "arrive":16.397,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n121972",
            "phy_name":"n121972"
        },
        "arrive":20.079,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1199/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1199/F0"
        },
        "arrive":20.529,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_55",
            "phy_name":"timer_clock_14__N_55"
        },
        "arrive":25.986,
        "delay":5.457
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i64_2_lut/B",
            "phy_name":"SLICE_1951/A1"
        },
        "pin1":
        {
            "log_name":"i64_2_lut/Z",
            "phy_name":"SLICE_1951/F1"
        },
        "arrive":26.463,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n55",
            "phy_name":"n55"
        },
        "arrive":26.463,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R22C14A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     SLICE_R22C14A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117294                                                   NET DELAY            0.000         9.338  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    SLICE_R22C14B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130273                                                   NET DELAY            0.000         9.616  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    SLICE_R22C14B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117296                                                   NET DELAY            0.000         9.894  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    SLICE_R22C14C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130276                                                   NET DELAY            0.000        10.172  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    SLICE_R22C14C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117298                                                   NET DELAY            0.000        10.450  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    SLICE_R22C14D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130279                                                   NET DELAY            0.000        10.728  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    SLICE_R22C14D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117300                                                   NET DELAY            1.219        12.225  1       
add_66_add_5_9/D0->add_66_add_5_9/S0      SLICE_R22C15A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_40[7]                                   NET DELAY            2.490        15.165  1       
i732_4_lut/B->i732_4_lut/Z                SLICE_R21C14C   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R21C14C   C1_TO_F1_DELAY       0.450        16.397  2       
n121972                                                   NET DELAY            3.682        20.079  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R23C15C   B0_TO_F0_DELAY       0.450        20.529  11      
timer_clock_14__N_55                                      NET DELAY            5.457        25.986  1       
i64_2_lut/B->i64_2_lut/Z                  SLICE_R17C27C   A1_TO_F1_DELAY       0.477        26.463  1       
n55                                                       NET DELAY            0.000        26.463  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/CK",
        "phy_name":"SLICE_1951/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 70.0% (route), 30.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.088 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       19.046
-------------------------------------   ------
End-of-path arrival time( ns )          24.556

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_67/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_67/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i5/D",
        "phy_name":"SLICE_220/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_67/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_67/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_1/B1",
            "phy_name":"SLICE_67/B1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_1/CO1",
            "phy_name":"SLICE_67/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117294",
            "phy_name":"n117294"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI0",
            "phy_name":"SLICE_66/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO0",
            "phy_name":"SLICE_66/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130273",
            "phy_name":"n130273"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI1",
            "phy_name":"SLICE_66/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO1",
            "phy_name":"SLICE_66/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117296",
            "phy_name":"n117296"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI0",
            "phy_name":"SLICE_65/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO0",
            "phy_name":"SLICE_65/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130276",
            "phy_name":"n130276"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI1",
            "phy_name":"SLICE_65/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO1",
            "phy_name":"SLICE_65/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117298",
            "phy_name":"n117298"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI0",
            "phy_name":"SLICE_64/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO0",
            "phy_name":"SLICE_64/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130279",
            "phy_name":"n130279"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI1",
            "phy_name":"SLICE_64/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO1",
            "phy_name":"SLICE_64/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117300",
            "phy_name":"n117300"
        },
        "arrive":12.225,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_9/D0",
            "phy_name":"SLICE_63/D0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_9/S0",
            "phy_name":"SLICE_63/F0"
        },
        "arrive":12.675,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_40[7]",
            "phy_name":"timer_clock_14__N_40[7]"
        },
        "arrive":15.165,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i732_4_lut/B",
            "phy_name":"SLICE_1201/B0"
        },
        "pin1":
        {
            "log_name":"i732_4_lut/Z",
            "phy_name":"SLICE_1201/F0"
        },
        "arrive":15.642,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":15.947,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/A",
            "phy_name":"SLICE_1201/C1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1201/F1"
        },
        "arrive":16.397,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n121972",
            "phy_name":"n121972"
        },
        "arrive":20.079,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1199/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1199/F0"
        },
        "arrive":20.529,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_55",
            "phy_name":"timer_clock_14__N_55"
        },
        "arrive":24.079,
        "delay":3.550
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i7244_2_lut/A",
            "phy_name":"SLICE_220/C0"
        },
        "pin1":
        {
            "log_name":"i7244_2_lut/Z",
            "phy_name":"SLICE_220/F0"
        },
        "arrive":24.556,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107357",
            "phy_name":"n107357"
        },
        "arrive":24.556,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R22C14A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     SLICE_R22C14A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117294                                                   NET DELAY            0.000         9.338  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    SLICE_R22C14B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130273                                                   NET DELAY            0.000         9.616  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    SLICE_R22C14B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117296                                                   NET DELAY            0.000         9.894  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    SLICE_R22C14C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130276                                                   NET DELAY            0.000        10.172  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    SLICE_R22C14C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117298                                                   NET DELAY            0.000        10.450  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    SLICE_R22C14D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130279                                                   NET DELAY            0.000        10.728  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    SLICE_R22C14D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117300                                                   NET DELAY            1.219        12.225  1       
add_66_add_5_9/D0->add_66_add_5_9/S0      SLICE_R22C15A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_40[7]                                   NET DELAY            2.490        15.165  1       
i732_4_lut/B->i732_4_lut/Z                SLICE_R21C14C   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R21C14C   C1_TO_F1_DELAY       0.450        16.397  2       
n121972                                                   NET DELAY            3.682        20.079  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R23C15C   B0_TO_F0_DELAY       0.450        20.529  11      
timer_clock_14__N_55                                      NET DELAY            3.550        24.079  1       
i7244_2_lut/A->i7244_2_lut/Z              SLICE_R21C14A   C0_TO_F0_DELAY       0.477        24.556  1       
n107357                                                   NET DELAY            0.000        24.556  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i5/CK",
        "phy_name":"SLICE_220/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 69.5% (route), 30.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.353 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.781
-------------------------------------   ------
End-of-path arrival time( ns )          24.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_67/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_67/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i4/D",
        "phy_name":"SLICE_220/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_67/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_67/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_1/B1",
            "phy_name":"SLICE_67/B1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_1/CO1",
            "phy_name":"SLICE_67/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117294",
            "phy_name":"n117294"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI0",
            "phy_name":"SLICE_66/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO0",
            "phy_name":"SLICE_66/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130273",
            "phy_name":"n130273"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI1",
            "phy_name":"SLICE_66/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO1",
            "phy_name":"SLICE_66/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117296",
            "phy_name":"n117296"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI0",
            "phy_name":"SLICE_65/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO0",
            "phy_name":"SLICE_65/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130276",
            "phy_name":"n130276"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI1",
            "phy_name":"SLICE_65/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO1",
            "phy_name":"SLICE_65/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117298",
            "phy_name":"n117298"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI0",
            "phy_name":"SLICE_64/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO0",
            "phy_name":"SLICE_64/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130279",
            "phy_name":"n130279"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI1",
            "phy_name":"SLICE_64/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO1",
            "phy_name":"SLICE_64/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117300",
            "phy_name":"n117300"
        },
        "arrive":12.225,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_9/D0",
            "phy_name":"SLICE_63/D0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_9/S0",
            "phy_name":"SLICE_63/F0"
        },
        "arrive":12.675,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_40[7]",
            "phy_name":"timer_clock_14__N_40[7]"
        },
        "arrive":15.165,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i732_4_lut/B",
            "phy_name":"SLICE_1201/B0"
        },
        "pin1":
        {
            "log_name":"i732_4_lut/Z",
            "phy_name":"SLICE_1201/F0"
        },
        "arrive":15.642,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":15.947,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/A",
            "phy_name":"SLICE_1201/C1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1201/F1"
        },
        "arrive":16.397,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n121972",
            "phy_name":"n121972"
        },
        "arrive":20.079,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1199/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1199/F0"
        },
        "arrive":20.529,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_55",
            "phy_name":"timer_clock_14__N_55"
        },
        "arrive":23.814,
        "delay":3.285
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i7214_2_lut/A",
            "phy_name":"SLICE_220/D1"
        },
        "pin1":
        {
            "log_name":"i7214_2_lut/Z",
            "phy_name":"SLICE_220/F1"
        },
        "arrive":24.291,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107327",
            "phy_name":"n107327"
        },
        "arrive":24.291,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R22C14A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     SLICE_R22C14A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117294                                                   NET DELAY            0.000         9.338  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    SLICE_R22C14B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130273                                                   NET DELAY            0.000         9.616  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    SLICE_R22C14B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117296                                                   NET DELAY            0.000         9.894  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    SLICE_R22C14C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130276                                                   NET DELAY            0.000        10.172  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    SLICE_R22C14C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117298                                                   NET DELAY            0.000        10.450  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    SLICE_R22C14D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130279                                                   NET DELAY            0.000        10.728  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    SLICE_R22C14D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117300                                                   NET DELAY            1.219        12.225  1       
add_66_add_5_9/D0->add_66_add_5_9/S0      SLICE_R22C15A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_40[7]                                   NET DELAY            2.490        15.165  1       
i732_4_lut/B->i732_4_lut/Z                SLICE_R21C14C   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R21C14C   C1_TO_F1_DELAY       0.450        16.397  2       
n121972                                                   NET DELAY            3.682        20.079  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R23C15C   B0_TO_F0_DELAY       0.450        20.529  11      
timer_clock_14__N_55                                      NET DELAY            3.285        23.814  1       
i7214_2_lut/A->i7214_2_lut/Z              SLICE_R21C14A   D1_TO_F1_DELAY       0.477        24.291  1       
n107327                                                   NET DELAY            0.000        24.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i5/CK",
        "phy_name":"SLICE_220/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i10/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.486 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.648
-------------------------------------   ------
End-of-path arrival time( ns )          24.158

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_67/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_67/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i10/D",
        "phy_name":"SLICE_225/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_67/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_67/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_1/B1",
            "phy_name":"SLICE_67/B1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_1/CO1",
            "phy_name":"SLICE_67/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117294",
            "phy_name":"n117294"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI0",
            "phy_name":"SLICE_66/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO0",
            "phy_name":"SLICE_66/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130273",
            "phy_name":"n130273"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI1",
            "phy_name":"SLICE_66/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO1",
            "phy_name":"SLICE_66/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117296",
            "phy_name":"n117296"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI0",
            "phy_name":"SLICE_65/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO0",
            "phy_name":"SLICE_65/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130276",
            "phy_name":"n130276"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI1",
            "phy_name":"SLICE_65/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO1",
            "phy_name":"SLICE_65/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117298",
            "phy_name":"n117298"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI0",
            "phy_name":"SLICE_64/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO0",
            "phy_name":"SLICE_64/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130279",
            "phy_name":"n130279"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI1",
            "phy_name":"SLICE_64/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO1",
            "phy_name":"SLICE_64/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117300",
            "phy_name":"n117300"
        },
        "arrive":12.225,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_9/D0",
            "phy_name":"SLICE_63/D0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_9/S0",
            "phy_name":"SLICE_63/F0"
        },
        "arrive":12.675,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_40[7]",
            "phy_name":"timer_clock_14__N_40[7]"
        },
        "arrive":15.165,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i732_4_lut/B",
            "phy_name":"SLICE_1201/B0"
        },
        "pin1":
        {
            "log_name":"i732_4_lut/Z",
            "phy_name":"SLICE_1201/F0"
        },
        "arrive":15.642,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":15.947,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/A",
            "phy_name":"SLICE_1201/C1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1201/F1"
        },
        "arrive":16.397,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n121972",
            "phy_name":"n121972"
        },
        "arrive":20.079,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1199/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1199/F0"
        },
        "arrive":20.529,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_55",
            "phy_name":"timer_clock_14__N_55"
        },
        "arrive":23.681,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i7239_2_lut/A",
            "phy_name":"SLICE_225/A0"
        },
        "pin1":
        {
            "log_name":"i7239_2_lut/Z",
            "phy_name":"SLICE_225/F0"
        },
        "arrive":24.158,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107352",
            "phy_name":"n107352"
        },
        "arrive":24.158,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R22C14A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     SLICE_R22C14A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117294                                                   NET DELAY            0.000         9.338  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    SLICE_R22C14B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130273                                                   NET DELAY            0.000         9.616  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    SLICE_R22C14B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117296                                                   NET DELAY            0.000         9.894  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    SLICE_R22C14C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130276                                                   NET DELAY            0.000        10.172  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    SLICE_R22C14C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117298                                                   NET DELAY            0.000        10.450  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    SLICE_R22C14D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130279                                                   NET DELAY            0.000        10.728  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    SLICE_R22C14D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117300                                                   NET DELAY            1.219        12.225  1       
add_66_add_5_9/D0->add_66_add_5_9/S0      SLICE_R22C15A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_40[7]                                   NET DELAY            2.490        15.165  1       
i732_4_lut/B->i732_4_lut/Z                SLICE_R21C14C   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R21C14C   C1_TO_F1_DELAY       0.450        16.397  2       
n121972                                                   NET DELAY            3.682        20.079  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R23C15C   B0_TO_F0_DELAY       0.450        20.529  11      
timer_clock_14__N_55                                      NET DELAY            3.152        23.681  1       
i7239_2_lut/A->i7239_2_lut/Z              SLICE_R23C15A   A0_TO_F0_DELAY       0.477        24.158  1       
n107352                                                   NET DELAY            0.000        24.158  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i10/CK",
        "phy_name":"SLICE_225/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.486 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.648
-------------------------------------   ------
End-of-path arrival time( ns )          24.158

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_67/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_67/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i6/D",
        "phy_name":"SLICE_221/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_67/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_67/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_1/B1",
            "phy_name":"SLICE_67/B1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_1/CO1",
            "phy_name":"SLICE_67/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117294",
            "phy_name":"n117294"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI0",
            "phy_name":"SLICE_66/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO0",
            "phy_name":"SLICE_66/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130273",
            "phy_name":"n130273"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI1",
            "phy_name":"SLICE_66/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO1",
            "phy_name":"SLICE_66/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117296",
            "phy_name":"n117296"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI0",
            "phy_name":"SLICE_65/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO0",
            "phy_name":"SLICE_65/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130276",
            "phy_name":"n130276"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI1",
            "phy_name":"SLICE_65/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO1",
            "phy_name":"SLICE_65/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117298",
            "phy_name":"n117298"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI0",
            "phy_name":"SLICE_64/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO0",
            "phy_name":"SLICE_64/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130279",
            "phy_name":"n130279"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI1",
            "phy_name":"SLICE_64/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO1",
            "phy_name":"SLICE_64/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117300",
            "phy_name":"n117300"
        },
        "arrive":12.225,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_9/D0",
            "phy_name":"SLICE_63/D0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_9/S0",
            "phy_name":"SLICE_63/F0"
        },
        "arrive":12.675,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_40[7]",
            "phy_name":"timer_clock_14__N_40[7]"
        },
        "arrive":15.165,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i732_4_lut/B",
            "phy_name":"SLICE_1201/B0"
        },
        "pin1":
        {
            "log_name":"i732_4_lut/Z",
            "phy_name":"SLICE_1201/F0"
        },
        "arrive":15.642,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":15.947,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/A",
            "phy_name":"SLICE_1201/C1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1201/F1"
        },
        "arrive":16.397,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n121972",
            "phy_name":"n121972"
        },
        "arrive":20.079,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1199/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1199/F0"
        },
        "arrive":20.529,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_55",
            "phy_name":"timer_clock_14__N_55"
        },
        "arrive":23.681,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i7243_2_lut/A",
            "phy_name":"SLICE_221/A0"
        },
        "pin1":
        {
            "log_name":"i7243_2_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":24.158,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107356",
            "phy_name":"n107356"
        },
        "arrive":24.158,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R22C14A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     SLICE_R22C14A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117294                                                   NET DELAY            0.000         9.338  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    SLICE_R22C14B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130273                                                   NET DELAY            0.000         9.616  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    SLICE_R22C14B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117296                                                   NET DELAY            0.000         9.894  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    SLICE_R22C14C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130276                                                   NET DELAY            0.000        10.172  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    SLICE_R22C14C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117298                                                   NET DELAY            0.000        10.450  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    SLICE_R22C14D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130279                                                   NET DELAY            0.000        10.728  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    SLICE_R22C14D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117300                                                   NET DELAY            1.219        12.225  1       
add_66_add_5_9/D0->add_66_add_5_9/S0      SLICE_R22C15A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_40[7]                                   NET DELAY            2.490        15.165  1       
i732_4_lut/B->i732_4_lut/Z                SLICE_R21C14C   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R21C14C   C1_TO_F1_DELAY       0.450        16.397  2       
n121972                                                   NET DELAY            3.682        20.079  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R23C15C   B0_TO_F0_DELAY       0.450        20.529  11      
timer_clock_14__N_55                                      NET DELAY            3.152        23.681  1       
i7243_2_lut/A->i7243_2_lut/Z              SLICE_R23C15B   A0_TO_F0_DELAY       0.477        24.158  1       
n107356                                                   NET DELAY            0.000        24.158  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i6/CK",
        "phy_name":"SLICE_221/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 69.2% (route), 30.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.552 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.582
-------------------------------------   ------
End-of-path arrival time( ns )          24.092

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_67/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_67/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i7/D",
        "phy_name":"SLICE_221/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_67/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_67/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_1/B1",
            "phy_name":"SLICE_67/B1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_1/CO1",
            "phy_name":"SLICE_67/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117294",
            "phy_name":"n117294"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI0",
            "phy_name":"SLICE_66/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO0",
            "phy_name":"SLICE_66/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130273",
            "phy_name":"n130273"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI1",
            "phy_name":"SLICE_66/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO1",
            "phy_name":"SLICE_66/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117296",
            "phy_name":"n117296"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI0",
            "phy_name":"SLICE_65/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO0",
            "phy_name":"SLICE_65/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130276",
            "phy_name":"n130276"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI1",
            "phy_name":"SLICE_65/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO1",
            "phy_name":"SLICE_65/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117298",
            "phy_name":"n117298"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI0",
            "phy_name":"SLICE_64/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO0",
            "phy_name":"SLICE_64/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130279",
            "phy_name":"n130279"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI1",
            "phy_name":"SLICE_64/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO1",
            "phy_name":"SLICE_64/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117300",
            "phy_name":"n117300"
        },
        "arrive":12.225,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_9/D0",
            "phy_name":"SLICE_63/D0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_9/S0",
            "phy_name":"SLICE_63/F0"
        },
        "arrive":12.675,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_40[7]",
            "phy_name":"timer_clock_14__N_40[7]"
        },
        "arrive":15.165,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i732_4_lut/B",
            "phy_name":"SLICE_1201/B0"
        },
        "pin1":
        {
            "log_name":"i732_4_lut/Z",
            "phy_name":"SLICE_1201/F0"
        },
        "arrive":15.642,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":15.947,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/A",
            "phy_name":"SLICE_1201/C1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1201/F1"
        },
        "arrive":16.397,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n121972",
            "phy_name":"n121972"
        },
        "arrive":20.079,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1199/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1199/F0"
        },
        "arrive":20.529,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_55",
            "phy_name":"timer_clock_14__N_55"
        },
        "arrive":23.615,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i7242_2_lut/A",
            "phy_name":"SLICE_221/B1"
        },
        "pin1":
        {
            "log_name":"i7242_2_lut/Z",
            "phy_name":"SLICE_221/F1"
        },
        "arrive":24.092,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107355",
            "phy_name":"n107355"
        },
        "arrive":24.092,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R22C14A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     SLICE_R22C14A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117294                                                   NET DELAY            0.000         9.338  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    SLICE_R22C14B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130273                                                   NET DELAY            0.000         9.616  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    SLICE_R22C14B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117296                                                   NET DELAY            0.000         9.894  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    SLICE_R22C14C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130276                                                   NET DELAY            0.000        10.172  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    SLICE_R22C14C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117298                                                   NET DELAY            0.000        10.450  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    SLICE_R22C14D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130279                                                   NET DELAY            0.000        10.728  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    SLICE_R22C14D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117300                                                   NET DELAY            1.219        12.225  1       
add_66_add_5_9/D0->add_66_add_5_9/S0      SLICE_R22C15A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_40[7]                                   NET DELAY            2.490        15.165  1       
i732_4_lut/B->i732_4_lut/Z                SLICE_R21C14C   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R21C14C   C1_TO_F1_DELAY       0.450        16.397  2       
n121972                                                   NET DELAY            3.682        20.079  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R23C15C   B0_TO_F0_DELAY       0.450        20.529  11      
timer_clock_14__N_55                                      NET DELAY            3.086        23.615  1       
i7242_2_lut/A->i7242_2_lut/Z              SLICE_R23C15B   B1_TO_F1_DELAY       0.477        24.092  1       
n107355                                                   NET DELAY            0.000        24.092  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i6/CK",
        "phy_name":"SLICE_221/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 68.3% (route), 31.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.082 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       18.052
-------------------------------------   ------
End-of-path arrival time( ns )          23.562

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_67/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_67/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i9/D",
        "phy_name":"SLICE_223/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_67/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_67/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_1/B1",
            "phy_name":"SLICE_67/B1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_1/CO1",
            "phy_name":"SLICE_67/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117294",
            "phy_name":"n117294"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI0",
            "phy_name":"SLICE_66/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO0",
            "phy_name":"SLICE_66/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130273",
            "phy_name":"n130273"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI1",
            "phy_name":"SLICE_66/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO1",
            "phy_name":"SLICE_66/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117296",
            "phy_name":"n117296"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI0",
            "phy_name":"SLICE_65/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO0",
            "phy_name":"SLICE_65/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130276",
            "phy_name":"n130276"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI1",
            "phy_name":"SLICE_65/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO1",
            "phy_name":"SLICE_65/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117298",
            "phy_name":"n117298"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI0",
            "phy_name":"SLICE_64/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO0",
            "phy_name":"SLICE_64/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130279",
            "phy_name":"n130279"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI1",
            "phy_name":"SLICE_64/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO1",
            "phy_name":"SLICE_64/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117300",
            "phy_name":"n117300"
        },
        "arrive":12.225,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_9/D0",
            "phy_name":"SLICE_63/D0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_9/S0",
            "phy_name":"SLICE_63/F0"
        },
        "arrive":12.675,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_40[7]",
            "phy_name":"timer_clock_14__N_40[7]"
        },
        "arrive":15.165,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i732_4_lut/B",
            "phy_name":"SLICE_1201/B0"
        },
        "pin1":
        {
            "log_name":"i732_4_lut/Z",
            "phy_name":"SLICE_1201/F0"
        },
        "arrive":15.642,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":15.947,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/A",
            "phy_name":"SLICE_1201/C1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1201/F1"
        },
        "arrive":16.397,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n121972",
            "phy_name":"n121972"
        },
        "arrive":20.079,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1199/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1199/F0"
        },
        "arrive":20.529,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_55",
            "phy_name":"timer_clock_14__N_55"
        },
        "arrive":23.085,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i7240_2_lut/A",
            "phy_name":"SLICE_223/A1"
        },
        "pin1":
        {
            "log_name":"i7240_2_lut/Z",
            "phy_name":"SLICE_223/F1"
        },
        "arrive":23.562,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107353",
            "phy_name":"n107353"
        },
        "arrive":23.562,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R22C14A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     SLICE_R22C14A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117294                                                   NET DELAY            0.000         9.338  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    SLICE_R22C14B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130273                                                   NET DELAY            0.000         9.616  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    SLICE_R22C14B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117296                                                   NET DELAY            0.000         9.894  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    SLICE_R22C14C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130276                                                   NET DELAY            0.000        10.172  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    SLICE_R22C14C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117298                                                   NET DELAY            0.000        10.450  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    SLICE_R22C14D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130279                                                   NET DELAY            0.000        10.728  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    SLICE_R22C14D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117300                                                   NET DELAY            1.219        12.225  1       
add_66_add_5_9/D0->add_66_add_5_9/S0      SLICE_R22C15A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_40[7]                                   NET DELAY            2.490        15.165  1       
i732_4_lut/B->i732_4_lut/Z                SLICE_R21C14C   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R21C14C   C1_TO_F1_DELAY       0.450        16.397  2       
n121972                                                   NET DELAY            3.682        20.079  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R23C15C   B0_TO_F0_DELAY       0.450        20.529  11      
timer_clock_14__N_55                                      NET DELAY            2.556        23.085  1       
i7240_2_lut/A->i7240_2_lut/Z              SLICE_R23C14C   A1_TO_F1_DELAY       0.477        23.562  1       
n107353                                                   NET DELAY            0.000        23.562  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i8/CK",
        "phy_name":"SLICE_223/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 68.2% (route), 31.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.148 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               88.644

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.986
-------------------------------------   ------
End-of-path arrival time( ns )          23.496

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_67/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_67/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i8/D",
        "phy_name":"SLICE_223/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_67/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_67/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_1/B1",
            "phy_name":"SLICE_67/B1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_1/CO1",
            "phy_name":"SLICE_67/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117294",
            "phy_name":"n117294"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI0",
            "phy_name":"SLICE_66/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO0",
            "phy_name":"SLICE_66/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130273",
            "phy_name":"n130273"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI1",
            "phy_name":"SLICE_66/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO1",
            "phy_name":"SLICE_66/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117296",
            "phy_name":"n117296"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI0",
            "phy_name":"SLICE_65/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO0",
            "phy_name":"SLICE_65/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130276",
            "phy_name":"n130276"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI1",
            "phy_name":"SLICE_65/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO1",
            "phy_name":"SLICE_65/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117298",
            "phy_name":"n117298"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI0",
            "phy_name":"SLICE_64/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO0",
            "phy_name":"SLICE_64/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130279",
            "phy_name":"n130279"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI1",
            "phy_name":"SLICE_64/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO1",
            "phy_name":"SLICE_64/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117300",
            "phy_name":"n117300"
        },
        "arrive":12.225,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_9/D0",
            "phy_name":"SLICE_63/D0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_9/S0",
            "phy_name":"SLICE_63/F0"
        },
        "arrive":12.675,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_40[7]",
            "phy_name":"timer_clock_14__N_40[7]"
        },
        "arrive":15.165,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i732_4_lut/B",
            "phy_name":"SLICE_1201/B0"
        },
        "pin1":
        {
            "log_name":"i732_4_lut/Z",
            "phy_name":"SLICE_1201/F0"
        },
        "arrive":15.642,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":15.947,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/A",
            "phy_name":"SLICE_1201/C1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1201/F1"
        },
        "arrive":16.397,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n121972",
            "phy_name":"n121972"
        },
        "arrive":20.079,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1199/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1199/F0"
        },
        "arrive":20.529,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_55",
            "phy_name":"timer_clock_14__N_55"
        },
        "arrive":23.019,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i7241_2_lut/A",
            "phy_name":"SLICE_223/B0"
        },
        "pin1":
        {
            "log_name":"i7241_2_lut/Z",
            "phy_name":"SLICE_223/F0"
        },
        "arrive":23.496,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107354",
            "phy_name":"n107354"
        },
        "arrive":23.496,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R22C14A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     SLICE_R22C14A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117294                                                   NET DELAY            0.000         9.338  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    SLICE_R22C14B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130273                                                   NET DELAY            0.000         9.616  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    SLICE_R22C14B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117296                                                   NET DELAY            0.000         9.894  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    SLICE_R22C14C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130276                                                   NET DELAY            0.000        10.172  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    SLICE_R22C14C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117298                                                   NET DELAY            0.000        10.450  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    SLICE_R22C14D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130279                                                   NET DELAY            0.000        10.728  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    SLICE_R22C14D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117300                                                   NET DELAY            1.219        12.225  1       
add_66_add_5_9/D0->add_66_add_5_9/S0      SLICE_R22C15A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_40[7]                                   NET DELAY            2.490        15.165  1       
i732_4_lut/B->i732_4_lut/Z                SLICE_R21C14C   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R21C14C   C1_TO_F1_DELAY       0.450        16.397  2       
n121972                                                   NET DELAY            3.682        20.079  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R23C15C   B0_TO_F0_DELAY       0.450        20.529  11      
timer_clock_14__N_55                                      NET DELAY            2.490        23.019  1       
i7241_2_lut/A->i7241_2_lut/Z              SLICE_R23C14C   B0_TO_F0_DELAY       0.477        23.496  1       
n107354                                                   NET DELAY            0.000        23.496  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i8/CK",
        "phy_name":"SLICE_223/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : timer_clock__i0/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 12
Delay Ratio      : 69.4% (route), 30.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.638 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.165
-------------------------------------   ------
End-of-path arrival time( ns )          22.675

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_67/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_67/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/SR",
        "phy_name":"SLICE_67/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_67/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_67/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_1/B1",
            "phy_name":"SLICE_67/B1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_1/CO1",
            "phy_name":"SLICE_67/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117294",
            "phy_name":"n117294"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI0",
            "phy_name":"SLICE_66/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO0",
            "phy_name":"SLICE_66/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130273",
            "phy_name":"n130273"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI1",
            "phy_name":"SLICE_66/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO1",
            "phy_name":"SLICE_66/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117296",
            "phy_name":"n117296"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI0",
            "phy_name":"SLICE_65/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO0",
            "phy_name":"SLICE_65/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130276",
            "phy_name":"n130276"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI1",
            "phy_name":"SLICE_65/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO1",
            "phy_name":"SLICE_65/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117298",
            "phy_name":"n117298"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI0",
            "phy_name":"SLICE_64/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO0",
            "phy_name":"SLICE_64/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130279",
            "phy_name":"n130279"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI1",
            "phy_name":"SLICE_64/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO1",
            "phy_name":"SLICE_64/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117300",
            "phy_name":"n117300"
        },
        "arrive":12.225,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_9/D0",
            "phy_name":"SLICE_63/D0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_9/S0",
            "phy_name":"SLICE_63/F0"
        },
        "arrive":12.675,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_40[7]",
            "phy_name":"timer_clock_14__N_40[7]"
        },
        "arrive":15.165,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i732_4_lut/B",
            "phy_name":"SLICE_1201/B0"
        },
        "pin1":
        {
            "log_name":"i732_4_lut/Z",
            "phy_name":"SLICE_1201/F0"
        },
        "arrive":15.642,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":15.947,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/A",
            "phy_name":"SLICE_1201/C1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1201/F1"
        },
        "arrive":16.397,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n121972",
            "phy_name":"n121972"
        },
        "arrive":20.079,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1199/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1199/F0"
        },
        "arrive":20.529,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_55",
            "phy_name":"timer_clock_14__N_55"
        },
        "arrive":22.675,
        "delay":2.146
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R22C14A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     SLICE_R22C14A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117294                                                   NET DELAY            0.000         9.338  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    SLICE_R22C14B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130273                                                   NET DELAY            0.000         9.616  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    SLICE_R22C14B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117296                                                   NET DELAY            0.000         9.894  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    SLICE_R22C14C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130276                                                   NET DELAY            0.000        10.172  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    SLICE_R22C14C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117298                                                   NET DELAY            0.000        10.450  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    SLICE_R22C14D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130279                                                   NET DELAY            0.000        10.728  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    SLICE_R22C14D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117300                                                   NET DELAY            1.219        12.225  1       
add_66_add_5_9/D0->add_66_add_5_9/S0      SLICE_R22C15A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_40[7]                                   NET DELAY            2.490        15.165  1       
i732_4_lut/B->i732_4_lut/Z                SLICE_R21C14C   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R21C14C   C1_TO_F1_DELAY       0.450        16.397  2       
n121972                                                   NET DELAY            3.682        20.079  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R23C15C   B0_TO_F0_DELAY       0.450        20.529  11      
timer_clock_14__N_55                                      NET DELAY            2.146        22.675  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_67/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i0/Q
Path End         : {timer_clock__i1/SR   timer_clock__i2/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 12
Delay Ratio      : 69.4% (route), 30.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 65.638 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               88.313

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                5.510
+ Data Path Delay                       17.165
-------------------------------------   ------
End-of-path arrival time( ns )          22.675

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/CK",
        "phy_name":"SLICE_67/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock__i0/Q",
        "phy_name":"SLICE_67/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{timer_clock__i1/SR   timer_clock__i2/SR}",
        "phy_name":"SLICE_66/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock__i0/CK",
            "phy_name":"SLICE_67/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock__i0/Q",
            "phy_name":"SLICE_67/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":8.980,
        "delay":2.079
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_1/B1",
            "phy_name":"SLICE_67/B1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_1/CO1",
            "phy_name":"SLICE_67/COUT1"
        },
        "arrive":9.338,
        "delay":0.358
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117294",
            "phy_name":"n117294"
        },
        "arrive":9.338,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI0",
            "phy_name":"SLICE_66/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO0",
            "phy_name":"SLICE_66/COUT0"
        },
        "arrive":9.616,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130273",
            "phy_name":"n130273"
        },
        "arrive":9.616,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_3/CI1",
            "phy_name":"SLICE_66/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_3/CO1",
            "phy_name":"SLICE_66/COUT1"
        },
        "arrive":9.894,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117296",
            "phy_name":"n117296"
        },
        "arrive":9.894,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI0",
            "phy_name":"SLICE_65/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO0",
            "phy_name":"SLICE_65/COUT0"
        },
        "arrive":10.172,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130276",
            "phy_name":"n130276"
        },
        "arrive":10.172,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_5/CI1",
            "phy_name":"SLICE_65/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_5/CO1",
            "phy_name":"SLICE_65/COUT1"
        },
        "arrive":10.450,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117298",
            "phy_name":"n117298"
        },
        "arrive":10.450,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI0",
            "phy_name":"SLICE_64/CIN0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO0",
            "phy_name":"SLICE_64/COUT0"
        },
        "arrive":10.728,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130279",
            "phy_name":"n130279"
        },
        "arrive":10.728,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_7/CI1",
            "phy_name":"SLICE_64/CIN1"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_7/CO1",
            "phy_name":"SLICE_64/COUT1"
        },
        "arrive":11.006,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n117300",
            "phy_name":"n117300"
        },
        "arrive":12.225,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"add_66_add_5_9/D0",
            "phy_name":"SLICE_63/D0"
        },
        "pin1":
        {
            "log_name":"add_66_add_5_9/S0",
            "phy_name":"SLICE_63/F0"
        },
        "arrive":12.675,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_40[7]",
            "phy_name":"timer_clock_14__N_40[7]"
        },
        "arrive":15.165,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i732_4_lut/B",
            "phy_name":"SLICE_1201/B0"
        },
        "pin1":
        {
            "log_name":"i732_4_lut/Z",
            "phy_name":"SLICE_1201/F0"
        },
        "arrive":15.642,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":15.947,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3_4_lut/A",
            "phy_name":"SLICE_1201/C1"
        },
        "pin1":
        {
            "log_name":"i3_4_lut/Z",
            "phy_name":"SLICE_1201/F1"
        },
        "arrive":16.397,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n121972",
            "phy_name":"n121972"
        },
        "arrive":20.079,
        "delay":3.682
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i2_4_lut/A",
            "phy_name":"SLICE_1199/B0"
        },
        "pin1":
        {
            "log_name":"i2_4_lut/Z",
            "phy_name":"SLICE_1199/F0"
        },
        "arrive":20.529,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock_14__N_55",
            "phy_name":"timer_clock_14__N_55"
        },
        "arrive":22.675,
        "delay":2.146
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock__i0/CK->timer_clock__i0/Q     SLICE_R22C14A   CLK_TO_Q1_DELAY      1.391         6.901  1       
timer_clock[0]                                            NET DELAY            2.079         8.980  1       
add_66_add_5_1/B1->add_66_add_5_1/CO1     SLICE_R22C14A   B1_TO_COUT1_DELAY    0.358         9.338  2       
n117294                                                   NET DELAY            0.000         9.338  1       
add_66_add_5_3/CI0->add_66_add_5_3/CO0    SLICE_R22C14B   CIN0_TO_COUT0_DELAY  0.278         9.616  2       
n130273                                                   NET DELAY            0.000         9.616  1       
add_66_add_5_3/CI1->add_66_add_5_3/CO1    SLICE_R22C14B   CIN1_TO_COUT1_DELAY  0.278         9.894  2       
n117296                                                   NET DELAY            0.000         9.894  1       
add_66_add_5_5/CI0->add_66_add_5_5/CO0    SLICE_R22C14C   CIN0_TO_COUT0_DELAY  0.278        10.172  2       
n130276                                                   NET DELAY            0.000        10.172  1       
add_66_add_5_5/CI1->add_66_add_5_5/CO1    SLICE_R22C14C   CIN1_TO_COUT1_DELAY  0.278        10.450  2       
n117298                                                   NET DELAY            0.000        10.450  1       
add_66_add_5_7/CI0->add_66_add_5_7/CO0    SLICE_R22C14D   CIN0_TO_COUT0_DELAY  0.278        10.728  2       
n130279                                                   NET DELAY            0.000        10.728  1       
add_66_add_5_7/CI1->add_66_add_5_7/CO1    SLICE_R22C14D   CIN1_TO_COUT1_DELAY  0.278        11.006  2       
n117300                                                   NET DELAY            1.219        12.225  1       
add_66_add_5_9/D0->add_66_add_5_9/S0      SLICE_R22C15A   D0_TO_F0_DELAY       0.450        12.675  2       
timer_clock_14__N_40[7]                                   NET DELAY            2.490        15.165  1       
i732_4_lut/B->i732_4_lut/Z                SLICE_R21C14C   B0_TO_F0_DELAY       0.477        15.642  1       
n16                                                       NET DELAY            0.305        15.947  1       
i3_4_lut/A->i3_4_lut/Z                    SLICE_R21C14C   C1_TO_F1_DELAY       0.450        16.397  2       
n121972                                                   NET DELAY            3.682        20.079  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R23C15C   B0_TO_F0_DELAY       0.450        20.529  11      
timer_clock_14__N_55                                      NET DELAY            2.146        22.675  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock__i1/CK",
        "phy_name":"SLICE_66/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i0/Q
Path End         : vga_driver/h_count_514__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i0/CK",
        "phy_name":"SLICE_167/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i0/Q",
        "phy_name":"SLICE_167/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i0/D",
        "phy_name":"SLICE_167/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i0/CK",
            "phy_name":"SLICE_167/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i0/Q",
            "phy_name":"SLICE_167/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[0]",
            "phy_name":"pixel_col[0]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514_add_4_1/C1",
            "phy_name":"SLICE_167/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514_add_4_1/S1",
            "phy_name":"SLICE_167/F1"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[0]",
            "phy_name":"vga_driver/n45[0]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_514__i0/CK->vga_driver/h_count_514__i0/Q
                                          SLICE_R23C12A   CLK_TO_Q1_DELAY  1.391        12.018  15      
pixel_col[0]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_514_add_4_1/C1->vga_driver/h_count_514_add_4_1/S1
                                          SLICE_R23C12A   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[0]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i0/CK",
        "phy_name":"SLICE_167/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : vga_driver/h_count_514__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/CK",
        "phy_name":"SLICE_166/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/Q",
        "phy_name":"SLICE_166/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/D",
        "phy_name":"SLICE_166/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i1/CK",
            "phy_name":"SLICE_166/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i1/Q",
            "phy_name":"SLICE_166/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514_add_4_3/C0",
            "phy_name":"SLICE_166/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514_add_4_3/S0",
            "phy_name":"SLICE_166/F0"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[1]",
            "phy_name":"vga_driver/n45[1]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i1/CK   vga_driver/h_count_514__i2/CK}->vga_driver/h_count_514__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY  1.391        12.018  16      
pixel_col[1]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_514_add_4_3/C0->vga_driver/h_count_514_add_4_3/S0
                                          SLICE_R23C12B   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[1]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/CK",
        "phy_name":"SLICE_166/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i4/Q
Path End         : vga_driver/h_count_514__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i3/CK",
        "phy_name":"SLICE_165/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i4/Q",
        "phy_name":"SLICE_165/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i4/D",
        "phy_name":"SLICE_165/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i4/CK",
            "phy_name":"SLICE_165/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i4/Q",
            "phy_name":"SLICE_165/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[4]",
            "phy_name":"pixel_col[4]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514_add_4_5/C1",
            "phy_name":"SLICE_165/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514_add_4_5/S1",
            "phy_name":"SLICE_165/F1"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[4]",
            "phy_name":"vga_driver/n45[4]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i3/CK   vga_driver/h_count_514__i4/CK}->vga_driver/h_count_514__i4/Q
                                          SLICE_R23C12C   CLK_TO_Q1_DELAY  1.391        12.018  24      
pixel_col[4]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_514_add_4_5/C1->vga_driver/h_count_514_add_4_5/S1
                                          SLICE_R23C12C   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[4]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i3/CK",
        "phy_name":"SLICE_165/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i3/Q
Path End         : vga_driver/h_count_514__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i3/CK",
        "phy_name":"SLICE_165/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i3/Q",
        "phy_name":"SLICE_165/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i3/D",
        "phy_name":"SLICE_165/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i3/CK",
            "phy_name":"SLICE_165/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i3/Q",
            "phy_name":"SLICE_165/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[3]",
            "phy_name":"pixel_col[3]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514_add_4_5/C0",
            "phy_name":"SLICE_165/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514_add_4_5/S0",
            "phy_name":"SLICE_165/F0"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[3]",
            "phy_name":"vga_driver/n45[3]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i3/CK   vga_driver/h_count_514__i4/CK}->vga_driver/h_count_514__i3/Q
                                          SLICE_R23C12C   CLK_TO_Q0_DELAY  1.391        12.018  22      
pixel_col[3]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_514_add_4_5/C0->vga_driver/h_count_514_add_4_5/S0
                                          SLICE_R23C12C   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[3]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i3/CK",
        "phy_name":"SLICE_165/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i6/Q
Path End         : vga_driver/h_count_514__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i5/CK",
        "phy_name":"SLICE_164/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i6/Q",
        "phy_name":"SLICE_164/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i6/D",
        "phy_name":"SLICE_164/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i6/CK",
            "phy_name":"SLICE_164/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i6/Q",
            "phy_name":"SLICE_164/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[6]",
            "phy_name":"pixel_col[6]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514_add_4_7/C1",
            "phy_name":"SLICE_164/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514_add_4_7/S1",
            "phy_name":"SLICE_164/F1"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[6]",
            "phy_name":"vga_driver/n45[6]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i5/CK   vga_driver/h_count_514__i6/CK}->vga_driver/h_count_514__i6/Q
                                          SLICE_R23C12D   CLK_TO_Q1_DELAY  1.391        12.018  17      
pixel_col[6]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_514_add_4_7/C1->vga_driver/h_count_514_add_4_7/S1
                                          SLICE_R23C12D   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[6]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i5/CK",
        "phy_name":"SLICE_164/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i5/Q
Path End         : vga_driver/h_count_514__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i5/CK",
        "phy_name":"SLICE_164/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i5/Q",
        "phy_name":"SLICE_164/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i5/D",
        "phy_name":"SLICE_164/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i5/CK",
            "phy_name":"SLICE_164/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i5/Q",
            "phy_name":"SLICE_164/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[5]",
            "phy_name":"pixel_col[5]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514_add_4_7/C0",
            "phy_name":"SLICE_164/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514_add_4_7/S0",
            "phy_name":"SLICE_164/F0"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[5]",
            "phy_name":"vga_driver/n45[5]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i5/CK   vga_driver/h_count_514__i6/CK}->vga_driver/h_count_514__i5/Q
                                          SLICE_R23C12D   CLK_TO_Q0_DELAY  1.391        12.018  17      
pixel_col[5]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_514_add_4_7/C0->vga_driver/h_count_514_add_4_7/S0
                                          SLICE_R23C12D   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[5]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i5/CK",
        "phy_name":"SLICE_164/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i8/Q
Path End         : vga_driver/h_count_514__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i7/CK",
        "phy_name":"SLICE_163/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i8/Q",
        "phy_name":"SLICE_163/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i8/D",
        "phy_name":"SLICE_163/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i8/CK",
            "phy_name":"SLICE_163/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i8/Q",
            "phy_name":"SLICE_163/Q1"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[8]",
            "phy_name":"pixel_col[8]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514_add_4_9/C1",
            "phy_name":"SLICE_163/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514_add_4_9/S1",
            "phy_name":"SLICE_163/F1"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[8]",
            "phy_name":"vga_driver/n45[8]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i7/CK   vga_driver/h_count_514__i8/CK}->vga_driver/h_count_514__i8/Q
                                          SLICE_R23C13A   CLK_TO_Q1_DELAY  1.391        12.018  17      
pixel_col[8]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_514_add_4_9/C1->vga_driver/h_count_514_add_4_9/S1
                                          SLICE_R23C13A   C1_TO_F1_DELAY   0.450        14.044  1       
vga_driver/n45[8]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i7/CK",
        "phy_name":"SLICE_163/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i7/Q
Path End         : vga_driver/h_count_514__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.417
-------------------------------------------   ------
End-of-path arrival time( ns )                14.044

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i7/CK",
        "phy_name":"SLICE_163/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i7/Q",
        "phy_name":"SLICE_163/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i7/D",
        "phy_name":"SLICE_163/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i7/CK",
            "phy_name":"SLICE_163/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i7/Q",
            "phy_name":"SLICE_163/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[7]",
            "phy_name":"pixel_col[7]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514_add_4_9/C0",
            "phy_name":"SLICE_163/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514_add_4_9/S0",
            "phy_name":"SLICE_163/F0"
        },
        "arrive":14.044,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[7]",
            "phy_name":"vga_driver/n45[7]"
        },
        "arrive":14.044,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_514__i7/CK   vga_driver/h_count_514__i8/CK}->vga_driver/h_count_514__i7/Q
                                          SLICE_R23C13A   CLK_TO_Q0_DELAY  1.391        12.018  18      
pixel_col[7]                                              NET DELAY        1.576        13.594  1       
vga_driver/h_count_514_add_4_9/C0->vga_driver/h_count_514_add_4_9/S0
                                          SLICE_R23C13A   C0_TO_F0_DELAY   0.450        14.044  1       
vga_driver/n45[7]                                         NET DELAY        0.000        14.044  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i7/CK",
        "phy_name":"SLICE_163/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_514__i1/Q
Path End         : vga_driver/h_count_514__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 3
Delay Ratio      : 45.4% (route), 54.6% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.470 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.470
-------------------------------------------   ------
End-of-path arrival time( ns )                14.097

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/CK",
        "phy_name":"SLICE_166/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/Q",
        "phy_name":"SLICE_166/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i2/D",
        "phy_name":"SLICE_166/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514__i1/CK",
            "phy_name":"SLICE_166/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514__i1/Q",
            "phy_name":"SLICE_166/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_col[1]",
            "phy_name":"pixel_col[1]"
        },
        "arrive":13.594,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514_add_4_3/C0",
            "phy_name":"SLICE_166/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514_add_4_3/CO0",
            "phy_name":"SLICE_166/COUT0"
        },
        "arrive":13.647,
        "delay":0.053
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n130840",
            "phy_name":"vga_driver/n130840"
        },
        "arrive":13.647,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_514_add_4_3/D1",
            "phy_name":"SLICE_166/D1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_514_add_4_3/S1",
            "phy_name":"SLICE_166/F1"
        },
        "arrive":14.097,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[2]",
            "phy_name":"vga_driver/n45[2]"
        },
        "arrive":14.097,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name         Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -----------------  -----  ------------  ------  
{vga_driver/h_count_514__i1/CK   vga_driver/h_count_514__i2/CK}->vga_driver/h_count_514__i1/Q
                                          SLICE_R23C12B   CLK_TO_Q0_DELAY    1.391        12.018  16      
pixel_col[1]                                              NET DELAY          1.576        13.594  1       
vga_driver/h_count_514_add_4_3/C0->vga_driver/h_count_514_add_4_3/CO0
                                          SLICE_R23C12B   C0_TO_COUT0_DELAY  0.053        13.647  2       
vga_driver/n130840                                        NET DELAY          0.000        13.647  1       
vga_driver/h_count_514_add_4_3/D1->vga_driver/h_count_514_add_4_3/S1
                                          SLICE_R23C12B   D1_TO_F1_DELAY     0.450        14.097  1       
vga_driver/n45[2]                                         NET DELAY          0.000        14.097  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_514__i1/CK",
        "phy_name":"SLICE_166/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i9/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 51.1% (route), 48.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.761 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Master Clock Source Latency                        0.000
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                      10.627
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                     10.627

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Master Clock Source Latency                  0.000
+ Source Clock Path Delay                     10.627
+ Data Path Delay                              3.761
-------------------------------------------   ------
End-of-path arrival time( ns )                14.388

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i9/CK",
        "phy_name":"SLICE_273/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i9/Q",
        "phy_name":"SLICE_273/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/D",
        "phy_name":"SLICE_275/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/v_count__i9/CK",
            "phy_name":"SLICE_273/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/v_count__i9/Q",
            "phy_name":"SLICE_273/Q0"
        },
        "arrive":12.018,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"pixel_row[9]",
            "phy_name":"pixel_row[9]"
        },
        "arrive":13.938,
        "delay":1.920
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i11151_2_lut_4_lut/C",
            "phy_name":"SLICE_275/D1"
        },
        "pin1":
        {
            "log_name":"vga_driver/i11151_2_lut_4_lut/Z",
            "phy_name":"SLICE_275/F1"
        },
        "arrive":14.388,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n38[6]",
            "phy_name":"vga_driver/n38[6]"
        },
        "arrive":14.388,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count__i9/CK   vga_driver/v_count__i8/CK}->vga_driver/v_count__i9/Q
                                          SLICE_R23C11D   CLK_TO_Q0_DELAY  1.391        12.018  28      
pixel_row[9]                                              NET DELAY        1.920        13.938  1       
vga_driver/i11151_2_lut_4_lut/C->vga_driver/i11151_2_lut_4_lut/Z
                                          SLICE_R22C11C   D1_TO_F1_DELAY   0.450        14.388  1       
vga_driver/n38[6]                                         NET DELAY        0.000        14.388  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i7/CK",
        "phy_name":"SLICE_275/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":4.967,
        "delay":4.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":4.967,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":5.117,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clock",
            "phy_name":"vga_clock"
        },
        "arrive":10.627,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      4.967         4.967  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  11      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  11      
vga_clock                                                    NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i0/Q
Path End         : buzzer_clock_513__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i0/CK",
        "phy_name":"SLICE_73/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i0/Q",
        "phy_name":"SLICE_73/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i0/D",
        "phy_name":"SLICE_73/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513__i0/CK",
            "phy_name":"SLICE_73/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513__i0/Q",
            "phy_name":"SLICE_73/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[0]",
            "phy_name":"buzzer_clock[0]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513_add_4_1/C1",
            "phy_name":"SLICE_73/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513_add_4_1/S1",
            "phy_name":"SLICE_73/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n55_adj_1126",
            "phy_name":"n55_adj_1126"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_513__i0/CK->buzzer_clock_513__i0/Q
                                          SLICE_R24C8A    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[0]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_513_add_4_1/C1->buzzer_clock_513_add_4_1/S1
                                          SLICE_R24C8A    C1_TO_F1_DELAY   0.450         8.927  1       
n55_adj_1126                                              NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i0/CK",
        "phy_name":"SLICE_73/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i2/Q
Path End         : buzzer_clock_513__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i1/CK",
        "phy_name":"SLICE_72/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i2/Q",
        "phy_name":"SLICE_72/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i2/D",
        "phy_name":"SLICE_72/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513__i2/CK",
            "phy_name":"SLICE_72/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513__i2/Q",
            "phy_name":"SLICE_72/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[2]",
            "phy_name":"buzzer_clock[2]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513_add_4_3/C1",
            "phy_name":"SLICE_72/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513_add_4_3/S1",
            "phy_name":"SLICE_72/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n53",
            "phy_name":"n53"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_513__i1/CK   buzzer_clock_513__i2/CK}->buzzer_clock_513__i2/Q
                                          SLICE_R24C8B    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[2]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_513_add_4_3/C1->buzzer_clock_513_add_4_3/S1
                                          SLICE_R24C8B    C1_TO_F1_DELAY   0.450         8.927  1       
n53                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i1/CK",
        "phy_name":"SLICE_72/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i1/Q
Path End         : buzzer_clock_513__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i1/CK",
        "phy_name":"SLICE_72/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i1/Q",
        "phy_name":"SLICE_72/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i1/D",
        "phy_name":"SLICE_72/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513__i1/CK",
            "phy_name":"SLICE_72/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513__i1/Q",
            "phy_name":"SLICE_72/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[1]",
            "phy_name":"buzzer_clock[1]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513_add_4_3/C0",
            "phy_name":"SLICE_72/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513_add_4_3/S0",
            "phy_name":"SLICE_72/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n54",
            "phy_name":"n54"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_513__i1/CK   buzzer_clock_513__i2/CK}->buzzer_clock_513__i1/Q
                                          SLICE_R24C8B    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[1]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_513_add_4_3/C0->buzzer_clock_513_add_4_3/S0
                                          SLICE_R24C8B    C0_TO_F0_DELAY   0.450         8.927  1       
n54                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i1/CK",
        "phy_name":"SLICE_72/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i4/Q
Path End         : buzzer_clock_513__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i3/CK",
        "phy_name":"SLICE_71/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i4/Q",
        "phy_name":"SLICE_71/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i4/D",
        "phy_name":"SLICE_71/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513__i4/CK",
            "phy_name":"SLICE_71/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513__i4/Q",
            "phy_name":"SLICE_71/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[4]",
            "phy_name":"buzzer_clock[4]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513_add_4_5/C1",
            "phy_name":"SLICE_71/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513_add_4_5/S1",
            "phy_name":"SLICE_71/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n51",
            "phy_name":"n51"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_513__i3/CK   buzzer_clock_513__i4/CK}->buzzer_clock_513__i4/Q
                                          SLICE_R24C8C    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[4]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_513_add_4_5/C1->buzzer_clock_513_add_4_5/S1
                                          SLICE_R24C8C    C1_TO_F1_DELAY   0.450         8.927  1       
n51                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i3/CK",
        "phy_name":"SLICE_71/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i3/Q
Path End         : buzzer_clock_513__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i3/CK",
        "phy_name":"SLICE_71/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i3/Q",
        "phy_name":"SLICE_71/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i3/D",
        "phy_name":"SLICE_71/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513__i3/CK",
            "phy_name":"SLICE_71/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513__i3/Q",
            "phy_name":"SLICE_71/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[3]",
            "phy_name":"buzzer_clock[3]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513_add_4_5/C0",
            "phy_name":"SLICE_71/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513_add_4_5/S0",
            "phy_name":"SLICE_71/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n52",
            "phy_name":"n52"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_513__i3/CK   buzzer_clock_513__i4/CK}->buzzer_clock_513__i3/Q
                                          SLICE_R24C8C    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[3]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_513_add_4_5/C0->buzzer_clock_513_add_4_5/S0
                                          SLICE_R24C8C    C0_TO_F0_DELAY   0.450         8.927  1       
n52                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i3/CK",
        "phy_name":"SLICE_71/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i6/Q
Path End         : buzzer_clock_513__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i5/CK",
        "phy_name":"SLICE_70/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i6/Q",
        "phy_name":"SLICE_70/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i6/D",
        "phy_name":"SLICE_70/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513__i6/CK",
            "phy_name":"SLICE_70/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513__i6/Q",
            "phy_name":"SLICE_70/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[6]",
            "phy_name":"buzzer_clock[6]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513_add_4_7/C1",
            "phy_name":"SLICE_70/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513_add_4_7/S1",
            "phy_name":"SLICE_70/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n49",
            "phy_name":"n49"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_513__i5/CK   buzzer_clock_513__i6/CK}->buzzer_clock_513__i6/Q
                                          SLICE_R24C8D    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[6]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_513_add_4_7/C1->buzzer_clock_513_add_4_7/S1
                                          SLICE_R24C8D    C1_TO_F1_DELAY   0.450         8.927  1       
n49                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i5/CK",
        "phy_name":"SLICE_70/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i5/Q
Path End         : buzzer_clock_513__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i5/CK",
        "phy_name":"SLICE_70/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i5/Q",
        "phy_name":"SLICE_70/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i5/D",
        "phy_name":"SLICE_70/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513__i5/CK",
            "phy_name":"SLICE_70/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513__i5/Q",
            "phy_name":"SLICE_70/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[5]",
            "phy_name":"buzzer_clock[5]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513_add_4_7/C0",
            "phy_name":"SLICE_70/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513_add_4_7/S0",
            "phy_name":"SLICE_70/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n50",
            "phy_name":"n50"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_513__i5/CK   buzzer_clock_513__i6/CK}->buzzer_clock_513__i5/Q
                                          SLICE_R24C8D    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[5]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_513_add_4_7/C0->buzzer_clock_513_add_4_7/S0
                                          SLICE_R24C8D    C0_TO_F0_DELAY   0.450         8.927  1       
n50                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i5/CK",
        "phy_name":"SLICE_70/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i8/Q
Path End         : buzzer_clock_513__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i7/CK",
        "phy_name":"SLICE_69/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i8/Q",
        "phy_name":"SLICE_69/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i8/D",
        "phy_name":"SLICE_69/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513__i8/CK",
            "phy_name":"SLICE_69/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513__i8/Q",
            "phy_name":"SLICE_69/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[8]",
            "phy_name":"buzzer_clock[8]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513_add_4_9/C1",
            "phy_name":"SLICE_69/C1"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513_add_4_9/S1",
            "phy_name":"SLICE_69/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n47_2",
            "phy_name":"n47_2"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_513__i7/CK   buzzer_clock_513__i8/CK}->buzzer_clock_513__i8/Q
                                          SLICE_R24C9A    CLK_TO_Q1_DELAY  1.391         6.901  2       
buzzer_clock[8]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_513_add_4_9/C1->buzzer_clock_513_add_4_9/S1
                                          SLICE_R24C9A    C1_TO_F1_DELAY   0.450         8.927  1       
n47_2                                                     NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i7/CK",
        "phy_name":"SLICE_69/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i7/Q
Path End         : buzzer_clock_513__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i7/CK",
        "phy_name":"SLICE_69/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i7/Q",
        "phy_name":"SLICE_69/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i7/D",
        "phy_name":"SLICE_69/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513__i7/CK",
            "phy_name":"SLICE_69/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513__i7/Q",
            "phy_name":"SLICE_69/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[7]",
            "phy_name":"buzzer_clock[7]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513_add_4_9/C0",
            "phy_name":"SLICE_69/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513_add_4_9/S0",
            "phy_name":"SLICE_69/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n48",
            "phy_name":"n48"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_513__i7/CK   buzzer_clock_513__i8/CK}->buzzer_clock_513__i7/Q
                                          SLICE_R24C9A    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[7]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_513_add_4_9/C0->buzzer_clock_513_add_4_9/S0
                                          SLICE_R24C9A    C0_TO_F0_DELAY   0.450         8.927  1       
n48                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i7/CK",
        "phy_name":"SLICE_69/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_513__i9/Q
Path End         : buzzer_clock_513__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 5.510
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                5.510

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               5.510
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i9/CK",
        "phy_name":"SLICE_68/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i9/Q",
        "phy_name":"SLICE_68/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i9/D",
        "phy_name":"SLICE_68/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513__i9/CK",
            "phy_name":"SLICE_68/CLK"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513__i9/Q",
            "phy_name":"SLICE_68/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"buzzer_clock[9]",
            "phy_name":"buzzer_clock[9]"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"buzzer_clock_513_add_4_11/C0",
            "phy_name":"SLICE_68/C0"
        },
        "pin1":
        {
            "log_name":"buzzer_clock_513_add_4_11/S0",
            "phy_name":"SLICE_68/F0"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n46",
            "phy_name":"n46"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_513__i9/CK->buzzer_clock_513__i9/Q
                                          SLICE_R24C9B    CLK_TO_Q0_DELAY  1.391         6.901  2       
buzzer_clock[9]                                           NET DELAY        1.576         8.477  1       
buzzer_clock_513_add_4_11/C0->buzzer_clock_513_add_4_11/S0
                                          SLICE_R24C9B    C0_TO_F0_DELAY   0.450         8.927  1       
n46                                                       NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"buzzer_clock_513__i9/CK",
        "phy_name":"SLICE_68/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  17      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #1c79ec;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #1c79ec;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Floor Planner";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical View";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 1;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      console.log(url);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

