Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec  5 12:53:50 2024
| Host         : rur1k-TP410UAR running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file imp_FTS_control_sets_placed.rpt
| Design       : imp_FTS
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   306 |
|    Minimum number of control sets                        |   306 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   306 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |   302 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |              57 |           38 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              25 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|             Clock Signal            |                       Enable Signal                       |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-------------------------------------+-----------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_145                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_153                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_152                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_151                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_150                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_15                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_149                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_148                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_147                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_146                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_154                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_144                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_143                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_142                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_118                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_117                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_116                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_115                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_108                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_162                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_170                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_17                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_169                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_168                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_167                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_166                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_165                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_164                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_163                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_107                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_161                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_160                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_16                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_159                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_158                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_157                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_156                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_155                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_12                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_128                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_127                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_126                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_125                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_124                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_123                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_122                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_121                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_120                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_129                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_119                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_114                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_113                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_112                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_111                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_110                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_11                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_109                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_137                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_106                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_105                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_104                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_103                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_102                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_101                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_14                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_139                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_138                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_171                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_136                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_135                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_134                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_133                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_132                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_131                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_130                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_13                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/plot_reg_0                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_17      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_16      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_15      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_14      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_13      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_12      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_11      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_10      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/plot_reg_1                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_18      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/plot_reg_2                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/plot_reg                      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_100                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_10                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_1                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_7680_7743_0_2_i_2_4   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_64_127_0_2_i_4_0      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_12480_12543_0_2_i_3_2 |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_26      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_141                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_140                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_9       |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_8       |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_7       |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_6       |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_5       |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_4       |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_3       |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_12480_12543_0_2_i_3_1 |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_25      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_24      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_23      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_22      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_21      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_20      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_2       |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_19      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_18                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_188                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_187                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_186                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_185                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_184                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_183                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_182                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_181                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_180                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_189                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_179                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_178                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_177                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_176                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_175                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_174                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_173                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_172                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_7_6        |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_12480_12543_0_2_i_3_0 |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_9_2        |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_9_1        |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_9_0        |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_9          |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_7_9        |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_7_8        |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_7_7        |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/plot_reg_3                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_7_5        |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_7_4        |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_7_3        |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_7_2        |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_7_11       |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_7_10       |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_7_1        |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_7_0        |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_72                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_80                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_8                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_79                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_78                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_77                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_76                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_75                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_74                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_73                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_81                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_71                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_70                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_7                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_69                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/con/y_reg[0]_2                     |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_3264_3327_0_2_i_3_4   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_3264_3327_0_2_i_3_3   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_3264_3327_0_2_i_3     |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_9                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_98                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_97                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_96                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_95                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_94                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_93                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_92                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_91                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_90                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_3264_3327_0_2_i_3_2   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_89                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_88                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_87                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_86                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_85                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_84                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_83                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_82                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_12480_12543_0_2_i_3_4 |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2880_2943_0_2_i_2_6   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2880_2943_0_2_i_2_5   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2880_2943_0_2_i_2_4   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2880_2943_0_2_i_2_10  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2880_2943_0_2_i_2_2   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2880_2943_0_2_i_2_1   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2880_2943_0_2_i_2_0   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2880_2943_0_2_i_2     |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_3264_3327_0_2_i_3_5   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2880_2943_0_2_i_2_3   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_12480_12543_0_2_i_3_5 |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_12480_12543_0_2_i_3_3 |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_1       |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_0_63_0_2_i_10_0       |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/plot_reg_7                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/plot_reg_6                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/plot_reg_5                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/plot_reg_4                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2944_3007_0_2_i_2_4   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_3264_3327_0_2_i_3_1   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_3264_3327_0_2_i_3_0   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2944_3007_0_2_i_2_9   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2944_3007_0_2_i_2_8   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2944_3007_0_2_i_2_7   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2944_3007_0_2_i_2_6   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2944_3007_0_2_i_2_2   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2944_3007_0_2_i_2_5   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_8256_8319_0_2_i_2     |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2944_3007_0_2_i_2_3   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2944_3007_0_2_i_2_1   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2944_3007_0_2_i_2_10  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2944_3007_0_2_i_2_0   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2944_3007_0_2_i_2     |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2880_2943_0_2_i_2_8   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2880_2943_0_2_i_2_9   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_2880_2943_0_2_i_2_7   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_50                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_59                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_58                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_57                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_56                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_55                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_54                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_53                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_52                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_51                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_6                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_5                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_49                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_48                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_47                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_46                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_45                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_44                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_43                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_68                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_8256_8319_0_2_i_2_0   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_8192_8255_0_2_i_7_0   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_8192_8255_0_2_i_7     |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_7680_7743_0_2_i_2_3   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_7680_7743_0_2_i_2_2   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_7680_7743_0_2_i_2_1   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_7680_7743_0_2_i_2_0   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_64_127_0_2_i_4_1      |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/ram_reg_64_127_0_2_i_4        |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_19                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_67                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_66                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_65                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_64                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_63                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_62                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_61                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_60                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_197                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_26                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_25                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_24                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_23                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_22                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_21                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_20                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_2                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_198                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_41                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_196                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_195                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_194                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_193                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_192                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_191                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_190                  |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_99                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_28                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_42                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_40                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_4                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_39                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_38                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_37                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_36                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_35                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_34                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_33                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_32                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_31                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_30                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_3                    |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_29                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_reg[0]_27                   |                                                 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                |                                                           | implemented_design/vga_adapter/vga_timing/AR[0] |                2 |              5 |
|  implemented_design/FTS/con/n_state |                                                           |                                                 |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/data/y_en                          | implemented_design/FTS/data/y[6]_i_3_n_0        |                2 |              7 |
|  CLK100MHZ_IBUF_BUFG                | implemented_design/FTS/con/x_con_en                       | implemented_design/FTS/data/x[7]_i_2_n_0        |                3 |              8 |
|  w_25MHz_BUFG                       | implemented_design/vga_adapter/vga_timing/v_count         | implemented_design/vga_adapter/vga_timing/AR[0] |                5 |             10 |
|  w_25MHz_BUFG                       |                                                           | implemented_design/vga_adapter/vga_timing/AR[0] |               36 |             52 |
+-------------------------------------+-----------------------------------------------------------+-------------------------------------------------+------------------+----------------+


