// Seed: 3463852125
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    input wire id_11,
    output tri1 id_12
);
  logic id_14 = -1'h0 == id_14#(.id_7(1));
endmodule
module module_1 #(
    parameter id_1 = 32'd13
) (
    inout tri0 id_0,
    input wire _id_1
);
  wire [id_1 : 1  +  -1] id_3, id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_8 = 0;
  wire id_5;
endmodule
