-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 1  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 1  
 Total paths eligible for improvement: 60      
 Total paths improved: 60      
-------------------------

Path 1
------------------------
From: WDT_1/LoadWDTCount1:CLK
  To: WDT_1/LoadWDTCount:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -402 ps
------------------------
  On sink pin: WDT_1/LoadWDTCount:D
-------------------------------------
  Pin max-delay slack:    16749 ps
  Min-delay inserted:       584 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_WDT_1/LoadWDTCount_CFG1B_TEST


Path 2
------------------------
From: CtrlOut_2/ControlOutputWriteLatched0:CLK
  To: CtrlOut_2/ControlOutputWriteLatched1:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -359 ps
------------------------
  On sink pin: CtrlOut_2/ControlOutputWriteLatched1_1:B
-------------------------------------
  Pin max-delay slack:    16701 ps
  Min-delay inserted:       892 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_2/ControlOutputWriteLatched1_1_CFG1A_TEST


Path 3
------------------------
From: CtrlOut_2/DataBuffer[9]:CLK
  To: CtrlOut_2/ShiftRegister[9]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -303 ps
------------------------
  On sink pin: CtrlOut_2/ShiftRegister_4[9]:A
-------------------------------------
  Pin max-delay slack:    16630 ps
  Min-delay inserted:       560 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_2/ShiftRegister_4[9]_CFG1D_TEST


Path 4
------------------------
From: Quad_1/QuadXface_2/HomeTriggerType[2]:CLK
  To: Quad_1/QuadXface_2/CaptureHomeCountsLat:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -296 ps
------------------------
  On sink pin: Quad_1/QuadXface_2/un7_capturehomecounts_0_a3:C
-------------------------------------
  Pin max-delay slack:    16417 ps
  Min-delay inserted:       604 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_2/un7_capturehomecounts_0_a3_CFG1C_TEST


Path 5
------------------------
From: Quad_1/QuadXface_6/Latch1InSel:CLK
  To: Quad_1/QuadXface_6/QL1[0]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -294 ps
------------------------
  On sink pin: Quad_1/QuadXface_6/un1_registrationx[0]:A
-------------------------------------
  Pin max-delay slack:    16590 ps
  Min-delay inserted:       604 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_6/un1_registrationx[0]_CFG1C_TEST


Path 6
------------------------
From: CtrlOut_1/DataBuffer[11]:CLK
  To: CtrlOut_1/ShiftRegister[11]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -286 ps
------------------------
  On sink pin: CtrlOut_1/ShiftRegister_4[11]:A
-------------------------------------
  Pin max-delay slack:    16613 ps
  Min-delay inserted:       935 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_1/ShiftRegister_4[11]_CFG1A_TEST


Path 7
------------------------
From: Quad_1/QuadXface_6/LearnModeEnable:CLK
  To: Quad_1/QuadXface_6/intLearnModeDone:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -280 ps
------------------------
  On sink pin: Quad_1/QuadXface_6/intLearnModeDone_1_0_0:B
-------------------------------------
  Pin max-delay slack:    16623 ps
  Min-delay inserted:       668 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_6/intLearnModeDone_1_0_0_CFG1A_TEST
      mdr_Quad_1/QuadXface_6/intLearnModeDone_1_0_0_CFG1C_TEST


Path 8
------------------------
From: Quad_1/QuadXface_6/LearnModeEnable:CLK
  To: Quad_1/QuadXface_6/intEdgeMode:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -279 ps
------------------------
  On sink pin: Quad_1/QuadXface_6/intEdgeMode_2_0_a3_0_a2:C
-------------------------------------
  Pin max-delay slack:    16622 ps
  Min-delay inserted:       668 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_6/intLearnModeDone_1_0_0_CFG1A_TEST
      mdr_Quad_1/QuadXface_6/intLearnModeDone_1_0_0_CFG1C_TEST


Path 9
------------------------
From: CtrlOut_1/DataBuffer[12]:CLK
  To: CtrlOut_1/ShiftRegister[12]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -276 ps
------------------------
  On sink pin: CtrlOut_1/ShiftRegister_4[12]:A
-------------------------------------
  Pin max-delay slack:    16605 ps
  Min-delay inserted:       807 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_1/ShiftRegister_4[12]_CFG1A_TEST


Path 10
------------------------
From: CPUCnf_1/DLL_RST:CLK
  To: ClkCtrl_1/DLL_Rst_ShiftReg[0]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -270 ps
------------------------
  On sink pin: ClkCtrl_1/DLL_Rst_ShiftReg[0]:D
-------------------------------------
  Pin max-delay slack:    16613 ps
  Min-delay inserted:       604 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_ClkCtrl_1/DLL_Rst_ShiftReg[0]_CFG1C_TEST


Path 11
------------------------
From: CtrlOut_1/DataBuffer[3]:CLK
  To: CtrlOut_1/ShiftRegister[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -256 ps
------------------------
  On sink pin: CtrlOut_1/ShiftRegister_4[3]:A
-------------------------------------
  Pin max-delay slack:    16586 ps
  Min-delay inserted:       805 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_1/ShiftRegister_4[3]_CFG1A_TEST


Path 12
------------------------
From: CtrlOut_2/DataBuffer[2]:CLK
  To: CtrlOut_2/ShiftRegister[2]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -250 ps
------------------------
  On sink pin: CtrlOut_2/ShiftRegister_4[2]:A
-------------------------------------
  Pin max-delay slack:    16577 ps
  Min-delay inserted:       882 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_2/ShiftRegister_4[2]_CFG1A_TEST


Path 13
------------------------
From: Quad_1/QuadXface_3/HomeTriggerType[2]:CLK
  To: Quad_1/QuadXface_3/CaptureHomeCountsLat:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -218 ps
------------------------
  On sink pin: Quad_1/QuadXface_3/un7_capturehomecounts_0_a3:C
-------------------------------------
  Pin max-delay slack:    16348 ps
  Min-delay inserted:       685 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_3/un7_capturehomecounts_0_a3_CFG1A_TEST


Path 14
------------------------
From: CtrlIO_1/Axis0EnFlt0:CLK
  To: CtrlIO_1/ShiftOutRegister[2]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -218 ps
------------------------
  On sink pin: CtrlIO_1/ShiftOutRegister_3_0[2]:A
-------------------------------------
  Pin max-delay slack:    16558 ps
  Min-delay inserted:       573 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlIO_1/ShiftOutRegister_3_0[2]_CFG1B_TEST


Path 15
------------------------
From: SSITop_1/DataLength_Z[2]:CLK
  To: SSITop_1/TurnShiftOff:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -207 ps
------------------------
  On sink pin: SSITop_1/TurnShiftOff_RNO:A
-------------------------------------
  Pin max-delay slack:    16425 ps
  Min-delay inserted:       460 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_SSITop_1/TurnShiftOff_RNO_CFG1C_TEST


Path 16
------------------------
From: Quad_1/QuadXface_2/HomeArm:CLK
  To: Quad_1/QuadXface_2/CaptureHomeCountsLat:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -206 ps
------------------------
  On sink pin: Quad_1/QuadXface_2/un7_capturehomecounts_0_a3:A
-------------------------------------
  Pin max-delay slack:    16349 ps
  Min-delay inserted:       460 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_2/un7_capturehomecounts_0_a3_CFG1C_TEST0


Path 17
------------------------
From: SSITop_1/HalfPeriod[4]:CLK
  To: SSITop_1/CheckDataDelay:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -203 ps
------------------------
  On sink pin: SSITop_1/linebreakdelay:C
-------------------------------------
  Pin max-delay slack:    16415 ps
  Min-delay inserted:       584 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_SSITop_1/linebreakdelay_CFG1B_TEST


Path 18
------------------------
From: CtrlOut_2/DataBuffer[15]:CLK
  To: CtrlOut_2/ShiftRegister[15]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -187 ps
------------------------
  On sink pin: CtrlOut_2/ShiftRegister_4[15]:A
-------------------------------------
  Pin max-delay slack:    16526 ps
  Min-delay inserted:       584 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_2/ShiftRegister_4[15]_CFG1B_TEST


Path 19
------------------------
From: CtrlIO_1/Axis0EnFlt0:CLK
  To: CtrlIO_1/ShiftOutRegister[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -187 ps
------------------------
  On sink pin: CtrlIO_1/ShiftOutRegister_3_0[3]:A
-------------------------------------
  Pin max-delay slack:    16515 ps
  Min-delay inserted:       573 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlIO_1/ShiftOutRegister_3_0[2]_CFG1B_TEST


Path 20
------------------------
From: Quad_1/QuadXface_3/HomeTriggerType[0]:CLK
  To: Quad_1/QuadXface_3/CaptureHomeCountsLat:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -183 ps
------------------------
  On sink pin: Quad_1/QuadXface_3/un7_capturehomecounts_0_a3:B
-------------------------------------
  Pin max-delay slack:    16270 ps
  Min-delay inserted:       534 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_3/un7_capturehomecounts_0_a3_CFG1A_TEST0


Path 21
------------------------
From: SSITop_2/DataLength[3]:CLK
  To: SSITop_2/TurnShiftOff:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -181 ps
------------------------
  On sink pin: SSITop_2/TurnShiftOff_RNO:A
-------------------------------------
  Pin max-delay slack:    16030 ps
  Min-delay inserted:       892 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_SSITop_2/TurnShiftOff_RNO_CFG1A_TEST


Path 22
------------------------
From: Quad_1/QuadXface_5/LearnModeEnable:CLK
  To: Quad_1/QuadXface_5/intLearnModeDone:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -166 ps
------------------------
  On sink pin: Quad_1/QuadXface_5/intLearnModeDone_1_0_0:B
-------------------------------------
  Pin max-delay slack:    16504 ps
  Min-delay inserted:       743 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_5/intLearnModeDone_1_0_0_CFG1A_TEST


Path 23
------------------------
From: Quad_1/QuadXface_5/LearnModeEnable:CLK
  To: Quad_1/QuadXface_5/intEdgeMode:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -165 ps
------------------------
  On sink pin: Quad_1/QuadXface_5/intEdgeMode_2_0_a3_0_a2:C
-------------------------------------
  Pin max-delay slack:    16503 ps
  Min-delay inserted:       743 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_5/intLearnModeDone_1_0_0_CFG1A_TEST


Path 24
------------------------
From: CtrlOut_1/ControlOutputWriteLatched0:CLK
  To: CtrlOut_1/ControlOutputWriteLatched1:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -157 ps
------------------------
  On sink pin: CtrlOut_1/ControlOutputWriteLatched1_1_0_0:B
-------------------------------------
  Pin max-delay slack:    16494 ps
  Min-delay inserted:       813 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_1/ControlOutputWriteLatched1_1_0_0_CFG1A_TEST


Path 25
------------------------
From: CtrlOut_2/DataBuffer[12]:CLK
  To: CtrlOut_2/ShiftRegister[12]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -151 ps
------------------------
  On sink pin: CtrlOut_2/ShiftRegister_4[12]:A
-------------------------------------
  Pin max-delay slack:    16479 ps
  Min-delay inserted:       685 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_2/ShiftRegister_4[12]_CFG1A_TEST


Path 26
------------------------
From: ExpModLED_1/Exp1LED[2]:CLK
  To: ExpModLED_1/ShiftRegister1[0]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -148 ps
------------------------
  On sink pin: ExpModLED_1/ShiftRegister1_RNO[0]:A
-------------------------------------
  Pin max-delay slack:    16488 ps
  Min-delay inserted:       716 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_ExpModLED_1/ShiftRegister1_RNO[0]_CFG1A_TEST


Path 27
------------------------
From: CtrlOut_2/DataBuffer[14]:CLK
  To: CtrlOut_2/ShiftRegister[14]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -137 ps
------------------------
  On sink pin: CtrlOut_2/ShiftRegister_4[14]:A
-------------------------------------
  Pin max-delay slack:    16462 ps
  Min-delay inserted:       494 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_2/ShiftRegister_4[14]_CFG1C_TEST


Path 28
------------------------
From: SSITop_1/HalfPeriod[3]:CLK
  To: SSITop_1/CheckDataDelay:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -133 ps
------------------------
  On sink pin: SSITop_1/linebreakdelay:C
-------------------------------------
  Pin max-delay slack:    16415 ps
  Min-delay inserted:       584 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_SSITop_1/linebreakdelay_CFG1B_TEST


Path 29
------------------------
From: SSITop_1/DataLength_Z[3]:CLK
  To: SSITop_1/TurnShiftOff:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -133 ps
------------------------
  On sink pin: SSITop_1/TurnShiftOff_RNO:A
-------------------------------------
  Pin max-delay slack:    16425 ps
  Min-delay inserted:       460 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_SSITop_1/TurnShiftOff_RNO_CFG1C_TEST


Path 30
------------------------
From: CtrlIO_1/Axis1Status1:CLK
  To: CtrlIO_1/ShiftOutRegister[5]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -131 ps
------------------------
  On sink pin: CtrlIO_1/ShiftOutRegister_3_0[5]:B
-------------------------------------
  Pin max-delay slack:    16467 ps
  Min-delay inserted:       634 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlIO_1/ShiftOutRegister_3_0[5]_CFG1A_TEST


Path 31
------------------------
From: CtrlOut_1/DataBuffer[6]:CLK
  To: CtrlOut_1/ShiftRegister[6]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -127 ps
------------------------
  On sink pin: CtrlOut_1/ShiftRegister_4[6]:A
-------------------------------------
  Pin max-delay slack:    16448 ps
  Min-delay inserted:       771 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_1/ShiftRegister_4[6]_CFG1A_TEST


Path 32
------------------------
From: CtrlOut_2/DataBuffer[11]:CLK
  To: CtrlOut_2/ShiftRegister[11]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -122 ps
------------------------
  On sink pin: CtrlOut_2/ShiftRegister_4[11]:A
-------------------------------------
  Pin max-delay slack:    16447 ps
  Min-delay inserted:       571 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_2/ShiftRegister_4[11]_CFG1A_TEST


Path 33
------------------------
From: Quad_1/QuadXface_3/HomeTriggerType[1]:CLK
  To: Quad_1/QuadXface_3/CaptureHomeCountsLat:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -121 ps
------------------------
  On sink pin: Quad_1/QuadXface_3/un7_capturehomecounts_0_a3:D
-------------------------------------
  Pin max-delay slack:    16259 ps
  Min-delay inserted:       533 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_3/un7_capturehomecounts_0_a3_CFG1A_TEST1


Path 34
------------------------
From: CtrlOut_2/DataBuffer[10]:CLK
  To: CtrlOut_2/ShiftRegister[10]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -117 ps
------------------------
  On sink pin: CtrlOut_2/ShiftRegister_4[10]:A
-------------------------------------
  Pin max-delay slack:    16439 ps
  Min-delay inserted:       478 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_2/ShiftRegister_4[10]_CFG1A_TEST
      mdr_CtrlOut_2/ShiftRegister_4[10]_CFG1C_TEST


Path 35
------------------------
From: CtrlOut_2/DataBuffer[13]:CLK
  To: CtrlOut_2/ShiftRegister[13]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -115 ps
------------------------
  On sink pin: CtrlOut_2/ShiftRegister_4[13]:A
-------------------------------------
  Pin max-delay slack:    16438 ps
  Min-delay inserted:       460 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_2/ShiftRegister_4[13]_CFG1C_TEST


Path 36
------------------------
From: Quad_1/QuadXface_6/Latch0InSel:CLK
  To: Quad_1/QuadXface_6/QL0[0]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -113 ps
------------------------
  On sink pin: Quad_1/QuadXface_6/un1_registrationx_1[0]:A
-------------------------------------
  Pin max-delay slack:    16432 ps
  Min-delay inserted:       685 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_6/un1_registrationx_1[0]_CFG1A_TEST


Path 37
------------------------
From: CtrlOut_1/DataBuffer[15]:CLK
  To: CtrlOut_1/ShiftRegister[15]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -112 ps
------------------------
  On sink pin: CtrlOut_1/ShiftRegister_4[15]:A
-------------------------------------
  Pin max-delay slack:    16447 ps
  Min-delay inserted:       811 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_1/ShiftRegister_4[15]_CFG1A_TEST


Path 38
------------------------
From: Quad_1/QuadXface_4/HomeTriggerType[2]:CLK
  To: Quad_1/QuadXface_4/CaptureHomeCountsLat:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -111 ps
------------------------
  On sink pin: Quad_1/QuadXface_4/un7_capturehomecounts_0_a3:C
-------------------------------------
  Pin max-delay slack:    16243 ps
  Min-delay inserted:       489 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_4/un7_capturehomecounts_0_a3_CFG1A_TEST


Path 39
------------------------
From: CtrlOut_1/DataBuffer[4]:CLK
  To: CtrlOut_1/ShiftRegister[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -110 ps
------------------------
  On sink pin: CtrlOut_1/ShiftRegister_4[4]:A
-------------------------------------
  Pin max-delay slack:    16428 ps
  Min-delay inserted:       640 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_1/ShiftRegister_4[4]_CFG1A_TEST


Path 40
------------------------
From: CtrlOut_2/DataBuffer[8]:CLK
  To: CtrlOut_2/ShiftRegister[8]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -108 ps
------------------------
  On sink pin: CtrlOut_2/ShiftRegister_4[8]:A
-------------------------------------
  Pin max-delay slack:    16428 ps
  Min-delay inserted:       721 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_2/ShiftRegister_4[8]_CFG1A_TEST


Path 41
------------------------
From: CtrlOut_2/DataBuffer[3]:CLK
  To: CtrlOut_2/ShiftRegister[3]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -107 ps
------------------------
  On sink pin: CtrlOut_2/ShiftRegister_4[3]:A
-------------------------------------
  Pin max-delay slack:    16428 ps
  Min-delay inserted:       460 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_2/ShiftRegister_4[3]_CFG1C_TEST


Path 42
------------------------
From: CtrlOut_1/DataBuffer[1]:CLK
  To: CtrlOut_1/ShiftRegister[1]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -103 ps
------------------------
  On sink pin: CtrlOut_1/ShiftRegister_4[1]:A
-------------------------------------
  Pin max-delay slack:    16426 ps
  Min-delay inserted:       764 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_1/ShiftRegister_4[1]_CFG1A_TEST


Path 43
------------------------
From: CtrlOut_2/DataBuffer[6]:CLK
  To: CtrlOut_2/ShiftRegister[6]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -102 ps
------------------------
  On sink pin: CtrlOut_2/ShiftRegister_4[6]:A
-------------------------------------
  Pin max-delay slack:    16428 ps
  Min-delay inserted:       845 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_2/ShiftRegister_4[6]_CFG1A_TEST


Path 44
------------------------
From: Quad_1/QuadXface_2/HomeTriggerType[2]:CLK
  To: Quad_1/QuadXface_2/intHomeLat:D
Operating Conditions: WORST
------------------------
Path min-delay slack:       -87 ps
------------------------
  On sink pin: Quad_1/QuadXface_2/un7_capturehomecounts_0_a3:C
-------------------------------------
  Pin max-delay slack:    16417 ps
  Min-delay inserted:       604 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_2/un7_capturehomecounts_0_a3_CFG1C_TEST


Path 45
------------------------
From: CtrlOut_1/DataBuffer[2]:CLK
  To: CtrlOut_1/ShiftRegister[2]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:       -87 ps
------------------------
  On sink pin: CtrlOut_1/ShiftRegister_4[2]:A
-------------------------------------
  Pin max-delay slack:    16409 ps
  Min-delay inserted:       679 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlOut_1/ShiftRegister_4[2]_CFG1A_TEST


Path 46
------------------------
From: CtrlIO_1/Axis1Status1:CLK
  To: CtrlIO_1/ShiftOutRegister[4]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:       -87 ps
------------------------
  On sink pin: CtrlIO_1/ShiftOutRegister_3_0[4]:B
-------------------------------------
  Pin max-delay slack:    16411 ps
  Min-delay inserted:       634 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlIO_1/ShiftOutRegister_3_0[5]_CFG1A_TEST


Path 47
------------------------
From: SSITop_2/HalfPeriod[2]:CLK
  To: SSITop_2/CheckDataDelay:D
Operating Conditions: WORST
------------------------
Path min-delay slack:       -85 ps
------------------------
  On sink pin: SSITop_2/linebreakdelay_3:B
-------------------------------------
  Pin max-delay slack:    16378 ps
  Min-delay inserted:       468 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_SSITop_2/linebreakdelay_3_CFG1B_TEST


Path 48
------------------------
From: Quad_1/QuadXface_4/HomeTriggerType[1]:CLK
  To: Quad_1/QuadXface_4/CaptureHomeCountsLat:D
Operating Conditions: WORST
------------------------
Path min-delay slack:       -85 ps
------------------------
  On sink pin: Quad_1/QuadXface_4/un7_capturehomecounts_0_a3:D
-------------------------------------
  Pin max-delay slack:    16217 ps
  Min-delay inserted:       495 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_4/un7_capturehomecounts_0_a3_CFG1A_TEST0


Path 49
------------------------
From: ExpModLED_1/Exp1LED[0]:CLK
  To: ExpModLED_1/ShiftRegister1[0]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:       -80 ps
------------------------
  On sink pin: ExpModLED_1/ShiftRegister1_RNO[0]:B
-------------------------------------
  Pin max-delay slack:    16417 ps
  Min-delay inserted:       793 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_ExpModLED_1/ShiftRegister1_RNO[0]_CFG1A_TEST0


Path 50
------------------------
From: SSITop_1/HalfPeriod[3]:CLK
  To: SSITop_1/ToggleEn:D
Operating Conditions: WORST
------------------------
Path min-delay slack:       -40 ps
------------------------
  On sink pin: SSITop_1/un1_enable:D
-------------------------------------
  Pin max-delay slack:    16054 ps
  Min-delay inserted:       536 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_SSITop_1/un1_enable_CFG1A_TEST


Path 51
------------------------
From: Quad_1/QuadXface_4/HomeArm:CLK
  To: Quad_1/QuadXface_4/CaptureHomeCountsLat:D
Operating Conditions: WORST
------------------------
Path min-delay slack:       -40 ps
------------------------
  On sink pin: Quad_1/QuadXface_4/un7_capturehomecounts_0_a3:A
-------------------------------------
  Pin max-delay slack:    16188 ps
  Min-delay inserted:       749 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_4/un7_capturehomecounts_0_a3_CFG1A_TEST1


Path 52
------------------------
From: ExpModLED_1/Exp0LED_Z[0]:CLK
  To: ExpModLED_1/ShiftRegister0[0]:D
Operating Conditions: WORST
------------------------
Path min-delay slack:       -36 ps
------------------------
  On sink pin: ExpModLED_1/ShiftRegister0_RNO[0]:B
-------------------------------------
  Pin max-delay slack:    16371 ps
  Min-delay inserted:       685 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_ExpModLED_1/ShiftRegister0_RNO[0]_CFG1A_TEST


Path 53
------------------------
From: WDT_1/FPGAResetStatus:CLK
  To: WDT_1/WDTCounterLoad:D
Operating Conditions: TYPICAL
------------------------
Path min-delay slack:       -34 ps
------------------------
  On sink pin: WDT_1/WDTCounterLoad_1:A
-------------------------------------
  Pin max-delay slack:    16359 ps
  Min-delay inserted:       848 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_WDT_1/WDTCounterLoad_1_CFG1A_TEST


Path 54
------------------------
From: Quad_1/QuadXface_2/HomeTriggerType[1]:CLK
  To: Quad_1/QuadXface_2/CaptureHomeCountsLat:D
Operating Conditions: TYPICAL
------------------------
Path min-delay slack:       -32 ps
------------------------
  On sink pin: Quad_1/QuadXface_2/un7_capturehomecounts_0_a3:D
-------------------------------------
  Pin max-delay slack:    16166 ps
  Min-delay inserted:       483 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_2/un7_capturehomecounts_0_a3_CFG1A_TEST


Path 55
------------------------
From: Quad_1/QuadXface_3/HomeTriggerType[2]:CLK
  To: Quad_1/QuadXface_3/intHomeLat:D
Operating Conditions: TYPICAL
------------------------
Path min-delay slack:       -24 ps
------------------------
  On sink pin: Quad_1/QuadXface_3/un7_capturehomecounts_0_a3:C
-------------------------------------
  Pin max-delay slack:    16348 ps
  Min-delay inserted:       685 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_3/un7_capturehomecounts_0_a3_CFG1A_TEST


Path 56
------------------------
From: CtrlIO_1/Axis1EnFlt0:CLK
  To: CtrlIO_1/ShiftOutRegister[6]:D
Operating Conditions: TYPICAL
------------------------
Path min-delay slack:       -24 ps
------------------------
  On sink pin: CtrlIO_1/ShiftOutRegister_3_0[6]:A
-------------------------------------
  Pin max-delay slack:    16355 ps
  Min-delay inserted:       642 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_CtrlIO_1/ShiftOutRegister_3_0[6]_CFG1A_TEST


Path 57
------------------------
From: Quad_1/QuadXface_4/Latch1ArmedState[0]:CLK
  To: Quad_1/QuadXface_4/intLatch1Lat:D
Operating Conditions: TYPICAL
------------------------
Path min-delay slack:       -20 ps
------------------------
  On sink pin: Quad_1/QuadXface_4/intLatch1Lat_1:A
-------------------------------------
  Pin max-delay slack:    15512 ps
  Min-delay inserted:       893 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_4/intLatch1Lat_1_CFG1A_TEST


Path 58
------------------------
From: Quad_1/QuadXface_2/HomeArm:CLK
  To: Quad_1/QuadXface_2/intHomeLat:D
Operating Conditions: TYPICAL
------------------------
Path min-delay slack:       -19 ps
------------------------
  On sink pin: Quad_1/QuadXface_2/un7_capturehomecounts_0_a3:A
-------------------------------------
  Pin max-delay slack:    16349 ps
  Min-delay inserted:       460 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_2/un7_capturehomecounts_0_a3_CFG1C_TEST0


Path 59
------------------------
From: Quad_1/QuadXface_3/HomeTriggerType[0]:CLK
  To: Quad_1/QuadXface_3/intHomeLat:D
Operating Conditions: BEST
------------------------
Path min-delay slack:        -6 ps
------------------------
  On sink pin: Quad_1/QuadXface_3/un7_capturehomecounts_0_a3:B
-------------------------------------
  Pin max-delay slack:    16270 ps
  Min-delay inserted:       534 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_Quad_1/QuadXface_3/un7_capturehomecounts_0_a3_CFG1A_TEST0


Path 60
------------------------
From: SSITop_1/DataLength_Z[5]:CLK
  To: SSITop_1/TurnShiftOff:D
Operating Conditions: BEST
------------------------
Path min-delay slack:        -3 ps
------------------------
  On sink pin: SSITop_1/TurnShiftOff_RNO:C
-------------------------------------
  Pin max-delay slack:    16224 ps
  Min-delay inserted:       639 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_SSITop_1/TurnShiftOff_RNO_CFG1A_TEST




-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 2  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 2  
 Total paths eligible for improvement: 2       
 Total paths improved: 2       
-------------------------

Path 1
------------------------
From: WDT_1/LoadWDTCount1:CLK
  To: WDT_1/LoadWDTCount:D
Operating Conditions: WORST
------------------------
Path min-delay slack:      -232 ps
------------------------
  On sink pin: mdr_WDT_1/LoadWDTCount_CFG1B_TEST:A
-------------------------------------
  Pin max-delay slack:    14911 ps
  Min-delay inserted:       689 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_WDT_1/LoadWDTCount_CFG1B_TEST_CFG1A_TEST


Path 2
------------------------
From: CPUCnf_1/DLL_RST:CLK
  To: ClkCtrl_1/DLL_Rst_ShiftReg[0]:D
Operating Conditions: TYPICAL
------------------------
Path min-delay slack:       -45 ps
------------------------
  On sink pin: mdr_ClkCtrl_1/DLL_Rst_ShiftReg[0]_CFG1C_TEST:A
-------------------------------------
  Pin max-delay slack:    16381 ps
  Min-delay inserted:       685 ps ( Estimated )
  ----------------------------
  Delay buffers inserted before the sink:
      mdr_mdr_ClkCtrl_1/DLL_Rst_ShiftReg[0]_CFG1C_TEST_CFG1A_TEST




-------------------------------------
 External Hold Repair Report 
-------------------------------------
 Iteration 3  
 Total I/O input ports improved: 0       
-------------------------------------



-------------------------
 Min-delay Repair Report 
-------------------------
 Iteration 3  
 Total paths eligible for improvement: 0       
 Total paths improved: 0       
-------------------------


Note:
    [1]: A net cannot be modified for repair if:
         - it is hardwired, preserved, or global;
         - the sink pin is a clock pin;
         - the sink pin has negative max-delay slack allowance;

    [2]: A location is not feasible for inserting a delay buffer if the estimated minimum delay to be inserted might exceed the max-delay slack allowance of the sink pin.

    [3]: The I/O delay taps cannot be used to fix hold violations in RTG4 design if it is a MSIO or MSIOD that drives a GB.



