// Seed: 133147881
module module_0 (
    output id_0,
    input id_1,
    output reg id_2
);
  initial begin
    id_0 <= 1;
    id_2 <= 1 ? 1 < 1 : 1;
  end
endmodule
