<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2024.1.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>7.195</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>7.195</CP_FINAL>
    <CP_ROUTE>7.195</CP_ROUTE>
    <CP_SYNTH>6.594</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>2.805</SLACK_FINAL>
    <SLACK_ROUTE>2.805</SLACK_ROUTE>
    <SLACK_SYNTH>3.406</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.805</WNS_FINAL>
    <WNS_ROUTE>2.805</WNS_ROUTE>
    <WNS_SYNTH>3.406</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>8</BRAM>
      <CLB>0</CLB>
      <DSP>5</DSP>
      <FF>340</FF>
      <LATCH>0</LATCH>
      <LUT>379</LUT>
      <SLICE>135</SLICE>
      <SRL>12</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>120</BRAM>
      <CLB>0</CLB>
      <DSP>80</DSP>
      <FF>35200</FF>
      <LUT>17600</LUT>
      <SLICE>4400</SLICE>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="axil_conv2D" DISPNAME="inst" RTLNAME="axil_conv2D">
      <SubModules count="7">BUS1_s_axi_U ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2 flow_control_loop_delay_pipe_U mac_muladd_7ns_7ns_7ns_13_4_1_U3 mac_muladd_8ns_8s_16s_17_4_1_U4 mac_muladd_8ns_8s_17s_18_4_1_U5 mul_8ns_8s_16_1_1_U1</SubModules>
      <Resources BRAM="8" DSP="5" FF="340" LUT="379"/>
      <LocalResources FF="172" LUT="32"/>
    </RtlModule>
    <RtlModule CELL="inst/BUS1_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="BUS1_s_axi" DISPNAME="BUS1_s_axi_U" RTLNAME="axil_conv2D_BUS1_s_axi">
      <Resources BRAM="8" FF="166" LUT="214"/>
      <LocalResources FF="102" LUT="83"/>
      <BindNode BINDTYPE="adapter" BRAM="8" BUNDLEDNAME="BUS1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="BUS1_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2" DEPTH="1" TYPE="resource" MODULENAME="ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1" DISPNAME="ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2" RTLNAME="axil_conv2D_ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1">
      <Resources DSP="1" LUT="19"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_i_loop_j_loop_k" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_i_loop_j_loop_k" OPTYPE="zext" PRAGMA="" RTLNAME="ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln36_2" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_i_loop_j_loop_k" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln36" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_i_loop_j_loop_k" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_2ns_7ns_7ns_7ns_13_4_1_U2" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="image_1d_idx" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/flow_control_loop_delay_pipe_U" DEPTH="1" TYPE="rtl" MODULENAME="flow_control_loop_delay_pipe" DISPNAME="flow_control_loop_delay_pipe_U" RTLNAME="axil_conv2D_flow_control_loop_delay_pipe">
      <Resources FF="2" LUT="44"/>
    </RtlModule>
    <RtlModule CELL="inst/mac_muladd_7ns_7ns_7ns_13_4_1_U3" DEPTH="1" TYPE="resource" MODULENAME="mac_muladd_7ns_7ns_7ns_13_4_1" DISPNAME="mac_muladd_7ns_7ns_7ns_13_4_1_U3" RTLNAME="axil_conv2D_mac_muladd_7ns_7ns_7ns_13_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_i_loop_j_loop_k" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_13_4_1_U3" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_i_loop_j_loop_k" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_7ns_7ns_7ns_13_4_1_U3" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mac_muladd_8ns_8s_16s_17_4_1_U4" DEPTH="1" TYPE="resource" MODULENAME="mac_muladd_8ns_8s_16s_17_4_1" DISPNAME="mac_muladd_8ns_8s_16s_17_4_1_U4" RTLNAME="axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_i_loop_j_loop_k" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U4" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_2" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_i_loop_j_loop_k" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U4" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln39_3" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_i_loop_j_loop_k" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U4" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mac_muladd_8ns_8s_17s_18_4_1_U5" DEPTH="1" TYPE="resource" MODULENAME="mac_muladd_8ns_8s_17s_18_4_1" DISPNAME="mac_muladd_8ns_8s_17s_18_4_1_U5" RTLNAME="axil_conv2D_mac_muladd_8ns_8s_17s_18_4_1">
      <Resources DSP="1" LUT="71"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_i_loop_j_loop_k" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U5" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_i_loop_j_loop_k" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U5" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln38" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop_i_loop_j_loop_k" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_17s_18_4_1_U5" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_8ns_8s_16_1_1_U1" DEPTH="1" TYPE="resource" MODULENAME="mul_8ns_8s_16_1_1" DISPNAME="mul_8ns_8s_16_1_1_U1" RTLNAME="axil_conv2D_mul_8ns_8s_16_1_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="loop_i_loop_j_loop_k" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_1_1_U1" SOURCE="../../lab1_files/hls/axil_conv2D.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln39_1" VISIBLE="true"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="5.410" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="1.401" ENDPOINT_PIN="mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[40]" LOGIC_LEVELS="0" MAX_FANOUT="33" SLACK="2.805" STARTPOINT_PIN="mul_8ns_8s_16_1_1_U1/tmp_product/CLK">
      <CELL NAME="mul_8ns_8s_16_1_1_U1/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mul_8ns_8s_16_1_1.v" LINE_NUMBER="42" MODULE_INSTNAME="mul_8ns_8s_16_1_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v" LINE_NUMBER="35" MODULE_INSTNAME="mac_muladd_8ns_8s_16s_17_4_1_U4" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_8ns_8s_16_1_1_U1 mac_muladd_8ns_8s_16s_17_4_1_U4</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.404" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="1.395" ENDPOINT_PIN="mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[39]" LOGIC_LEVELS="0" MAX_FANOUT="33" SLACK="2.811" STARTPOINT_PIN="mul_8ns_8s_16_1_1_U1/tmp_product/CLK">
      <CELL NAME="mul_8ns_8s_16_1_1_U1/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mul_8ns_8s_16_1_1.v" LINE_NUMBER="42" MODULE_INSTNAME="mul_8ns_8s_16_1_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v" LINE_NUMBER="35" MODULE_INSTNAME="mac_muladd_8ns_8s_16s_17_4_1_U4" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_8ns_8s_16_1_1_U1 mac_muladd_8ns_8s_16s_17_4_1_U4</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.404" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="1.395" ENDPOINT_PIN="mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[44]" LOGIC_LEVELS="0" MAX_FANOUT="33" SLACK="2.811" STARTPOINT_PIN="mul_8ns_8s_16_1_1_U1/tmp_product/CLK">
      <CELL NAME="mul_8ns_8s_16_1_1_U1/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mul_8ns_8s_16_1_1.v" LINE_NUMBER="42" MODULE_INSTNAME="mul_8ns_8s_16_1_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v" LINE_NUMBER="35" MODULE_INSTNAME="mac_muladd_8ns_8s_16s_17_4_1_U4" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_8ns_8s_16_1_1_U1 mac_muladd_8ns_8s_16s_17_4_1_U4</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.267" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="1.258" ENDPOINT_PIN="mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[18]" LOGIC_LEVELS="0" MAX_FANOUT="33" SLACK="2.948" STARTPOINT_PIN="mul_8ns_8s_16_1_1_U1/tmp_product/CLK">
      <CELL NAME="mul_8ns_8s_16_1_1_U1/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mul_8ns_8s_16_1_1.v" LINE_NUMBER="42" MODULE_INSTNAME="mul_8ns_8s_16_1_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v" LINE_NUMBER="35" MODULE_INSTNAME="mac_muladd_8ns_8s_16s_17_4_1_U4" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_8ns_8s_16_1_1_U1 mac_muladd_8ns_8s_16s_17_4_1_U4</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.267" DATAPATH_LOGIC_DELAY="4.009" DATAPATH_NET_DELAY="1.258" ENDPOINT_PIN="mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg/C[36]" LOGIC_LEVELS="0" MAX_FANOUT="33" SLACK="2.948" STARTPOINT_PIN="mul_8ns_8s_16_1_1_U1/tmp_product/CLK">
      <CELL NAME="mul_8ns_8s_16_1_1_U1/tmp_product" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mul_8ns_8s_16_1_1.v" LINE_NUMBER="42" MODULE_INSTNAME="mul_8ns_8s_16_1_1_U1" IS_FUNCINST="0"/>
      <CELL NAME="mac_muladd_8ns_8s_16s_17_4_1_U4/axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="axil_conv2D_mac_muladd_8ns_8s_16s_17_4_1.v" LINE_NUMBER="35" MODULE_INSTNAME="mac_muladd_8ns_8s_16s_17_4_1_U4" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>mul_8ns_8s_16_1_1_U1 mac_muladd_8ns_8s_16s_17_4_1_U4</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/axil_conv2D_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/axil_conv2D_failfast_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/axil_conv2D_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/axil_conv2D_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/axil_conv2D_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/axil_conv2D_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/axil_conv2D_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Fri May 16 13:41:09 WEST 2025"/>
    <item NAME="Version" VALUE="2024.1 (Build 5096458 on Sep  5 2024)"/>
    <item NAME="Project" VALUE="axil_conv2D"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z010-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

