|CPU
busW[0] <= sram_chip:inst1.DataOutW[0]
busW[1] <= sram_chip:inst1.DataOutW[1]
busW[2] <= sram_chip:inst1.DataOutW[2]
busW[3] <= sram_chip:inst1.DataOutW[3]
busW[4] <= sram_chip:inst1.DataOutW[4]
busW[5] <= sram_chip:inst1.DataOutW[5]
busW[6] <= sram_chip:inst1.DataOutW[6]
busW[7] <= sram_chip:inst1.DataOutW[7]
busW[8] <= sram_chip:inst1.DataOutW[8]
busW[9] <= sram_chip:inst1.DataOutW[9]
busW[10] <= sram_chip:inst1.DataOutW[10]
busW[11] <= sram_chip:inst1.DataOutW[11]
busW[12] <= sram_chip:inst1.DataOutW[12]
busW[13] <= sram_chip:inst1.DataOutW[13]
busW[14] <= sram_chip:inst1.DataOutW[14]
busW[15] <= sram_chip:inst1.DataOutW[15]
Clock => sram_chip:inst1.Clock
Clock => instruction_register:inst8.Clock
WE => sram_chip:inst1.WE
Instruction[0] => instruction_register:inst8.Instruction[0]
Instruction[1] => instruction_register:inst8.Instruction[1]
Instruction[2] => instruction_register:inst8.Instruction[2]
Instruction[3] => instruction_register:inst8.Instruction[3]
Instruction[4] => instruction_register:inst8.Instruction[4]
Instruction[5] => instruction_register:inst8.Instruction[5]
Instruction[6] => instruction_register:inst8.Instruction[6]
Instruction[7] => instruction_register:inst8.Instruction[7]
Instruction[8] => instruction_register:inst8.Instruction[8]
Instruction[9] => instruction_register:inst8.Instruction[9]
Instruction[10] => instruction_register:inst8.Instruction[10]
Instruction[11] => instruction_register:inst8.Instruction[11]
Instruction[12] => instruction_register:inst8.Instruction[12]
Instruction[13] => instruction_register:inst8.Instruction[13]
Instruction[14] => instruction_register:inst8.Instruction[14]
Instruction[15] => instruction_register:inst8.Instruction[15]
Hex0[0] <= addsub16:inst.HEX0[0]
Hex0[1] <= addsub16:inst.HEX0[1]
Hex0[2] <= addsub16:inst.HEX0[2]
Hex0[3] <= addsub16:inst.HEX0[3]
Hex0[4] <= addsub16:inst.HEX0[4]
Hex0[5] <= addsub16:inst.HEX0[5]
Hex0[6] <= addsub16:inst.HEX0[6]
Hex1[0] <= addsub16:inst.HEX1[0]
Hex1[1] <= addsub16:inst.HEX1[1]
Hex1[2] <= addsub16:inst.HEX1[2]
Hex1[3] <= addsub16:inst.HEX1[3]
Hex1[4] <= addsub16:inst.HEX1[4]
Hex1[5] <= addsub16:inst.HEX1[5]
Hex1[6] <= addsub16:inst.HEX1[6]
Hex2[0] <= addsub16:inst.HEX2[0]
Hex2[1] <= addsub16:inst.HEX2[1]
Hex2[2] <= addsub16:inst.HEX2[2]
Hex2[3] <= addsub16:inst.HEX2[3]
Hex2[4] <= addsub16:inst.HEX2[4]
Hex2[5] <= addsub16:inst.HEX2[5]
Hex2[6] <= addsub16:inst.HEX2[6]
Hex3[0] <= addsub16:inst.HEX3[0]
Hex3[1] <= addsub16:inst.HEX3[1]
Hex3[2] <= addsub16:inst.HEX3[2]
Hex3[3] <= addsub16:inst.HEX3[3]
Hex3[4] <= addsub16:inst.HEX3[4]
Hex3[5] <= addsub16:inst.HEX3[5]
Hex3[6] <= addsub16:inst.HEX3[6]
Result[0] <= addsub16:inst.S[0]
Result[1] <= addsub16:inst.S[1]
Result[2] <= addsub16:inst.S[2]
Result[3] <= addsub16:inst.S[3]
Result[4] <= addsub16:inst.S[4]
Result[5] <= addsub16:inst.S[5]
Result[6] <= addsub16:inst.S[6]
Result[7] <= addsub16:inst.S[7]
Result[8] <= addsub16:inst.S[8]
Result[9] <= addsub16:inst.S[9]
Result[10] <= addsub16:inst.S[10]
Result[11] <= addsub16:inst.S[11]
Result[12] <= addsub16:inst.S[12]
Result[13] <= addsub16:inst.S[13]
Result[14] <= addsub16:inst.S[14]
Result[15] <= addsub16:inst.S[15]


|CPU|sram_chip:inst1
DataOutA[0] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[1] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[2] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[3] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[4] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[5] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[6] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[7] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[8] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[9] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[10] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[11] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[12] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[13] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[14] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutA[15] <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
Clock => sram_register:inst.Clock
Clock => sram_register:inst6.Clock
Clock => sram_register:inst1.Clock
Clock => sram_register:inst7.Clock
Clock => sram_register:inst2.Clock
Clock => sram_register:inst8.Clock
Clock => sram_register:inst3.Clock
Clock => sram_register:inst9.Clock
Clock => sram_register:inst10.Clock
Clock => sram_register:inst11.Clock
Clock => sram_register:inst12.Clock
Clock => sram_register:inst13.Clock
Clock => sram_register:inst14.Clock
Clock => sram_register:inst15.Clock
Clock => sram_register:inst16.Clock
Clock => sram_register:inst17.Clock
WE => sram_register:inst.WE
WE => sram_register:inst6.WE
WE => sram_register:inst1.WE
WE => sram_register:inst7.WE
WE => sram_register:inst2.WE
WE => sram_register:inst8.WE
WE => sram_register:inst3.WE
WE => sram_register:inst9.WE
WE => sram_register:inst10.WE
WE => sram_register:inst11.WE
WE => sram_register:inst12.WE
WE => sram_register:inst13.WE
WE => sram_register:inst14.WE
WE => sram_register:inst15.WE
WE => sram_register:inst16.WE
WE => sram_register:inst17.WE
RA[0] => sram_register:inst17.RA
RA[1] => sram_register:inst15.RA
RA[2] => sram_register:inst13.RA
RA[3] => sram_register:inst11.RA
RA[4] => sram_register:inst9.RA
RA[5] => sram_register:inst8.RA
RA[6] => sram_register:inst7.RA
RA[7] => sram_register:inst6.RA
RA[8] => sram_register:inst16.RA
RA[9] => sram_register:inst14.RA
RA[10] => sram_register:inst12.RA
RA[11] => sram_register:inst10.RA
RA[12] => sram_register:inst3.RA
RA[13] => sram_register:inst2.RA
RA[14] => sram_register:inst1.RA
RA[15] => sram_register:inst.RA
RB[0] => sram_register:inst17.RB
RB[1] => sram_register:inst15.RB
RB[2] => sram_register:inst13.RB
RB[3] => sram_register:inst11.RB
RB[4] => sram_register:inst9.RB
RB[5] => sram_register:inst8.RB
RB[6] => sram_register:inst7.RB
RB[7] => sram_register:inst6.RB
RB[8] => sram_register:inst16.RB
RB[9] => sram_register:inst14.RB
RB[10] => sram_register:inst12.RB
RB[11] => sram_register:inst10.RB
RB[12] => sram_register:inst3.RB
RB[13] => sram_register:inst2.RB
RB[14] => sram_register:inst1.RB
RB[15] => sram_register:inst.RB
RW[0] => sram_register:inst17.RW
RW[1] => sram_register:inst15.RW
RW[2] => sram_register:inst13.RW
RW[3] => sram_register:inst11.RW
RW[4] => sram_register:inst9.RW
RW[5] => sram_register:inst8.RW
RW[6] => sram_register:inst7.RW
RW[7] => sram_register:inst6.RW
RW[8] => sram_register:inst16.RW
RW[9] => sram_register:inst14.RW
RW[10] => sram_register:inst12.RW
RW[11] => sram_register:inst10.RW
RW[12] => sram_register:inst3.RW
RW[13] => sram_register:inst2.RW
RW[14] => sram_register:inst1.RW
RW[15] => sram_register:inst.RW
DataIn[0] => sram_register:inst.DataIn[0]
DataIn[0] => sram_register:inst6.DataIn[0]
DataIn[0] => sram_register:inst1.DataIn[0]
DataIn[0] => sram_register:inst7.DataIn[0]
DataIn[0] => sram_register:inst2.DataIn[0]
DataIn[0] => sram_register:inst8.DataIn[0]
DataIn[0] => sram_register:inst3.DataIn[0]
DataIn[0] => sram_register:inst9.DataIn[0]
DataIn[0] => sram_register:inst10.DataIn[0]
DataIn[0] => sram_register:inst11.DataIn[0]
DataIn[0] => sram_register:inst12.DataIn[0]
DataIn[0] => sram_register:inst13.DataIn[0]
DataIn[0] => sram_register:inst14.DataIn[0]
DataIn[0] => sram_register:inst15.DataIn[0]
DataIn[0] => sram_register:inst16.DataIn[0]
DataIn[0] => sram_register:inst17.DataIn[0]
DataIn[1] => sram_register:inst.DataIn[1]
DataIn[1] => sram_register:inst6.DataIn[1]
DataIn[1] => sram_register:inst1.DataIn[1]
DataIn[1] => sram_register:inst7.DataIn[1]
DataIn[1] => sram_register:inst2.DataIn[1]
DataIn[1] => sram_register:inst8.DataIn[1]
DataIn[1] => sram_register:inst3.DataIn[1]
DataIn[1] => sram_register:inst9.DataIn[1]
DataIn[1] => sram_register:inst10.DataIn[1]
DataIn[1] => sram_register:inst11.DataIn[1]
DataIn[1] => sram_register:inst12.DataIn[1]
DataIn[1] => sram_register:inst13.DataIn[1]
DataIn[1] => sram_register:inst14.DataIn[1]
DataIn[1] => sram_register:inst15.DataIn[1]
DataIn[1] => sram_register:inst16.DataIn[1]
DataIn[1] => sram_register:inst17.DataIn[1]
DataIn[2] => sram_register:inst.DataIn[2]
DataIn[2] => sram_register:inst6.DataIn[2]
DataIn[2] => sram_register:inst1.DataIn[2]
DataIn[2] => sram_register:inst7.DataIn[2]
DataIn[2] => sram_register:inst2.DataIn[2]
DataIn[2] => sram_register:inst8.DataIn[2]
DataIn[2] => sram_register:inst3.DataIn[2]
DataIn[2] => sram_register:inst9.DataIn[2]
DataIn[2] => sram_register:inst10.DataIn[2]
DataIn[2] => sram_register:inst11.DataIn[2]
DataIn[2] => sram_register:inst12.DataIn[2]
DataIn[2] => sram_register:inst13.DataIn[2]
DataIn[2] => sram_register:inst14.DataIn[2]
DataIn[2] => sram_register:inst15.DataIn[2]
DataIn[2] => sram_register:inst16.DataIn[2]
DataIn[2] => sram_register:inst17.DataIn[2]
DataIn[3] => sram_register:inst.DataIn[3]
DataIn[3] => sram_register:inst6.DataIn[3]
DataIn[3] => sram_register:inst1.DataIn[3]
DataIn[3] => sram_register:inst7.DataIn[3]
DataIn[3] => sram_register:inst2.DataIn[3]
DataIn[3] => sram_register:inst8.DataIn[3]
DataIn[3] => sram_register:inst3.DataIn[3]
DataIn[3] => sram_register:inst9.DataIn[3]
DataIn[3] => sram_register:inst10.DataIn[3]
DataIn[3] => sram_register:inst11.DataIn[3]
DataIn[3] => sram_register:inst12.DataIn[3]
DataIn[3] => sram_register:inst13.DataIn[3]
DataIn[3] => sram_register:inst14.DataIn[3]
DataIn[3] => sram_register:inst15.DataIn[3]
DataIn[3] => sram_register:inst16.DataIn[3]
DataIn[3] => sram_register:inst17.DataIn[3]
DataIn[4] => sram_register:inst.DataIn[4]
DataIn[4] => sram_register:inst6.DataIn[4]
DataIn[4] => sram_register:inst1.DataIn[4]
DataIn[4] => sram_register:inst7.DataIn[4]
DataIn[4] => sram_register:inst2.DataIn[4]
DataIn[4] => sram_register:inst8.DataIn[4]
DataIn[4] => sram_register:inst3.DataIn[4]
DataIn[4] => sram_register:inst9.DataIn[4]
DataIn[4] => sram_register:inst10.DataIn[4]
DataIn[4] => sram_register:inst11.DataIn[4]
DataIn[4] => sram_register:inst12.DataIn[4]
DataIn[4] => sram_register:inst13.DataIn[4]
DataIn[4] => sram_register:inst14.DataIn[4]
DataIn[4] => sram_register:inst15.DataIn[4]
DataIn[4] => sram_register:inst16.DataIn[4]
DataIn[4] => sram_register:inst17.DataIn[4]
DataIn[5] => sram_register:inst.DataIn[5]
DataIn[5] => sram_register:inst6.DataIn[5]
DataIn[5] => sram_register:inst1.DataIn[5]
DataIn[5] => sram_register:inst7.DataIn[5]
DataIn[5] => sram_register:inst2.DataIn[5]
DataIn[5] => sram_register:inst8.DataIn[5]
DataIn[5] => sram_register:inst3.DataIn[5]
DataIn[5] => sram_register:inst9.DataIn[5]
DataIn[5] => sram_register:inst10.DataIn[5]
DataIn[5] => sram_register:inst11.DataIn[5]
DataIn[5] => sram_register:inst12.DataIn[5]
DataIn[5] => sram_register:inst13.DataIn[5]
DataIn[5] => sram_register:inst14.DataIn[5]
DataIn[5] => sram_register:inst15.DataIn[5]
DataIn[5] => sram_register:inst16.DataIn[5]
DataIn[5] => sram_register:inst17.DataIn[5]
DataIn[6] => sram_register:inst.DataIn[6]
DataIn[6] => sram_register:inst6.DataIn[6]
DataIn[6] => sram_register:inst1.DataIn[6]
DataIn[6] => sram_register:inst7.DataIn[6]
DataIn[6] => sram_register:inst2.DataIn[6]
DataIn[6] => sram_register:inst8.DataIn[6]
DataIn[6] => sram_register:inst3.DataIn[6]
DataIn[6] => sram_register:inst9.DataIn[6]
DataIn[6] => sram_register:inst10.DataIn[6]
DataIn[6] => sram_register:inst11.DataIn[6]
DataIn[6] => sram_register:inst12.DataIn[6]
DataIn[6] => sram_register:inst13.DataIn[6]
DataIn[6] => sram_register:inst14.DataIn[6]
DataIn[6] => sram_register:inst15.DataIn[6]
DataIn[6] => sram_register:inst16.DataIn[6]
DataIn[6] => sram_register:inst17.DataIn[6]
DataIn[7] => sram_register:inst.DataIn[7]
DataIn[7] => sram_register:inst6.DataIn[7]
DataIn[7] => sram_register:inst1.DataIn[7]
DataIn[7] => sram_register:inst7.DataIn[7]
DataIn[7] => sram_register:inst2.DataIn[7]
DataIn[7] => sram_register:inst8.DataIn[7]
DataIn[7] => sram_register:inst3.DataIn[7]
DataIn[7] => sram_register:inst9.DataIn[7]
DataIn[7] => sram_register:inst10.DataIn[7]
DataIn[7] => sram_register:inst11.DataIn[7]
DataIn[7] => sram_register:inst12.DataIn[7]
DataIn[7] => sram_register:inst13.DataIn[7]
DataIn[7] => sram_register:inst14.DataIn[7]
DataIn[7] => sram_register:inst15.DataIn[7]
DataIn[7] => sram_register:inst16.DataIn[7]
DataIn[7] => sram_register:inst17.DataIn[7]
DataIn[8] => sram_register:inst.DataIn[8]
DataIn[8] => sram_register:inst6.DataIn[8]
DataIn[8] => sram_register:inst1.DataIn[8]
DataIn[8] => sram_register:inst7.DataIn[8]
DataIn[8] => sram_register:inst2.DataIn[8]
DataIn[8] => sram_register:inst8.DataIn[8]
DataIn[8] => sram_register:inst3.DataIn[8]
DataIn[8] => sram_register:inst9.DataIn[8]
DataIn[8] => sram_register:inst10.DataIn[8]
DataIn[8] => sram_register:inst11.DataIn[8]
DataIn[8] => sram_register:inst12.DataIn[8]
DataIn[8] => sram_register:inst13.DataIn[8]
DataIn[8] => sram_register:inst14.DataIn[8]
DataIn[8] => sram_register:inst15.DataIn[8]
DataIn[8] => sram_register:inst16.DataIn[8]
DataIn[8] => sram_register:inst17.DataIn[8]
DataIn[9] => sram_register:inst.DataIn[9]
DataIn[9] => sram_register:inst6.DataIn[9]
DataIn[9] => sram_register:inst1.DataIn[9]
DataIn[9] => sram_register:inst7.DataIn[9]
DataIn[9] => sram_register:inst2.DataIn[9]
DataIn[9] => sram_register:inst8.DataIn[9]
DataIn[9] => sram_register:inst3.DataIn[9]
DataIn[9] => sram_register:inst9.DataIn[9]
DataIn[9] => sram_register:inst10.DataIn[9]
DataIn[9] => sram_register:inst11.DataIn[9]
DataIn[9] => sram_register:inst12.DataIn[9]
DataIn[9] => sram_register:inst13.DataIn[9]
DataIn[9] => sram_register:inst14.DataIn[9]
DataIn[9] => sram_register:inst15.DataIn[9]
DataIn[9] => sram_register:inst16.DataIn[9]
DataIn[9] => sram_register:inst17.DataIn[9]
DataIn[10] => sram_register:inst.DataIn[10]
DataIn[10] => sram_register:inst6.DataIn[10]
DataIn[10] => sram_register:inst1.DataIn[10]
DataIn[10] => sram_register:inst7.DataIn[10]
DataIn[10] => sram_register:inst2.DataIn[10]
DataIn[10] => sram_register:inst8.DataIn[10]
DataIn[10] => sram_register:inst3.DataIn[10]
DataIn[10] => sram_register:inst9.DataIn[10]
DataIn[10] => sram_register:inst10.DataIn[10]
DataIn[10] => sram_register:inst11.DataIn[10]
DataIn[10] => sram_register:inst12.DataIn[10]
DataIn[10] => sram_register:inst13.DataIn[10]
DataIn[10] => sram_register:inst14.DataIn[10]
DataIn[10] => sram_register:inst15.DataIn[10]
DataIn[10] => sram_register:inst16.DataIn[10]
DataIn[10] => sram_register:inst17.DataIn[10]
DataIn[11] => sram_register:inst.DataIn[11]
DataIn[11] => sram_register:inst6.DataIn[11]
DataIn[11] => sram_register:inst1.DataIn[11]
DataIn[11] => sram_register:inst7.DataIn[11]
DataIn[11] => sram_register:inst2.DataIn[11]
DataIn[11] => sram_register:inst8.DataIn[11]
DataIn[11] => sram_register:inst3.DataIn[11]
DataIn[11] => sram_register:inst9.DataIn[11]
DataIn[11] => sram_register:inst10.DataIn[11]
DataIn[11] => sram_register:inst11.DataIn[11]
DataIn[11] => sram_register:inst12.DataIn[11]
DataIn[11] => sram_register:inst13.DataIn[11]
DataIn[11] => sram_register:inst14.DataIn[11]
DataIn[11] => sram_register:inst15.DataIn[11]
DataIn[11] => sram_register:inst16.DataIn[11]
DataIn[11] => sram_register:inst17.DataIn[11]
DataIn[12] => sram_register:inst.DataIn[12]
DataIn[12] => sram_register:inst6.DataIn[12]
DataIn[12] => sram_register:inst1.DataIn[12]
DataIn[12] => sram_register:inst7.DataIn[12]
DataIn[12] => sram_register:inst2.DataIn[12]
DataIn[12] => sram_register:inst8.DataIn[12]
DataIn[12] => sram_register:inst3.DataIn[12]
DataIn[12] => sram_register:inst9.DataIn[12]
DataIn[12] => sram_register:inst10.DataIn[12]
DataIn[12] => sram_register:inst11.DataIn[12]
DataIn[12] => sram_register:inst12.DataIn[12]
DataIn[12] => sram_register:inst13.DataIn[12]
DataIn[12] => sram_register:inst14.DataIn[12]
DataIn[12] => sram_register:inst15.DataIn[12]
DataIn[12] => sram_register:inst16.DataIn[12]
DataIn[12] => sram_register:inst17.DataIn[12]
DataIn[13] => sram_register:inst.DataIn[13]
DataIn[13] => sram_register:inst6.DataIn[13]
DataIn[13] => sram_register:inst1.DataIn[13]
DataIn[13] => sram_register:inst7.DataIn[13]
DataIn[13] => sram_register:inst2.DataIn[13]
DataIn[13] => sram_register:inst8.DataIn[13]
DataIn[13] => sram_register:inst3.DataIn[13]
DataIn[13] => sram_register:inst9.DataIn[13]
DataIn[13] => sram_register:inst10.DataIn[13]
DataIn[13] => sram_register:inst11.DataIn[13]
DataIn[13] => sram_register:inst12.DataIn[13]
DataIn[13] => sram_register:inst13.DataIn[13]
DataIn[13] => sram_register:inst14.DataIn[13]
DataIn[13] => sram_register:inst15.DataIn[13]
DataIn[13] => sram_register:inst16.DataIn[13]
DataIn[13] => sram_register:inst17.DataIn[13]
DataIn[14] => sram_register:inst.DataIn[14]
DataIn[14] => sram_register:inst6.DataIn[14]
DataIn[14] => sram_register:inst1.DataIn[14]
DataIn[14] => sram_register:inst7.DataIn[14]
DataIn[14] => sram_register:inst2.DataIn[14]
DataIn[14] => sram_register:inst8.DataIn[14]
DataIn[14] => sram_register:inst3.DataIn[14]
DataIn[14] => sram_register:inst9.DataIn[14]
DataIn[14] => sram_register:inst10.DataIn[14]
DataIn[14] => sram_register:inst11.DataIn[14]
DataIn[14] => sram_register:inst12.DataIn[14]
DataIn[14] => sram_register:inst13.DataIn[14]
DataIn[14] => sram_register:inst14.DataIn[14]
DataIn[14] => sram_register:inst15.DataIn[14]
DataIn[14] => sram_register:inst16.DataIn[14]
DataIn[14] => sram_register:inst17.DataIn[14]
DataIn[15] => sram_register:inst.DataIn[15]
DataIn[15] => sram_register:inst6.DataIn[15]
DataIn[15] => sram_register:inst1.DataIn[15]
DataIn[15] => sram_register:inst7.DataIn[15]
DataIn[15] => sram_register:inst2.DataIn[15]
DataIn[15] => sram_register:inst8.DataIn[15]
DataIn[15] => sram_register:inst3.DataIn[15]
DataIn[15] => sram_register:inst9.DataIn[15]
DataIn[15] => sram_register:inst10.DataIn[15]
DataIn[15] => sram_register:inst11.DataIn[15]
DataIn[15] => sram_register:inst12.DataIn[15]
DataIn[15] => sram_register:inst13.DataIn[15]
DataIn[15] => sram_register:inst14.DataIn[15]
DataIn[15] => sram_register:inst15.DataIn[15]
DataIn[15] => sram_register:inst16.DataIn[15]
DataIn[15] => sram_register:inst17.DataIn[15]
DataOutB[0] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[1] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[2] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[3] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[4] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[5] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[6] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[7] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[8] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[9] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[10] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[11] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[12] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[13] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[14] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutB[15] <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[0] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[1] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[2] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[3] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[4] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[5] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[6] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[7] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[8] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[9] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[10] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[11] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[12] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[13] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[14] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE
DataOutW[15] <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst6|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst7|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst9|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst10|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst11|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst13|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst15|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17
DataIn[0] => sram_cell:cell0.DataIn
DataIn[1] => sram_cell:cell1.DataIn
DataIn[2] => sram_cell:cell2.DataIn
DataIn[3] => sram_cell:cell3.DataIn
DataIn[4] => sram_cell:cell4.DataIn
DataIn[5] => sram_cell:cell5.DataIn
DataIn[6] => sram_cell:cell6.DataIn
DataIn[7] => sram_cell:cell7.DataIn
DataIn[8] => sram_cell:cell8.DataIn
DataIn[9] => sram_cell:cell9.DataIn
DataIn[10] => sram_cell:cell10.DataIn
DataIn[11] => sram_cell:cell11.DataIn
DataIn[12] => sram_cell:cell12.DataIn
DataIn[13] => sram_cell:cell13.DataIn
DataIn[14] => sram_cell:cell14.DataIn
DataIn[15] => sram_cell:cell15.DataIn
Clock => sram_cell:cell0.Clock
Clock => sram_cell:cell1.Clock
Clock => sram_cell:cell2.Clock
Clock => sram_cell:cell3.Clock
Clock => sram_cell:cell4.Clock
Clock => sram_cell:cell5.Clock
Clock => sram_cell:cell6.Clock
Clock => sram_cell:cell7.Clock
Clock => sram_cell:cell8.Clock
Clock => sram_cell:cell9.Clock
Clock => sram_cell:cell10.Clock
Clock => sram_cell:cell11.Clock
Clock => sram_cell:cell12.Clock
Clock => sram_cell:cell13.Clock
Clock => sram_cell:cell14.Clock
Clock => sram_cell:cell15.Clock
WE => sram_cell:cell0.WE
WE => sram_cell:cell1.WE
WE => sram_cell:cell2.WE
WE => sram_cell:cell3.WE
WE => sram_cell:cell4.WE
WE => sram_cell:cell5.WE
WE => sram_cell:cell6.WE
WE => sram_cell:cell7.WE
WE => sram_cell:cell8.WE
WE => sram_cell:cell9.WE
WE => sram_cell:cell10.WE
WE => sram_cell:cell11.WE
WE => sram_cell:cell12.WE
WE => sram_cell:cell13.WE
WE => sram_cell:cell14.WE
WE => sram_cell:cell15.WE
RA => sram_cell:cell0.RA
RA => sram_cell:cell1.RA
RA => sram_cell:cell2.RA
RA => sram_cell:cell3.RA
RA => sram_cell:cell4.RA
RA => sram_cell:cell5.RA
RA => sram_cell:cell6.RA
RA => sram_cell:cell7.RA
RA => sram_cell:cell8.RA
RA => sram_cell:cell9.RA
RA => sram_cell:cell10.RA
RA => sram_cell:cell11.RA
RA => sram_cell:cell12.RA
RA => sram_cell:cell13.RA
RA => sram_cell:cell14.RA
RA => sram_cell:cell15.RA
RB => sram_cell:cell0.RB
RB => sram_cell:cell1.RB
RB => sram_cell:cell2.RB
RB => sram_cell:cell3.RB
RB => sram_cell:cell4.RB
RB => sram_cell:cell5.RB
RB => sram_cell:cell6.RB
RB => sram_cell:cell7.RB
RB => sram_cell:cell8.RB
RB => sram_cell:cell9.RB
RB => sram_cell:cell10.RB
RB => sram_cell:cell11.RB
RB => sram_cell:cell12.RB
RB => sram_cell:cell13.RB
RB => sram_cell:cell14.RB
RB => sram_cell:cell15.RB
RW => sram_cell:cell0.RW
RW => sram_cell:cell1.RW
RW => sram_cell:cell2.RW
RW => sram_cell:cell3.RW
RW => sram_cell:cell4.RW
RW => sram_cell:cell5.RW
RW => sram_cell:cell6.RW
RW => sram_cell:cell7.RW
RW => sram_cell:cell8.RW
RW => sram_cell:cell9.RW
RW => sram_cell:cell10.RW
RW => sram_cell:cell11.RW
RW => sram_cell:cell12.RW
RW => sram_cell:cell13.RW
RW => sram_cell:cell14.RW
RW => sram_cell:cell15.RW
DataOutA[0] <= sram_cell:cell0.DataOutA
DataOutA[1] <= sram_cell:cell1.DataOutA
DataOutA[2] <= sram_cell:cell2.DataOutA
DataOutA[3] <= sram_cell:cell3.DataOutA
DataOutA[4] <= sram_cell:cell4.DataOutA
DataOutA[5] <= sram_cell:cell5.DataOutA
DataOutA[6] <= sram_cell:cell6.DataOutA
DataOutA[7] <= sram_cell:cell7.DataOutA
DataOutA[8] <= sram_cell:cell8.DataOutA
DataOutA[9] <= sram_cell:cell9.DataOutA
DataOutA[10] <= sram_cell:cell10.DataOutA
DataOutA[11] <= sram_cell:cell11.DataOutA
DataOutA[12] <= sram_cell:cell12.DataOutA
DataOutA[13] <= sram_cell:cell13.DataOutA
DataOutA[14] <= sram_cell:cell14.DataOutA
DataOutA[15] <= sram_cell:cell15.DataOutA
DataOutB[0] <= sram_cell:cell0.DataOutB
DataOutB[1] <= sram_cell:cell1.DataOutB
DataOutB[2] <= sram_cell:cell2.DataOutB
DataOutB[3] <= sram_cell:cell3.DataOutB
DataOutB[4] <= sram_cell:cell4.DataOutB
DataOutB[5] <= sram_cell:cell5.DataOutB
DataOutB[6] <= sram_cell:cell6.DataOutB
DataOutB[7] <= sram_cell:cell7.DataOutB
DataOutB[8] <= sram_cell:cell8.DataOutB
DataOutB[9] <= sram_cell:cell9.DataOutB
DataOutB[10] <= sram_cell:cell10.DataOutB
DataOutB[11] <= sram_cell:cell11.DataOutB
DataOutB[12] <= sram_cell:cell12.DataOutB
DataOutB[13] <= sram_cell:cell13.DataOutB
DataOutB[14] <= sram_cell:cell14.DataOutB
DataOutB[15] <= sram_cell:cell15.DataOutB
DataOutW[0] <= sram_cell:cell0.DataOutW
DataOutW[1] <= sram_cell:cell1.DataOutW
DataOutW[2] <= sram_cell:cell2.DataOutW
DataOutW[3] <= sram_cell:cell3.DataOutW
DataOutW[4] <= sram_cell:cell4.DataOutW
DataOutW[5] <= sram_cell:cell5.DataOutW
DataOutW[6] <= sram_cell:cell6.DataOutW
DataOutW[7] <= sram_cell:cell7.DataOutW
DataOutW[8] <= sram_cell:cell8.DataOutW
DataOutW[9] <= sram_cell:cell9.DataOutW
DataOutW[10] <= sram_cell:cell10.DataOutW
DataOutW[11] <= sram_cell:cell11.DataOutW
DataOutW[12] <= sram_cell:cell12.DataOutW
DataOutW[13] <= sram_cell:cell13.DataOutW
DataOutW[14] <= sram_cell:cell14.DataOutW
DataOutW[15] <= sram_cell:cell15.DataOutW


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell0
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell1
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell2
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell3
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell4
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell5
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell6
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell7
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell8
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell9
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell9|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell10
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell11
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell12
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell12|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell13
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell14
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell15
DataIn => Master_Slave_DFF:cell.Data
Clock => comb.IN1
WE => comb.IN0
RA => DataOutA.OE
RB => DataOutB.OE
RW => comb.IN1
RW => DataOutW.OE
DataOutA <= DataOutA.DB_MAX_OUTPUT_PORT_TYPE
DataOutB <= DataOutB.DB_MAX_OUTPUT_PORT_TYPE
DataOutW <= DataOutW.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sram_chip:inst1|sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|mux16:inst7
Output[0] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= Output.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= Output.DB_MAX_OUTPUT_PORT_TYPE
InputB[0] => inst2[0].DATAIN
InputB[1] => inst2[1].DATAIN
InputB[2] => inst2[2].DATAIN
InputB[3] => inst2[3].DATAIN
InputB[4] => inst2[4].DATAIN
InputB[5] => inst2[5].DATAIN
InputB[6] => inst2[6].DATAIN
InputB[7] => inst2[7].DATAIN
InputB[8] => inst2[8].DATAIN
InputB[9] => inst2[9].DATAIN
InputB[10] => inst2[10].DATAIN
InputB[11] => inst2[11].DATAIN
InputB[12] => inst2[12].DATAIN
InputB[13] => inst2[13].DATAIN
InputB[14] => inst2[14].DATAIN
InputB[15] => inst2[15].DATAIN
Sel => inst3.IN0
Sel => inst[15].OE
Sel => inst[14].OE
Sel => inst[13].OE
Sel => inst[12].OE
Sel => inst[11].OE
Sel => inst[10].OE
Sel => inst[9].OE
Sel => inst[8].OE
Sel => inst[7].OE
Sel => inst[6].OE
Sel => inst[5].OE
Sel => inst[4].OE
Sel => inst[3].OE
Sel => inst[2].OE
Sel => inst[1].OE
Sel => inst[0].OE
InputA[0] => inst[0].DATAIN
InputA[1] => inst[1].DATAIN
InputA[2] => inst[2].DATAIN
InputA[3] => inst[3].DATAIN
InputA[4] => inst[4].DATAIN
InputA[5] => inst[5].DATAIN
InputA[6] => inst[6].DATAIN
InputA[7] => inst[7].DATAIN
InputA[8] => inst[8].DATAIN
InputA[9] => inst[9].DATAIN
InputA[10] => inst[10].DATAIN
InputA[11] => inst[11].DATAIN
InputA[12] => inst[12].DATAIN
InputA[13] => inst[13].DATAIN
InputA[14] => inst[14].DATAIN
InputA[15] => inst[15].DATAIN


|CPU|instruction_register:inst8
Op <= instruct_MSDFF:inst4.Q
Instruction[0] => instruct_MSDFF:inst15.Data
Instruction[1] => instruct_MSDFF:inst11.Data
Instruction[2] => instruct_MSDFF:inst7.Data
Instruction[3] => instruct_MSDFF:inst3.Data
Instruction[4] => instruct_MSDFF:inst14.Data
Instruction[5] => instruct_MSDFF:inst10.Data
Instruction[6] => instruct_MSDFF:inst6.Data
Instruction[7] => instruct_MSDFF:inst2.Data
Instruction[8] => instruct_MSDFF:inst13.Data
Instruction[9] => instruct_MSDFF:inst9.Data
Instruction[10] => instruct_MSDFF:inst5.Data
Instruction[11] => instruct_MSDFF:inst1.Data
Instruction[12] => instruct_MSDFF:inst12.Data
Instruction[13] => instruct_MSDFF:inst8.Data
Instruction[14] => instruct_MSDFF:inst4.Data
Instruction[15] => instruct_MSDFF:inst.Data
Clock => instruct_MSDFF:inst4.Clk
Clock => instruct_MSDFF:inst.Clk
Clock => instruct_MSDFF:inst8.Clk
Clock => instruct_MSDFF:inst12.Clk
Clock => instruct_MSDFF:inst1.Clk
Clock => instruct_MSDFF:inst5.Clk
Clock => instruct_MSDFF:inst9.Clk
Clock => instruct_MSDFF:inst13.Clk
Clock => instruct_MSDFF:inst2.Clk
Clock => instruct_MSDFF:inst6.Clk
Clock => instruct_MSDFF:inst10.Clk
Clock => instruct_MSDFF:inst14.Clk
Clock => instruct_MSDFF:inst3.Clk
Clock => instruct_MSDFF:inst7.Clk
Clock => instruct_MSDFF:inst11.Clk
Clock => instruct_MSDFF:inst15.Clk
StoreWord <= instruct_MSDFF:inst.Q
RegData[0] <= instruct_MSDFF:inst6.Q
RegData[1] <= instruct_MSDFF:inst2.Q
RegData[2] <= instruct_MSDFF:inst13.Q
RegData[3] <= instruct_MSDFF:inst9.Q
RegData[4] <= instruct_MSDFF:inst5.Q
RegData[5] <= instruct_MSDFF:inst1.Q
RegData[6] <= instruct_MSDFF:inst12.Q
RegData[7] <= instruct_MSDFF:inst8.Q
RW[0] <= instruct_MSDFF:inst7.Q
RW[1] <= instruct_MSDFF:inst3.Q
RW[2] <= instruct_MSDFF:inst14.Q
RW[3] <= instruct_MSDFF:inst10.Q


|CPU|instruction_register:inst8|instruct_MSDFF:inst4
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst4|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst8
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst8|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst12
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst12|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst12|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst1
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst1|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst5
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst5|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst5|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst9
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst9|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst9|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst13
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst13|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst13|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst2
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst2|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst6
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst6|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst6|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst10
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst10|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst10|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst14
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst14|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst3
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst3|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst3|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst7
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst7|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst11
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst11|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst11|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst15
Data => D_Latch:Master.D
Clk => D_Latch:Master.C
Clk => D_Latch:Slave.C
Q <= D_Latch:Slave.Q
notQ <= D_Latch:Slave.notQ


|CPU|instruction_register:inst8|instruct_MSDFF:inst15|D_Latch:Master
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|instruction_register:inst8|instruct_MSDFF:inst15|D_Latch:Slave
D => reset.IN0
D => set.IN0
C => set.IN1
C => reset.IN1
Q <= Q.DB_MAX_OUTPUT_PORT_TYPE
notQ <= notQ.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2
A[0] => converter:extend0.a
A[1] => converter:extend1.a
A[2] => converter:extend2.a
A[3] => converter:extend3.a
A[4] => converter:extend4.a
A[5] => converter:extend5.a
A[6] => converter:extend6.a
A[7] => converter:extend7.a
A[7] => converter:extend8.a
A[7] => converter:extend9.a
A[7] => converter:extend10.a
A[7] => converter:extend11.a
A[7] => converter:extend12.a
A[7] => converter:extend13.a
A[7] => converter:extend14.a
A[7] => converter:extend15.a
newA[0] <= converter:extend0.newA
newA[1] <= converter:extend1.newA
newA[2] <= converter:extend2.newA
newA[3] <= converter:extend3.newA
newA[4] <= converter:extend4.newA
newA[5] <= converter:extend5.newA
newA[6] <= converter:extend6.newA
newA[7] <= converter:extend7.newA
newA[8] <= converter:extend8.newA
newA[9] <= converter:extend9.newA
newA[10] <= converter:extend10.newA
newA[11] <= converter:extend11.newA
newA[12] <= converter:extend12.newA
newA[13] <= converter:extend13.newA
newA[14] <= converter:extend14.newA
newA[15] <= converter:extend15.newA


|CPU|sign_ext:inst2|converter:extend0
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend1
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend2
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend3
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend4
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend5
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend6
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend7
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend8
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend9
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend10
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend11
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend12
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend13
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend14
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|sign_ext:inst2|converter:extend15
a => newA.DATAIN
newA <= a.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst
mode => xorGate:GX0.a
mode => xorGate:GX1.a
mode => xorGate:GX2.a
mode => xorGate:GX3.a
mode => xorGate:GX4.a
mode => xorGate:GX5.a
mode => xorGate:GX6.a
mode => xorGate:GX7.a
mode => xorGate:GX8.a
mode => xorGate:GX9.a
mode => xorGate:GX10.a
mode => xorGate:GX11.a
mode => xorGate:GX12.a
mode => xorGate:GX13.a
mode => xorGate:GX14.a
mode => xorGate:GX15.a
mode => full_adder:FA0.cin
A[0] => full_adder:FA0.x
A[1] => full_adder:FA1.x
A[2] => full_adder:FA2.x
A[3] => full_adder:FA3.x
A[4] => full_adder:FA4.x
A[5] => full_adder:FA5.x
A[6] => full_adder:FA6.x
A[7] => full_adder:FA7.x
A[8] => full_adder:FA8.x
A[9] => full_adder:FA9.x
A[10] => full_adder:FA10.x
A[11] => full_adder:FA11.x
A[12] => full_adder:FA12.x
A[13] => full_adder:FA13.x
A[14] => full_adder:FA14.x
A[15] => full_adder:FA15.x
B[0] => xorGate:GX0.b
B[1] => xorGate:GX1.b
B[2] => xorGate:GX2.b
B[3] => xorGate:GX3.b
B[4] => xorGate:GX4.b
B[5] => xorGate:GX5.b
B[6] => xorGate:GX6.b
B[7] => xorGate:GX7.b
B[8] => xorGate:GX8.b
B[9] => xorGate:GX9.b
B[10] => xorGate:GX10.b
B[11] => xorGate:GX11.b
B[12] => xorGate:GX12.b
B[13] => xorGate:GX13.b
B[14] => xorGate:GX14.b
B[15] => xorGate:GX15.b
S[0] <= full_adder:FA0.sum
S[1] <= full_adder:FA1.sum
S[2] <= full_adder:FA2.sum
S[3] <= full_adder:FA3.sum
S[4] <= full_adder:FA4.sum
S[5] <= full_adder:FA5.sum
S[6] <= full_adder:FA6.sum
S[7] <= full_adder:FA7.sum
S[8] <= full_adder:FA8.sum
S[9] <= full_adder:FA9.sum
S[10] <= full_adder:FA10.sum
S[11] <= full_adder:FA11.sum
S[12] <= full_adder:FA12.sum
S[13] <= full_adder:FA13.sum
S[14] <= full_adder:FA14.sum
S[15] <= full_adder:FA15.sum
HEX0[0] <= convert:DISPLAY0.Y[0]
HEX0[1] <= convert:DISPLAY0.Y[1]
HEX0[2] <= convert:DISPLAY0.Y[2]
HEX0[3] <= convert:DISPLAY0.Y[3]
HEX0[4] <= convert:DISPLAY0.Y[4]
HEX0[5] <= convert:DISPLAY0.Y[5]
HEX0[6] <= convert:DISPLAY0.Y[6]
HEX1[0] <= convert:DISPLAY1.Y[0]
HEX1[1] <= convert:DISPLAY1.Y[1]
HEX1[2] <= convert:DISPLAY1.Y[2]
HEX1[3] <= convert:DISPLAY1.Y[3]
HEX1[4] <= convert:DISPLAY1.Y[4]
HEX1[5] <= convert:DISPLAY1.Y[5]
HEX1[6] <= convert:DISPLAY1.Y[6]
HEX2[0] <= convert:DISPLAY2.Y[0]
HEX2[1] <= convert:DISPLAY2.Y[1]
HEX2[2] <= convert:DISPLAY2.Y[2]
HEX2[3] <= convert:DISPLAY2.Y[3]
HEX2[4] <= convert:DISPLAY2.Y[4]
HEX2[5] <= convert:DISPLAY2.Y[5]
HEX2[6] <= convert:DISPLAY2.Y[6]
HEX3[0] <= convert:DISPLAY3.Y[0]
HEX3[1] <= convert:DISPLAY3.Y[1]
HEX3[2] <= convert:DISPLAY3.Y[2]
HEX3[3] <= convert:DISPLAY3.Y[3]
HEX3[4] <= convert:DISPLAY3.Y[4]
HEX3[5] <= convert:DISPLAY3.Y[5]
HEX3[6] <= convert:DISPLAY3.Y[6]


|CPU|addsub16:inst|xorGate:GX0
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX1
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX2
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX3
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX4
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX5
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX6
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX7
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX8
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX9
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX10
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX11
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX12
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX13
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX14
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|xorGate:GX15
a => f.IN0
b => f.IN1
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA0
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA1
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA2
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA3
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA4
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA5
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA6
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA7
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA8
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA9
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA10
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA11
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA12
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA13
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA14
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|full_adder:FA15
x => sum.IN0
x => cout.IN1
y => sum.IN1
y => cout.IN0
y => cout.IN0
cin => sum.IN1
cin => cout.IN1
cin => cout.IN1
sum <= sum.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|convert:DISPLAY0
X[0] => Mux0.IN19
X[0] => Mux1.IN19
X[0] => Mux2.IN19
X[0] => Mux3.IN19
X[0] => Mux4.IN19
X[0] => Mux5.IN19
X[0] => Mux6.IN19
X[1] => Mux0.IN18
X[1] => Mux1.IN18
X[1] => Mux2.IN18
X[1] => Mux3.IN18
X[1] => Mux4.IN18
X[1] => Mux5.IN18
X[1] => Mux6.IN18
X[2] => Mux0.IN17
X[2] => Mux1.IN17
X[2] => Mux2.IN17
X[2] => Mux3.IN17
X[2] => Mux4.IN17
X[2] => Mux5.IN17
X[2] => Mux6.IN17
X[3] => Mux0.IN16
X[3] => Mux1.IN16
X[3] => Mux2.IN16
X[3] => Mux3.IN16
X[3] => Mux4.IN16
X[3] => Mux5.IN16
X[3] => Mux6.IN16
Y[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|convert:DISPLAY1
X[0] => Mux0.IN19
X[0] => Mux1.IN19
X[0] => Mux2.IN19
X[0] => Mux3.IN19
X[0] => Mux4.IN19
X[0] => Mux5.IN19
X[0] => Mux6.IN19
X[1] => Mux0.IN18
X[1] => Mux1.IN18
X[1] => Mux2.IN18
X[1] => Mux3.IN18
X[1] => Mux4.IN18
X[1] => Mux5.IN18
X[1] => Mux6.IN18
X[2] => Mux0.IN17
X[2] => Mux1.IN17
X[2] => Mux2.IN17
X[2] => Mux3.IN17
X[2] => Mux4.IN17
X[2] => Mux5.IN17
X[2] => Mux6.IN17
X[3] => Mux0.IN16
X[3] => Mux1.IN16
X[3] => Mux2.IN16
X[3] => Mux3.IN16
X[3] => Mux4.IN16
X[3] => Mux5.IN16
X[3] => Mux6.IN16
Y[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|convert:DISPLAY2
X[0] => Mux0.IN19
X[0] => Mux1.IN19
X[0] => Mux2.IN19
X[0] => Mux3.IN19
X[0] => Mux4.IN19
X[0] => Mux5.IN19
X[0] => Mux6.IN19
X[1] => Mux0.IN18
X[1] => Mux1.IN18
X[1] => Mux2.IN18
X[1] => Mux3.IN18
X[1] => Mux4.IN18
X[1] => Mux5.IN18
X[1] => Mux6.IN18
X[2] => Mux0.IN17
X[2] => Mux1.IN17
X[2] => Mux2.IN17
X[2] => Mux3.IN17
X[2] => Mux4.IN17
X[2] => Mux5.IN17
X[2] => Mux6.IN17
X[3] => Mux0.IN16
X[3] => Mux1.IN16
X[3] => Mux2.IN16
X[3] => Mux3.IN16
X[3] => Mux4.IN16
X[3] => Mux5.IN16
X[3] => Mux6.IN16
Y[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|addsub16:inst|convert:DISPLAY3
X[0] => Mux0.IN19
X[0] => Mux1.IN19
X[0] => Mux2.IN19
X[0] => Mux3.IN19
X[0] => Mux4.IN19
X[0] => Mux5.IN19
X[0] => Mux6.IN19
X[1] => Mux0.IN18
X[1] => Mux1.IN18
X[1] => Mux2.IN18
X[1] => Mux3.IN18
X[1] => Mux4.IN18
X[1] => Mux5.IN18
X[1] => Mux6.IN18
X[2] => Mux0.IN17
X[2] => Mux1.IN17
X[2] => Mux2.IN17
X[2] => Mux3.IN17
X[2] => Mux4.IN17
X[2] => Mux5.IN17
X[2] => Mux6.IN17
X[3] => Mux0.IN16
X[3] => Mux1.IN16
X[3] => Mux2.IN16
X[3] => Mux3.IN16
X[3] => Mux4.IN16
X[3] => Mux5.IN16
X[3] => Mux6.IN16
Y[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|decode4to16:inst3
oct[0] => Mux0.IN19
oct[0] => Mux1.IN19
oct[0] => Mux2.IN19
oct[0] => Mux3.IN19
oct[0] => Mux4.IN19
oct[0] => Mux5.IN19
oct[0] => Mux6.IN19
oct[0] => Mux7.IN19
oct[0] => Mux8.IN19
oct[0] => Mux9.IN19
oct[0] => Mux10.IN19
oct[0] => Mux11.IN19
oct[0] => Mux12.IN19
oct[0] => Mux13.IN19
oct[0] => Mux14.IN19
oct[0] => Mux15.IN19
oct[1] => Mux0.IN18
oct[1] => Mux1.IN18
oct[1] => Mux2.IN18
oct[1] => Mux3.IN18
oct[1] => Mux4.IN18
oct[1] => Mux5.IN18
oct[1] => Mux6.IN18
oct[1] => Mux7.IN18
oct[1] => Mux8.IN18
oct[1] => Mux9.IN18
oct[1] => Mux10.IN18
oct[1] => Mux11.IN18
oct[1] => Mux12.IN18
oct[1] => Mux13.IN18
oct[1] => Mux14.IN18
oct[1] => Mux15.IN18
oct[2] => Mux0.IN17
oct[2] => Mux1.IN17
oct[2] => Mux2.IN17
oct[2] => Mux3.IN17
oct[2] => Mux4.IN17
oct[2] => Mux5.IN17
oct[2] => Mux6.IN17
oct[2] => Mux7.IN17
oct[2] => Mux8.IN17
oct[2] => Mux9.IN17
oct[2] => Mux10.IN17
oct[2] => Mux11.IN17
oct[2] => Mux12.IN17
oct[2] => Mux13.IN17
oct[2] => Mux14.IN17
oct[2] => Mux15.IN17
oct[3] => Mux0.IN16
oct[3] => Mux1.IN16
oct[3] => Mux2.IN16
oct[3] => Mux3.IN16
oct[3] => Mux4.IN16
oct[3] => Mux5.IN16
oct[3] => Mux6.IN16
oct[3] => Mux7.IN16
oct[3] => Mux8.IN16
oct[3] => Mux9.IN16
oct[3] => Mux10.IN16
oct[3] => Mux11.IN16
oct[3] => Mux12.IN16
oct[3] => Mux13.IN16
oct[3] => Mux14.IN16
oct[3] => Mux15.IN16
dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|decode4to16:inst4
oct[0] => Mux0.IN19
oct[0] => Mux1.IN19
oct[0] => Mux2.IN19
oct[0] => Mux3.IN19
oct[0] => Mux4.IN19
oct[0] => Mux5.IN19
oct[0] => Mux6.IN19
oct[0] => Mux7.IN19
oct[0] => Mux8.IN19
oct[0] => Mux9.IN19
oct[0] => Mux10.IN19
oct[0] => Mux11.IN19
oct[0] => Mux12.IN19
oct[0] => Mux13.IN19
oct[0] => Mux14.IN19
oct[0] => Mux15.IN19
oct[1] => Mux0.IN18
oct[1] => Mux1.IN18
oct[1] => Mux2.IN18
oct[1] => Mux3.IN18
oct[1] => Mux4.IN18
oct[1] => Mux5.IN18
oct[1] => Mux6.IN18
oct[1] => Mux7.IN18
oct[1] => Mux8.IN18
oct[1] => Mux9.IN18
oct[1] => Mux10.IN18
oct[1] => Mux11.IN18
oct[1] => Mux12.IN18
oct[1] => Mux13.IN18
oct[1] => Mux14.IN18
oct[1] => Mux15.IN18
oct[2] => Mux0.IN17
oct[2] => Mux1.IN17
oct[2] => Mux2.IN17
oct[2] => Mux3.IN17
oct[2] => Mux4.IN17
oct[2] => Mux5.IN17
oct[2] => Mux6.IN17
oct[2] => Mux7.IN17
oct[2] => Mux8.IN17
oct[2] => Mux9.IN17
oct[2] => Mux10.IN17
oct[2] => Mux11.IN17
oct[2] => Mux12.IN17
oct[2] => Mux13.IN17
oct[2] => Mux14.IN17
oct[2] => Mux15.IN17
oct[3] => Mux0.IN16
oct[3] => Mux1.IN16
oct[3] => Mux2.IN16
oct[3] => Mux3.IN16
oct[3] => Mux4.IN16
oct[3] => Mux5.IN16
oct[3] => Mux6.IN16
oct[3] => Mux7.IN16
oct[3] => Mux8.IN16
oct[3] => Mux9.IN16
oct[3] => Mux10.IN16
oct[3] => Mux11.IN16
oct[3] => Mux12.IN16
oct[3] => Mux13.IN16
oct[3] => Mux14.IN16
oct[3] => Mux15.IN16
dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|decode4to16:inst5
oct[0] => Mux0.IN19
oct[0] => Mux1.IN19
oct[0] => Mux2.IN19
oct[0] => Mux3.IN19
oct[0] => Mux4.IN19
oct[0] => Mux5.IN19
oct[0] => Mux6.IN19
oct[0] => Mux7.IN19
oct[0] => Mux8.IN19
oct[0] => Mux9.IN19
oct[0] => Mux10.IN19
oct[0] => Mux11.IN19
oct[0] => Mux12.IN19
oct[0] => Mux13.IN19
oct[0] => Mux14.IN19
oct[0] => Mux15.IN19
oct[1] => Mux0.IN18
oct[1] => Mux1.IN18
oct[1] => Mux2.IN18
oct[1] => Mux3.IN18
oct[1] => Mux4.IN18
oct[1] => Mux5.IN18
oct[1] => Mux6.IN18
oct[1] => Mux7.IN18
oct[1] => Mux8.IN18
oct[1] => Mux9.IN18
oct[1] => Mux10.IN18
oct[1] => Mux11.IN18
oct[1] => Mux12.IN18
oct[1] => Mux13.IN18
oct[1] => Mux14.IN18
oct[1] => Mux15.IN18
oct[2] => Mux0.IN17
oct[2] => Mux1.IN17
oct[2] => Mux2.IN17
oct[2] => Mux3.IN17
oct[2] => Mux4.IN17
oct[2] => Mux5.IN17
oct[2] => Mux6.IN17
oct[2] => Mux7.IN17
oct[2] => Mux8.IN17
oct[2] => Mux9.IN17
oct[2] => Mux10.IN17
oct[2] => Mux11.IN17
oct[2] => Mux12.IN17
oct[2] => Mux13.IN17
oct[2] => Mux14.IN17
oct[2] => Mux15.IN17
oct[3] => Mux0.IN16
oct[3] => Mux1.IN16
oct[3] => Mux2.IN16
oct[3] => Mux3.IN16
oct[3] => Mux4.IN16
oct[3] => Mux5.IN16
oct[3] => Mux6.IN16
oct[3] => Mux7.IN16
oct[3] => Mux8.IN16
oct[3] => Mux9.IN16
oct[3] => Mux10.IN16
oct[3] => Mux11.IN16
oct[3] => Mux12.IN16
oct[3] => Mux13.IN16
oct[3] => Mux14.IN16
oct[3] => Mux15.IN16
dec[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
dec[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
dec[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
dec[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
dec[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
dec[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dec[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dec[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dec[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dec[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dec[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dec[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dec[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dec[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dec[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dec[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


