/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jun 27 10:52:38 2017
 *                 Full Compile MD5 Checksum  de13a1e8011803b5a40ab14e4d71d071
 *                     (minus title and desc)
 *                 MD5 Checksum               b694fcab41780597392ed5a8f558ad3e
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1570
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pntruong/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_DVI_CFC_0_H__
#define BCHP_DVI_CFC_0_H__

/***************************************************************************
 *DVI_CFC_0 - DVI Frontend Color Formatter Converter 0
 ***************************************************************************/
#define BCHP_DVI_CFC_0_CFC_REV_ID                0x206e4000 /* [RO][32] Revision ID register */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL       0x206e4004 /* [CFG][32] HDR CFC Hardware Configuration register */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C00       0x206e4008 /* [CFG][32] CFC  Ma Matrix Coefficients C00 */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C01       0x206e400c /* [CFG][32] CFC  Ma Matrix Coefficients C01 */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C02       0x206e4010 /* [CFG][32] CFC  Ma Matrix Coefficients C02 */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C03       0x206e4014 /* [CFG][32] CFC  Ma Matrix Coefficients C03 */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C10       0x206e4018 /* [CFG][32] CFC  Ma Matrix Coefficients C10 */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C11       0x206e401c /* [CFG][32] CFC  Ma Matrix Coefficients C11 */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C12       0x206e4020 /* [CFG][32] CFC  Ma Matrix Coefficients C12 */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C13       0x206e4024 /* [CFG][32] CFC  Ma Matrix Coefficients C13 */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C20       0x206e4028 /* [CFG][32] CFC  Ma Matrix Coefficients C20 */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C21       0x206e402c /* [CFG][32] CFC  Ma Matrix Coefficients C21 */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C22       0x206e4030 /* [CFG][32] CFC  Ma Matrix Coefficients C22 */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C23       0x206e4034 /* [CFG][32] CFC  Ma Matrix Coefficients C23 */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C00       0x206e4038 /* [CFG][32] CFC  Mb Matrix Coefficients C00 */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C01       0x206e403c /* [CFG][32] CFC  Mb Matrix Coefficients C01 */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C02       0x206e4040 /* [CFG][32] CFC  Mb Matrix Coefficients C02 */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C03       0x206e4044 /* [CFG][32] CFC  Mb Matrix Coefficients C03 */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C10       0x206e4048 /* [CFG][32] CFC  Mb Matrix Coefficients C10 */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C11       0x206e404c /* [CFG][32] CFC  Mb Matrix Coefficients C11 */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C12       0x206e4050 /* [CFG][32] CFC  Mb Matrix Coefficients C12 */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C13       0x206e4054 /* [CFG][32] CFC  Mb Matrix Coefficients C13 */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C20       0x206e4058 /* [CFG][32] CFC  Mb Matrix Coefficients C20 */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C21       0x206e405c /* [CFG][32] CFC  Mb Matrix Coefficients C21 */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C22       0x206e4060 /* [CFG][32] CFC  Mb Matrix Coefficients C22 */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C23       0x206e4064 /* [CFG][32] CFC  Mb Matrix Coefficients C23 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C00       0x206e4068 /* [CFG][32] CFC  McMatrix Coefficients C00 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C01       0x206e406c /* [CFG][32] CFC  Mc Matrix Coefficients C01 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C02       0x206e4070 /* [CFG][32] CFC  Mc Matrix Coefficients C02 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C03       0x206e4074 /* [CFG][32] CFC  Mc Matrix Coefficients C03 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C10       0x206e4078 /* [CFG][32] CFC  Mc Matrix Coefficients C10 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C11       0x206e407c /* [CFG][32] CFC  Mc Matrix Coefficients C11 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C12       0x206e4080 /* [CFG][32] CFC  Mc Matrix Coefficients C12 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C13       0x206e4084 /* [CFG][32] CFC  Mc Matrix Coefficients C13 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C20       0x206e4088 /* [CFG][32] CFC  Mc Matrix Coefficients C20 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C21       0x206e408c /* [CFG][32] CFC  Mc Matrix Coefficients C21 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C22       0x206e4090 /* [CFG][32] CFC  Mc Matrix Coefficients C22 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C23       0x206e4094 /* [CFG][32] CFC  Mc Matrix Coefficients C23 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C30       0x206e4098 /* [CFG][32] CFC  Mc Matrix Coefficients C30 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C31       0x206e409c /* [CFG][32] CFC  Mc Matrix Coefficients C31 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C32       0x206e40a0 /* [CFG][32] CFC  Mc Matrix Coefficients C32 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C33       0x206e40a4 /* [CFG][32] CFC  Mc Matrix Coefficients C33 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C40       0x206e40a8 /* [CFG][32] CFC  Mc Matrix Coefficients C40 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C41       0x206e40ac /* [CFG][32] CFC  Mc Matrix Coefficients C41 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C42       0x206e40b0 /* [CFG][32] CFC  Mc Matrix Coefficients C42 */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C43       0x206e40b4 /* [CFG][32] CFC  Mc Matrix Coefficients C43 */
#define BCHP_DVI_CFC_0_VEC_MA_COEFF_LSHF         0x206e40b8 /* [CFG][32] CFC   Ma/Mb/Mc coefficient left shift */
#define BCHP_DVI_CFC_0_VEC_MB_COEFF_LSHF         0x206e40bc /* [CFG][32] CFC   Ma/Mb/Mc coefficient left shift */
#define BCHP_DVI_CFC_0_VEC_MC_COEFF_LSHF         0x206e40c0 /* [CFG][32] CFC   Ma/Mb/Mc coefficient left shift */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_Y             0x206e40c4 /* [CFG][32] Color format converter min_max clamp register */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CB            0x206e40c8 /* [CFG][32] Color format converter min_max clamp register */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CR            0x206e40cc /* [CFG][32] Color format converter min_max clamp register */
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL           0x206e40d0 /* [CFG][32] CFC  Matrix Dither CTRL */
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_INIT      0x206e40d4 /* [CFG][32] CFC Matrix Dither LFSR Init value and control */
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL      0x206e40d8 /* [CFG][32] CFC  Matrix Dither LFSR control */
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr         0x206e40dc /* [CFG][32] CFC  Color Component Crossbar Select */
#define BCHP_DVI_CFC_0_CSC_ALPHA_EN              0x206e40e0 /* [RW][32] Color format converter min_max clamp register */
#define BCHP_DVI_CFC_0_LUT_DESC_ADDR             0x206e40e8 /* [CFG][64] HDR LUT descriptor DRAM address */
#define BCHP_DVI_CFC_0_LUT_DESC_CFG              0x206e40f0 /* [RW][32] HDR LUT descriptor configuration */
#define BCHP_DVI_CFC_0_LUT_DESC_DONE_STATUS      0x206e40f4 /* [RO][32] SCB Client init status register */
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL             0x206e40f8 /* [CFG][32] NL_CSC LUT Control */
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL             0x206e40fc /* [CFG][32] NL_CSC LUT Control */
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS        0x206e4138 /* [RO][32] VEC_HDR Status Register (Read Only) */
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_CLEAR  0x206e413c /* [WO][32] VEC_HDR Status Clear Register (Write Only) */
#define BCHP_DVI_CFC_0_LRANGE_MAX                0x206e4140 /* [CFG][32] Luminance Range Adjustment maximum */
#define BCHP_DVI_CFC_0_LRANGE_MIN                0x206e4144 /* [CFG][32] Luminance Range Adjustment minimum */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG            0x206e419c /* [RO][32] HW configuration register for VEC HDR */

/***************************************************************************
 *CFC_REV_ID - Revision ID register
 ***************************************************************************/
/* DVI_CFC_0 :: CFC_REV_ID :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CFC_REV_ID_reserved0_MASK                   0xffff0000
#define BCHP_DVI_CFC_0_CFC_REV_ID_reserved0_SHIFT                  16

/* DVI_CFC_0 :: CFC_REV_ID :: REVISION_ID [15:00] */
#define BCHP_DVI_CFC_0_CFC_REV_ID_REVISION_ID_MASK                 0x0000ffff
#define BCHP_DVI_CFC_0_CFC_REV_ID_REVISION_ID_SHIFT                0
#define BCHP_DVI_CFC_0_CFC_REV_ID_REVISION_ID_DEFAULT              0x00004000

/***************************************************************************
 *VEC_HDR_NL_CSC_CTRL - HDR CFC Hardware Configuration register
 ***************************************************************************/
/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: reserved0 [31:18] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_reserved0_MASK          0xfffc0000
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_reserved0_SHIFT         18

/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: CSC_MC_ENABLE [17:17] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MC_ENABLE_MASK      0x00020000
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MC_ENABLE_SHIFT     17
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MC_ENABLE_DEFAULT   0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MC_ENABLE_DISABLE   0
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MC_ENABLE_ENABLE    1

/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: CSC_MB_ENABLE [16:16] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MB_ENABLE_MASK      0x00010000
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MB_ENABLE_SHIFT     16
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MB_ENABLE_DEFAULT   0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MB_ENABLE_DISABLE   0
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MB_ENABLE_ENABLE    1

/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: CSC_MA_ENABLE [15:15] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MA_ENABLE_MASK      0x00008000
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MA_ENABLE_SHIFT     15
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MA_ENABLE_DEFAULT   0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MA_ENABLE_DISABLE   0
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_CSC_MA_ENABLE_ENABLE    1

/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: reserved1 [14:14] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_reserved1_MASK          0x00004000
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_reserved1_SHIFT         14

/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: LRANGE_LIMIT_EN [13:13] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_LRANGE_LIMIT_EN_MASK    0x00002000
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_LRANGE_LIMIT_EN_SHIFT   13
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_LRANGE_LIMIT_EN_DEFAULT 0x00000000

/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: LRANGE_ADJ_EN [12:12] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_LRANGE_ADJ_EN_MASK      0x00001000
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_LRANGE_ADJ_EN_SHIFT     12
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_LRANGE_ADJ_EN_DEFAULT   0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_LRANGE_ADJ_EN_DISABLE   0
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_LRANGE_ADJ_EN_ENABLE    1

/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: reserved2 [11:11] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_reserved2_MASK          0x00000800
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_reserved2_SHIFT         11

/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: SEL_L2NL [10:08] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_L2NL_MASK           0x00000700
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_L2NL_SHIFT          8
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_L2NL_DEFAULT        0x00000005
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_L2NL_BT709          0
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_L2NL_BT1886         1
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_L2NL_PQ             2
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_L2NL_RESERVED       3
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_L2NL_RAM            4
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_L2NL_BYPASS         5

/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: reserved3 [07:07] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_reserved3_MASK          0x00000080
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_reserved3_SHIFT         7

/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: SEL_NL2L [06:04] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_NL2L_MASK           0x00000070
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_NL2L_SHIFT          4
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_NL2L_DEFAULT        0x00000005
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_NL2L_BT709          0
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_NL2L_BT1886         1
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_NL2L_PQ             2
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_NL2L_RESERVED       3
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_NL2L_RAM            4
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_NL2L_BYPASS         5

/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: SEL_CL_OUT [03:03] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_CL_OUT_MASK         0x00000008
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_CL_OUT_SHIFT        3
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_CL_OUT_DEFAULT      0x00000000

/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: SEL_XVYCC_L2NL [02:02] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_XVYCC_L2NL_MASK     0x00000004
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_XVYCC_L2NL_SHIFT    2
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_XVYCC_L2NL_DEFAULT  0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_XVYCC_L2NL_NOT_XVYCC 0
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_XVYCC_L2NL_XVYCC    1

/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: SEL_XVYCC_NL2L [01:01] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_XVYCC_NL2L_MASK     0x00000002
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_XVYCC_NL2L_SHIFT    1
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_XVYCC_NL2L_DEFAULT  0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_XVYCC_NL2L_NOT_XVYCC 0
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_SEL_XVYCC_NL2L_XVYCC    1

/* DVI_CFC_0 :: VEC_HDR_NL_CSC_CTRL :: NL_CSC [00:00] */
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_NL_CSC_MASK             0x00000001
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_NL_CSC_SHIFT            0
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_NL_CSC_DEFAULT          0x00000001
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_NL_CSC_BYPASS           0
#define BCHP_DVI_CFC_0_VEC_HDR_NL_CSC_CTRL_NL_CSC_ENABLE           1

/***************************************************************************
 *CSC_R0_MA_COEFF_C00 - CFC  Ma Matrix Coefficients C00
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C00 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C00_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C00_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C00 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C00_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C00_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C00_CSC_COEF_MULT_DEFAULT   0x00400000

/***************************************************************************
 *CSC_R0_MA_COEFF_C01 - CFC  Ma Matrix Coefficients C01
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C01 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C01_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C01_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C01 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C01_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C01_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C01_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C02 - CFC  Ma Matrix Coefficients C02
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C02 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C02_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C02_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C02 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C02_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C02_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C02_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C03 - CFC  Ma Matrix Coefficients C03
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C03 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C03_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C03_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C03 :: CSC_COEF_ADD [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C03_CSC_COEF_ADD_MASK       0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C03_CSC_COEF_ADD_SHIFT      0
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C03_CSC_COEF_ADD_DEFAULT    0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C10 - CFC  Ma Matrix Coefficients C10
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C10 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C10_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C10_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C10 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C10_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C10_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C10_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C11 - CFC  Ma Matrix Coefficients C11
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C11 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C11_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C11_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C11 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C11_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C11_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C11_CSC_COEF_MULT_DEFAULT   0x00400000

/***************************************************************************
 *CSC_R0_MA_COEFF_C12 - CFC  Ma Matrix Coefficients C12
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C12 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C12_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C12_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C12 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C12_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C12_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C12_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C13 - CFC  Ma Matrix Coefficients C13
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C13 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C13_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C13_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C13 :: CSC_COEF_ADD [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C13_CSC_COEF_ADD_MASK       0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C13_CSC_COEF_ADD_SHIFT      0
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C13_CSC_COEF_ADD_DEFAULT    0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C20 - CFC  Ma Matrix Coefficients C20
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C20 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C20_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C20_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C20 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C20_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C20_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C20_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C21 - CFC  Ma Matrix Coefficients C21
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C21 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C21_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C21_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C21 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C21_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C21_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C21_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MA_COEFF_C22 - CFC  Ma Matrix Coefficients C22
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C22 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C22_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C22_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C22 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C22_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C22_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C22_CSC_COEF_MULT_DEFAULT   0x00400000

/***************************************************************************
 *CSC_R0_MA_COEFF_C23 - CFC  Ma Matrix Coefficients C23
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C23 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C23_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C23_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MA_COEFF_C23 :: CSC_COEF_ADD [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C23_CSC_COEF_ADD_MASK       0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C23_CSC_COEF_ADD_SHIFT      0
#define BCHP_DVI_CFC_0_CSC_R0_MA_COEFF_C23_CSC_COEF_ADD_DEFAULT    0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C00 - CFC  Mb Matrix Coefficients C00
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C00 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C00_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C00_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C00 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C00_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C00_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C00_CSC_COEF_MULT_DEFAULT   0x00400000

/***************************************************************************
 *CSC_R0_MB_COEFF_C01 - CFC  Mb Matrix Coefficients C01
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C01 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C01_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C01_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C01 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C01_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C01_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C01_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C02 - CFC  Mb Matrix Coefficients C02
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C02 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C02_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C02_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C02 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C02_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C02_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C02_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C03 - CFC  Mb Matrix Coefficients C03
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C03 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C03_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C03_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C03 :: CSC_COEF_ADD [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C03_CSC_COEF_ADD_MASK       0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C03_CSC_COEF_ADD_SHIFT      0
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C03_CSC_COEF_ADD_DEFAULT    0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C10 - CFC  Mb Matrix Coefficients C10
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C10 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C10_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C10_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C10 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C10_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C10_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C10_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C11 - CFC  Mb Matrix Coefficients C11
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C11 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C11_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C11_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C11 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C11_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C11_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C11_CSC_COEF_MULT_DEFAULT   0x00400000

/***************************************************************************
 *CSC_R0_MB_COEFF_C12 - CFC  Mb Matrix Coefficients C12
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C12 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C12_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C12_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C12 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C12_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C12_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C12_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C13 - CFC  Mb Matrix Coefficients C13
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C13 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C13_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C13_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C13 :: CSC_COEF_ADD [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C13_CSC_COEF_ADD_MASK       0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C13_CSC_COEF_ADD_SHIFT      0
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C13_CSC_COEF_ADD_DEFAULT    0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C20 - CFC  Mb Matrix Coefficients C20
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C20 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C20_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C20_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C20 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C20_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C20_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C20_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C21 - CFC  Mb Matrix Coefficients C21
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C21 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C21_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C21_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C21 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C21_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C21_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C21_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MB_COEFF_C22 - CFC  Mb Matrix Coefficients C22
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C22 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C22_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C22_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C22 :: CSC_COEF_MULT [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C22_CSC_COEF_MULT_MASK      0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C22_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C22_CSC_COEF_MULT_DEFAULT   0x00400000

/***************************************************************************
 *CSC_R0_MB_COEFF_C23 - CFC  Mb Matrix Coefficients C23
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C23 :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C23_reserved0_MASK          0xfe000000
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C23_reserved0_SHIFT         25

/* DVI_CFC_0 :: CSC_R0_MB_COEFF_C23 :: CSC_COEF_ADD [24:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C23_CSC_COEF_ADD_MASK       0x01ffffff
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C23_CSC_COEF_ADD_SHIFT      0
#define BCHP_DVI_CFC_0_CSC_R0_MB_COEFF_C23_CSC_COEF_ADD_DEFAULT    0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C00 - CFC  McMatrix Coefficients C00
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C00 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C00_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C00_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C00 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C00_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C00_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C00_CSC_COEF_MULT_DEFAULT   0x00004000

/***************************************************************************
 *CSC_R0_MC_COEFF_C01 - CFC  Mc Matrix Coefficients C01
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C01 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C01_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C01_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C01 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C01_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C01_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C01_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C02 - CFC  Mc Matrix Coefficients C02
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C02 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C02_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C02_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C02 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C02_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C02_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C02_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C03 - CFC  Mc Matrix Coefficients C03
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C03 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C03_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C03_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C03 :: CSC_COEF_ADD [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C03_CSC_COEF_ADD_MASK       0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C03_CSC_COEF_ADD_SHIFT      0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C03_CSC_COEF_ADD_DEFAULT    0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C10 - CFC  Mc Matrix Coefficients C10
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C10 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C10_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C10_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C10 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C10_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C10_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C10_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C11 - CFC  Mc Matrix Coefficients C11
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C11 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C11_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C11_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C11 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C11_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C11_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C11_CSC_COEF_MULT_DEFAULT   0x00004000

/***************************************************************************
 *CSC_R0_MC_COEFF_C12 - CFC  Mc Matrix Coefficients C12
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C12 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C12_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C12_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C12 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C12_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C12_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C12_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C13 - CFC  Mc Matrix Coefficients C13
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C13 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C13_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C13_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C13 :: CSC_COEF_ADD [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C13_CSC_COEF_ADD_MASK       0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C13_CSC_COEF_ADD_SHIFT      0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C13_CSC_COEF_ADD_DEFAULT    0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C20 - CFC  Mc Matrix Coefficients C20
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C20 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C20_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C20_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C20 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C20_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C20_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C20_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C21 - CFC  Mc Matrix Coefficients C21
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C21 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C21_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C21_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C21 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C21_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C21_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C21_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C22 - CFC  Mc Matrix Coefficients C22
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C22 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C22_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C22_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C22 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C22_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C22_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C22_CSC_COEF_MULT_DEFAULT   0x00004000

/***************************************************************************
 *CSC_R0_MC_COEFF_C23 - CFC  Mc Matrix Coefficients C23
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C23 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C23_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C23_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C23 :: CSC_COEF_ADD [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C23_CSC_COEF_ADD_MASK       0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C23_CSC_COEF_ADD_SHIFT      0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C23_CSC_COEF_ADD_DEFAULT    0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C30 - CFC  Mc Matrix Coefficients C30
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C30 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C30_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C30_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C30 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C30_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C30_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C30_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C31 - CFC  Mc Matrix Coefficients C31
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C31 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C31_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C31_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C31 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C31_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C31_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C31_CSC_COEF_MULT_DEFAULT   0x00004000

/***************************************************************************
 *CSC_R0_MC_COEFF_C32 - CFC  Mc Matrix Coefficients C32
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C32 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C32_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C32_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C32 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C32_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C32_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C32_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C33 - CFC  Mc Matrix Coefficients C33
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C33 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C33_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C33_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C33 :: CSC_COEF_ADD [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C33_CSC_COEF_ADD_MASK       0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C33_CSC_COEF_ADD_SHIFT      0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C33_CSC_COEF_ADD_DEFAULT    0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C40 - CFC  Mc Matrix Coefficients C40
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C40 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C40_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C40_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C40 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C40_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C40_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C40_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C41 - CFC  Mc Matrix Coefficients C41
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C41 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C41_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C41_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C41 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C41_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C41_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C41_CSC_COEF_MULT_DEFAULT   0x00000000

/***************************************************************************
 *CSC_R0_MC_COEFF_C42 - CFC  Mc Matrix Coefficients C42
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C42 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C42_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C42_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C42 :: CSC_COEF_MULT [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C42_CSC_COEF_MULT_MASK      0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C42_CSC_COEF_MULT_SHIFT     0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C42_CSC_COEF_MULT_DEFAULT   0x00004000

/***************************************************************************
 *CSC_R0_MC_COEFF_C43 - CFC  Mc Matrix Coefficients C43
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C43 :: reserved0 [31:16] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C43_reserved0_MASK          0xffff0000
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C43_reserved0_SHIFT         16

/* DVI_CFC_0 :: CSC_R0_MC_COEFF_C43 :: CSC_COEF_ADD [15:00] */
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C43_CSC_COEF_ADD_MASK       0x0000ffff
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C43_CSC_COEF_ADD_SHIFT      0
#define BCHP_DVI_CFC_0_CSC_R0_MC_COEFF_C43_CSC_COEF_ADD_DEFAULT    0x00000000

/***************************************************************************
 *VEC_MA_COEFF_LSHF - CFC   Ma/Mb/Mc coefficient left shift
 ***************************************************************************/
/* DVI_CFC_0 :: VEC_MA_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_DVI_CFC_0_VEC_MA_COEFF_LSHF_reserved0_MASK            0xfffffffc
#define BCHP_DVI_CFC_0_VEC_MA_COEFF_LSHF_reserved0_SHIFT           2

/* DVI_CFC_0 :: VEC_MA_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_DVI_CFC_0_VEC_MA_COEFF_LSHF_CSC_COEF_LSHF_MASK        0x00000003
#define BCHP_DVI_CFC_0_VEC_MA_COEFF_LSHF_CSC_COEF_LSHF_SHIFT       0
#define BCHP_DVI_CFC_0_VEC_MA_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT     0x00000000

/***************************************************************************
 *VEC_MB_COEFF_LSHF - CFC   Ma/Mb/Mc coefficient left shift
 ***************************************************************************/
/* DVI_CFC_0 :: VEC_MB_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_DVI_CFC_0_VEC_MB_COEFF_LSHF_reserved0_MASK            0xfffffffc
#define BCHP_DVI_CFC_0_VEC_MB_COEFF_LSHF_reserved0_SHIFT           2

/* DVI_CFC_0 :: VEC_MB_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_DVI_CFC_0_VEC_MB_COEFF_LSHF_CSC_COEF_LSHF_MASK        0x00000003
#define BCHP_DVI_CFC_0_VEC_MB_COEFF_LSHF_CSC_COEF_LSHF_SHIFT       0
#define BCHP_DVI_CFC_0_VEC_MB_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT     0x00000000

/***************************************************************************
 *VEC_MC_COEFF_LSHF - CFC   Ma/Mb/Mc coefficient left shift
 ***************************************************************************/
/* DVI_CFC_0 :: VEC_MC_COEFF_LSHF :: reserved0 [31:02] */
#define BCHP_DVI_CFC_0_VEC_MC_COEFF_LSHF_reserved0_MASK            0xfffffffc
#define BCHP_DVI_CFC_0_VEC_MC_COEFF_LSHF_reserved0_SHIFT           2

/* DVI_CFC_0 :: VEC_MC_COEFF_LSHF :: CSC_COEF_LSHF [01:00] */
#define BCHP_DVI_CFC_0_VEC_MC_COEFF_LSHF_CSC_COEF_LSHF_MASK        0x00000003
#define BCHP_DVI_CFC_0_VEC_MC_COEFF_LSHF_CSC_COEF_LSHF_SHIFT       0
#define BCHP_DVI_CFC_0_VEC_MC_COEFF_LSHF_CSC_COEF_LSHF_DEFAULT     0x00000000

/***************************************************************************
 *CSC_MIN_MAX_Y - Color format converter min_max clamp register
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_MIN_MAX_Y :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_Y_reserved0_MASK                0xfe000000
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_Y_reserved0_SHIFT               25

/* DVI_CFC_0 :: CSC_MIN_MAX_Y :: CLAMP_EN [24:24] */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_Y_CLAMP_EN_MASK                 0x01000000
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_Y_CLAMP_EN_SHIFT                24
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_Y_CLAMP_EN_DEFAULT              0x00000000
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_Y_CLAMP_EN_ENABLE               1
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_Y_CLAMP_EN_BYPASS               0

/* DVI_CFC_0 :: CSC_MIN_MAX_Y :: MAX [23:12] */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_Y_MAX_MASK                      0x00fff000
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_Y_MAX_SHIFT                     12
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_Y_MAX_DEFAULT                   0x00000fff

/* DVI_CFC_0 :: CSC_MIN_MAX_Y :: MIN [11:00] */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_Y_MIN_MASK                      0x00000fff
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_Y_MIN_SHIFT                     0
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_Y_MIN_DEFAULT                   0x00000000

/***************************************************************************
 *CSC_MIN_MAX_CB - Color format converter min_max clamp register
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_MIN_MAX_CB :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CB_reserved0_MASK               0xfe000000
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CB_reserved0_SHIFT              25

/* DVI_CFC_0 :: CSC_MIN_MAX_CB :: CLAMP_EN [24:24] */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CB_CLAMP_EN_MASK                0x01000000
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CB_CLAMP_EN_SHIFT               24
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CB_CLAMP_EN_DEFAULT             0x00000000
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CB_CLAMP_EN_ENABLE              1
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CB_CLAMP_EN_BYPASS              0

/* DVI_CFC_0 :: CSC_MIN_MAX_CB :: MAX [23:12] */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CB_MAX_MASK                     0x00fff000
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CB_MAX_SHIFT                    12
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CB_MAX_DEFAULT                  0x00000fff

/* DVI_CFC_0 :: CSC_MIN_MAX_CB :: MIN [11:00] */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CB_MIN_MASK                     0x00000fff
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CB_MIN_SHIFT                    0
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CB_MIN_DEFAULT                  0x00000000

/***************************************************************************
 *CSC_MIN_MAX_CR - Color format converter min_max clamp register
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_MIN_MAX_CR :: reserved0 [31:25] */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CR_reserved0_MASK               0xfe000000
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CR_reserved0_SHIFT              25

/* DVI_CFC_0 :: CSC_MIN_MAX_CR :: CLAMP_EN [24:24] */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CR_CLAMP_EN_MASK                0x01000000
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CR_CLAMP_EN_SHIFT               24
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CR_CLAMP_EN_DEFAULT             0x00000000
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CR_CLAMP_EN_ENABLE              1
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CR_CLAMP_EN_BYPASS              0

/* DVI_CFC_0 :: CSC_MIN_MAX_CR :: MAX [23:12] */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CR_MAX_MASK                     0x00fff000
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CR_MAX_SHIFT                    12
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CR_MAX_DEFAULT                  0x00000fff

/* DVI_CFC_0 :: CSC_MIN_MAX_CR :: MIN [11:00] */
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CR_MIN_MASK                     0x00000fff
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CR_MIN_SHIFT                    0
#define BCHP_DVI_CFC_0_CSC_MIN_MAX_CR_MIN_DEFAULT                  0x00000000

/***************************************************************************
 *CSC_DITHER_CTRL - CFC  Matrix Dither CTRL
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_DITHER_CTRL :: MODE [31:30] */
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_MODE_MASK                   0xc0000000
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_MODE_SHIFT                  30
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_MODE_DEFAULT                0x00000000
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_MODE_ROUNDING               0
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_MODE_TRUNCATE               1
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_MODE_DITHER                 2

/* DVI_CFC_0 :: CSC_DITHER_CTRL :: OFFSET_CH2 [29:25] */
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_OFFSET_CH2_MASK             0x3e000000
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_OFFSET_CH2_SHIFT            25
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_OFFSET_CH2_DEFAULT          0x00000001

/* DVI_CFC_0 :: CSC_DITHER_CTRL :: SCALE_CH2 [24:20] */
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_SCALE_CH2_MASK              0x01f00000
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_SCALE_CH2_SHIFT             20
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_SCALE_CH2_DEFAULT           0x00000000

/* DVI_CFC_0 :: CSC_DITHER_CTRL :: OFFSET_CH1 [19:15] */
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_OFFSET_CH1_MASK             0x000f8000
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_OFFSET_CH1_SHIFT            15
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_OFFSET_CH1_DEFAULT          0x00000001

/* DVI_CFC_0 :: CSC_DITHER_CTRL :: SCALE_CH1 [14:10] */
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_SCALE_CH1_MASK              0x00007c00
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_SCALE_CH1_SHIFT             10
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_SCALE_CH1_DEFAULT           0x00000000

/* DVI_CFC_0 :: CSC_DITHER_CTRL :: OFFSET_CH0 [09:05] */
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_OFFSET_CH0_MASK             0x000003e0
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_OFFSET_CH0_SHIFT            5
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_OFFSET_CH0_DEFAULT          0x00000001

/* DVI_CFC_0 :: CSC_DITHER_CTRL :: SCALE_CH0 [04:00] */
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_SCALE_CH0_MASK              0x0000001f
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_SCALE_CH0_SHIFT             0
#define BCHP_DVI_CFC_0_CSC_DITHER_CTRL_SCALE_CH0_DEFAULT           0x00000000

/***************************************************************************
 *CSC_DITHER_LFSR_INIT - CFC Matrix Dither LFSR Init value and control
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_INIT_reserved0_MASK         0xffc00000
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_INIT_reserved0_SHIFT        22

/* DVI_CFC_0 :: CSC_DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_INIT_SEQ_MASK               0x00300000
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_INIT_SEQ_SHIFT              20
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_INIT_SEQ_DEFAULT            0x00000003
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_INIT_SEQ_ONCE               0
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP       1
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP      2
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_INIT_SEQ_NEVER              3

/* DVI_CFC_0 :: CSC_DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_INIT_VALUE_MASK             0x000fffff
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_INIT_VALUE_SHIFT            0
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_INIT_VALUE_DEFAULT          0x00000000

/***************************************************************************
 *CSC_DITHER_LFSR_CTRL - CFC  Matrix Dither LFSR control
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_DITHER_LFSR_CTRL :: reserved0 [31:11] */
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_reserved0_MASK         0xfffff800
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_reserved0_SHIFT        11

/* DVI_CFC_0 :: CSC_DITHER_LFSR_CTRL :: T2 [10:08] */
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T2_MASK                0x00000700
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T2_SHIFT               8
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T2_DEFAULT             0x00000000
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T2_ZERO                0
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T2_B12                 1
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T2_B13                 2
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T2_B14                 3
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T2_B15                 4
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T2_B16                 5
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T2_B17                 6
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T2_B18                 7

/* DVI_CFC_0 :: CSC_DITHER_LFSR_CTRL :: reserved1 [07:07] */
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_reserved1_MASK         0x00000080
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_reserved1_SHIFT        7

/* DVI_CFC_0 :: CSC_DITHER_LFSR_CTRL :: T1 [06:04] */
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T1_MASK                0x00000070
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T1_SHIFT               4
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T1_DEFAULT             0x00000000
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T1_ZERO                0
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T1_B8                  1
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T1_B9                  2
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T1_B10                 3
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T1_B11                 4
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T1_B12                 5
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T1_B13                 6
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T1_B14                 7

/* DVI_CFC_0 :: CSC_DITHER_LFSR_CTRL :: reserved2 [03:03] */
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_reserved2_MASK         0x00000008
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_reserved2_SHIFT        3

/* DVI_CFC_0 :: CSC_DITHER_LFSR_CTRL :: T0 [02:00] */
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T0_MASK                0x00000007
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T0_SHIFT               0
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T0_DEFAULT             0x00000000
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T0_B2                  0
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T0_B3                  1
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T0_B4                  2
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T0_B6                  3
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T0_B7                  4
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T0_B8                  5
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T0_B9                  6
#define BCHP_DVI_CFC_0_CSC_DITHER_LFSR_CTRL_T0_B10                 7

/***************************************************************************
 *CFC_MUX_SEL_YCbCr - CFC  Color Component Crossbar Select
 ***************************************************************************/
/* DVI_CFC_0 :: CFC_MUX_SEL_YCbCr :: reserved0 [31:06] */
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_reserved0_MASK            0xffffffc0
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_reserved0_SHIFT           6

/* DVI_CFC_0 :: CFC_MUX_SEL_YCbCr :: SEL_Y [05:04] */
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Y_MASK                0x00000030
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Y_SHIFT               4
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Y_DEFAULT             0x00000000
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Y_USE_Y               0
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Y_USE_CB              1
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Y_USE_CR              2
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Y_reserved            3

/* DVI_CFC_0 :: CFC_MUX_SEL_YCbCr :: SEL_Cb [03:02] */
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Cb_MASK               0x0000000c
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Cb_SHIFT              2
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Cb_DEFAULT            0x00000001
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Cb_USE_Y              0
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Cb_USE_CB             1
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Cb_USE_CR             2
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Cb_reserved           3

/* DVI_CFC_0 :: CFC_MUX_SEL_YCbCr :: SEL_Cr [01:00] */
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Cr_MASK               0x00000003
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Cr_SHIFT              0
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Cr_DEFAULT            0x00000002
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Cr_USE_Y              0
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Cr_USE_CB             1
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Cr_USE_CR             2
#define BCHP_DVI_CFC_0_CFC_MUX_SEL_YCbCr_SEL_Cr_reserved           3

/***************************************************************************
 *CSC_ALPHA_EN - Color format converter min_max clamp register
 ***************************************************************************/
/* DVI_CFC_0 :: CSC_ALPHA_EN :: reserved0 [31:01] */
#define BCHP_DVI_CFC_0_CSC_ALPHA_EN_reserved0_MASK                 0xfffffffe
#define BCHP_DVI_CFC_0_CSC_ALPHA_EN_reserved0_SHIFT                1

/* DVI_CFC_0 :: CSC_ALPHA_EN :: ENABLE [00:00] */
#define BCHP_DVI_CFC_0_CSC_ALPHA_EN_ENABLE_MASK                    0x00000001
#define BCHP_DVI_CFC_0_CSC_ALPHA_EN_ENABLE_SHIFT                   0
#define BCHP_DVI_CFC_0_CSC_ALPHA_EN_ENABLE_DEFAULT                 0x00000000
#define BCHP_DVI_CFC_0_CSC_ALPHA_EN_ENABLE_ENABLE                  1
#define BCHP_DVI_CFC_0_CSC_ALPHA_EN_ENABLE_DISABLE                 0

/***************************************************************************
 *LUT_DESC_ADDR - HDR LUT descriptor DRAM address
 ***************************************************************************/
/* DVI_CFC_0 :: LUT_DESC_ADDR :: reserved0 [63:40] */
#define BCHP_DVI_CFC_0_LUT_DESC_ADDR_reserved0_MASK                BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_DVI_CFC_0_LUT_DESC_ADDR_reserved0_SHIFT               40

/* DVI_CFC_0 :: LUT_DESC_ADDR :: ADDR [39:00] */
#define BCHP_DVI_CFC_0_LUT_DESC_ADDR_ADDR_MASK                     BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_DVI_CFC_0_LUT_DESC_ADDR_ADDR_SHIFT                    0
#define BCHP_DVI_CFC_0_LUT_DESC_ADDR_ADDR_DEFAULT                  0

/***************************************************************************
 *LUT_DESC_CFG - HDR LUT descriptor configuration
 ***************************************************************************/
/* DVI_CFC_0 :: LUT_DESC_CFG :: reserved0 [31:27] */
#define BCHP_DVI_CFC_0_LUT_DESC_CFG_reserved0_MASK                 0xf8000000
#define BCHP_DVI_CFC_0_LUT_DESC_CFG_reserved0_SHIFT                27

/* DVI_CFC_0 :: LUT_DESC_CFG :: ENABLE [26:26] */
#define BCHP_DVI_CFC_0_LUT_DESC_CFG_ENABLE_MASK                    0x04000000
#define BCHP_DVI_CFC_0_LUT_DESC_CFG_ENABLE_SHIFT                   26
#define BCHP_DVI_CFC_0_LUT_DESC_CFG_ENABLE_DEFAULT                 0x00000000
#define BCHP_DVI_CFC_0_LUT_DESC_CFG_ENABLE_DISABLE                 0
#define BCHP_DVI_CFC_0_LUT_DESC_CFG_ENABLE_ENABLE                  1

/* DVI_CFC_0 :: LUT_DESC_CFG :: reserved1 [25:15] */
#define BCHP_DVI_CFC_0_LUT_DESC_CFG_reserved1_MASK                 0x03ff8000
#define BCHP_DVI_CFC_0_LUT_DESC_CFG_reserved1_SHIFT                15

/* DVI_CFC_0 :: LUT_DESC_CFG :: TABLE_RUL_LENGTH [14:00] */
#define BCHP_DVI_CFC_0_LUT_DESC_CFG_TABLE_RUL_LENGTH_MASK          0x00007fff
#define BCHP_DVI_CFC_0_LUT_DESC_CFG_TABLE_RUL_LENGTH_SHIFT         0
#define BCHP_DVI_CFC_0_LUT_DESC_CFG_TABLE_RUL_LENGTH_DEFAULT       0x00000000

/***************************************************************************
 *LUT_DESC_DONE_STATUS - SCB Client init status register
 ***************************************************************************/
/* DVI_CFC_0 :: LUT_DESC_DONE_STATUS :: reserved0 [31:01] */
#define BCHP_DVI_CFC_0_LUT_DESC_DONE_STATUS_reserved0_MASK         0xfffffffe
#define BCHP_DVI_CFC_0_LUT_DESC_DONE_STATUS_reserved0_SHIFT        1

/* DVI_CFC_0 :: LUT_DESC_DONE_STATUS :: LUT_DESC_DONE [00:00] */
#define BCHP_DVI_CFC_0_LUT_DESC_DONE_STATUS_LUT_DESC_DONE_MASK     0x00000001
#define BCHP_DVI_CFC_0_LUT_DESC_DONE_STATUS_LUT_DESC_DONE_SHIFT    0

/***************************************************************************
 *NL2L_LUT_CTRL - NL_CSC LUT Control
 ***************************************************************************/
/* DVI_CFC_0 :: NL2L_LUT_CTRL :: reserved0 [31:14] */
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_reserved0_MASK                0xffffc000
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_reserved0_SHIFT               14

/* DVI_CFC_0 :: NL2L_LUT_CTRL :: READ_RAM_SEL [13:12] */
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_READ_RAM_SEL_MASK             0x00003000
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_READ_RAM_SEL_SHIFT            12
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_READ_RAM_SEL_DEFAULT          0x00000000

/* DVI_CFC_0 :: NL2L_LUT_CTRL :: LUT_NUM_SEG [11:08] */
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_LUT_NUM_SEG_MASK              0x00000f00
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_LUT_NUM_SEG_SHIFT             8
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_LUT_NUM_SEG_DEFAULT           0x00000001

/* DVI_CFC_0 :: NL2L_LUT_CTRL :: reserved1 [07:05] */
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_reserved1_MASK                0x000000e0
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_reserved1_SHIFT               5

/* DVI_CFC_0 :: NL2L_LUT_CTRL :: LUT_OINT_BITS [04:03] */
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_LUT_OINT_BITS_MASK            0x00000018
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_LUT_OINT_BITS_SHIFT           3
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_LUT_OINT_BITS_DEFAULT         0x00000000

/* DVI_CFC_0 :: NL2L_LUT_CTRL :: LUT_XSCL [02:00] */
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_LUT_XSCL_MASK                 0x00000007
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_LUT_XSCL_SHIFT                0
#define BCHP_DVI_CFC_0_NL2L_LUT_CTRL_LUT_XSCL_DEFAULT              0x00000000

/***************************************************************************
 *L2NL_LUT_CTRL - NL_CSC LUT Control
 ***************************************************************************/
/* DVI_CFC_0 :: L2NL_LUT_CTRL :: reserved0 [31:14] */
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_reserved0_MASK                0xffffc000
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_reserved0_SHIFT               14

/* DVI_CFC_0 :: L2NL_LUT_CTRL :: READ_RAM_SEL [13:12] */
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_READ_RAM_SEL_MASK             0x00003000
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_READ_RAM_SEL_SHIFT            12
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_READ_RAM_SEL_DEFAULT          0x00000000

/* DVI_CFC_0 :: L2NL_LUT_CTRL :: LUT_NUM_SEG [11:08] */
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_LUT_NUM_SEG_MASK              0x00000f00
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_LUT_NUM_SEG_SHIFT             8
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_LUT_NUM_SEG_DEFAULT           0x00000001

/* DVI_CFC_0 :: L2NL_LUT_CTRL :: reserved1 [07:05] */
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_reserved1_MASK                0x000000e0
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_reserved1_SHIFT               5

/* DVI_CFC_0 :: L2NL_LUT_CTRL :: LUT_OINT_BITS [04:03] */
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_LUT_OINT_BITS_MASK            0x00000018
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_LUT_OINT_BITS_SHIFT           3
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_LUT_OINT_BITS_DEFAULT         0x00000000

/* DVI_CFC_0 :: L2NL_LUT_CTRL :: LUT_XSCL [02:00] */
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_LUT_XSCL_MASK                 0x00000007
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_LUT_XSCL_SHIFT                0
#define BCHP_DVI_CFC_0_L2NL_LUT_CTRL_LUT_XSCL_DEFAULT              0x00000000

/***************************************************************************
 *NL2L_LUT_SEG_CTRL%i - NL_CSC LUT Segment 0 control
 ***************************************************************************/
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_ARRAY_BASE               0x206e4100
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_ARRAY_START              0
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_ARRAY_END                6
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *NL2L_LUT_SEG_CTRL%i - NL_CSC LUT Segment 0 control
 ***************************************************************************/
/* DVI_CFC_0 :: NL2L_LUT_SEG_CTRLi :: reserved0 [31:29] */
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_reserved0_MASK           0xe0000000
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_reserved0_SHIFT          29

/* DVI_CFC_0 :: NL2L_LUT_SEG_CTRLi :: LUT_SEG_INT_BITS [28:24] */
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_INT_BITS_MASK    0x1f000000
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_INT_BITS_SHIFT   24
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_INT_BITS_DEFAULT 0x00000000

/* DVI_CFC_0 :: NL2L_LUT_SEG_CTRLi :: reserved1 [23:22] */
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_reserved1_MASK           0x00c00000
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_reserved1_SHIFT          22

/* DVI_CFC_0 :: NL2L_LUT_SEG_CTRLi :: LUT_SEG_INT_OFFSET [21:11] */
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_INT_OFFSET_MASK  0x003ff800
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_INT_OFFSET_SHIFT 11
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_INT_OFFSET_DEFAULT 0x00000000

/* DVI_CFC_0 :: NL2L_LUT_SEG_CTRLi :: LUT_SEG_END [10:00] */
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_END_MASK         0x000007ff
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_END_SHIFT        0
#define BCHP_DVI_CFC_0_NL2L_LUT_SEG_CTRLi_LUT_SEG_END_DEFAULT      0x00000000


/***************************************************************************
 *L2NL_LUT_SEG_CTRL%i - NL_CSC LUT Segment 0 control
 ***************************************************************************/
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_ARRAY_BASE               0x206e411c
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_ARRAY_START              0
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_ARRAY_END                6
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *L2NL_LUT_SEG_CTRL%i - NL_CSC LUT Segment 0 control
 ***************************************************************************/
/* DVI_CFC_0 :: L2NL_LUT_SEG_CTRLi :: reserved0 [31:29] */
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_reserved0_MASK           0xe0000000
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_reserved0_SHIFT          29

/* DVI_CFC_0 :: L2NL_LUT_SEG_CTRLi :: LUT_SEG_INT_BITS [28:24] */
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_INT_BITS_MASK    0x1f000000
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_INT_BITS_SHIFT   24
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_INT_BITS_DEFAULT 0x00000000

/* DVI_CFC_0 :: L2NL_LUT_SEG_CTRLi :: reserved1 [23:22] */
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_reserved1_MASK           0x00c00000
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_reserved1_SHIFT          22

/* DVI_CFC_0 :: L2NL_LUT_SEG_CTRLi :: LUT_SEG_INT_OFFSET [21:11] */
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_INT_OFFSET_MASK  0x003ff800
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_INT_OFFSET_SHIFT 11
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_INT_OFFSET_DEFAULT 0x00000000

/* DVI_CFC_0 :: L2NL_LUT_SEG_CTRLi :: LUT_SEG_END [10:00] */
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_END_MASK         0x000007ff
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_END_SHIFT        0
#define BCHP_DVI_CFC_0_L2NL_LUT_SEG_CTRLi_LUT_SEG_END_DEFAULT      0x00000000


/***************************************************************************
 *VEC_HDR_LUT_STATUS - VEC_HDR Status Register (Read Only)
 ***************************************************************************/
/* DVI_CFC_0 :: VEC_HDR_LUT_STATUS :: reserved0 [31:02] */
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_reserved0_MASK           0xfffffffc
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_reserved0_SHIFT          2

/* DVI_CFC_0 :: VEC_HDR_LUT_STATUS :: HDR_SCB_LUT_SIZE_ERR [01:01] */
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_HDR_SCB_LUT_SIZE_ERR_MASK 0x00000002
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_HDR_SCB_LUT_SIZE_ERR_SHIFT 1

/* DVI_CFC_0 :: VEC_HDR_LUT_STATUS :: HDR_SCB_OP_CODE_ERR [00:00] */
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_HDR_SCB_OP_CODE_ERR_MASK 0x00000001
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_HDR_SCB_OP_CODE_ERR_SHIFT 0

/***************************************************************************
 *VEC_HDR_LUT_STATUS_CLEAR - VEC_HDR Status Clear Register (Write Only)
 ***************************************************************************/
/* DVI_CFC_0 :: VEC_HDR_LUT_STATUS_CLEAR :: reserved0 [31:02] */
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_CLEAR_reserved0_MASK     0xfffffffc
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_CLEAR_reserved0_SHIFT    2

/* DVI_CFC_0 :: VEC_HDR_LUT_STATUS_CLEAR :: HDR_SCB_LUT_SIZE_ERR [01:01] */
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_CLEAR_HDR_SCB_LUT_SIZE_ERR_MASK 0x00000002
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_CLEAR_HDR_SCB_LUT_SIZE_ERR_SHIFT 1
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_CLEAR_HDR_SCB_LUT_SIZE_ERR_DEFAULT 0x00000000

/* DVI_CFC_0 :: VEC_HDR_LUT_STATUS_CLEAR :: HDR_SCB_OP_CODE_ERR [00:00] */
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_CLEAR_HDR_SCB_OP_CODE_ERR_MASK 0x00000001
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_CLEAR_HDR_SCB_OP_CODE_ERR_SHIFT 0
#define BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS_CLEAR_HDR_SCB_OP_CODE_ERR_DEFAULT 0x00000000

/***************************************************************************
 *LRANGE_MAX - Luminance Range Adjustment maximum
 ***************************************************************************/
/* DVI_CFC_0 :: LRANGE_MAX :: reserved0 [31:27] */
#define BCHP_DVI_CFC_0_LRANGE_MAX_reserved0_MASK                   0xf8000000
#define BCHP_DVI_CFC_0_LRANGE_MAX_reserved0_SHIFT                  27

/* DVI_CFC_0 :: LRANGE_MAX :: RANGE_MAX [26:00] */
#define BCHP_DVI_CFC_0_LRANGE_MAX_RANGE_MAX_MASK                   0x07ffffff
#define BCHP_DVI_CFC_0_LRANGE_MAX_RANGE_MAX_SHIFT                  0
#define BCHP_DVI_CFC_0_LRANGE_MAX_RANGE_MAX_DEFAULT                0x00000000

/***************************************************************************
 *LRANGE_MIN - Luminance Range Adjustment minimum
 ***************************************************************************/
/* DVI_CFC_0 :: LRANGE_MIN :: reserved0 [31:27] */
#define BCHP_DVI_CFC_0_LRANGE_MIN_reserved0_MASK                   0xf8000000
#define BCHP_DVI_CFC_0_LRANGE_MIN_reserved0_SHIFT                  27

/* DVI_CFC_0 :: LRANGE_MIN :: RANGE_MIN [26:00] */
#define BCHP_DVI_CFC_0_LRANGE_MIN_RANGE_MIN_MASK                   0x07ffffff
#define BCHP_DVI_CFC_0_LRANGE_MIN_RANGE_MIN_SHIFT                  0
#define BCHP_DVI_CFC_0_LRANGE_MIN_RANGE_MIN_DEFAULT                0x00000000

/***************************************************************************
 *NL_LR_SLOPE%i - NL_CSC Luminance Range Adjustment Slope 0 to 7
 ***************************************************************************/
#define BCHP_DVI_CFC_0_NL_LR_SLOPEi_ARRAY_BASE                     0x206e4148
#define BCHP_DVI_CFC_0_NL_LR_SLOPEi_ARRAY_START                    0
#define BCHP_DVI_CFC_0_NL_LR_SLOPEi_ARRAY_END                      7
#define BCHP_DVI_CFC_0_NL_LR_SLOPEi_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *NL_LR_SLOPE%i - NL_CSC Luminance Range Adjustment Slope 0 to 7
 ***************************************************************************/
/* DVI_CFC_0 :: NL_LR_SLOPEi :: SLOPE_M [31:16] */
#define BCHP_DVI_CFC_0_NL_LR_SLOPEi_SLOPE_M_MASK                   0xffff0000
#define BCHP_DVI_CFC_0_NL_LR_SLOPEi_SLOPE_M_SHIFT                  16
#define BCHP_DVI_CFC_0_NL_LR_SLOPEi_SLOPE_M_DEFAULT                0x00000000

/* DVI_CFC_0 :: NL_LR_SLOPEi :: reserved0 [15:05] */
#define BCHP_DVI_CFC_0_NL_LR_SLOPEi_reserved0_MASK                 0x0000ffe0
#define BCHP_DVI_CFC_0_NL_LR_SLOPEi_reserved0_SHIFT                5

/* DVI_CFC_0 :: NL_LR_SLOPEi :: SLOPE_E [04:00] */
#define BCHP_DVI_CFC_0_NL_LR_SLOPEi_SLOPE_E_MASK                   0x0000001f
#define BCHP_DVI_CFC_0_NL_LR_SLOPEi_SLOPE_E_SHIFT                  0
#define BCHP_DVI_CFC_0_NL_LR_SLOPEi_SLOPE_E_DEFAULT                0x00000000


/***************************************************************************
 *NL_LR_XY%i - NL_CSC Luminance Range Adjustment XY 0 to 7
 ***************************************************************************/
#define BCHP_DVI_CFC_0_NL_LR_XYi_ARRAY_BASE                        0x206e4168
#define BCHP_DVI_CFC_0_NL_LR_XYi_ARRAY_START                       0
#define BCHP_DVI_CFC_0_NL_LR_XYi_ARRAY_END                         7
#define BCHP_DVI_CFC_0_NL_LR_XYi_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *NL_LR_XY%i - NL_CSC Luminance Range Adjustment XY 0 to 7
 ***************************************************************************/
/* DVI_CFC_0 :: NL_LR_XYi :: LRA_Y [31:16] */
#define BCHP_DVI_CFC_0_NL_LR_XYi_LRA_Y_MASK                        0xffff0000
#define BCHP_DVI_CFC_0_NL_LR_XYi_LRA_Y_SHIFT                       16
#define BCHP_DVI_CFC_0_NL_LR_XYi_LRA_Y_DEFAULT                     0x00000000

/* DVI_CFC_0 :: NL_LR_XYi :: LRA_X [15:00] */
#define BCHP_DVI_CFC_0_NL_LR_XYi_LRA_X_MASK                        0x0000ffff
#define BCHP_DVI_CFC_0_NL_LR_XYi_LRA_X_SHIFT                       0
#define BCHP_DVI_CFC_0_NL_LR_XYi_LRA_X_DEFAULT                     0x00008000


/***************************************************************************
 *VEC_HDR_CONFIG - HW configuration register for VEC HDR
 ***************************************************************************/
/* DVI_CFC_0 :: VEC_HDR_CONFIG :: reserved0 [31:24] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_reserved0_MASK               0xff000000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_reserved0_SHIFT              24

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: CFC_CSC_MC_ALT_PRESENT [23:23] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MC_ALT_PRESENT_MASK  0x00800000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MC_ALT_PRESENT_SHIFT 23
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MC_ALT_PRESENT_DEFAULT 0x00000001
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MC_ALT_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MC_ALT_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: CFC_CSC_MC_PRESENT [22:22] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MC_PRESENT_MASK      0x00400000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MC_PRESENT_SHIFT     22
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MC_PRESENT_DEFAULT   0x00000001
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MC_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MC_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: CFC_CSC_MB2_PRESENT [21:21] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MB2_PRESENT_MASK     0x00200000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MB2_PRESENT_SHIFT    21
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MB2_PRESENT_DEFAULT  0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MB2_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MB2_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: CFC_CSC_MB_PRESENT [20:20] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MB_PRESENT_MASK      0x00100000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MB_PRESENT_SHIFT     20
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MB_PRESENT_DEFAULT   0x00000001
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MB_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MB_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: CFC_CSC_MA_ALT_PRESENT [19:19] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MA_ALT_PRESENT_MASK  0x00080000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MA_ALT_PRESENT_SHIFT 19
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MA_ALT_PRESENT_DEFAULT 0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MA_ALT_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MA_ALT_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: CFC_CSC_MA_PRESENT [18:18] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MA_PRESENT_MASK      0x00040000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MA_PRESENT_SHIFT     18
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MA_PRESENT_DEFAULT   0x00000001
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MA_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_CSC_MA_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: CFC_NL_LUT_PRESENT [17:17] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_NL_LUT_PRESENT_MASK      0x00020000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_NL_LUT_PRESENT_SHIFT     17
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_NL_LUT_PRESENT_DEFAULT   0x00000001
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_NL_LUT_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_NL_LUT_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: CFC_LRNG_ADJ_PRESENT [16:16] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_LRNG_ADJ_PRESENT_MASK    0x00010000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_LRNG_ADJ_PRESENT_SHIFT   16
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_LRNG_ADJ_PRESENT_DEFAULT 0x00000001
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_LRNG_ADJ_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_LRNG_ADJ_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: CFC_LMR_PRESENT [15:15] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_LMR_PRESENT_MASK         0x00008000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_LMR_PRESENT_SHIFT        15
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_LMR_PRESENT_DEFAULT      0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_LMR_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_LMR_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: CFC_TP_PRESENT [14:14] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_TP_PRESENT_MASK          0x00004000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_TP_PRESENT_SHIFT         14
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_TP_PRESENT_DEFAULT       0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_TP_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_TP_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: CFC_DLBV_CVM_PRESENT [13:13] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_DLBV_CVM_PRESENT_MASK    0x00002000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_DLBV_CVM_PRESENT_SHIFT   13
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_DLBV_CVM_PRESENT_DEFAULT 0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_DLBV_CVM_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_DLBV_CVM_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: CFC_DLBV_COMP_PRESENT [12:12] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_DLBV_COMP_PRESENT_MASK   0x00001000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_DLBV_COMP_PRESENT_SHIFT  12
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_DLBV_COMP_PRESENT_DEFAULT 0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_DLBV_COMP_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CFC_DLBV_COMP_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: CSC_BLD_IN_PRESENT [11:11] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CSC_BLD_IN_PRESENT_MASK      0x00000800
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CSC_BLD_IN_PRESENT_SHIFT     11
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CSC_BLD_IN_PRESENT_DEFAULT   0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CSC_BLD_IN_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CSC_BLD_IN_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: CSC_BLD_OUT_PRESENT [10:10] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CSC_BLD_OUT_PRESENT_MASK     0x00000400
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CSC_BLD_OUT_PRESENT_SHIFT    10
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CSC_BLD_OUT_PRESENT_DEFAULT  0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CSC_BLD_OUT_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_CSC_BLD_OUT_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: ALPHA_DIV_PRESENT [09:09] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_ALPHA_DIV_PRESENT_MASK       0x00000200
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_ALPHA_DIV_PRESENT_SHIFT      9
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_ALPHA_DIV_PRESENT_DEFAULT    0x00000000
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_ALPHA_DIV_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_ALPHA_DIV_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: LUT_SCB_PRESENT [08:08] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_LUT_SCB_PRESENT_MASK         0x00000100
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_LUT_SCB_PRESENT_SHIFT        8
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_LUT_SCB_PRESENT_DEFAULT      0x00000001
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_LUT_SCB_PRESENT_MODULE_NOT_PRESENT 0
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_LUT_SCB_PRESENT_MODULE_PRESENT 1

/* DVI_CFC_0 :: VEC_HDR_CONFIG :: reserved1 [07:00] */
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_reserved1_MASK               0x000000ff
#define BCHP_DVI_CFC_0_VEC_HDR_CONFIG_reserved1_SHIFT              0

/***************************************************************************
 *NL2L_TF_LUT%i - NL_CSC NL to L transfer function LUT
 ***************************************************************************/
#define BCHP_DVI_CFC_0_NL2L_TF_LUTi_ARRAY_BASE                     0x206e4200
#define BCHP_DVI_CFC_0_NL2L_TF_LUTi_ARRAY_START                    0
#define BCHP_DVI_CFC_0_NL2L_TF_LUTi_ARRAY_END                      1200
#define BCHP_DVI_CFC_0_NL2L_TF_LUTi_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *NL2L_TF_LUT%i - NL_CSC NL to L transfer function LUT
 ***************************************************************************/
/* DVI_CFC_0 :: NL2L_TF_LUTi :: reserved0 [31:26] */
#define BCHP_DVI_CFC_0_NL2L_TF_LUTi_reserved0_MASK                 0xfc000000
#define BCHP_DVI_CFC_0_NL2L_TF_LUTi_reserved0_SHIFT                26

/* DVI_CFC_0 :: NL2L_TF_LUTi :: NL2_L_TF_VAL [25:00] */
#define BCHP_DVI_CFC_0_NL2L_TF_LUTi_NL2_L_TF_VAL_MASK              0x03ffffff
#define BCHP_DVI_CFC_0_NL2L_TF_LUTi_NL2_L_TF_VAL_SHIFT             0


/***************************************************************************
 *L2NL_TF_LUT%i - NL_CSC L to NL transfer function LUT
 ***************************************************************************/
#define BCHP_DVI_CFC_0_L2NL_TF_LUTi_ARRAY_BASE                     0x206e5500
#define BCHP_DVI_CFC_0_L2NL_TF_LUTi_ARRAY_START                    0
#define BCHP_DVI_CFC_0_L2NL_TF_LUTi_ARRAY_END                      399
#define BCHP_DVI_CFC_0_L2NL_TF_LUTi_ARRAY_ELEMENT_SIZE             32

/***************************************************************************
 *L2NL_TF_LUT%i - NL_CSC L to NL transfer function LUT
 ***************************************************************************/
/* DVI_CFC_0 :: L2NL_TF_LUTi :: reserved0 [31:14] */
#define BCHP_DVI_CFC_0_L2NL_TF_LUTi_reserved0_MASK                 0xffffc000
#define BCHP_DVI_CFC_0_L2NL_TF_LUTi_reserved0_SHIFT                14

/* DVI_CFC_0 :: L2NL_TF_LUTi :: L2_NL_TF_VAL [13:00] */
#define BCHP_DVI_CFC_0_L2NL_TF_LUTi_L2_NL_TF_VAL_MASK              0x00003fff
#define BCHP_DVI_CFC_0_L2NL_TF_LUTi_L2_NL_TF_VAL_SHIFT             0


#endif /* #ifndef BCHP_DVI_CFC_0_H__ */

/* End of File */
