5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (mem2.vcd) 2 -o (mem2.cdd) 2 -v (mem2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mem2.v 1 22 1 
2 1 8 8 8 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
1 m 1 6 30f0004 1 1 0 1 0 0 2 19 0 3 0 0 0 3 0 0
1 BAR0 2 0 c0000 1 0 31 0 1 17 0 0 0 0 0 0
1 BAR1 3 0 c0000 1 0 31 0 1 17 1 0 0 0 0 0
4 1 1 0 0 1
3 1 main.foo "main.foo" 0 mem2.v 8 11 1 
2 2 9 9 9 f0012 1 32 1004 0 0 1 1 BAR0
2 3 9 9 9 a000a 0 0 1400 0 0 32 48 0 0
2 4 9 9 9 8000b 0 23 1410 0 3 1 18 0 1 0 0 0 0 m
2 5 9 9 9 80012 1 37 16 2 4
2 6 10 10 10 8000b 1 32 1008 0 0 1 1 BAR1
2 7 10 10 10 30003 1 0 1408 0 0 32 48 1 0
2 8 10 10 10 10004 0 23 1410 0 7 1 18 0 1 0 0 0 0 m
2 9 10 10 10 1000b 1 37 1a 6 8
4 5 11 9 9 5
4 9 0 0 0 5
3 1 main.u$0 "main.u$0" 0 mem2.v 13 20 1 
