<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633647995306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633647995333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 19:06:35 2021 " "Processing started: Thu Oct 07 19:06:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633647995333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633647995333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off regfile -c regfile " "Command: quartus_eda --read_settings_files=off --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633647995333 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_85c_slow.vo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_85c_slow.vo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647996674 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_0c_slow.vo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_0c_slow.vo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647997085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_min_1200mv_0c_fast.vo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile_min_1200mv_0c_fast.vo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647997407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile.vo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile.vo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647997701 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_85c_v_slow.sdo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_85c_v_slow.sdo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647997973 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_0c_v_slow.sdo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile_7_1200mv_0c_v_slow.sdo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647998230 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_min_1200mv_0c_v_fast.sdo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile_min_1200mv_0c_v_fast.sdo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647998457 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_v.sdo E:/ECE550_Project1/Reg-file/simulation/modelsim/ simulation " "Generated file regfile_v.sdo in folder \"E:/ECE550_Project1/Reg-file/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633647998724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633647998806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 19:06:38 2021 " "Processing ended: Thu Oct 07 19:06:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633647998806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633647998806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633647998806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633647998806 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633631542395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2016 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2016 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera MegaCore Function License Agreement, or other  " "the Altera MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Altera and sold by Altera or its  " "devices manufactured by Altera and sold by Altera or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 14:32:22 2021 " "Processing started: Thu Oct 07 14:32:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633631542401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633631542401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile " "Command: quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim/ regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1633631542401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1633631542654 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_85c_slow.vo C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim// simulation " "Generated file regfile_7_1200mv_85c_slow.vo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633631542901 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_0c_slow.vo C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim// simulation " "Generated file regfile_7_1200mv_0c_slow.vo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633631543033 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_min_1200mv_0c_fast.vo C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim// simulation " "Generated file regfile_min_1200mv_0c_fast.vo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633631543172 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile.vo C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim// simulation " "Generated file regfile.vo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633631543303 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_85c_v_slow.sdo C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim// simulation " "Generated file regfile_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633631543422 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_7_1200mv_0c_v_slow.sdo C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim// simulation " "Generated file regfile_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633631543544 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_min_1200mv_0c_v_fast.sdo C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim// simulation " "Generated file regfile_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633631543665 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "regfile_v.sdo C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim// simulation " "Generated file regfile_v.sdo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Reg-file/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1633631543788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633631543841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 14:32:23 2021 " "Processing ended: Thu Oct 07 14:32:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633631543841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633631543841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633631543841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1633631543841 ""}
>>>>>>> f7ff96b18fc0a81580d59c30d29958413a48dc26
