

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 2685 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance
--------------------------------------------------------------------------------------------------
@KP:ckid0_0       ecp5pll.pll_inst.CLKOP         EHXPLLL                2683       gain[1]        
@KP:ckid0_1       cd_sync.clk_buf.buf.buf0.O     IB                     2          cd_sync.U\$1   
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

