module ex1_6_3(a,b,and1,or1,xor1,nor1,nand1);
input a,b;
output and1,or1,xor1,nor1,nand1;
wire and1,or1,xor1,nor1,nand1;
assign and1 = a&b;
assign or1 = a|b;
assign xor1 = a^b;
assign nor1 = ~(a|b);
assign nand1 = ~(a&b);

endmodule
