
verticle_plotter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000feb0  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000600  08010088  08010088  00011088  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010688  08010688  00012150  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010688  08010688  00011688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010690  08010690  00012150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010690  08010690  00011690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010694  08010694  00011694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  08010698  00012000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002084  20000150  080107e8  00012150  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200021d4  080107e8  000121d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012150  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b7e3  00000000  00000000  00012180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005349  00000000  00000000  0003d963  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c08  00000000  00000000  00042cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015bb  00000000  00000000  000448b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d6c9  00000000  00000000  00045e73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029d87  00000000  00000000  0007353c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00119b3c  00000000  00000000  0009d2c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001b6dff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f6c  00000000  00000000  001b6e44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  001bedb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000150 	.word	0x20000150
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08010070 	.word	0x08010070

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000154 	.word	0x20000154
 8000214:	08010070 	.word	0x08010070

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295
 8000c08:	f000 b988 	b.w	8000f1c <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	9d08      	ldr	r5, [sp, #32]
 8000c2a:	468e      	mov	lr, r1
 8000c2c:	4604      	mov	r4, r0
 8000c2e:	4688      	mov	r8, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14a      	bne.n	8000cca <__udivmoddi4+0xa6>
 8000c34:	428a      	cmp	r2, r1
 8000c36:	4617      	mov	r7, r2
 8000c38:	d962      	bls.n	8000d00 <__udivmoddi4+0xdc>
 8000c3a:	fab2 f682 	clz	r6, r2
 8000c3e:	b14e      	cbz	r6, 8000c54 <__udivmoddi4+0x30>
 8000c40:	f1c6 0320 	rsb	r3, r6, #32
 8000c44:	fa01 f806 	lsl.w	r8, r1, r6
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	40b7      	lsls	r7, r6
 8000c4e:	ea43 0808 	orr.w	r8, r3, r8
 8000c52:	40b4      	lsls	r4, r6
 8000c54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c58:	fa1f fc87 	uxth.w	ip, r7
 8000c5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c60:	0c23      	lsrs	r3, r4, #16
 8000c62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x62>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c78:	f080 80ea 	bcs.w	8000e50 <__udivmoddi4+0x22c>
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	f240 80e7 	bls.w	8000e50 <__udivmoddi4+0x22c>
 8000c82:	3902      	subs	r1, #2
 8000c84:	443b      	add	r3, r7
 8000c86:	1a9a      	subs	r2, r3, r2
 8000c88:	b2a3      	uxth	r3, r4
 8000c8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9a:	459c      	cmp	ip, r3
 8000c9c:	d909      	bls.n	8000cb2 <__udivmoddi4+0x8e>
 8000c9e:	18fb      	adds	r3, r7, r3
 8000ca0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca4:	f080 80d6 	bcs.w	8000e54 <__udivmoddi4+0x230>
 8000ca8:	459c      	cmp	ip, r3
 8000caa:	f240 80d3 	bls.w	8000e54 <__udivmoddi4+0x230>
 8000cae:	443b      	add	r3, r7
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cb6:	eba3 030c 	sub.w	r3, r3, ip
 8000cba:	2100      	movs	r1, #0
 8000cbc:	b11d      	cbz	r5, 8000cc6 <__udivmoddi4+0xa2>
 8000cbe:	40f3      	lsrs	r3, r6
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	d905      	bls.n	8000cda <__udivmoddi4+0xb6>
 8000cce:	b10d      	cbz	r5, 8000cd4 <__udivmoddi4+0xb0>
 8000cd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4608      	mov	r0, r1
 8000cd8:	e7f5      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000cda:	fab3 f183 	clz	r1, r3
 8000cde:	2900      	cmp	r1, #0
 8000ce0:	d146      	bne.n	8000d70 <__udivmoddi4+0x14c>
 8000ce2:	4573      	cmp	r3, lr
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xc8>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 8105 	bhi.w	8000ef6 <__udivmoddi4+0x2d2>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	4690      	mov	r8, r2
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e5      	beq.n	8000cc6 <__udivmoddi4+0xa2>
 8000cfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000cfe:	e7e2      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000d00:	2a00      	cmp	r2, #0
 8000d02:	f000 8090 	beq.w	8000e26 <__udivmoddi4+0x202>
 8000d06:	fab2 f682 	clz	r6, r2
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	f040 80a4 	bne.w	8000e58 <__udivmoddi4+0x234>
 8000d10:	1a8a      	subs	r2, r1, r2
 8000d12:	0c03      	lsrs	r3, r0, #16
 8000d14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d18:	b280      	uxth	r0, r0
 8000d1a:	b2bc      	uxth	r4, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	d907      	bls.n	8000d42 <__udivmoddi4+0x11e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d38:	d202      	bcs.n	8000d40 <__udivmoddi4+0x11c>
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	f200 80e0 	bhi.w	8000f00 <__udivmoddi4+0x2dc>
 8000d40:	46c4      	mov	ip, r8
 8000d42:	1a9b      	subs	r3, r3, r2
 8000d44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d50:	fb02 f404 	mul.w	r4, r2, r4
 8000d54:	429c      	cmp	r4, r3
 8000d56:	d907      	bls.n	8000d68 <__udivmoddi4+0x144>
 8000d58:	18fb      	adds	r3, r7, r3
 8000d5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d5e:	d202      	bcs.n	8000d66 <__udivmoddi4+0x142>
 8000d60:	429c      	cmp	r4, r3
 8000d62:	f200 80ca 	bhi.w	8000efa <__udivmoddi4+0x2d6>
 8000d66:	4602      	mov	r2, r0
 8000d68:	1b1b      	subs	r3, r3, r4
 8000d6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d6e:	e7a5      	b.n	8000cbc <__udivmoddi4+0x98>
 8000d70:	f1c1 0620 	rsb	r6, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7a:	431f      	orrs	r7, r3
 8000d7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000d80:	fa20 f306 	lsr.w	r3, r0, r6
 8000d84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d92:	fa1f fc87 	uxth.w	ip, r7
 8000d96:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000da8:	45a6      	cmp	lr, r4
 8000daa:	fa02 f201 	lsl.w	r2, r2, r1
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x1a0>
 8000db0:	193c      	adds	r4, r7, r4
 8000db2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000db6:	f080 809c 	bcs.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	f240 8099 	bls.w	8000ef2 <__udivmoddi4+0x2ce>
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	443c      	add	r4, r7
 8000dc4:	eba4 040e 	sub.w	r4, r4, lr
 8000dc8:	fa1f fe83 	uxth.w	lr, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dd8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ddc:	45a4      	cmp	ip, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1ce>
 8000de0:	193c      	adds	r4, r7, r4
 8000de2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000de6:	f080 8082 	bcs.w	8000eee <__udivmoddi4+0x2ca>
 8000dea:	45a4      	cmp	ip, r4
 8000dec:	d97f      	bls.n	8000eee <__udivmoddi4+0x2ca>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	443c      	add	r4, r7
 8000df2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000df6:	eba4 040c 	sub.w	r4, r4, ip
 8000dfa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dfe:	4564      	cmp	r4, ip
 8000e00:	4673      	mov	r3, lr
 8000e02:	46e1      	mov	r9, ip
 8000e04:	d362      	bcc.n	8000ecc <__udivmoddi4+0x2a8>
 8000e06:	d05f      	beq.n	8000ec8 <__udivmoddi4+0x2a4>
 8000e08:	b15d      	cbz	r5, 8000e22 <__udivmoddi4+0x1fe>
 8000e0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000e0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000e12:	fa04 f606 	lsl.w	r6, r4, r6
 8000e16:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1a:	431e      	orrs	r6, r3
 8000e1c:	40cc      	lsrs	r4, r1
 8000e1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000e22:	2100      	movs	r1, #0
 8000e24:	e74f      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000e26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2a:	0c01      	lsrs	r1, r0, #16
 8000e2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e30:	b280      	uxth	r0, r0
 8000e32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e36:	463b      	mov	r3, r7
 8000e38:	4638      	mov	r0, r7
 8000e3a:	463c      	mov	r4, r7
 8000e3c:	46b8      	mov	r8, r7
 8000e3e:	46be      	mov	lr, r7
 8000e40:	2620      	movs	r6, #32
 8000e42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e46:	eba2 0208 	sub.w	r2, r2, r8
 8000e4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e4e:	e766      	b.n	8000d1e <__udivmoddi4+0xfa>
 8000e50:	4601      	mov	r1, r0
 8000e52:	e718      	b.n	8000c86 <__udivmoddi4+0x62>
 8000e54:	4610      	mov	r0, r2
 8000e56:	e72c      	b.n	8000cb2 <__udivmoddi4+0x8e>
 8000e58:	f1c6 0220 	rsb	r2, r6, #32
 8000e5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000e60:	40b7      	lsls	r7, r6
 8000e62:	40b1      	lsls	r1, r6
 8000e64:	fa20 f202 	lsr.w	r2, r0, r2
 8000e68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e6c:	430a      	orrs	r2, r1
 8000e6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e72:	b2bc      	uxth	r4, r7
 8000e74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e78:	0c11      	lsrs	r1, r2, #16
 8000e7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e7e:	fb08 f904 	mul.w	r9, r8, r4
 8000e82:	40b0      	lsls	r0, r6
 8000e84:	4589      	cmp	r9, r1
 8000e86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8a:	b280      	uxth	r0, r0
 8000e8c:	d93e      	bls.n	8000f0c <__udivmoddi4+0x2e8>
 8000e8e:	1879      	adds	r1, r7, r1
 8000e90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e94:	d201      	bcs.n	8000e9a <__udivmoddi4+0x276>
 8000e96:	4589      	cmp	r9, r1
 8000e98:	d81f      	bhi.n	8000eda <__udivmoddi4+0x2b6>
 8000e9a:	eba1 0109 	sub.w	r1, r1, r9
 8000e9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea2:	fb09 f804 	mul.w	r8, r9, r4
 8000ea6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eaa:	b292      	uxth	r2, r2
 8000eac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d229      	bcs.n	8000f08 <__udivmoddi4+0x2e4>
 8000eb4:	18ba      	adds	r2, r7, r2
 8000eb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eba:	d2c4      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ebc:	4542      	cmp	r2, r8
 8000ebe:	d2c2      	bcs.n	8000e46 <__udivmoddi4+0x222>
 8000ec0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec4:	443a      	add	r2, r7
 8000ec6:	e7be      	b.n	8000e46 <__udivmoddi4+0x222>
 8000ec8:	45f0      	cmp	r8, lr
 8000eca:	d29d      	bcs.n	8000e08 <__udivmoddi4+0x1e4>
 8000ecc:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	46e1      	mov	r9, ip
 8000ed8:	e796      	b.n	8000e08 <__udivmoddi4+0x1e4>
 8000eda:	eba7 0909 	sub.w	r9, r7, r9
 8000ede:	4449      	add	r1, r9
 8000ee0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ee8:	fb09 f804 	mul.w	r8, r9, r4
 8000eec:	e7db      	b.n	8000ea6 <__udivmoddi4+0x282>
 8000eee:	4673      	mov	r3, lr
 8000ef0:	e77f      	b.n	8000df2 <__udivmoddi4+0x1ce>
 8000ef2:	4650      	mov	r0, sl
 8000ef4:	e766      	b.n	8000dc4 <__udivmoddi4+0x1a0>
 8000ef6:	4608      	mov	r0, r1
 8000ef8:	e6fd      	b.n	8000cf6 <__udivmoddi4+0xd2>
 8000efa:	443b      	add	r3, r7
 8000efc:	3a02      	subs	r2, #2
 8000efe:	e733      	b.n	8000d68 <__udivmoddi4+0x144>
 8000f00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f04:	443b      	add	r3, r7
 8000f06:	e71c      	b.n	8000d42 <__udivmoddi4+0x11e>
 8000f08:	4649      	mov	r1, r9
 8000f0a:	e79c      	b.n	8000e46 <__udivmoddi4+0x222>
 8000f0c:	eba1 0109 	sub.w	r1, r1, r9
 8000f10:	46c4      	mov	ip, r8
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	e7c4      	b.n	8000ea6 <__udivmoddi4+0x282>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <ADC_DMA_Init>:

#include "ADC_DMA.h"

void ADC_DMA_Init(ADC_DMA *adc_dma, ADC_HandleTypeDef *hadc,
                 uint16_t *buffer, uint32_t buffer_length,
                 uint8_t num_channels, float vref, float resolution) {
 8000f20:	b480      	push	{r7}
 8000f22:	b089      	sub	sp, #36	@ 0x24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6178      	str	r0, [r7, #20]
 8000f28:	6139      	str	r1, [r7, #16]
 8000f2a:	60fa      	str	r2, [r7, #12]
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f32:	edc7 0a00 	vstr	s1, [r7]

    adc_dma->hadc = hadc;
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	601a      	str	r2, [r3, #0]
    adc_dma->dma_buffer = buffer;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	605a      	str	r2, [r3, #4]
    adc_dma->buffer_length = buffer_length;
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	68ba      	ldr	r2, [r7, #8]
 8000f46:	609a      	str	r2, [r3, #8]
    adc_dma->num_channels = num_channels;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000f4e:	731a      	strb	r2, [r3, #12]
    adc_dma->adc_vref = vref;
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	611a      	str	r2, [r3, #16]
    adc_dma->adc_resolution = resolution;
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	683a      	ldr	r2, [r7, #0]
 8000f5a:	615a      	str	r2, [r3, #20]

    // Default center point and error percentage
    adc_dma->center_point = resolution / 2.0f;  // Typically 2048 for 12-bit ADC
 8000f5c:	ed97 7a00 	vldr	s14, [r7]
 8000f60:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000f64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	edc3 7a06 	vstr	s15, [r3, #24]
    adc_dma->error_percentage = 5;              // 5% error by default
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	2205      	movs	r2, #5
 8000f72:	f883 2020 	strb.w	r2, [r3, #32]
    adc_dma->threshold = (adc_dma->error_percentage / 100.0f) * adc_dma->center_point;
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f7c:	ee07 3a90 	vmov	s15, r3
 8000f80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f84:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8000fcc <ADC_DMA_Init+0xac>
 8000f88:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	edd3 7a06 	vldr	s15, [r3, #24]
 8000f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	edc3 7a07 	vstr	s15, [r3, #28]

    // Initialize DMA buffer
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	61fb      	str	r3, [r7, #28]
 8000fa0:	e008      	b.n	8000fb4 <ADC_DMA_Init+0x94>
        buffer[i] = 0;
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	4413      	add	r3, r2
 8000faa:	2200      	movs	r2, #0
 8000fac:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < buffer_length; i++) {
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	3301      	adds	r3, #1
 8000fb2:	61fb      	str	r3, [r7, #28]
 8000fb4:	69fa      	ldr	r2, [r7, #28]
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d3f2      	bcc.n	8000fa2 <ADC_DMA_Init+0x82>
    }
}
 8000fbc:	bf00      	nop
 8000fbe:	bf00      	nop
 8000fc0:	3724      	adds	r7, #36	@ 0x24
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	42c80000 	.word	0x42c80000

08000fd0 <ADC_DMA_Start>:

void ADC_DMA_Start(ADC_DMA *adc_dma) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
    // Perform ADC calibration
    HAL_ADCEx_Calibration_Start(adc_dma->hadc, ADC_SINGLE_ENDED);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	217f      	movs	r1, #127	@ 0x7f
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f007 f928 	bl	8008234 <HAL_ADCEx_Calibration_Start>

    // Start ADC with DMA
    HAL_ADC_Start_DMA(adc_dma->hadc, (uint32_t*)adc_dma->dma_buffer, adc_dma->buffer_length);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	6818      	ldr	r0, [r3, #0]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6859      	ldr	r1, [r3, #4]
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	f006 fa11 	bl	8007418 <HAL_ADC_Start_DMA>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <ADC_DMA_GetValue>:

void ADC_DMA_Stop(ADC_DMA *adc_dma) {
    HAL_ADC_Stop_DMA(adc_dma->hadc);
}

float ADC_DMA_GetValue(ADC_DMA *adc_dma, uint8_t channel_index) {
 8001000:	b480      	push	{r7}
 8001002:	b087      	sub	sp, #28
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	70fb      	strb	r3, [r7, #3]
    uint32_t sum = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]
    uint32_t samples = 0;
 8001010:	2300      	movs	r3, #0
 8001012:	613b      	str	r3, [r7, #16]

    // Average all samples for this channel
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8001014:	78fb      	ldrb	r3, [r7, #3]
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	e012      	b.n	8001040 <ADC_DMA_GetValue+0x40>
        sum += adc_dma->dma_buffer[j];
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	4413      	add	r3, r2
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	461a      	mov	r2, r3
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	4413      	add	r3, r2
 800102c:	617b      	str	r3, [r7, #20]
        samples++;
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	3301      	adds	r3, #1
 8001032:	613b      	str	r3, [r7, #16]
    for (uint32_t j = channel_index; j < adc_dma->buffer_length; j += adc_dma->num_channels) {
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	7b1b      	ldrb	r3, [r3, #12]
 8001038:	461a      	mov	r2, r3
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	4413      	add	r3, r2
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689b      	ldr	r3, [r3, #8]
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	429a      	cmp	r2, r3
 8001048:	d3e7      	bcc.n	800101a <ADC_DMA_GetValue+0x1a>
    }

    // Calculate raw ADC value
    if (samples > 0) {
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d00c      	beq.n	800106a <ADC_DMA_GetValue+0x6a>
        return (float)sum / samples;
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	ee07 3a90 	vmov	s15, r3
 8001056:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	ee07 3a90 	vmov	s15, r3
 8001060:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001064:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001068:	e001      	b.n	800106e <ADC_DMA_GetValue+0x6e>
    }

    return 0.0f;
 800106a:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001080 <ADC_DMA_GetValue+0x80>
}
 800106e:	eef0 7a66 	vmov.f32	s15, s13
 8001072:	eeb0 0a67 	vmov.f32	s0, s15
 8001076:	371c      	adds	r7, #28
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	00000000 	.word	0x00000000

08001084 <ADC_DMA_SetCenterPoint>:

void ADC_DMA_SetCenterPoint(ADC_DMA *adc_dma, float center_point, uint8_t error_percentage) {
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001090:	460b      	mov	r3, r1
 8001092:	71fb      	strb	r3, [r7, #7]
    adc_dma->center_point = center_point;
 8001094:	68fb      	ldr	r3, [r7, #12]
 8001096:	68ba      	ldr	r2, [r7, #8]
 8001098:	619a      	str	r2, [r3, #24]
    adc_dma->error_percentage = error_percentage;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	79fa      	ldrb	r2, [r7, #7]
 800109e:	f883 2020 	strb.w	r2, [r3, #32]
    // Update threshold
    adc_dma->threshold = (adc_dma->error_percentage / 100.0f) * adc_dma->center_point;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010a8:	ee07 3a90 	vmov	s15, r3
 80010ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010b0:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80010d4 <ADC_DMA_SetCenterPoint+0x50>
 80010b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80010be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	edc3 7a07 	vstr	s15, [r3, #28]
}
 80010c8:	bf00      	nop
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	42c80000 	.word	0x42c80000

080010d8 <ADC_DMA_GetJoystickValue>:

float ADC_DMA_GetJoystickValue(ADC_DMA *adc_dma, uint8_t channel_index, float min_output, float max_output) {
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	460b      	mov	r3, r1
 80010e2:	ed87 0a01 	vstr	s0, [r7, #4]
 80010e6:	edc7 0a00 	vstr	s1, [r7]
 80010ea:	72fb      	strb	r3, [r7, #11]
    // Get raw value
    float value = ADC_DMA_GetValue(adc_dma, channel_index);
 80010ec:	7afb      	ldrb	r3, [r7, #11]
 80010ee:	4619      	mov	r1, r3
 80010f0:	68f8      	ldr	r0, [r7, #12]
 80010f2:	f7ff ff85 	bl	8001000 <ADC_DMA_GetValue>
 80010f6:	ed87 0a05 	vstr	s0, [r7, #20]

    // Apply threshold (dead zone) as in XYAnalog
    if (fabsf(value - adc_dma->center_point) < adc_dma->threshold) {
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	edd3 7a06 	vldr	s15, [r3, #24]
 8001100:	ed97 7a05 	vldr	s14, [r7, #20]
 8001104:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001108:	eeb0 7ae7 	vabs.f32	s14, s15
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001112:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111a:	d502      	bpl.n	8001122 <ADC_DMA_GetJoystickValue+0x4a>
        value = adc_dma->center_point;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	617b      	str	r3, [r7, #20]
    }

    // Map to desired output range
    return mapf(value, 0.0f, adc_dma->adc_resolution, min_output, max_output);
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	edd3 7a05 	vldr	s15, [r3, #20]
 8001128:	ed97 2a00 	vldr	s4, [r7]
 800112c:	edd7 1a01 	vldr	s3, [r7, #4]
 8001130:	eeb0 1a67 	vmov.f32	s2, s15
 8001134:	eddf 0a06 	vldr	s1, [pc, #24]	@ 8001150 <ADC_DMA_GetJoystickValue+0x78>
 8001138:	ed97 0a05 	vldr	s0, [r7, #20]
 800113c:	f000 fccc 	bl	8001ad8 <mapf>
 8001140:	eef0 7a40 	vmov.f32	s15, s0
}
 8001144:	eeb0 0a67 	vmov.f32	s0, s15
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	00000000 	.word	0x00000000

08001154 <PWM_Satuation>:
 *  Created on: Apr 14, 2024
 *      Author: beamk
 */
#include "Controller.h"

int32_t PWM_Satuation(float _u, int32_t _upper_limit, int32_t _lower_limit) {
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	ed87 0a03 	vstr	s0, [r7, #12]
 800115e:	60b8      	str	r0, [r7, #8]
 8001160:	6079      	str	r1, [r7, #4]
	if (_u > _upper_limit)
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	ee07 3a90 	vmov	s15, r3
 8001168:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800116c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001170:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001178:	dd01      	ble.n	800117e <PWM_Satuation+0x2a>
		return _upper_limit;
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	e013      	b.n	80011a6 <PWM_Satuation+0x52>
	else if (_u < _lower_limit)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	ee07 3a90 	vmov	s15, r3
 8001184:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001188:	ed97 7a03 	vldr	s14, [r7, #12]
 800118c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001194:	d501      	bpl.n	800119a <PWM_Satuation+0x46>
		return _lower_limit;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	e005      	b.n	80011a6 <PWM_Satuation+0x52>
	return (int32_t) _u;
 800119a:	edd7 7a03 	vldr	s15, [r7, #12]
 800119e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011a2:	ee17 3a90 	vmov	r3, s15
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3714      	adds	r7, #20
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <PID_CONTROLLER_Init>:

void PID_CONTROLLER_Init(PID_CONTROLLER *controller, float _Kp, float _Ki,
		float _Kd, float _u_max) {
 80011b2:	b480      	push	{r7}
 80011b4:	b087      	sub	sp, #28
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6178      	str	r0, [r7, #20]
 80011ba:	ed87 0a04 	vstr	s0, [r7, #16]
 80011be:	edc7 0a03 	vstr	s1, [r7, #12]
 80011c2:	ed87 1a02 	vstr	s2, [r7, #8]
 80011c6:	edc7 1a01 	vstr	s3, [r7, #4]
	controller->Kp = _Kp;
 80011ca:	697b      	ldr	r3, [r7, #20]
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	601a      	str	r2, [r3, #0]
	controller->Ki = _Ki;
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	68fa      	ldr	r2, [r7, #12]
 80011d4:	605a      	str	r2, [r3, #4]
	controller->Kd = _Kd;
 80011d6:	697b      	ldr	r3, [r7, #20]
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	609a      	str	r2, [r3, #8]
	controller->prev_Kp = _Kp;
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	60da      	str	r2, [r3, #12]
	controller->prev_Ki = _Ki;
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	68fa      	ldr	r2, [r7, #12]
 80011e6:	611a      	str	r2, [r3, #16]
	controller->prev_Kd = _Kd;
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	615a      	str	r2, [r3, #20]
	controller->u_max = _u_max;
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	619a      	str	r2, [r3, #24]
	controller->ek_1 = 0;
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	61da      	str	r2, [r3, #28]
	controller->ek_2 = 0;
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	f04f 0200 	mov.w	r2, #0
 8001202:	621a      	str	r2, [r3, #32]
	controller->u = 0;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	f04f 0200 	mov.w	r2, #0
 800120a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800120c:	bf00      	nop
 800120e:	371c      	adds	r7, #28
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <PID_CONTROLLER_Compute>:

float PID_CONTROLLER_Compute(PID_CONTROLLER *controller, float ek) {
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	ed87 0a00 	vstr	s0, [r7]
	if (!((controller->u >= controller->u_max && ek > 0)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001230:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001238:	bfac      	ite	ge
 800123a:	2301      	movge	r3, #1
 800123c:	2300      	movlt	r3, #0
 800123e:	b2db      	uxtb	r3, r3
 8001240:	f083 0301 	eor.w	r3, r3, #1
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	d10e      	bne.n	8001268 <PID_CONTROLLER_Compute+0x50>
 800124a:	edd7 7a00 	vldr	s15, [r7]
 800124e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001256:	bfcc      	ite	gt
 8001258:	2301      	movgt	r3, #1
 800125a:	2300      	movle	r3, #0
 800125c:	b2db      	uxtb	r3, r3
 800125e:	f083 0301 	eor.w	r3, r3, #1
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d057      	beq.n	8001318 <PID_CONTROLLER_Compute+0x100>
			|| (controller->u <= -controller->u_max && ek < 0))) {
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	edd3 7a06 	vldr	s15, [r3, #24]
 8001274:	eef1 7a67 	vneg.f32	s15, s15
 8001278:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800127c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001280:	bf94      	ite	ls
 8001282:	2301      	movls	r3, #1
 8001284:	2300      	movhi	r3, #0
 8001286:	b2db      	uxtb	r3, r3
 8001288:	f083 0301 	eor.w	r3, r3, #1
 800128c:	b2db      	uxtb	r3, r3
	if (!((controller->u >= controller->u_max && ek > 0)
 800128e:	2b00      	cmp	r3, #0
 8001290:	d10e      	bne.n	80012b0 <PID_CONTROLLER_Compute+0x98>
			|| (controller->u <= -controller->u_max && ek < 0))) {
 8001292:	edd7 7a00 	vldr	s15, [r7]
 8001296:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800129a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129e:	bf4c      	ite	mi
 80012a0:	2301      	movmi	r3, #1
 80012a2:	2300      	movpl	r3, #0
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	f083 0301 	eor.w	r3, r3, #1
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d033      	beq.n	8001318 <PID_CONTROLLER_Compute+0x100>
		controller->u += ((controller->Kp + controller->Ki + controller->Kd)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	edd3 6a00 	vldr	s13, [r3]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	edd3 7a01 	vldr	s15, [r3, #4]
 80012c2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	edd3 7a02 	vldr	s15, [r3, #8]
 80012cc:	ee76 6aa7 	vadd.f32	s13, s13, s15
				* ek)
 80012d0:	edd7 7a00 	vldr	s15, [r7]
 80012d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
				- ((controller->Kp + (2 * controller->Kd)) * controller->ek_1)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	ed93 6a00 	vldr	s12, [r3]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80012e4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012e8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	edd3 7a07 	vldr	s15, [r3, #28]
 80012f2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80012f6:	ee76 6ae7 	vsub.f32	s13, s13, s15
				+ (controller->Kd * controller->ek_2);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	ed93 6a02 	vldr	s12, [r3, #8]
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	edd3 7a08 	vldr	s15, [r3, #32]
 8001306:	ee66 7a27 	vmul.f32	s15, s12, s15
 800130a:	ee76 7aa7 	vadd.f32	s15, s13, s15
		controller->u += ((controller->Kp + controller->Ki + controller->Kd)
 800130e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	}
	controller->ek_2 = controller->ek_1;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	69da      	ldr	r2, [r3, #28]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	621a      	str	r2, [r3, #32]
	controller->ek_1 = ek;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	683a      	ldr	r2, [r7, #0]
 8001324:	61da      	str	r2, [r3, #28]
	return controller->u;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800132a:	ee07 3a90 	vmov	s15, r3
}
 800132e:	eeb0 0a67 	vmov.f32	s0, s15
 8001332:	370c      	adds	r7, #12
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <MDXX_GPIO_init>:
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
	mdxx->mode = 0;
}

void MDXX_GPIO_init(MDXX *mdxx, TIM_HandleTypeDef *htimp, uint16_t timp_chx,
		GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	4613      	mov	r3, r2
 800134a:	80fb      	strh	r3, [r7, #6]
	mdxx->htimp = htimp;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	68ba      	ldr	r2, [r7, #8]
 8001350:	609a      	str	r2, [r3, #8]
	mdxx->timp_chx = timp_chx;
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	88fa      	ldrh	r2, [r7, #6]
 8001356:	819a      	strh	r2, [r3, #12]
	PWM_init(&(mdxx->pwm), htimp, timp_chx);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	3328      	adds	r3, #40	@ 0x28
 800135c:	88fa      	ldrh	r2, [r7, #6]
 800135e:	68b9      	ldr	r1, [r7, #8]
 8001360:	4618      	mov	r0, r3
 8001362:	f001 fead 	bl	80030c0 <PWM_init>
	mdxx->GPIOx = GPIOx;
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	645a      	str	r2, [r3, #68]	@ 0x44
	mdxx->GPIO_Pin = GPIO_Pin;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	8b3a      	ldrh	r2, [r7, #24]
 8001370:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
	mdxx->mode = 1;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2201      	movs	r2, #1
 8001378:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 800137c:	bf00      	nop
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <MDXX_set_range>:
			mdxx->cmd = fabs(duty);
		}
	}
}

void MDXX_set_range(MDXX *mdxx, float freq, float duty) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001390:	edc7 0a01 	vstr	s1, [r7, #4]
	if (mdxx->mode == 0) {
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800139a:	2b00      	cmp	r3, #0
 800139c:	d15f      	bne.n	800145e <MDXX_set_range+0xda>
		if (duty == 0) {
 800139e:	edd7 7a01 	vldr	s15, [r7, #4]
 80013a2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80013a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013aa:	d115      	bne.n	80013d8 <MDXX_set_range+0x54>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	3310      	adds	r3, #16
 80013b0:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8001530 <MDXX_set_range+0x1ac>
 80013b4:	ed97 0a02 	vldr	s0, [r7, #8]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f001 ffa9 	bl	8003310 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	3328      	adds	r3, #40	@ 0x28
 80013c2:	eddf 0a5b 	vldr	s1, [pc, #364]	@ 8001530 <MDXX_set_range+0x1ac>
 80013c6:	ed97 0a02 	vldr	s0, [r7, #8]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f001 ffa0 	bl	8003310 <PWM_write_range>
			mdxx->cmd = 0;
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2200      	movs	r2, #0
 80013d4:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
			mdxx->cmd = fabs(duty);
		}
	}
}
 80013d6:	e0a6      	b.n	8001526 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80013d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80013dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013e4:	dd1a      	ble.n	800141c <MDXX_set_range+0x98>
			PWM_write_range(&(mdxx->dir), freq, 0);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	3310      	adds	r3, #16
 80013ea:	eddf 0a51 	vldr	s1, [pc, #324]	@ 8001530 <MDXX_set_range+0x1ac>
 80013ee:	ed97 0a02 	vldr	s0, [r7, #8]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f001 ff8c 	bl	8003310 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	3328      	adds	r3, #40	@ 0x28
 80013fc:	edd7 0a01 	vldr	s1, [r7, #4]
 8001400:	ed97 0a02 	vldr	s0, [r7, #8]
 8001404:	4618      	mov	r0, r3
 8001406:	f001 ff83 	bl	8003310 <PWM_write_range>
			mdxx->cmd = duty;
 800140a:	edd7 7a01 	vldr	s15, [r7, #4]
 800140e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001412:	ee17 2a90 	vmov	r2, s15
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800141a:	e084      	b.n	8001526 <MDXX_set_range+0x1a2>
			PWM_write_range(&(mdxx->dir), freq, 100);
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	3310      	adds	r3, #16
 8001420:	eddf 0a44 	vldr	s1, [pc, #272]	@ 8001534 <MDXX_set_range+0x1b0>
 8001424:	ed97 0a02 	vldr	s0, [r7, #8]
 8001428:	4618      	mov	r0, r3
 800142a:	f001 ff71 	bl	8003310 <PWM_write_range>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	3328      	adds	r3, #40	@ 0x28
 8001432:	edd7 7a01 	vldr	s15, [r7, #4]
 8001436:	eef0 7ae7 	vabs.f32	s15, s15
 800143a:	eef0 0a67 	vmov.f32	s1, s15
 800143e:	ed97 0a02 	vldr	s0, [r7, #8]
 8001442:	4618      	mov	r0, r3
 8001444:	f001 ff64 	bl	8003310 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001448:	edd7 7a01 	vldr	s15, [r7, #4]
 800144c:	eef0 7ae7 	vabs.f32	s15, s15
 8001450:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001454:	ee17 2a90 	vmov	r2, s15
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800145c:	e063      	b.n	8001526 <MDXX_set_range+0x1a2>
	} else if (mdxx->mode == 1) {
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 8001464:	2b01      	cmp	r3, #1
 8001466:	d15e      	bne.n	8001526 <MDXX_set_range+0x1a2>
		if (duty == 0) {
 8001468:	edd7 7a01 	vldr	s15, [r7, #4]
 800146c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001474:	d115      	bne.n	80014a2 <MDXX_set_range+0x11e>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8001480:	2200      	movs	r2, #0
 8001482:	4619      	mov	r1, r3
 8001484:	f007 fe1c 	bl	80090c0 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, 0);
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	3328      	adds	r3, #40	@ 0x28
 800148c:	eddf 0a28 	vldr	s1, [pc, #160]	@ 8001530 <MDXX_set_range+0x1ac>
 8001490:	ed97 0a02 	vldr	s0, [r7, #8]
 8001494:	4618      	mov	r0, r3
 8001496:	f001 ff3b 	bl	8003310 <PWM_write_range>
			mdxx->cmd = 0;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	2200      	movs	r2, #0
 800149e:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014a0:	e041      	b.n	8001526 <MDXX_set_range+0x1a2>
		} else if (duty > 0) {
 80014a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80014a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ae:	dd1a      	ble.n	80014e6 <MDXX_set_range+0x162>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 0);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014ba:	2200      	movs	r2, #0
 80014bc:	4619      	mov	r1, r3
 80014be:	f007 fdff 	bl	80090c0 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, duty);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	3328      	adds	r3, #40	@ 0x28
 80014c6:	edd7 0a01 	vldr	s1, [r7, #4]
 80014ca:	ed97 0a02 	vldr	s0, [r7, #8]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f001 ff1e 	bl	8003310 <PWM_write_range>
			mdxx->cmd = duty;
 80014d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80014d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014dc:	ee17 2a90 	vmov	r2, s15
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80014e4:	e01f      	b.n	8001526 <MDXX_set_range+0x1a2>
			HAL_GPIO_WritePin(mdxx->GPIOx, mdxx->GPIO_Pin, 1);
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80014f0:	2201      	movs	r2, #1
 80014f2:	4619      	mov	r1, r3
 80014f4:	f007 fde4 	bl	80090c0 <HAL_GPIO_WritePin>
			PWM_write_range(&(mdxx->pwm), freq, fabs(duty));
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	3328      	adds	r3, #40	@ 0x28
 80014fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001500:	eef0 7ae7 	vabs.f32	s15, s15
 8001504:	eef0 0a67 	vmov.f32	s1, s15
 8001508:	ed97 0a02 	vldr	s0, [r7, #8]
 800150c:	4618      	mov	r0, r3
 800150e:	f001 feff 	bl	8003310 <PWM_write_range>
			mdxx->cmd = fabs(duty);
 8001512:	edd7 7a01 	vldr	s15, [r7, #4]
 8001516:	eef0 7ae7 	vabs.f32	s15, s15
 800151a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800151e:	ee17 2a90 	vmov	r2, s15
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8001526:	bf00      	nop
 8001528:	3710      	adds	r7, #16
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	00000000 	.word	0x00000000
 8001534:	42c80000 	.word	0x42c80000

08001538 <REVOLUTE_MOTOR_FFD_Init>:
    .slide_rail_mass = 1893.96e-3, 		// kg
    .c = 64.83e-3,           			// m
    .prismatic_pulley_radius = 1.5915e-2 		// m
};

void REVOLUTE_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx){
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
 8001540:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	683a      	ldr	r2, [r7, #0]
 8001546:	601a      	str	r2, [r3, #0]
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <REVOLUTE_MOTOR_FFD_Compute>:

float REVOLUTE_MOTOR_FFD_Compute(DC_MOTOR_FFeedward *motor, float qd){
 8001554:	b5b0      	push	{r4, r5, r7, lr}
 8001556:	ed2d 8b02 	vpush	{d8}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
 8001560:	ed87 0a00 	vstr	s0, [r7]
    float transfer_function = (motor->Mx->B * motor->Mx->R + motor->Mx->Ke * motor->Mx->Kt) / motor->Mx->Kt;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001574:	f7ff f80c 	bl	8000590 <__aeabi_dmul>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	4614      	mov	r4, r2
 800157e:	461d      	mov	r5, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001590:	f7fe fffe 	bl	8000590 <__aeabi_dmul>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	4620      	mov	r0, r4
 800159a:	4629      	mov	r1, r5
 800159c:	f7fe fe42 	bl	8000224 <__adddf3>
 80015a0:	4602      	mov	r2, r0
 80015a2:	460b      	mov	r3, r1
 80015a4:	4610      	mov	r0, r2
 80015a6:	4619      	mov	r1, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80015b0:	f7ff f918 	bl	80007e4 <__aeabi_ddiv>
 80015b4:	4602      	mov	r2, r0
 80015b6:	460b      	mov	r3, r1
 80015b8:	4610      	mov	r0, r2
 80015ba:	4619      	mov	r1, r3
 80015bc:	f7ff faca 	bl	8000b54 <__aeabi_d2f>
 80015c0:	4603      	mov	r3, r0
 80015c2:	60fb      	str	r3, [r7, #12]

    float v = qd * transfer_function;
 80015c4:	ed97 7a00 	vldr	s14, [r7]
 80015c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80015cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015d0:	edc7 7a02 	vstr	s15, [r7, #8]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80015dc:	4610      	mov	r0, r2
 80015de:	4619      	mov	r1, r3
 80015e0:	f7ff fab8 	bl	8000b54 <__aeabi_d2f>
 80015e4:	4603      	mov	r3, r0
 80015e6:	ee07 3a90 	vmov	s15, r3
 80015ea:	eeb1 8a67 	vneg.f32	s16, s15
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80015f6:	4610      	mov	r0, r2
 80015f8:	4619      	mov	r1, r3
 80015fa:	f7ff faab 	bl	8000b54 <__aeabi_d2f>
 80015fe:	4604      	mov	r4, r0
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001608:	4610      	mov	r0, r2
 800160a:	4619      	mov	r1, r3
 800160c:	f7ff faa2 	bl	8000b54 <__aeabi_d2f>
 8001610:	4603      	mov	r3, r0
 8001612:	ee07 3a90 	vmov	s15, r3
 8001616:	eef1 8a67 	vneg.f32	s17, s15
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001622:	4610      	mov	r0, r2
 8001624:	4619      	mov	r1, r3
 8001626:	f7ff fa95 	bl	8000b54 <__aeabi_d2f>
 800162a:	4603      	mov	r3, r0
 800162c:	ee02 3a10 	vmov	s4, r3
 8001630:	eef0 1a68 	vmov.f32	s3, s17
 8001634:	ee01 4a10 	vmov	s2, r4
 8001638:	eef0 0a48 	vmov.f32	s1, s16
 800163c:	ed97 0a02 	vldr	s0, [r7, #8]
 8001640:	f000 fa4a 	bl	8001ad8 <mapf>
 8001644:	eef0 7a40 	vmov.f32	s15, s0
}
 8001648:	eeb0 0a67 	vmov.f32	s0, s15
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	ecbd 8b02 	vpop	{d8}
 8001654:	bdb0      	pop	{r4, r5, r7, pc}

08001656 <REVOLUTE_MOTOR_DFD_Init>:

void REVOLUTE_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001656:	b480      	push	{r7}
 8001658:	b085      	sub	sp, #20
 800165a:	af00      	add	r7, sp, #0
 800165c:	60f8      	str	r0, [r7, #12]
 800165e:	60b9      	str	r1, [r7, #8]
 8001660:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	68ba      	ldr	r2, [r7, #8]
 8001666:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	605a      	str	r2, [r3, #4]
}
 800166e:	bf00      	nop
 8001670:	3714      	adds	r7, #20
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
	...

0800167c <REVOLUTE_MOTOR_DFD_Compute>:

float REVOLUTE_MOTOR_DFD_Compute(DC_MOTOR_DFeedward *motor, float q, float qdd, float s){
 800167c:	b5b0      	push	{r4, r5, r7, lr}
 800167e:	ed2d 8b02 	vpush	{d8}
 8001682:	b08a      	sub	sp, #40	@ 0x28
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	ed87 0a02 	vstr	s0, [r7, #8]
 800168c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001690:	ed87 1a00 	vstr	s2, [r7]
    float gravity_compensate_plotter = motor->En->plotter_mass * motor->En->g * sin(q) * s;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	ed93 7a01 	vldr	s14, [r3, #4]
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	edd3 7a00 	vldr	s15, [r3]
 80016a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016a8:	ee17 0a90 	vmov	r0, s15
 80016ac:	f7fe ff18 	bl	80004e0 <__aeabi_f2d>
 80016b0:	4604      	mov	r4, r0
 80016b2:	460d      	mov	r5, r1
 80016b4:	68b8      	ldr	r0, [r7, #8]
 80016b6:	f7fe ff13 	bl	80004e0 <__aeabi_f2d>
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	ec43 2b10 	vmov	d0, r2, r3
 80016c2:	f00c fe79 	bl	800e3b8 <sin>
 80016c6:	ec53 2b10 	vmov	r2, r3, d0
 80016ca:	4620      	mov	r0, r4
 80016cc:	4629      	mov	r1, r5
 80016ce:	f7fe ff5f 	bl	8000590 <__aeabi_dmul>
 80016d2:	4602      	mov	r2, r0
 80016d4:	460b      	mov	r3, r1
 80016d6:	4614      	mov	r4, r2
 80016d8:	461d      	mov	r5, r3
 80016da:	6838      	ldr	r0, [r7, #0]
 80016dc:	f7fe ff00 	bl	80004e0 <__aeabi_f2d>
 80016e0:	4602      	mov	r2, r0
 80016e2:	460b      	mov	r3, r1
 80016e4:	4620      	mov	r0, r4
 80016e6:	4629      	mov	r1, r5
 80016e8:	f7fe ff52 	bl	8000590 <__aeabi_dmul>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4610      	mov	r0, r2
 80016f2:	4619      	mov	r1, r3
 80016f4:	f7ff fa2e 	bl	8000b54 <__aeabi_d2f>
 80016f8:	4603      	mov	r3, r0
 80016fa:	627b      	str	r3, [r7, #36]	@ 0x24
    float gravity_compensate_rail = motor->En->plotter_mass * motor->En->g * sin(q) * motor->En->c;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	ed93 7a01 	vldr	s14, [r3, #4]
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	edd3 7a00 	vldr	s15, [r3]
 800170c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001710:	ee17 0a90 	vmov	r0, s15
 8001714:	f7fe fee4 	bl	80004e0 <__aeabi_f2d>
 8001718:	4604      	mov	r4, r0
 800171a:	460d      	mov	r5, r1
 800171c:	68b8      	ldr	r0, [r7, #8]
 800171e:	f7fe fedf 	bl	80004e0 <__aeabi_f2d>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	ec43 2b10 	vmov	d0, r2, r3
 800172a:	f00c fe45 	bl	800e3b8 <sin>
 800172e:	ec53 2b10 	vmov	r2, r3, d0
 8001732:	4620      	mov	r0, r4
 8001734:	4629      	mov	r1, r5
 8001736:	f7fe ff2b 	bl	8000590 <__aeabi_dmul>
 800173a:	4602      	mov	r2, r0
 800173c:	460b      	mov	r3, r1
 800173e:	4614      	mov	r4, r2
 8001740:	461d      	mov	r5, r3
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe fec9 	bl	80004e0 <__aeabi_f2d>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4620      	mov	r0, r4
 8001754:	4629      	mov	r1, r5
 8001756:	f7fe ff1b 	bl	8000590 <__aeabi_dmul>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4610      	mov	r0, r2
 8001760:	4619      	mov	r1, r3
 8001762:	f7ff f9f7 	bl	8000b54 <__aeabi_d2f>
 8001766:	4603      	mov	r3, r0
 8001768:	623b      	str	r3, [r7, #32]
    float mass_torque = motor->En->plotter_mass * s*s * qdd;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001772:	edd7 7a00 	vldr	s15, [r7]
 8001776:	ee27 7a27 	vmul.f32	s14, s14, s15
 800177a:	edd7 7a00 	vldr	s15, [r7]
 800177e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001782:	ed97 7a01 	vldr	s14, [r7, #4]
 8001786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800178a:	edc7 7a07 	vstr	s15, [r7, #28]

    float transfer_function = motor->Mx->R / motor->Mx->Kt;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800179e:	f7ff f821 	bl	80007e4 <__aeabi_ddiv>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	f7ff f9d3 	bl	8000b54 <__aeabi_d2f>
 80017ae:	4603      	mov	r3, r0
 80017b0:	61bb      	str	r3, [r7, #24]

    float v = (gravity_compensate_plotter + gravity_compensate_rail + 0) * transfer_function;
 80017b2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80017b6:	edd7 7a08 	vldr	s15, [r7, #32]
 80017ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017be:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001854 <REVOLUTE_MOTOR_DFD_Compute+0x1d8>
 80017c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017c6:	ed97 7a06 	vldr	s14, [r7, #24]
 80017ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017ce:	edc7 7a05 	vstr	s15, [r7, #20]

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80017da:	4610      	mov	r0, r2
 80017dc:	4619      	mov	r1, r3
 80017de:	f7ff f9b9 	bl	8000b54 <__aeabi_d2f>
 80017e2:	4603      	mov	r3, r0
 80017e4:	ee07 3a90 	vmov	s15, r3
 80017e8:	eeb1 8a67 	vneg.f32	s16, s15
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80017f4:	4610      	mov	r0, r2
 80017f6:	4619      	mov	r1, r3
 80017f8:	f7ff f9ac 	bl	8000b54 <__aeabi_d2f>
 80017fc:	4604      	mov	r4, r0
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001806:	4610      	mov	r0, r2
 8001808:	4619      	mov	r1, r3
 800180a:	f7ff f9a3 	bl	8000b54 <__aeabi_d2f>
 800180e:	4603      	mov	r3, r0
 8001810:	ee07 3a90 	vmov	s15, r3
 8001814:	eef1 8a67 	vneg.f32	s17, s15
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001820:	4610      	mov	r0, r2
 8001822:	4619      	mov	r1, r3
 8001824:	f7ff f996 	bl	8000b54 <__aeabi_d2f>
 8001828:	4603      	mov	r3, r0
 800182a:	ee02 3a10 	vmov	s4, r3
 800182e:	eef0 1a68 	vmov.f32	s3, s17
 8001832:	ee01 4a10 	vmov	s2, r4
 8001836:	eef0 0a48 	vmov.f32	s1, s16
 800183a:	ed97 0a05 	vldr	s0, [r7, #20]
 800183e:	f000 f94b 	bl	8001ad8 <mapf>
 8001842:	eef0 7a40 	vmov.f32	s15, s0
}
 8001846:	eeb0 0a67 	vmov.f32	s0, s15
 800184a:	3728      	adds	r7, #40	@ 0x28
 800184c:	46bd      	mov	sp, r7
 800184e:	ecbd 8b02 	vpop	{d8}
 8001852:	bdb0      	pop	{r4, r5, r7, pc}
 8001854:	00000000 	.word	0x00000000

08001858 <PRISMATIC_MOTOR_FFD_Init>:

void PRISMATIC_MOTOR_FFD_Init(DC_MOTOR_FFeedward *motor, Motor_Constant_Structure *_Mx) {
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
 8001860:	6039      	str	r1, [r7, #0]
    motor->Mx = _Mx;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	683a      	ldr	r2, [r7, #0]
 8001866:	601a      	str	r2, [r3, #0]
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr

08001874 <PRISMATIC_MOTOR_DFD_Init>:
    float v = sd * transfer_function;

    return mapf(v, -motor->Mx->V_max, motor->Mx->V_max, -motor->Mx->U_max, motor->Mx->U_max);
}

void PRISMATIC_MOTOR_DFD_Init(DC_MOTOR_DFeedward *motor, Motor_Constant_Structure *_Mx, Environment *_En){
 8001874:	b480      	push	{r7}
 8001876:	b085      	sub	sp, #20
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
    motor->Mx = _Mx;
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	68ba      	ldr	r2, [r7, #8]
 8001884:	601a      	str	r2, [r3, #0]
    motor->En = _En;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	605a      	str	r2, [r3, #4]
}
 800188c:	bf00      	nop
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <FIR_init>:
 *      Author: transporter
 */
#include "FIR.h"
#include "arm_math.h"

void FIR_init(FIR *fir, uint16_t numTaps, float cutoffFreq, float samplingFreq) {
 8001898:	b580      	push	{r7, lr}
 800189a:	ed2d 8b02 	vpush	{d8}
 800189e:	b08a      	sub	sp, #40	@ 0x28
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	460b      	mov	r3, r1
 80018a6:	ed87 0a01 	vstr	s0, [r7, #4]
 80018aa:	edc7 0a00 	vstr	s1, [r7]
 80018ae:	817b      	strh	r3, [r7, #10]
    // Make sure numTaps is odd
    if (numTaps % 2 == 0) {
 80018b0:	897b      	ldrh	r3, [r7, #10]
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d102      	bne.n	80018c2 <FIR_init+0x2a>
        numTaps += 1;
 80018bc:	897b      	ldrh	r3, [r7, #10]
 80018be:	3301      	adds	r3, #1
 80018c0:	817b      	strh	r3, [r7, #10]
    }

    fir->numTaps = numTaps;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	897a      	ldrh	r2, [r7, #10]
 80018c6:	811a      	strh	r2, [r3, #8]
    fir->bufferIndex = 0;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	2200      	movs	r2, #0
 80018cc:	815a      	strh	r2, [r3, #10]

    // Allocate memory for coefficients and buffer
    fir->coeffs = (float*)malloc(numTaps * sizeof(float));
 80018ce:	897b      	ldrh	r3, [r7, #10]
 80018d0:	009b      	lsls	r3, r3, #2
 80018d2:	4618      	mov	r0, r3
 80018d4:	f00c fc66 	bl	800e1a4 <malloc>
 80018d8:	4603      	mov	r3, r0
 80018da:	461a      	mov	r2, r3
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	601a      	str	r2, [r3, #0]
    fir->buffer = (float*)malloc(numTaps * sizeof(float));
 80018e0:	897b      	ldrh	r3, [r7, #10]
 80018e2:	009b      	lsls	r3, r3, #2
 80018e4:	4618      	mov	r0, r3
 80018e6:	f00c fc5d 	bl	800e1a4 <malloc>
 80018ea:	4603      	mov	r3, r0
 80018ec:	461a      	mov	r2, r3
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	605a      	str	r2, [r3, #4]

    if (fir->coeffs != NULL && fir->buffer != NULL) {
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	f000 80e0 	beq.w	8001abc <FIR_init+0x224>
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	2b00      	cmp	r3, #0
 8001902:	f000 80db 	beq.w	8001abc <FIR_init+0x224>
        // Clear buffer
        for (uint16_t i = 0; i < numTaps; i++) {
 8001906:	2300      	movs	r3, #0
 8001908:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800190a:	e00a      	b.n	8001922 <FIR_init+0x8a>
            fir->buffer[i] = 0.0f;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	685a      	ldr	r2, [r3, #4]
 8001910:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	4413      	add	r3, r2
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
        for (uint16_t i = 0; i < numTaps; i++) {
 800191c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800191e:	3301      	adds	r3, #1
 8001920:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001922:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001924:	897b      	ldrh	r3, [r7, #10]
 8001926:	429a      	cmp	r2, r3
 8001928:	d3f0      	bcc.n	800190c <FIR_init+0x74>
        }

        // Calculate normalized cutoff frequency (0 to 0.5)
        float omega = cutoffFreq / samplingFreq;
 800192a:	edd7 6a01 	vldr	s13, [r7, #4]
 800192e:	ed97 7a00 	vldr	s14, [r7]
 8001932:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001936:	edc7 7a06 	vstr	s15, [r7, #24]

        // Calculate filter coefficients (low-pass)
        int16_t half_taps = numTaps / 2;
 800193a:	897b      	ldrh	r3, [r7, #10]
 800193c:	085b      	lsrs	r3, r3, #1
 800193e:	b29b      	uxth	r3, r3
 8001940:	82fb      	strh	r3, [r7, #22]
        for (int16_t i = 0; i < numTaps; i++) {
 8001942:	2300      	movs	r3, #0
 8001944:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001946:	e077      	b.n	8001a38 <FIR_init+0x1a0>
            if (i == half_taps) {
 8001948:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 800194c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001950:	429a      	cmp	r2, r3
 8001952:	d10c      	bne.n	800196e <FIR_init+0xd6>
                // Center tap
                fir->coeffs[i] = 2.0f * omega;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	4413      	add	r3, r2
 8001960:	edd7 7a06 	vldr	s15, [r7, #24]
 8001964:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001968:	edc3 7a00 	vstr	s15, [r3]
 800196c:	e02c      	b.n	80019c8 <FIR_init+0x130>
            } else {
                // Side taps
                int16_t n = i - half_taps;
 800196e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001970:	8afb      	ldrh	r3, [r7, #22]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	b29b      	uxth	r3, r3
 8001976:	82bb      	strh	r3, [r7, #20]
                fir->coeffs[i] = sinf(2.0f * PI * omega * n) / (PI * n);
 8001978:	edd7 7a06 	vldr	s15, [r7, #24]
 800197c:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001ac8 <FIR_init+0x230>
 8001980:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001984:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001988:	ee07 3a90 	vmov	s15, r3
 800198c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001990:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001994:	eeb0 0a67 	vmov.f32	s0, s15
 8001998:	f00c fde4 	bl	800e564 <sinf>
 800199c:	eef0 6a40 	vmov.f32	s13, s0
 80019a0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80019a4:	ee07 3a90 	vmov	s15, r3
 80019a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ac:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001acc <FIR_init+0x234>
 80019b0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	4413      	add	r3, r2
 80019c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019c4:	edc3 7a00 	vstr	s15, [r3]
            }

            // Apply Hamming window
            fir->coeffs[i] *= (0.54f - 0.46f * cosf(2.0f * PI * i / (numTaps - 1)));
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	4413      	add	r3, r2
 80019d4:	ed93 8a00 	vldr	s16, [r3]
 80019d8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80019dc:	ee07 3a90 	vmov	s15, r3
 80019e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019e4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8001ac8 <FIR_init+0x230>
 80019e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019ec:	897b      	ldrh	r3, [r7, #10]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	ee07 3a90 	vmov	s15, r3
 80019f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019f8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80019fc:	eeb0 0a66 	vmov.f32	s0, s13
 8001a00:	f00c fd6c 	bl	800e4dc <cosf>
 8001a04:	eef0 7a40 	vmov.f32	s15, s0
 8001a08:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001ad0 <FIR_init+0x238>
 8001a0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a10:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001ad4 <FIR_init+0x23c>
 8001a14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	4413      	add	r3, r2
 8001a24:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001a28:	edc3 7a00 	vstr	s15, [r3]
        for (int16_t i = 0; i < numTaps; i++) {
 8001a2c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001a30:	b29b      	uxth	r3, r3
 8001a32:	3301      	adds	r3, #1
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8001a38:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	@ 0x24
 8001a3c:	897b      	ldrh	r3, [r7, #10]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	db82      	blt.n	8001948 <FIR_init+0xb0>
        }

        // Normalize gain
        float sum = 0.0f;
 8001a42:	f04f 0300 	mov.w	r3, #0
 8001a46:	623b      	str	r3, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001a48:	2300      	movs	r3, #0
 8001a4a:	83fb      	strh	r3, [r7, #30]
 8001a4c:	e00f      	b.n	8001a6e <FIR_init+0x1d6>
            sum += fir->coeffs[i];
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	8bfb      	ldrh	r3, [r7, #30]
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	4413      	add	r3, r2
 8001a58:	edd3 7a00 	vldr	s15, [r3]
 8001a5c:	ed97 7a08 	vldr	s14, [r7, #32]
 8001a60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a64:	edc7 7a08 	vstr	s15, [r7, #32]
        for (uint16_t i = 0; i < numTaps; i++) {
 8001a68:	8bfb      	ldrh	r3, [r7, #30]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	83fb      	strh	r3, [r7, #30]
 8001a6e:	8bfa      	ldrh	r2, [r7, #30]
 8001a70:	897b      	ldrh	r3, [r7, #10]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d3eb      	bcc.n	8001a4e <FIR_init+0x1b6>
        }

        if (sum != 0.0f) {
 8001a76:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a7a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a82:	d01b      	beq.n	8001abc <FIR_init+0x224>
            for (uint16_t i = 0; i < numTaps; i++) {
 8001a84:	2300      	movs	r3, #0
 8001a86:	83bb      	strh	r3, [r7, #28]
 8001a88:	e014      	b.n	8001ab4 <FIR_init+0x21c>
                fir->coeffs[i] /= sum;
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	8bbb      	ldrh	r3, [r7, #28]
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	4413      	add	r3, r2
 8001a94:	edd3 6a00 	vldr	s13, [r3]
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	8bbb      	ldrh	r3, [r7, #28]
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	4413      	add	r3, r2
 8001aa2:	ed97 7a08 	vldr	s14, [r7, #32]
 8001aa6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001aaa:	edc3 7a00 	vstr	s15, [r3]
            for (uint16_t i = 0; i < numTaps; i++) {
 8001aae:	8bbb      	ldrh	r3, [r7, #28]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	83bb      	strh	r3, [r7, #28]
 8001ab4:	8bba      	ldrh	r2, [r7, #28]
 8001ab6:	897b      	ldrh	r3, [r7, #10]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d3e6      	bcc.n	8001a8a <FIR_init+0x1f2>
            }
        }
    }
}
 8001abc:	bf00      	nop
 8001abe:	3728      	adds	r7, #40	@ 0x28
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	ecbd 8b02 	vpop	{d8}
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	40c90fdb 	.word	0x40c90fdb
 8001acc:	40490fdb 	.word	0x40490fdb
 8001ad0:	3eeb851f 	.word	0x3eeb851f
 8001ad4:	3f0a3d71 	.word	0x3f0a3d71

08001ad8 <mapf>:

}

//Scaling a range of value
float mapf(float input, float min_input, float max_input, float min_output,
		float max_output) {
 8001ad8:	b480      	push	{r7}
 8001ada:	b089      	sub	sp, #36	@ 0x24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	ed87 0a05 	vstr	s0, [r7, #20]
 8001ae2:	edc7 0a04 	vstr	s1, [r7, #16]
 8001ae6:	ed87 1a03 	vstr	s2, [r7, #12]
 8001aea:	edc7 1a02 	vstr	s3, [r7, #8]
 8001aee:	ed87 2a01 	vstr	s4, [r7, #4]

	// First, find the ratio of the input within the input range
	float input_ratio = (input - min_input) / (max_input - min_input);
 8001af2:	ed97 7a05 	vldr	s14, [r7, #20]
 8001af6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001afa:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001afe:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b02:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b06:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b0e:	edc7 7a07 	vstr	s15, [r7, #28]
	// Then, scale this ratio to the output range
	float output = (input_ratio * (max_output - min_output)) + min_output;
 8001b12:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b16:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b1e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b26:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b2e:	edc7 7a06 	vstr	s15, [r7, #24]

	return output;
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	ee07 3a90 	vmov	s15, r3
}
 8001b38:	eeb0 0a67 	vmov.f32	s0, s15
 8001b3c:	3724      	adds	r7, #36	@ 0x24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
	...

08001b48 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001b4c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b84 <modbus_1t5_Timeout+0x3c>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2201      	movs	r2, #1
 8001b52:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001b54:	4b0b      	ldr	r3, [pc, #44]	@ (8001b84 <modbus_1t5_Timeout+0x3c>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	691b      	ldr	r3, [r3, #16]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 8001b60:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <modbus_1t5_Timeout+0x3c>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	691b      	ldr	r3, [r3, #16]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	4b06      	ldr	r3, [pc, #24]	@ (8001b84 <modbus_1t5_Timeout+0x3c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	691b      	ldr	r3, [r3, #16]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f042 0201 	orr.w	r2, r2, #1
 8001b76:	601a      	str	r2, [r3, #0]
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	2000016c 	.word	0x2000016c

08001b88 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001b90:	4b04      	ldr	r3, [pc, #16]	@ (8001ba4 <modbus_3t5_Timeout+0x1c>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2201      	movs	r2, #1
 8001b96:	755a      	strb	r2, [r3, #21]

}
 8001b98:	bf00      	nop
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr
 8001ba4:	2000016c 	.word	0x2000016c

08001ba8 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f00b f92f 	bl	800ce14 <HAL_UART_GetError>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b20      	cmp	r3, #32
 8001bba:	d101      	bne.n	8001bc0 <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8001bbc:	f7ff ffc4 	bl	8001b48 <modbus_1t5_Timeout>

	}
}
 8001bc0:	bf00      	nop
 8001bc2:	3708      	adds	r7, #8
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,UART_HandleTypeDef* huart,TIM_HandleTypeDef* htim ,u16u8_t* RegisterStartAddress,uint8_t slaveAddress,uint32_t RegisterSize)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
 8001bd4:	603b      	str	r3, [r7, #0]
	hModbus = hmodbus;
 8001bd6:	4a2d      	ldr	r2, [pc, #180]	@ (8001c8c <Modbus_init+0xc4>)
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	6013      	str	r3, [r2, #0]

	hModbus->huart = huart;
 8001bdc:	4b2b      	ldr	r3, [pc, #172]	@ (8001c8c <Modbus_init+0xc4>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	68ba      	ldr	r2, [r7, #8]
 8001be2:	60da      	str	r2, [r3, #12]
	hModbus->htim = htim;
 8001be4:	4b29      	ldr	r3, [pc, #164]	@ (8001c8c <Modbus_init+0xc4>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	611a      	str	r2, [r3, #16]
	hModbus->RegisterAddress = RegisterStartAddress;
 8001bec:	4b27      	ldr	r3, [pc, #156]	@ (8001c8c <Modbus_init+0xc4>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	683a      	ldr	r2, [r7, #0]
 8001bf2:	605a      	str	r2, [r3, #4]
	hModbus->slaveAddress = slaveAddress;
 8001bf4:	4b25      	ldr	r3, [pc, #148]	@ (8001c8c <Modbus_init+0xc4>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	7e3a      	ldrb	r2, [r7, #24]
 8001bfa:	701a      	strb	r2, [r3, #0]
	hModbus->RegisterSize = RegisterSize;
 8001bfc:	4b23      	ldr	r3, [pc, #140]	@ (8001c8c <Modbus_init+0xc4>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	69fa      	ldr	r2, [r7, #28]
 8001c02:	609a      	str	r2, [r3, #8]
	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	691b      	ldr	r3, [r3, #16]
 8001c08:	4a21      	ldr	r2, [pc, #132]	@ (8001c90 <Modbus_init+0xc8>)
 8001c0a:	210e      	movs	r1, #14
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f009 fbaf 	bl	800b370 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	2110      	movs	r1, #16
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f00b f8a5 	bl	800cd68 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	4618      	mov	r0, r3
 8001c24:	f00b f8bc 	bl	800cda0 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	4a19      	ldr	r2, [pc, #100]	@ (8001c94 <Modbus_init+0xcc>)
 8001c2e:	2104      	movs	r1, #4
 8001c30:	4618      	mov	r0, r3
 8001c32:	f00a fbed 	bl	800c410 <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 8001c36:	4b15      	ldr	r3, [pc, #84]	@ (8001c8c <Modbus_init+0xc4>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 8001c3c:	4b13      	ldr	r3, [pc, #76]	@ (8001c8c <Modbus_init+0xc4>)
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4b12      	ldr	r3, [pc, #72]	@ (8001c8c <Modbus_init+0xc4>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 8001c48:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 8001c4c:	4413      	add	r3, r2
 8001c4e:	3302      	adds	r3, #2
 8001c50:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001c54:	4619      	mov	r1, r3
 8001c56:	f00a fc95 	bl	800c584 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8001c5a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c8c <Modbus_init+0xc4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	691b      	ldr	r3, [r3, #16]
 8001c60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d10c      	bne.n	8001c84 <Modbus_init+0xbc>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001c6a:	4b08      	ldr	r3, [pc, #32]	@ (8001c8c <Modbus_init+0xc4>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	691b      	ldr	r3, [r3, #16]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f008 fb59 	bl	800a328 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001c76:	4b05      	ldr	r3, [pc, #20]	@ (8001c8c <Modbus_init+0xc4>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	691b      	ldr	r3, [r3, #16]
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f008 fda8 	bl	800a7d4 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8001c84:	bf00      	nop
 8001c86:	3710      	adds	r7, #16
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	2000016c 	.word	0x2000016c
 8001c90:	08001b89 	.word	0x08001b89
 8001c94:	08001ba9 	.word	0x08001ba9

08001c98 <MotorKalman_Init>:
#include <string.h>
#include "MotorMatrixGenerator.h"

void MotorKalman_Init(MotorKalman* filter, float32_t dt, float32_t J, float32_t b,
                      float32_t K_t, float32_t K_e, float32_t R_a, float32_t L_a,
                      float32_t Q, float32_t R) {
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08c      	sub	sp, #48	@ 0x30
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6278      	str	r0, [r7, #36]	@ 0x24
 8001ca0:	ed87 0a08 	vstr	s0, [r7, #32]
 8001ca4:	edc7 0a07 	vstr	s1, [r7, #28]
 8001ca8:	ed87 1a06 	vstr	s2, [r7, #24]
 8001cac:	edc7 1a05 	vstr	s3, [r7, #20]
 8001cb0:	ed87 2a04 	vstr	s4, [r7, #16]
 8001cb4:	edc7 2a03 	vstr	s5, [r7, #12]
 8001cb8:	ed87 3a02 	vstr	s6, [r7, #8]
 8001cbc:	edc7 3a01 	vstr	s7, [r7, #4]
 8001cc0:	ed87 4a00 	vstr	s8, [r7]
    // Store motor parameters
    filter->dt = dt;
 8001cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc6:	6a3a      	ldr	r2, [r7, #32]
 8001cc8:	f8c3 2338 	str.w	r2, [r3, #824]	@ 0x338
    filter->J = J;
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cce:	69fa      	ldr	r2, [r7, #28]
 8001cd0:	f8c3 233c 	str.w	r2, [r3, #828]	@ 0x33c
    filter->b = b;
 8001cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd6:	69ba      	ldr	r2, [r7, #24]
 8001cd8:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    filter->K_t = K_t;
 8001cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cde:	697a      	ldr	r2, [r7, #20]
 8001ce0:	f8c3 2344 	str.w	r2, [r3, #836]	@ 0x344
    filter->K_e = K_e;
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce6:	693a      	ldr	r2, [r7, #16]
 8001ce8:	f8c3 2348 	str.w	r2, [r3, #840]	@ 0x348
    filter->R_a = R_a;
 8001cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cee:	68fa      	ldr	r2, [r7, #12]
 8001cf0:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    filter->L_a = L_a;
 8001cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cf6:	68ba      	ldr	r2, [r7, #8]
 8001cf8:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350

    // Initialize state vector to zeros
    memset(filter->X, 0, sizeof(filter->X));
 8001cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfe:	2210      	movs	r2, #16
 8001d00:	2100      	movs	r1, #0
 8001d02:	4618      	mov	r0, r3
 8001d04:	f00c fb04 	bl	800e310 <memset>

    // Initialize covariance matrix with high values on diagonal to reflect uncertainty
    memset(filter->P, 0, sizeof(filter->P));
 8001d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d0a:	3310      	adds	r3, #16
 8001d0c:	2240      	movs	r2, #64	@ 0x40
 8001d0e:	2100      	movs	r1, #0
 8001d10:	4618      	mov	r0, r3
 8001d12:	f00c fafd 	bl	800e310 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001d16:	2300      	movs	r3, #0
 8001d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d1a:	e00c      	b.n	8001d36 <MotorKalman_Init+0x9e>
        filter->P[i * MOTOR_KALMAN_NUM_STATES + i] = 100.0f;
 8001d1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d1e:	4613      	mov	r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	4413      	add	r3, r2
 8001d24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d26:	3304      	adds	r3, #4
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	4413      	add	r3, r2
 8001d2c:	4a79      	ldr	r2, [pc, #484]	@ (8001f14 <MotorKalman_Init+0x27c>)
 8001d2e:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d32:	3301      	adds	r3, #1
 8001d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d38:	2b03      	cmp	r3, #3
 8001d3a:	ddef      	ble.n	8001d1c <MotorKalman_Init+0x84>
    }

    // Initialize identity matrix
    memset(filter->I_data, 0, sizeof(filter->I_data));
 8001d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d3e:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 8001d42:	2240      	movs	r2, #64	@ 0x40
 8001d44:	2100      	movs	r1, #0
 8001d46:	4618      	mov	r0, r3
 8001d48:	f00c fae2 	bl	800e310 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d50:	e00d      	b.n	8001d6e <MotorKalman_Init+0xd6>
        filter->I_data[i * MOTOR_KALMAN_NUM_STATES + i] = 1.0f;
 8001d52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d54:	4613      	mov	r3, r2
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	4413      	add	r3, r2
 8001d5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d5c:	33be      	adds	r3, #190	@ 0xbe
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	4413      	add	r3, r2
 8001d62:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001d66:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8001d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d70:	2b03      	cmp	r3, #3
 8001d72:	ddee      	ble.n	8001d52 <MotorKalman_Init+0xba>
    }

    // Initialize output matrix C - measuring only position by default
    memset(filter->C, 0, sizeof(filter->C));
 8001d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d76:	33f0      	adds	r3, #240	@ 0xf0
 8001d78:	2210      	movs	r2, #16
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f00c fac7 	bl	800e310 <memset>
    filter->C[0] = 1.0f; // We only measure the position (first state) by default
 8001d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d84:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001d88:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

    // Initialize process noise input matrix G
    memset(filter->G, 0, sizeof(filter->G));
 8001d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001d92:	2210      	movs	r2, #16
 8001d94:	2100      	movs	r1, #0
 8001d96:	4618      	mov	r0, r3
 8001d98:	f00c faba 	bl	800e310 <memset>
    filter->G[1] = 1.0f; // Process noise primarily affects the velocity state (index 1)
 8001d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d9e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001da2:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104


    // Set process and measurement noise values
    MotorKalman_SetProcessNoise(filter, Q);
 8001da6:	ed97 0a01 	vldr	s0, [r7, #4]
 8001daa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001dac:	f000 f922 	bl	8001ff4 <MotorKalman_SetProcessNoise>
    MotorKalman_SetMeasurementNoise(filter, R);
 8001db0:	ed97 0a00 	vldr	s0, [r7]
 8001db4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001db6:	f000 f94d 	bl	8002054 <MotorKalman_SetMeasurementNoise>

    // Initialize ARM CMSIS DSP matrix instances - essential for safely using the functions
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 8001dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dbc:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8001dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	2104      	movs	r1, #4
 8001dc6:	f00c f924 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8001dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dcc:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8001dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd2:	3310      	adds	r3, #16
 8001dd4:	2204      	movs	r2, #4
 8001dd6:	2104      	movs	r1, #4
 8001dd8:	f00c f91b 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->I_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->I_data);
 8001ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dde:	f503 703c 	add.w	r0, r3, #752	@ 0x2f0
 8001de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de4:	f503 733e 	add.w	r3, r3, #760	@ 0x2f8
 8001de8:	2204      	movs	r2, #4
 8001dea:	2104      	movs	r1, #4
 8001dec:	f00c f911 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->R_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->R);
 8001df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df2:	f503 70e6 	add.w	r0, r3, #460	@ 0x1cc
 8001df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df8:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	2101      	movs	r1, #1
 8001e00:	f00c f907 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->measurement_matrix, MOTOR_KALMAN_NUM_OUTPUTS, 1, filter->measurement_data);
 8001e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e06:	f503 7036 	add.w	r0, r3, #728	@ 0x2d8
 8001e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0c:	f503 733a 	add.w	r3, r3, #744	@ 0x2e8
 8001e10:	2201      	movs	r2, #1
 8001e12:	2101      	movs	r1, #1
 8001e14:	f00c f8fd 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->input_matrix, MOTOR_KALMAN_NUM_INPUTS, 1, filter->input_data);
 8001e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1a:	f503 7038 	add.w	r0, r3, #736	@ 0x2e0
 8001e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e20:	f503 733b 	add.w	r3, r3, #748	@ 0x2ec
 8001e24:	2201      	movs	r2, #1
 8001e26:	2101      	movs	r1, #1
 8001e28:	f00c f8f3 	bl	800e012 <arm_mat_init_f32>

    // Initialize matrices for transposed versions
    arm_mat_init_f32(&filter->A_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_transpose_data);
 8001e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e2e:	f503 70ee 	add.w	r0, r3, #476	@ 0x1dc
 8001e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e34:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8001e38:	2204      	movs	r2, #4
 8001e3a:	2104      	movs	r1, #4
 8001e3c:	f00c f8e9 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->C_transpose_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->C_transpose_data);
 8001e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e42:	f503 70f2 	add.w	r0, r3, #484	@ 0x1e4
 8001e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e48:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	2104      	movs	r1, #4
 8001e50:	f00c f8df 	bl	800e012 <arm_mat_init_f32>

    // Initialize temp matrices essential for calculations
    arm_mat_init_f32(&filter->temp_state_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->temp_state_data);
 8001e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e56:	f503 700f 	add.w	r0, r3, #572	@ 0x23c
 8001e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e5c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001e60:	2201      	movs	r2, #1
 8001e62:	2104      	movs	r1, #4
 8001e64:	f00c f8d5 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_state_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->temp_state_state_data);
 8001e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e6a:	f503 7011 	add.w	r0, r3, #580	@ 0x244
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e70:	f503 731d 	add.w	r3, r3, #628	@ 0x274
 8001e74:	2204      	movs	r2, #4
 8001e76:	2104      	movs	r1, #4
 8001e78:	f00c f8cb 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_state_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_STATES, filter->temp_output_state_data);
 8001e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7e:	f503 7013 	add.w	r0, r3, #588	@ 0x24c
 8001e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e84:	f503 732d 	add.w	r3, r3, #692	@ 0x2b4
 8001e88:	2204      	movs	r2, #4
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	f00c f8c1 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_output_output_matrix, MOTOR_KALMAN_NUM_OUTPUTS, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_output_output_data);
 8001e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e92:	f503 7015 	add.w	r0, r3, #596	@ 0x254
 8001e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e98:	f503 7331 	add.w	r3, r3, #708	@ 0x2c4
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	f00c f8b7 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->temp_state_output_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->temp_state_output_data);
 8001ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea6:	f503 7017 	add.w	r0, r3, #604	@ 0x25c
 8001eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eac:	f503 7332 	add.w	r3, r3, #712	@ 0x2c8
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	2104      	movs	r1, #4
 8001eb4:	f00c f8ad 	bl	800e012 <arm_mat_init_f32>

    // Generate continuous-time matrices and discretize the model
    MotorKalman_DiscretizeModel(filter);
 8001eb8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001eba:	f000 f82d 	bl	8001f18 <MotorKalman_DiscretizeModel>

    // Initialize system matrices after discretization
    arm_mat_init_f32(&filter->A_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->A_d);
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec0:	f503 70da 	add.w	r0, r3, #436	@ 0x1b4
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec6:	3390      	adds	r3, #144	@ 0x90
 8001ec8:	2204      	movs	r2, #4
 8001eca:	2104      	movs	r1, #4
 8001ecc:	f00c f8a1 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->B_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_INPUTS, filter->B_d);
 8001ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed2:	f503 70de 	add.w	r0, r3, #444	@ 0x1bc
 8001ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed8:	33e0      	adds	r3, #224	@ 0xe0
 8001eda:	2201      	movs	r2, #1
 8001edc:	2104      	movs	r1, #4
 8001ede:	f00c f898 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->Q_d_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->Q_d);
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee4:	f503 70e2 	add.w	r0, r3, #452	@ 0x1c4
 8001ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001eee:	2204      	movs	r2, #4
 8001ef0:	2104      	movs	r1, #4
 8001ef2:	f00c f88e 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->K_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_OUTPUTS, filter->K);
 8001ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef8:	f503 70ea 	add.w	r0, r3, #468	@ 0x1d4
 8001efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efe:	f503 73ca 	add.w	r3, r3, #404	@ 0x194
 8001f02:	2201      	movs	r2, #1
 8001f04:	2104      	movs	r1, #4
 8001f06:	f00c f884 	bl	800e012 <arm_mat_init_f32>
}
 8001f0a:	bf00      	nop
 8001f0c:	3730      	adds	r7, #48	@ 0x30
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	42c80000 	.word	0x42c80000

08001f18 <MotorKalman_DiscretizeModel>:

void MotorKalman_DiscretizeModel(MotorKalman* filter) {
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
    // Use the GenerateMotorMatrices function to discretize the model
    GenerateMotorMatrices(
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	edd3 7ad3 	vldr	s15, [r3, #844]	@ 0x34c
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	ed93 7ad4 	vldr	s14, [r3, #848]	@ 0x350
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	edd3 6acf 	vldr	s13, [r3, #828]	@ 0x33c
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	ed93 6ad0 	vldr	s12, [r3, #832]	@ 0x340
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	edd3 5ad2 	vldr	s11, [r3, #840]	@ 0x348
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	ed93 5ad1 	vldr	s10, [r3, #836]	@ 0x344
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	edd3 4ace 	vldr	s9, [r3, #824]	@ 0x338
        filter->J,       // Motor inertia
        filter->b,       // Viscous friction coefficient
        filter->K_e,     // Back-EMF constant
        filter->K_t,     // Torque constant
        filter->dt,      // Sample time
        filter->A_d,     // Output discrete state matrix
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f103 0290 	add.w	r2, r3, #144	@ 0x90
        filter->B_d      // Output discrete input matrix
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	33e0      	adds	r3, #224	@ 0xe0
    GenerateMotorMatrices(
 8001f54:	4619      	mov	r1, r3
 8001f56:	4610      	mov	r0, r2
 8001f58:	eeb0 3a64 	vmov.f32	s6, s9
 8001f5c:	eef0 2a45 	vmov.f32	s5, s10
 8001f60:	eeb0 2a65 	vmov.f32	s4, s11
 8001f64:	eef0 1a46 	vmov.f32	s3, s12
 8001f68:	eeb0 1a66 	vmov.f32	s2, s13
 8001f6c:	eef0 0a47 	vmov.f32	s1, s14
 8001f70:	eeb0 0a67 	vmov.f32	s0, s15
 8001f74:	f001 f83c 	bl	8002ff0 <GenerateMotorMatrices>
    );

    // Initialize discrete process noise matrix Q_d (simplified for stability)
    memset(filter->Q_d, 0, sizeof(filter->Q_d));
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001f7e:	2240      	movs	r2, #64	@ 0x40
 8001f80:	2100      	movs	r1, #0
 8001f82:	4618      	mov	r0, r3
 8001f84:	f00c f9c4 	bl	800e310 <memset>

    // Set diagonal elements for process noise (simpler but reliable approach)
    filter->Q_d[0 * MOTOR_KALMAN_NUM_STATES + 0] = 0.01f * filter->dt * filter->dt; // Position noise
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8001f8e:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001fec <MotorKalman_DiscretizeModel+0xd4>
 8001f92:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8001f9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	edc3 7a54 	vstr	s15, [r3, #336]	@ 0x150
    filter->Q_d[1 * MOTOR_KALMAN_NUM_STATES + 1] = filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] * filter->dt; // Velocity noise (main process noise)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	ed93 7a49 	vldr	s14, [r3, #292]	@ 0x124
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8001fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	edc3 7a59 	vstr	s15, [r3, #356]	@ 0x164
    filter->Q_d[2 * MOTOR_KALMAN_NUM_STATES + 2] = 0.1f * filter->dt; // Load torque noise
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8001fc2:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001ff0 <MotorKalman_DiscretizeModel+0xd8>
 8001fc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	edc3 7a5e 	vstr	s15, [r3, #376]	@ 0x178
    filter->Q_d[3 * MOTOR_KALMAN_NUM_STATES + 3] = 0.01f * filter->dt; // Current noise
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	edd3 7ace 	vldr	s15, [r3, #824]	@ 0x338
 8001fd6:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8001fec <MotorKalman_DiscretizeModel+0xd4>
 8001fda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	edc3 7a63 	vstr	s15, [r3, #396]	@ 0x18c
}
 8001fe4:	bf00      	nop
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	3c23d70a 	.word	0x3c23d70a
 8001ff0:	3dcccccd 	.word	0x3dcccccd

08001ff4 <MotorKalman_SetProcessNoise>:

void MotorKalman_SetProcessNoise(MotorKalman* filter, float32_t Q) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	ed87 0a00 	vstr	s0, [r7]
    // Set the process noise covariance matrix Q (continuous)
    memset(filter->Q, 0, sizeof(filter->Q));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8002006:	2240      	movs	r2, #64	@ 0x40
 8002008:	2100      	movs	r1, #0
 800200a:	4618      	mov	r0, r3
 800200c:	f00c f980 	bl	800e310 <memset>

    // Only the velocity state (index 1) has process noise per G = [0;1;0;0]
    filter->Q[1 * MOTOR_KALMAN_NUM_STATES + 1] = Q * Q;
 8002010:	edd7 7a00 	vldr	s15, [r7]
 8002014:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	edc3 7a49 	vstr	s15, [r3, #292]	@ 0x124
    filter->sigma_ml = Q;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354

    // Update the discrete process noise matrix if A_d has already been initialized
    if (filter->A_d[0] != 0.0f || filter->A_d[1] != 0.0f) {
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 800202c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002034:	d107      	bne.n	8002046 <MotorKalman_SetProcessNoise+0x52>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800203c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002044:	d002      	beq.n	800204c <MotorKalman_SetProcessNoise+0x58>
        MotorKalman_DiscretizeModel(filter); // Recompute discretization with new Q
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7ff ff66 	bl	8001f18 <MotorKalman_DiscretizeModel>
    }
}
 800204c:	bf00      	nop
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <MotorKalman_SetMeasurementNoise>:

void MotorKalman_SetMeasurementNoise(MotorKalman* filter, float32_t R) {
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	ed87 0a00 	vstr	s0, [r7]
    // Store the noise value
    filter->sigma_pos = sqrtf(R);
 8002060:	ed97 0a00 	vldr	s0, [r7]
 8002064:	f00c fa1c 	bl	800e4a0 <sqrtf>
 8002068:	eef0 7a40 	vmov.f32	s15, s0
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	edc3 7ad6 	vstr	s15, [r3, #856]	@ 0x358

    // Set the measurement noise covariance matrix R
    filter->R[0] = R;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	683a      	ldr	r2, [r7, #0]
 8002076:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
}
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <MotorKalman_Predict>:
    filter->velocity = 0.0f;
    filter->load_torque = 0.0f;
    filter->current = 0.0f;
}

void MotorKalman_Predict(MotorKalman* filter, float32_t voltage_input) {
 8002082:	b580      	push	{r7, lr}
 8002084:	b0b2      	sub	sp, #200	@ 0xc8
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
 800208a:	ed87 0a00 	vstr	s0, [r7]
    // Store input for next step
    filter->input_data[0] = voltage_input;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	683a      	ldr	r2, [r7, #0]
 8002092:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec

    // 1. State prediction using simplified method (more stable in embedded systems)
    // Compute x = A*x + B*u directly without using matrix operations
    float32_t new_state[MOTOR_KALMAN_NUM_STATES] = {0};
 8002096:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800209a:	2200      	movs	r2, #0
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	605a      	str	r2, [r3, #4]
 80020a0:	609a      	str	r2, [r3, #8]
 80020a2:	60da      	str	r2, [r3, #12]

    // Calculate A*x (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80020a4:	2300      	movs	r3, #0
 80020a6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80020aa:	e041      	b.n	8002130 <MotorKalman_Predict+0xae>
        new_state[i] = 0;
 80020ac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	33c8      	adds	r3, #200	@ 0xc8
 80020b4:	443b      	add	r3, r7
 80020b6:	3b3c      	subs	r3, #60	@ 0x3c
 80020b8:	f04f 0200 	mov.w	r2, #0
 80020bc:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80020be:	2300      	movs	r3, #0
 80020c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80020c4:	e02b      	b.n	800211e <MotorKalman_Predict+0x9c>
            new_state[i] += filter->A_d[i * MOTOR_KALMAN_NUM_STATES + j] * filter->X[j];
 80020c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	33c8      	adds	r3, #200	@ 0xc8
 80020ce:	443b      	add	r3, r7
 80020d0:	3b3c      	subs	r3, #60	@ 0x3c
 80020d2:	ed93 7a00 	vldr	s14, [r3]
 80020d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020da:	009a      	lsls	r2, r3, #2
 80020dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80020e0:	4413      	add	r3, r2
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	3324      	adds	r3, #36	@ 0x24
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	4413      	add	r3, r2
 80020ea:	edd3 6a00 	vldr	s13, [r3]
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	edd3 7a00 	vldr	s15, [r3]
 80020fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002100:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002104:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	33c8      	adds	r3, #200	@ 0xc8
 800210c:	443b      	add	r3, r7
 800210e:	3b3c      	subs	r3, #60	@ 0x3c
 8002110:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002114:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002118:	3301      	adds	r3, #1
 800211a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800211e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002122:	2b03      	cmp	r3, #3
 8002124:	ddcf      	ble.n	80020c6 <MotorKalman_Predict+0x44>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002126:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800212a:	3301      	adds	r3, #1
 800212c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002130:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002134:	2b03      	cmp	r3, #3
 8002136:	ddb9      	ble.n	80020ac <MotorKalman_Predict+0x2a>
        }
    }

    // Add B*u (manually)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002138:	2300      	movs	r3, #0
 800213a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800213e:	e021      	b.n	8002184 <MotorKalman_Predict+0x102>
        filter->X[i] = new_state[i] + filter->B_d[i] * voltage_input;
 8002140:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	33c8      	adds	r3, #200	@ 0xc8
 8002148:	443b      	add	r3, r7
 800214a:	3b3c      	subs	r3, #60	@ 0x3c
 800214c:	ed93 7a00 	vldr	s14, [r3]
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002156:	3338      	adds	r3, #56	@ 0x38
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	4413      	add	r3, r2
 800215c:	edd3 6a00 	vldr	s13, [r3]
 8002160:	edd7 7a00 	vldr	s15, [r7]
 8002164:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002168:	ee77 7a27 	vadd.f32	s15, s14, s15
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4413      	add	r3, r2
 8002176:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 800217a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800217e:	3301      	adds	r3, #1
 8002180:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002184:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002188:	2b03      	cmp	r3, #3
 800218a:	ddd9      	ble.n	8002140 <MotorKalman_Predict+0xbe>
    }

    // 2. Covariance prediction using simplified method (Joseph form for stability)
    // Using direct matrix computation for P = A*P*A' + Q
    float32_t AP[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 800218c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8002190:	2240      	movs	r2, #64	@ 0x40
 8002192:	2100      	movs	r1, #0
 8002194:	4618      	mov	r0, r3
 8002196:	f00c f8bb 	bl	800e310 <memset>
    float32_t APAT[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 800219a:	f107 030c 	add.w	r3, r7, #12
 800219e:	2240      	movs	r2, #64	@ 0x40
 80021a0:	2100      	movs	r1, #0
 80021a2:	4618      	mov	r0, r3
 80021a4:	f00c f8b4 	bl	800e310 <memset>

    // Compute A*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80021a8:	2300      	movs	r3, #0
 80021aa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80021ae:	e05f      	b.n	8002270 <MotorKalman_Predict+0x1ee>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80021b0:	2300      	movs	r3, #0
 80021b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80021b6:	e052      	b.n	800225e <MotorKalman_Predict+0x1dc>
            AP[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 80021b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80021bc:	009a      	lsls	r2, r3, #2
 80021be:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80021c2:	4413      	add	r3, r2
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	33c8      	adds	r3, #200	@ 0xc8
 80021c8:	443b      	add	r3, r7
 80021ca:	3b7c      	subs	r3, #124	@ 0x7c
 80021cc:	f04f 0200 	mov.w	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 80021d2:	2300      	movs	r3, #0
 80021d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80021d8:	e038      	b.n	800224c <MotorKalman_Predict+0x1ca>
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 80021da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80021de:	009a      	lsls	r2, r3, #2
 80021e0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80021e4:	4413      	add	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	33c8      	adds	r3, #200	@ 0xc8
 80021ea:	443b      	add	r3, r7
 80021ec:	3b7c      	subs	r3, #124	@ 0x7c
 80021ee:	ed93 7a00 	vldr	s14, [r3]
                    filter->A_d[i * MOTOR_KALMAN_NUM_STATES + k] * filter->P[k * MOTOR_KALMAN_NUM_STATES + j];
 80021f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80021f6:	009a      	lsls	r2, r3, #2
 80021f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80021fc:	4413      	add	r3, r2
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	3324      	adds	r3, #36	@ 0x24
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4413      	add	r3, r2
 8002206:	edd3 6a00 	vldr	s13, [r3]
 800220a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800220e:	009a      	lsls	r2, r3, #2
 8002210:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002214:	4413      	add	r3, r2
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	3304      	adds	r3, #4
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	4413      	add	r3, r2
 800221e:	edd3 7a00 	vldr	s15, [r3]
 8002222:	ee66 7aa7 	vmul.f32	s15, s13, s15
                AP[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002226:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800222a:	009a      	lsls	r2, r3, #2
 800222c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002230:	4413      	add	r3, r2
 8002232:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	33c8      	adds	r3, #200	@ 0xc8
 800223a:	443b      	add	r3, r7
 800223c:	3b7c      	subs	r3, #124	@ 0x7c
 800223e:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002242:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002246:	3301      	adds	r3, #1
 8002248:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800224c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002250:	2b03      	cmp	r3, #3
 8002252:	ddc2      	ble.n	80021da <MotorKalman_Predict+0x158>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002254:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002258:	3301      	adds	r3, #1
 800225a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800225e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002262:	2b03      	cmp	r3, #3
 8002264:	dda8      	ble.n	80021b8 <MotorKalman_Predict+0x136>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002266:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800226a:	3301      	adds	r3, #1
 800226c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002270:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002274:	2b03      	cmp	r3, #3
 8002276:	dd9b      	ble.n	80021b0 <MotorKalman_Predict+0x12e>
            }
        }
    }

    // Compute (A*P)*A'
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002278:	2300      	movs	r3, #0
 800227a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800227e:	e05f      	b.n	8002340 <MotorKalman_Predict+0x2be>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002280:	2300      	movs	r3, #0
 8002282:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002286:	e052      	b.n	800232e <MotorKalman_Predict+0x2ac>
            APAT[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 8002288:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800228c:	009a      	lsls	r2, r3, #2
 800228e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002292:	4413      	add	r3, r2
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	33c8      	adds	r3, #200	@ 0xc8
 8002298:	443b      	add	r3, r7
 800229a:	3bbc      	subs	r3, #188	@ 0xbc
 800229c:	f04f 0200 	mov.w	r2, #0
 80022a0:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 80022a2:	2300      	movs	r3, #0
 80022a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80022a8:	e038      	b.n	800231c <MotorKalman_Predict+0x29a>
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 80022aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80022ae:	009a      	lsls	r2, r3, #2
 80022b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80022b4:	4413      	add	r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	33c8      	adds	r3, #200	@ 0xc8
 80022ba:	443b      	add	r3, r7
 80022bc:	3bbc      	subs	r3, #188	@ 0xbc
 80022be:	ed93 7a00 	vldr	s14, [r3]
                    AP[i * MOTOR_KALMAN_NUM_STATES + k] * filter->A_d[j * MOTOR_KALMAN_NUM_STATES + k];
 80022c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80022c6:	009a      	lsls	r2, r3, #2
 80022c8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80022cc:	4413      	add	r3, r2
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	33c8      	adds	r3, #200	@ 0xc8
 80022d2:	443b      	add	r3, r7
 80022d4:	3b7c      	subs	r3, #124	@ 0x7c
 80022d6:	edd3 6a00 	vldr	s13, [r3]
 80022da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80022de:	009a      	lsls	r2, r3, #2
 80022e0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80022e4:	4413      	add	r3, r2
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	3324      	adds	r3, #36	@ 0x24
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	4413      	add	r3, r2
 80022ee:	edd3 7a00 	vldr	s15, [r3]
 80022f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] +=
 80022f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80022fa:	009a      	lsls	r2, r3, #2
 80022fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002300:	4413      	add	r3, r2
 8002302:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	33c8      	adds	r3, #200	@ 0xc8
 800230a:	443b      	add	r3, r7
 800230c:	3bbc      	subs	r3, #188	@ 0xbc
 800230e:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002312:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002316:	3301      	adds	r3, #1
 8002318:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800231c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002320:	2b03      	cmp	r3, #3
 8002322:	ddc2      	ble.n	80022aa <MotorKalman_Predict+0x228>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002324:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002328:	3301      	adds	r3, #1
 800232a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800232e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002332:	2b03      	cmp	r3, #3
 8002334:	dda8      	ble.n	8002288 <MotorKalman_Predict+0x206>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002336:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800233a:	3301      	adds	r3, #1
 800233c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002340:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002344:	2b03      	cmp	r3, #3
 8002346:	dd9b      	ble.n	8002280 <MotorKalman_Predict+0x1fe>
            }
        }
    }

    // Add Q to get P = A*P*A' + Q
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002348:	2300      	movs	r3, #0
 800234a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800234e:	e037      	b.n	80023c0 <MotorKalman_Predict+0x33e>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002350:	2300      	movs	r3, #0
 8002352:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002356:	e02a      	b.n	80023ae <MotorKalman_Predict+0x32c>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 8002358:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800235c:	009a      	lsls	r2, r3, #2
 800235e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002362:	4413      	add	r3, r2
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	33c8      	adds	r3, #200	@ 0xc8
 8002368:	443b      	add	r3, r7
 800236a:	3bbc      	subs	r3, #188	@ 0xbc
 800236c:	ed93 7a00 	vldr	s14, [r3]
 8002370:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002374:	009a      	lsls	r2, r3, #2
 8002376:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800237a:	4413      	add	r3, r2
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	3354      	adds	r3, #84	@ 0x54
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	4413      	add	r3, r2
 8002384:	edd3 7a00 	vldr	s15, [r3]
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 8002388:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800238c:	009a      	lsls	r2, r3, #2
 800238e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002392:	4413      	add	r3, r2
                APAT[i * MOTOR_KALMAN_NUM_STATES + j] + filter->Q_d[i * MOTOR_KALMAN_NUM_STATES + j];
 8002394:	ee77 7a27 	vadd.f32	s15, s14, s15
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] =
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	3304      	adds	r3, #4
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	4413      	add	r3, r2
 80023a0:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80023a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80023a8:	3301      	adds	r3, #1
 80023aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80023ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80023b2:	2b03      	cmp	r3, #3
 80023b4:	ddd0      	ble.n	8002358 <MotorKalman_Predict+0x2d6>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80023b6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80023ba:	3301      	adds	r3, #1
 80023bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80023c0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80023c4:	2b03      	cmp	r3, #3
 80023c6:	ddc3      	ble.n	8002350 <MotorKalman_Predict+0x2ce>
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689a      	ldr	r2, [r3, #8]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	68da      	ldr	r2, [r3, #12]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next update step
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2201      	movs	r2, #1
 80023fa:	2104      	movs	r1, #4
 80023fc:	f00b fe09 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	3310      	adds	r3, #16
 800240a:	2204      	movs	r2, #4
 800240c:	2104      	movs	r1, #4
 800240e:	f00b fe00 	bl	800e012 <arm_mat_init_f32>
}
 8002412:	bf00      	nop
 8002414:	37c8      	adds	r7, #200	@ 0xc8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
	...

0800241c <MotorKalman_Update>:

void MotorKalman_Update(MotorKalman* filter, float32_t position) {
 800241c:	b580      	push	{r7, lr}
 800241e:	b0d0      	sub	sp, #320	@ 0x140
 8002420:	af00      	add	r7, sp, #0
 8002422:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002426:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800242a:	6018      	str	r0, [r3, #0]
 800242c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002430:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002434:	ed83 0a00 	vstr	s0, [r3]
    // Store the position measurement
    filter->measurement_data[0] = position;
 8002438:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800243c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002446:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 800244a:	6812      	ldr	r2, [r2, #0]
 800244c:	f8c3 22e8 	str.w	r2, [r3, #744]	@ 0x2e8

    // 1. Compute innovation: y - C*x (directly, no matrix operations)
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 8002450:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002454:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	ed93 7a3c 	vldr	s14, [r3, #240]	@ 0xf0
 800245e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002462:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	edd3 7a00 	vldr	s15, [r3]
 800246c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002470:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002474:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	edd3 6a3d 	vldr	s13, [r3, #244]	@ 0xf4
 800247e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002482:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	edd3 7a01 	vldr	s15, [r3, #4]
 800248c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002490:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 8002494:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002498:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	edd3 6a3e 	vldr	s13, [r3, #248]	@ 0xf8
 80024a2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80024a6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	edd3 7a02 	vldr	s15, [r3, #8]
 80024b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 80024b4:	ee37 7a27 	vadd.f32	s14, s14, s15
                  filter->C[2] * filter->X[2] + filter->C[3] * filter->X[3];
 80024b8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80024bc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	edd3 6a3f 	vldr	s13, [r3, #252]	@ 0xfc
 80024c6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80024ca:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	edd3 7a03 	vldr	s15, [r3, #12]
 80024d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float32_t Cx = filter->C[0] * filter->X[0] + filter->C[1] * filter->X[1] +
 80024d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024dc:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
    float32_t innovation = position - Cx;
 80024e0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80024e4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80024e8:	ed93 7a00 	vldr	s14, [r3]
 80024ec:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 80024f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024f4:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc

    // 2. Compute innovation covariance: S = C*P*C' + R (directly)
    float32_t CP[MOTOR_KALMAN_NUM_STATES] = {0};
 80024f8:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 80024fc:	2200      	movs	r2, #0
 80024fe:	601a      	str	r2, [r3, #0]
 8002500:	605a      	str	r2, [r3, #4]
 8002502:	609a      	str	r2, [r3, #8]
 8002504:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002506:	2300      	movs	r3, #0
 8002508:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 800250c:	e04d      	b.n	80025aa <MotorKalman_Update+0x18e>
        CP[i] = 0;
 800250e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002518:	443b      	add	r3, r7
 800251a:	3b58      	subs	r3, #88	@ 0x58
 800251c:	f04f 0200 	mov.w	r2, #0
 8002520:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002522:	2300      	movs	r3, #0
 8002524:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002528:	e036      	b.n	8002598 <MotorKalman_Update+0x17c>
            CP[i] += filter->C[j] * filter->P[j * MOTOR_KALMAN_NUM_STATES + i];
 800252a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002534:	443b      	add	r3, r7
 8002536:	3b58      	subs	r3, #88	@ 0x58
 8002538:	ed93 7a00 	vldr	s14, [r3]
 800253c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002540:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800254a:	333c      	adds	r3, #60	@ 0x3c
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	4413      	add	r3, r2
 8002550:	edd3 6a00 	vldr	s13, [r3]
 8002554:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002558:	009a      	lsls	r2, r3, #2
 800255a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800255e:	4413      	add	r3, r2
 8002560:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002564:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002568:	6812      	ldr	r2, [r2, #0]
 800256a:	3304      	adds	r3, #4
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	4413      	add	r3, r2
 8002570:	edd3 7a00 	vldr	s15, [r3]
 8002574:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002578:	ee77 7a27 	vadd.f32	s15, s14, s15
 800257c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002586:	443b      	add	r3, r7
 8002588:	3b58      	subs	r3, #88	@ 0x58
 800258a:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800258e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002592:	3301      	adds	r3, #1
 8002594:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002598:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800259c:	2b03      	cmp	r3, #3
 800259e:	ddc4      	ble.n	800252a <MotorKalman_Update+0x10e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80025a0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80025a4:	3301      	adds	r3, #1
 80025a6:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80025aa:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80025ae:	2b03      	cmp	r3, #3
 80025b0:	ddad      	ble.n	800250e <MotorKalman_Update+0xf2>
        }
    }

    float32_t CPCT = 0;
 80025b2:	f04f 0300 	mov.w	r3, #0
 80025b6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80025ba:	2300      	movs	r3, #0
 80025bc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80025c0:	e021      	b.n	8002606 <MotorKalman_Update+0x1ea>
        CPCT += CP[i] * filter->C[i];
 80025c2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80025cc:	443b      	add	r3, r7
 80025ce:	3b58      	subs	r3, #88	@ 0x58
 80025d0:	ed93 7a00 	vldr	s14, [r3]
 80025d4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80025d8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80025e2:	333c      	adds	r3, #60	@ 0x3c
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	4413      	add	r3, r2
 80025e8:	edd3 7a00 	vldr	s15, [r3]
 80025ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025f0:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 80025f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025f8:	edc7 7a4d 	vstr	s15, [r7, #308]	@ 0x134
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80025fc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002600:	3301      	adds	r3, #1
 8002602:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8002606:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800260a:	2b03      	cmp	r3, #3
 800260c:	ddd9      	ble.n	80025c2 <MotorKalman_Update+0x1a6>
    }

    float32_t S = CPCT + filter->R[0];
 800260e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002612:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	edd3 7a64 	vldr	s15, [r3, #400]	@ 0x190
 800261c:	ed97 7a4d 	vldr	s14, [r7, #308]	@ 0x134
 8002620:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002624:	edc7 7a3e 	vstr	s15, [r7, #248]	@ 0xf8

    // 3. Compute Kalman gain: K = P*C'/S (directly)
    float32_t PC[MOTOR_KALMAN_NUM_STATES] = {0};
 8002628:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800262c:	2200      	movs	r2, #0
 800262e:	601a      	str	r2, [r3, #0]
 8002630:	605a      	str	r2, [r3, #4]
 8002632:	609a      	str	r2, [r3, #8]
 8002634:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002636:	2300      	movs	r3, #0
 8002638:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800263c:	e04d      	b.n	80026da <MotorKalman_Update+0x2be>
        PC[i] = 0;
 800263e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002648:	443b      	add	r3, r7
 800264a:	3b68      	subs	r3, #104	@ 0x68
 800264c:	f04f 0200 	mov.w	r2, #0
 8002650:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002652:	2300      	movs	r3, #0
 8002654:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002658:	e036      	b.n	80026c8 <MotorKalman_Update+0x2ac>
            PC[i] += filter->P[i * MOTOR_KALMAN_NUM_STATES + j] * filter->C[j];
 800265a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002664:	443b      	add	r3, r7
 8002666:	3b68      	subs	r3, #104	@ 0x68
 8002668:	ed93 7a00 	vldr	s14, [r3]
 800266c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002670:	009a      	lsls	r2, r3, #2
 8002672:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002676:	4413      	add	r3, r2
 8002678:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800267c:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 8002680:	6812      	ldr	r2, [r2, #0]
 8002682:	3304      	adds	r3, #4
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	4413      	add	r3, r2
 8002688:	edd3 6a00 	vldr	s13, [r3]
 800268c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002690:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800269a:	333c      	adds	r3, #60	@ 0x3c
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	4413      	add	r3, r2
 80026a0:	edd3 7a00 	vldr	s15, [r3]
 80026a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80026b6:	443b      	add	r3, r7
 80026b8:	3b68      	subs	r3, #104	@ 0x68
 80026ba:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80026be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80026c2:	3301      	adds	r3, #1
 80026c4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80026c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80026cc:	2b03      	cmp	r3, #3
 80026ce:	ddc4      	ble.n	800265a <MotorKalman_Update+0x23e>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80026d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80026d4:	3301      	adds	r3, #1
 80026d6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80026da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80026de:	2b03      	cmp	r3, #3
 80026e0:	ddad      	ble.n	800263e <MotorKalman_Update+0x222>
        }
    }

    float32_t K[MOTOR_KALMAN_NUM_STATES] = {0};
 80026e2:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	605a      	str	r2, [r3, #4]
 80026ec:	609a      	str	r2, [r3, #8]
 80026ee:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80026f0:	2300      	movs	r3, #0
 80026f2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80026f6:	e01a      	b.n	800272e <MotorKalman_Update+0x312>
        K[i] = PC[i] / S;
 80026f8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002702:	443b      	add	r3, r7
 8002704:	3b68      	subs	r3, #104	@ 0x68
 8002706:	edd3 6a00 	vldr	s13, [r3]
 800270a:	ed97 7a3e 	vldr	s14, [r7, #248]	@ 0xf8
 800270e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002712:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800271c:	443b      	add	r3, r7
 800271e:	3b78      	subs	r3, #120	@ 0x78
 8002720:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002724:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002728:	3301      	adds	r3, #1
 800272a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800272e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002732:	2b03      	cmp	r3, #3
 8002734:	dde0      	ble.n	80026f8 <MotorKalman_Update+0x2dc>
    }

    // 4. Update state estimate: x = x + K*innovation (directly)
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002736:	2300      	movs	r3, #0
 8002738:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800273c:	e029      	b.n	8002792 <MotorKalman_Update+0x376>
        filter->X[i] += K[i] * innovation;
 800273e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002742:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	4413      	add	r3, r2
 8002750:	ed93 7a00 	vldr	s14, [r3]
 8002754:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800275e:	443b      	add	r3, r7
 8002760:	3b78      	subs	r3, #120	@ 0x78
 8002762:	edd3 6a00 	vldr	s13, [r3]
 8002766:	edd7 7a3f 	vldr	s15, [r7, #252]	@ 0xfc
 800276a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800276e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002772:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002776:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	4413      	add	r3, r2
 8002784:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002788:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800278c:	3301      	adds	r3, #1
 800278e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002792:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002796:	2b03      	cmp	r3, #3
 8002798:	ddd1      	ble.n	800273e <MotorKalman_Update+0x322>
    }

    // 5. Update covariance matrix: P = (I - K*C)*P (Joseph form for better stability)
    float32_t KC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 800279a:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 800279e:	2240      	movs	r2, #64	@ 0x40
 80027a0:	2100      	movs	r1, #0
 80027a2:	4618      	mov	r0, r3
 80027a4:	f00b fdb4 	bl	800e310 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80027a8:	2300      	movs	r3, #0
 80027aa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80027ae:	e035      	b.n	800281c <MotorKalman_Update+0x400>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80027b0:	2300      	movs	r3, #0
 80027b2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80027b6:	e028      	b.n	800280a <MotorKalman_Update+0x3ee>
            KC[i * MOTOR_KALMAN_NUM_STATES + j] = K[i] * filter->C[j];
 80027b8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80027c2:	443b      	add	r3, r7
 80027c4:	3b78      	subs	r3, #120	@ 0x78
 80027c6:	ed93 7a00 	vldr	s14, [r3]
 80027ca:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80027ce:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80027d8:	333c      	adds	r3, #60	@ 0x3c
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	4413      	add	r3, r2
 80027de:	edd3 7a00 	vldr	s15, [r3]
 80027e2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80027e6:	009a      	lsls	r2, r3, #2
 80027e8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80027ec:	4413      	add	r3, r2
 80027ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80027f8:	443b      	add	r3, r7
 80027fa:	3bb8      	subs	r3, #184	@ 0xb8
 80027fc:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002800:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8002804:	3301      	adds	r3, #1
 8002806:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800280a:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800280e:	2b03      	cmp	r3, #3
 8002810:	ddd2      	ble.n	80027b8 <MotorKalman_Update+0x39c>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002812:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002816:	3301      	adds	r3, #1
 8002818:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800281c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8002820:	2b03      	cmp	r3, #3
 8002822:	ddc5      	ble.n	80027b0 <MotorKalman_Update+0x394>
        }
    }

    float32_t IKC[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES] = {0};
 8002824:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002828:	2240      	movs	r2, #64	@ 0x40
 800282a:	2100      	movs	r1, #0
 800282c:	4618      	mov	r0, r3
 800282e:	f00b fd6f 	bl	800e310 <memset>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 8002832:	2300      	movs	r3, #0
 8002834:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002838:	e038      	b.n	80028ac <MotorKalman_Update+0x490>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 800283a:	2300      	movs	r3, #0
 800283c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8002840:	e02b      	b.n	800289a <MotorKalman_Update+0x47e>
            IKC[i * MOTOR_KALMAN_NUM_STATES + j] = (i == j ? 1.0f : 0.0f) - KC[i * MOTOR_KALMAN_NUM_STATES + j];
 8002842:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002846:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800284a:	429a      	cmp	r2, r3
 800284c:	d102      	bne.n	8002854 <MotorKalman_Update+0x438>
 800284e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002852:	e001      	b.n	8002858 <MotorKalman_Update+0x43c>
 8002854:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8002a70 <MotorKalman_Update+0x654>
 8002858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800285c:	009a      	lsls	r2, r3, #2
 800285e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002862:	4413      	add	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800286a:	443b      	add	r3, r7
 800286c:	3bb8      	subs	r3, #184	@ 0xb8
 800286e:	edd3 7a00 	vldr	s15, [r3]
 8002872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002876:	009a      	lsls	r2, r3, #2
 8002878:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800287c:	4413      	add	r3, r2
 800287e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8002888:	443b      	add	r3, r7
 800288a:	3bf8      	subs	r3, #248	@ 0xf8
 800288c:	edc3 7a00 	vstr	s15, [r3]
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002890:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002894:	3301      	adds	r3, #1
 8002896:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800289a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800289e:	2b03      	cmp	r3, #3
 80028a0:	ddcf      	ble.n	8002842 <MotorKalman_Update+0x426>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80028a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028a6:	3301      	adds	r3, #1
 80028a8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80028ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80028b0:	2b03      	cmp	r3, #3
 80028b2:	ddc2      	ble.n	800283a <MotorKalman_Update+0x41e>
        }
    }

    // Store P temporarily
    float32_t P_temp[MOTOR_KALMAN_NUM_STATES * MOTOR_KALMAN_NUM_STATES];
    memcpy(P_temp, filter->P, sizeof(P_temp));
 80028b4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80028b8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f103 0110 	add.w	r1, r3, #16
 80028c2:	f107 0308 	add.w	r3, r7, #8
 80028c6:	2240      	movs	r2, #64	@ 0x40
 80028c8:	4618      	mov	r0, r3
 80028ca:	f00b fd65 	bl	800e398 <memcpy>

    // Compute (I - K*C)*P
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80028ce:	2300      	movs	r3, #0
 80028d0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80028d4:	e06e      	b.n	80029b4 <MotorKalman_Update+0x598>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 80028d6:	2300      	movs	r3, #0
 80028d8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80028dc:	e061      	b.n	80029a2 <MotorKalman_Update+0x586>
            filter->P[i * MOTOR_KALMAN_NUM_STATES + j] = 0;
 80028de:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80028e2:	009a      	lsls	r2, r3, #2
 80028e4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80028e8:	4413      	add	r3, r2
 80028ea:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80028ee:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 80028f2:	6812      	ldr	r2, [r2, #0]
 80028f4:	3304      	adds	r3, #4
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	4413      	add	r3, r2
 80028fa:	f04f 0200 	mov.w	r2, #0
 80028fe:	601a      	str	r2, [r3, #0]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002900:	2300      	movs	r3, #0
 8002902:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002906:	e043      	b.n	8002990 <MotorKalman_Update+0x574>
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002908:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800290c:	009a      	lsls	r2, r3, #2
 800290e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002912:	4413      	add	r3, r2
 8002914:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002918:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 800291c:	6812      	ldr	r2, [r2, #0]
 800291e:	3304      	adds	r3, #4
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	4413      	add	r3, r2
 8002924:	ed93 7a00 	vldr	s14, [r3]
                    IKC[i * MOTOR_KALMAN_NUM_STATES + k] * P_temp[k * MOTOR_KALMAN_NUM_STATES + j];
 8002928:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800292c:	009a      	lsls	r2, r3, #2
 800292e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002932:	4413      	add	r3, r2
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800293a:	443b      	add	r3, r7
 800293c:	3bf8      	subs	r3, #248	@ 0xf8
 800293e:	edd3 6a00 	vldr	s13, [r3]
 8002942:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002946:	009a      	lsls	r2, r3, #2
 8002948:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800294c:	4413      	add	r3, r2
 800294e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002952:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	4413      	add	r3, r2
 800295a:	edd3 7a00 	vldr	s15, [r3]
 800295e:	ee66 7aa7 	vmul.f32	s15, s13, s15
                filter->P[i * MOTOR_KALMAN_NUM_STATES + j] +=
 8002962:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002966:	009a      	lsls	r2, r3, #2
 8002968:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800296c:	4413      	add	r3, r2
 800296e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002972:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8002976:	f5a2 729e 	sub.w	r2, r2, #316	@ 0x13c
 800297a:	6812      	ldr	r2, [r2, #0]
 800297c:	3304      	adds	r3, #4
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	4413      	add	r3, r2
 8002982:	edc3 7a00 	vstr	s15, [r3]
            for (int k = 0; k < MOTOR_KALMAN_NUM_STATES; k++) {
 8002986:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800298a:	3301      	adds	r3, #1
 800298c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002990:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002994:	2b03      	cmp	r3, #3
 8002996:	ddb7      	ble.n	8002908 <MotorKalman_Update+0x4ec>
        for (int j = 0; j < MOTOR_KALMAN_NUM_STATES; j++) {
 8002998:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800299c:	3301      	adds	r3, #1
 800299e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80029a2:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80029a6:	2b03      	cmp	r3, #3
 80029a8:	dd99      	ble.n	80028de <MotorKalman_Update+0x4c2>
    for (int i = 0; i < MOTOR_KALMAN_NUM_STATES; i++) {
 80029aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80029ae:	3301      	adds	r3, #1
 80029b0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80029b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80029b8:	2b03      	cmp	r3, #3
 80029ba:	dd8c      	ble.n	80028d6 <MotorKalman_Update+0x4ba>
            }
        }
    }

    // Update state estimates for easy access
    filter->position = filter->X[0];
 80029bc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029c0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029cc:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    filter->velocity = filter->X[1];
 80029d6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029da:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	685a      	ldr	r2, [r3, #4]
 80029e2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029e6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f8c3 2360 	str.w	r2, [r3, #864]	@ 0x360
    filter->load_torque = filter->X[2];
 80029f0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80029f4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a00:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f8c3 2364 	str.w	r2, [r3, #868]	@ 0x364
    filter->current = filter->X[3];
 8002a0a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a0e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	68da      	ldr	r2, [r3, #12]
 8002a16:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a1a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f8c3 2368 	str.w	r2, [r3, #872]	@ 0x368

    // Update CMSIS DSP matrices for next time
    arm_mat_init_f32(&filter->X_matrix, MOTOR_KALMAN_NUM_STATES, 1, filter->X);
 8002a24:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a28:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f503 70d2 	add.w	r0, r3, #420	@ 0x1a4
 8002a32:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a36:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	2104      	movs	r1, #4
 8002a40:	f00b fae7 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&filter->P_matrix, MOTOR_KALMAN_NUM_STATES, MOTOR_KALMAN_NUM_STATES, filter->P);
 8002a44:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a48:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f503 70d6 	add.w	r0, r3, #428	@ 0x1ac
 8002a52:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002a56:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	3310      	adds	r3, #16
 8002a5e:	2204      	movs	r2, #4
 8002a60:	2104      	movs	r1, #4
 8002a62:	f00b fad6 	bl	800e012 <arm_mat_init_f32>
}
 8002a66:	bf00      	nop
 8002a68:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	00000000 	.word	0x00000000

08002a74 <MotorKalman_Estimate>:

float MotorKalman_Estimate(MotorKalman* filter, float32_t voltage_input, float32_t position) {
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	ed87 0a02 	vstr	s0, [r7, #8]
 8002a80:	edc7 0a01 	vstr	s1, [r7, #4]
    // Execute the predict and update steps
    MotorKalman_Predict(filter, voltage_input);
 8002a84:	ed97 0a02 	vldr	s0, [r7, #8]
 8002a88:	68f8      	ldr	r0, [r7, #12]
 8002a8a:	f7ff fafa 	bl	8002082 <MotorKalman_Predict>
    MotorKalman_Update(filter, position);
 8002a8e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f7ff fcc2 	bl	800241c <MotorKalman_Update>

    return filter->velocity;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f8d3 3360 	ldr.w	r3, [r3, #864]	@ 0x360
 8002a9e:	ee07 3a90 	vmov	s15, r3
}
 8002aa2:	eeb0 0a67 	vmov.f32	s0, s15
 8002aa6:	3710      	adds	r7, #16
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <matrix_copy>:

#include "MotorMatrixGenerator.h"
#include <math.h>
#include <string.h>

static void matrix_copy(float32_t *src, float32_t *dst, int size) {
 8002aac:	b480      	push	{r7}
 8002aae:	b087      	sub	sp, #28
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < size; i++) {
 8002ab8:	2300      	movs	r3, #0
 8002aba:	617b      	str	r3, [r7, #20]
 8002abc:	e00c      	b.n	8002ad8 <matrix_copy+0x2c>
        dst[i] = src[i];
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	68fa      	ldr	r2, [r7, #12]
 8002ac4:	441a      	add	r2, r3
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	68b9      	ldr	r1, [r7, #8]
 8002acc:	440b      	add	r3, r1
 8002ace:	6812      	ldr	r2, [r2, #0]
 8002ad0:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	617b      	str	r3, [r7, #20]
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	dbee      	blt.n	8002abe <matrix_copy+0x12>
    }
}
 8002ae0:	bf00      	nop
 8002ae2:	bf00      	nop
 8002ae4:	371c      	adds	r7, #28
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
	...

08002af0 <discretize_system_with_arm>:

static void discretize_system_with_arm(float32_t *A_c, float32_t *B_c, float32_t dt,
                                      float32_t *A_d, float32_t *B_d) {
 8002af0:	b590      	push	{r4, r7, lr}
 8002af2:	f5ad 7d2f 	sub.w	sp, sp, #700	@ 0x2bc
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	f507 742e 	add.w	r4, r7, #696	@ 0x2b8
 8002afc:	f5a4 7429 	sub.w	r4, r4, #676	@ 0x2a4
 8002b00:	6020      	str	r0, [r4, #0]
 8002b02:	f507 702e 	add.w	r0, r7, #696	@ 0x2b8
 8002b06:	f5a0 702a 	sub.w	r0, r0, #680	@ 0x2a8
 8002b0a:	6001      	str	r1, [r0, #0]
 8002b0c:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8002b10:	f5a1 712b 	sub.w	r1, r1, #684	@ 0x2ac
 8002b14:	ed81 0a00 	vstr	s0, [r1]
 8002b18:	f507 712e 	add.w	r1, r7, #696	@ 0x2b8
 8002b1c:	f5a1 712c 	sub.w	r1, r1, #688	@ 0x2b0
 8002b20:	600a      	str	r2, [r1, #0]
 8002b22:	f507 722e 	add.w	r2, r7, #696	@ 0x2b8
 8002b26:	f5a2 722d 	sub.w	r2, r2, #692	@ 0x2b4
 8002b2a:	6013      	str	r3, [r2, #0]
    // Initialize ARM matrix instances
    arm_matrix_instance_f32 A_c_matrix, A_d_matrix, B_c_matrix, B_d_matrix;
    arm_mat_init_f32(&A_c_matrix, 4, 4, A_c);
 8002b2c:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002b30:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8002b34:	f507 7029 	add.w	r0, r7, #676	@ 0x2a4
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2204      	movs	r2, #4
 8002b3c:	2104      	movs	r1, #4
 8002b3e:	f00b fa68 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&A_d_matrix, 4, 4, A_d);
 8002b42:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002b46:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002b4a:	f507 7027 	add.w	r0, r7, #668	@ 0x29c
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2204      	movs	r2, #4
 8002b52:	2104      	movs	r1, #4
 8002b54:	f00b fa5d 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&B_c_matrix, 4, 1, B_c);
 8002b58:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002b5c:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 8002b60:	f507 7025 	add.w	r0, r7, #660	@ 0x294
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2201      	movs	r2, #1
 8002b68:	2104      	movs	r1, #4
 8002b6a:	f00b fa52 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&B_d_matrix, 4, 1, B_d);
 8002b6e:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002b72:	f5a3 732d 	sub.w	r3, r3, #692	@ 0x2b4
 8002b76:	f507 7023 	add.w	r0, r7, #652	@ 0x28c
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	2104      	movs	r1, #4
 8002b80:	f00b fa47 	bl	800e012 <arm_mat_init_f32>

    // Create identity matrix
    float32_t I_data[16] = {0};
 8002b84:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8002b88:	2240      	movs	r2, #64	@ 0x40
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f00b fbbf 	bl	800e310 <memset>
    arm_matrix_instance_f32 I_matrix;
    arm_mat_init_f32(&I_matrix, 4, 4, I_data);
 8002b92:	f507 7313 	add.w	r3, r7, #588	@ 0x24c
 8002b96:	f507 7011 	add.w	r0, r7, #580	@ 0x244
 8002b9a:	2204      	movs	r2, #4
 8002b9c:	2104      	movs	r1, #4
 8002b9e:	f00b fa38 	bl	800e012 <arm_mat_init_f32>
    for (int i = 0; i < 4; i++) {
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 8002ba8:	e011      	b.n	8002bce <discretize_system_with_arm+0xde>
        I_data[i*4 + i] = 1.0f;
 8002baa:	f8d7 22b4 	ldr.w	r2, [r7, #692]	@ 0x2b4
 8002bae:	4613      	mov	r3, r2
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	4413      	add	r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	f503 732e 	add.w	r3, r3, #696	@ 0x2b8
 8002bba:	443b      	add	r3, r7
 8002bbc:	3b6c      	subs	r3, #108	@ 0x6c
 8002bbe:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002bc2:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < 4; i++) {
 8002bc4:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8002bc8:	3301      	adds	r3, #1
 8002bca:	f8c7 32b4 	str.w	r3, [r7, #692]	@ 0x2b4
 8002bce:	f8d7 32b4 	ldr.w	r3, [r7, #692]	@ 0x2b4
 8002bd2:	2b03      	cmp	r3, #3
 8002bd4:	dde9      	ble.n	8002baa <discretize_system_with_arm+0xba>
    }

    // Create scaled A matrix (A*dt)
    float32_t A_dt_data[16];
    arm_matrix_instance_f32 A_dt_matrix;
    arm_mat_init_f32(&A_dt_matrix, 4, 4, A_dt_data);
 8002bd6:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8002bda:	f507 70fe 	add.w	r0, r7, #508	@ 0x1fc
 8002bde:	2204      	movs	r2, #4
 8002be0:	2104      	movs	r1, #4
 8002be2:	f00b fa16 	bl	800e012 <arm_mat_init_f32>
    arm_mat_scale_f32(&A_c_matrix, dt, &A_dt_matrix);
 8002be6:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002bea:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002bee:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002bf2:	f507 7229 	add.w	r2, r7, #676	@ 0x2a4
 8002bf6:	ed93 0a00 	vldr	s0, [r3]
 8002bfa:	4610      	mov	r0, r2
 8002bfc:	f00b fa9b 	bl	800e136 <arm_mat_scale_f32>

    // Calculate A_d = exp(A*dt) using Taylor series approximation
    // Initialize A_d to identity matrix
    matrix_copy(I_data, A_d, 16);
 8002c00:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002c04:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8002c08:	f507 7013 	add.w	r0, r7, #588	@ 0x24c
 8002c0c:	2210      	movs	r2, #16
 8002c0e:	6819      	ldr	r1, [r3, #0]
 8002c10:	f7ff ff4c 	bl	8002aac <matrix_copy>

    // Calculate powers of A*dt and add them to A_d
    float32_t A_power_data[16];
    float32_t temp_data[16];
    arm_matrix_instance_f32 A_power_matrix, temp_matrix;
    arm_mat_init_f32(&A_power_matrix, 4, 4, A_power_data);
 8002c14:	f507 73de 	add.w	r3, r7, #444	@ 0x1bc
 8002c18:	f507 70ba 	add.w	r0, r7, #372	@ 0x174
 8002c1c:	2204      	movs	r2, #4
 8002c1e:	2104      	movs	r1, #4
 8002c20:	f00b f9f7 	bl	800e012 <arm_mat_init_f32>
    arm_mat_init_f32(&temp_matrix, 4, 4, temp_data);
 8002c24:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8002c28:	f507 70b6 	add.w	r0, r7, #364	@ 0x16c
 8002c2c:	2204      	movs	r2, #4
 8002c2e:	2104      	movs	r1, #4
 8002c30:	f00b f9ef 	bl	800e012 <arm_mat_init_f32>

    // First term: I + A*dt
    arm_mat_add_f32(&I_matrix, &A_dt_matrix, &A_d_matrix);
 8002c34:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 8002c38:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002c3c:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8002c40:	4618      	mov	r0, r3
 8002c42:	f00b f9ab 	bl	800df9c <arm_mat_add_f32>

    // Copy A*dt to A_power for computing higher powers
    matrix_copy(A_dt_data, A_power_data, 16);
 8002c46:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 8002c4a:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8002c4e:	2210      	movs	r2, #16
 8002c50:	4618      	mov	r0, r3
 8002c52:	f7ff ff2b 	bl	8002aac <matrix_copy>

    // Compute higher order terms using Taylor series
    // A_d = I + A*dt + (A*dt)^2/2 + (A*dt)^3/6 + ...
    float32_t factorial = 1.0f;
 8002c56:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002c5a:	f8c7 32b0 	str.w	r3, [r7, #688]	@ 0x2b0
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 8002c5e:	2302      	movs	r3, #2
 8002c60:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 8002c64:	e03a      	b.n	8002cdc <discretize_system_with_arm+0x1ec>
        factorial *= term;
 8002c66:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002c6a:	ee07 3a90 	vmov	s15, r3
 8002c6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c72:	ed97 7aac 	vldr	s14, [r7, #688]	@ 0x2b0
 8002c76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c7a:	edc7 7aac 	vstr	s15, [r7, #688]	@ 0x2b0

        // Compute next power: A_power = A_power * A_dt
        arm_mat_mult_f32(&A_power_matrix, &A_dt_matrix, &temp_matrix);
 8002c7e:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 8002c82:	f507 71fe 	add.w	r1, r7, #508	@ 0x1fc
 8002c86:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f00b f9d9 	bl	800e042 <arm_mat_mult_f32>
        matrix_copy(temp_data, A_power_data, 16);
 8002c90:	f507 71de 	add.w	r1, r7, #444	@ 0x1bc
 8002c94:	f507 73be 	add.w	r3, r7, #380	@ 0x17c
 8002c98:	2210      	movs	r2, #16
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff ff06 	bl	8002aac <matrix_copy>

        // Scale by 1/factorial
        arm_mat_scale_f32(&A_power_matrix, 1.0f/factorial, &temp_matrix);
 8002ca0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002ca4:	edd7 7aac 	vldr	s15, [r7, #688]	@ 0x2b0
 8002ca8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002cac:	f507 72b6 	add.w	r2, r7, #364	@ 0x16c
 8002cb0:	f507 73ba 	add.w	r3, r7, #372	@ 0x174
 8002cb4:	4611      	mov	r1, r2
 8002cb6:	eeb0 0a47 	vmov.f32	s0, s14
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f00b fa3b 	bl	800e136 <arm_mat_scale_f32>

        // Add to A_d
        arm_mat_add_f32(&A_d_matrix, &temp_matrix, &A_d_matrix);
 8002cc0:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 8002cc4:	f507 71b6 	add.w	r1, r7, #364	@ 0x16c
 8002cc8:	f507 7327 	add.w	r3, r7, #668	@ 0x29c
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f00b f965 	bl	800df9c <arm_mat_add_f32>
    for (int term = 2; term <= 10; term++) {  // Using more terms for better accuracy
 8002cd2:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
 8002cdc:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 8002ce0:	2b0a      	cmp	r3, #10
 8002ce2:	ddc0      	ble.n	8002c66 <discretize_system_with_arm+0x176>

    // We can approximate this integral using the Taylor series for e^(A*s):
    // B_d = [dt*I + (A*dt^2)/2 + (A^2*dt^3)/6 + (A^3*dt^4)/24 + ...] * B_c

    // First term: dt*I * B_c = dt * B_c
    arm_mat_scale_f32(&B_c_matrix, dt, &B_d_matrix);
 8002ce4:	f507 7123 	add.w	r1, r7, #652	@ 0x28c
 8002ce8:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002cec:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002cf0:	f507 7225 	add.w	r2, r7, #660	@ 0x294
 8002cf4:	ed93 0a00 	vldr	s0, [r3]
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	f00b fa1c 	bl	800e136 <arm_mat_scale_f32>

    // Second term: (A*dt^2)/2 * B_c
    float32_t AB_c[4] = {0};
 8002cfe:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002d02:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8002d06:	461a      	mov	r2, r3
 8002d08:	2300      	movs	r3, #0
 8002d0a:	6013      	str	r3, [r2, #0]
 8002d0c:	6053      	str	r3, [r2, #4]
 8002d0e:	6093      	str	r3, [r2, #8]
 8002d10:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 AB_c_matrix;
    arm_mat_init_f32(&AB_c_matrix, 4, 1, AB_c);
 8002d12:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8002d16:	f507 70aa 	add.w	r0, r7, #340	@ 0x154
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	2104      	movs	r1, #4
 8002d1e:	f00b f978 	bl	800e012 <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &B_c_matrix, &AB_c_matrix);
 8002d22:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 8002d26:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8002d2a:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f00b f987 	bl	800e042 <arm_mat_mult_f32>

    float32_t temp_B[4];
    arm_matrix_instance_f32 temp_B_matrix;
    arm_mat_init_f32(&temp_B_matrix, 4, 1, temp_B);
 8002d34:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8002d38:	f507 709e 	add.w	r0, r7, #316	@ 0x13c
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	2104      	movs	r1, #4
 8002d40:	f00b f967 	bl	800e012 <arm_mat_init_f32>
    arm_mat_scale_f32(&AB_c_matrix, dt*dt/2.0f, &temp_B_matrix);
 8002d44:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002d48:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002d4c:	edd3 7a00 	vldr	s15, [r3]
 8002d50:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002d54:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002d58:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002d5c:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8002d60:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 8002d64:	4611      	mov	r1, r2
 8002d66:	eeb0 0a47 	vmov.f32	s0, s14
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f00b f9e3 	bl	800e136 <arm_mat_scale_f32>

    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8002d70:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8002d74:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8002d78:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f00b f90d 	bl	800df9c <arm_mat_add_f32>

    // Third term: (A^2*dt^3)/6 * B_c
    float32_t A2_data[16] = {0};
 8002d82:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002d86:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	2340      	movs	r3, #64	@ 0x40
 8002d8e:	461a      	mov	r2, r3
 8002d90:	2100      	movs	r1, #0
 8002d92:	f00b fabd 	bl	800e310 <memset>
    arm_matrix_instance_f32 A2_matrix;
    arm_mat_init_f32(&A2_matrix, 4, 4, A2_data);
 8002d96:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 8002d9a:	f107 00f4 	add.w	r0, r7, #244	@ 0xf4
 8002d9e:	2204      	movs	r2, #4
 8002da0:	2104      	movs	r1, #4
 8002da2:	f00b f936 	bl	800e012 <arm_mat_init_f32>
    arm_mat_mult_f32(&A_c_matrix, &A_c_matrix, &A2_matrix);
 8002da6:	f107 02f4 	add.w	r2, r7, #244	@ 0xf4
 8002daa:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 8002dae:	f507 7329 	add.w	r3, r7, #676	@ 0x2a4
 8002db2:	4618      	mov	r0, r3
 8002db4:	f00b f945 	bl	800e042 <arm_mat_mult_f32>

    float32_t A2B_c[4] = {0};
 8002db8:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002dbc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	6013      	str	r3, [r2, #0]
 8002dc6:	6053      	str	r3, [r2, #4]
 8002dc8:	6093      	str	r3, [r2, #8]
 8002dca:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A2B_c_matrix;
    arm_mat_init_f32(&A2B_c_matrix, 4, 1, A2B_c);
 8002dcc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002dd0:	f107 00dc 	add.w	r0, r7, #220	@ 0xdc
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	2104      	movs	r1, #4
 8002dd8:	f00b f91b 	bl	800e012 <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &B_c_matrix, &A2B_c_matrix);
 8002ddc:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 8002de0:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8002de4:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002de8:	4618      	mov	r0, r3
 8002dea:	f00b f92a 	bl	800e042 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A2B_c_matrix, dt*dt*dt/6.0f, &temp_B_matrix);
 8002dee:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002df2:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002df6:	edd3 7a00 	vldr	s15, [r3]
 8002dfa:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002dfe:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002e02:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002e06:	edd3 7a00 	vldr	s15, [r3]
 8002e0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e0e:	eef1 6a08 	vmov.f32	s13, #24	@ 0x40c00000  6.0
 8002e12:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002e16:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8002e1a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002e1e:	4611      	mov	r1, r2
 8002e20:	eeb0 0a47 	vmov.f32	s0, s14
 8002e24:	4618      	mov	r0, r3
 8002e26:	f00b f986 	bl	800e136 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8002e2a:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8002e2e:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8002e32:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8002e36:	4618      	mov	r0, r3
 8002e38:	f00b f8b0 	bl	800df9c <arm_mat_add_f32>

    // Fourth term: (A^3*dt^4)/24 * B_c
    float32_t A3_data[16] = {0};
 8002e3c:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002e40:	f5a3 7307 	sub.w	r3, r3, #540	@ 0x21c
 8002e44:	4618      	mov	r0, r3
 8002e46:	2340      	movs	r3, #64	@ 0x40
 8002e48:	461a      	mov	r2, r3
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	f00b fa60 	bl	800e310 <memset>
    arm_matrix_instance_f32 A3_matrix;
    arm_mat_init_f32(&A3_matrix, 4, 4, A3_data);
 8002e50:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002e54:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8002e58:	2204      	movs	r2, #4
 8002e5a:	2104      	movs	r1, #4
 8002e5c:	f00b f8d9 	bl	800e012 <arm_mat_init_f32>
    arm_mat_mult_f32(&A2_matrix, &A_c_matrix, &A3_matrix);
 8002e60:	f107 0294 	add.w	r2, r7, #148	@ 0x94
 8002e64:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 8002e68:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f00b f8e8 	bl	800e042 <arm_mat_mult_f32>

    float32_t A3B_c[4] = {0};
 8002e72:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002e76:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	6013      	str	r3, [r2, #0]
 8002e80:	6053      	str	r3, [r2, #4]
 8002e82:	6093      	str	r3, [r2, #8]
 8002e84:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A3B_c_matrix;
    arm_mat_init_f32(&A3B_c_matrix, 4, 1, A3B_c);
 8002e86:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8002e8a:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 8002e8e:	2201      	movs	r2, #1
 8002e90:	2104      	movs	r1, #4
 8002e92:	f00b f8be 	bl	800e012 <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &B_c_matrix, &A3B_c_matrix);
 8002e96:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 8002e9a:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8002e9e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f00b f8cd 	bl	800e042 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A3B_c_matrix, dt*dt*dt*dt/24.0f, &temp_B_matrix);
 8002ea8:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002eac:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002eb0:	edd3 7a00 	vldr	s15, [r3]
 8002eb4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002eb8:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002ebc:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002ec0:	edd3 7a00 	vldr	s15, [r3]
 8002ec4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ec8:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002ecc:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002ed0:	edd3 7a00 	vldr	s15, [r3]
 8002ed4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ed8:	eef3 6a08 	vmov.f32	s13, #56	@ 0x41c00000  24.0
 8002edc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002ee0:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8002ee4:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8002ee8:	4611      	mov	r1, r2
 8002eea:	eeb0 0a47 	vmov.f32	s0, s14
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f00b f921 	bl	800e136 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8002ef4:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8002ef8:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8002efc:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8002f00:	4618      	mov	r0, r3
 8002f02:	f00b f84b 	bl	800df9c <arm_mat_add_f32>

    // Fifth term: (A^4*dt^5)/120 * B_c
    float32_t A4_data[16] = {0};
 8002f06:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002f0a:	f5a3 731f 	sub.w	r3, r3, #636	@ 0x27c
 8002f0e:	4618      	mov	r0, r3
 8002f10:	2340      	movs	r3, #64	@ 0x40
 8002f12:	461a      	mov	r2, r3
 8002f14:	2100      	movs	r1, #0
 8002f16:	f00b f9fb 	bl	800e310 <memset>
    arm_matrix_instance_f32 A4_matrix;
    arm_mat_init_f32(&A4_matrix, 4, 4, A4_data);
 8002f1a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002f1e:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8002f22:	2204      	movs	r2, #4
 8002f24:	2104      	movs	r1, #4
 8002f26:	f00b f874 	bl	800e012 <arm_mat_init_f32>
    arm_mat_mult_f32(&A3_matrix, &A_c_matrix, &A4_matrix);
 8002f2a:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8002f2e:	f507 7129 	add.w	r1, r7, #676	@ 0x2a4
 8002f32:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002f36:	4618      	mov	r0, r3
 8002f38:	f00b f883 	bl	800e042 <arm_mat_mult_f32>

    float32_t A4B_c[4] = {0};
 8002f3c:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002f40:	f5a3 7325 	sub.w	r3, r3, #660	@ 0x294
 8002f44:	461a      	mov	r2, r3
 8002f46:	2300      	movs	r3, #0
 8002f48:	6013      	str	r3, [r2, #0]
 8002f4a:	6053      	str	r3, [r2, #4]
 8002f4c:	6093      	str	r3, [r2, #8]
 8002f4e:	60d3      	str	r3, [r2, #12]
    arm_matrix_instance_f32 A4B_c_matrix;
    arm_mat_init_f32(&A4B_c_matrix, 4, 1, A4B_c);
 8002f50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f54:	f107 001c 	add.w	r0, r7, #28
 8002f58:	2201      	movs	r2, #1
 8002f5a:	2104      	movs	r1, #4
 8002f5c:	f00b f859 	bl	800e012 <arm_mat_init_f32>
    arm_mat_mult_f32(&A4_matrix, &B_c_matrix, &A4B_c_matrix);
 8002f60:	f107 021c 	add.w	r2, r7, #28
 8002f64:	f507 7125 	add.w	r1, r7, #660	@ 0x294
 8002f68:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f00b f868 	bl	800e042 <arm_mat_mult_f32>

    arm_mat_scale_f32(&A4B_c_matrix, dt*dt*dt*dt*dt/120.0f, &temp_B_matrix);
 8002f72:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002f76:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002f7a:	edd3 7a00 	vldr	s15, [r3]
 8002f7e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002f82:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002f86:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002f8a:	edd3 7a00 	vldr	s15, [r3]
 8002f8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f92:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002f96:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002f9a:	edd3 7a00 	vldr	s15, [r3]
 8002f9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fa2:	f507 732e 	add.w	r3, r7, #696	@ 0x2b8
 8002fa6:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8002faa:	edd3 7a00 	vldr	s15, [r3]
 8002fae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fb2:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8002fec <discretize_system_with_arm+0x4fc>
 8002fb6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002fba:	f507 729e 	add.w	r2, r7, #316	@ 0x13c
 8002fbe:	f107 031c 	add.w	r3, r7, #28
 8002fc2:	4611      	mov	r1, r2
 8002fc4:	eeb0 0a47 	vmov.f32	s0, s14
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f00b f8b4 	bl	800e136 <arm_mat_scale_f32>
    arm_mat_add_f32(&B_d_matrix, &temp_B_matrix, &B_d_matrix);
 8002fce:	f507 7223 	add.w	r2, r7, #652	@ 0x28c
 8002fd2:	f507 719e 	add.w	r1, r7, #316	@ 0x13c
 8002fd6:	f507 7323 	add.w	r3, r7, #652	@ 0x28c
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f00a ffde 	bl	800df9c <arm_mat_add_f32>
}
 8002fe0:	bf00      	nop
 8002fe2:	f507 772f 	add.w	r7, r7, #700	@ 0x2bc
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd90      	pop	{r4, r7, pc}
 8002fea:	bf00      	nop
 8002fec:	42f00000 	.word	0x42f00000

08002ff0 <GenerateMotorMatrices>:

void GenerateMotorMatrices(float32_t R_a, float32_t L_a, float32_t J, float32_t b,
                          float32_t ke, float32_t kt, float32_t dt,
                          float32_t *A, float32_t *B) {
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b09e      	sub	sp, #120	@ 0x78
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 8002ffa:	edc7 0a08 	vstr	s1, [r7, #32]
 8002ffe:	ed87 1a07 	vstr	s2, [r7, #28]
 8003002:	edc7 1a06 	vstr	s3, [r7, #24]
 8003006:	ed87 2a05 	vstr	s4, [r7, #20]
 800300a:	edc7 2a04 	vstr	s5, [r7, #16]
 800300e:	ed87 3a03 	vstr	s6, [r7, #12]
 8003012:	60b8      	str	r0, [r7, #8]
 8003014:	6079      	str	r1, [r7, #4]
    // Generate continuous time matrices
    float32_t A_c[16] = {0}; // 4x4 matrix
 8003016:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800301a:	2240      	movs	r2, #64	@ 0x40
 800301c:	2100      	movs	r1, #0
 800301e:	4618      	mov	r0, r3
 8003020:	f00b f976 	bl	800e310 <memset>
    float32_t B_c[4] = {0};  // 4x1 matrix
 8003024:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]
 800302c:	605a      	str	r2, [r3, #4]
 800302e:	609a      	str	r2, [r3, #8]
 8003030:	60da      	str	r2, [r3, #12]
    // State Transition Matrix
    // Ac = [0 1 0 0;
    //       0 -b/J -1/J kt/J;
    //       0 0 0 0;
    //       0 -ke/L 0 -R/L];
    A_c[0*4 + 1] = 1.0f;
 8003032:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8003036:	63fb      	str	r3, [r7, #60]	@ 0x3c

    A_c[1*4 + 1] = -b/J;
 8003038:	edd7 7a06 	vldr	s15, [r7, #24]
 800303c:	eef1 6a67 	vneg.f32	s13, s15
 8003040:	ed97 7a07 	vldr	s14, [r7, #28]
 8003044:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003048:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    A_c[1*4 + 2] = -1.0f/J;
 800304c:	eeff 6a00 	vmov.f32	s13, #240	@ 0xbf800000 -1.0
 8003050:	ed97 7a07 	vldr	s14, [r7, #28]
 8003054:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003058:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    A_c[1*4 + 3] = kt/J;
 800305c:	edd7 6a04 	vldr	s13, [r7, #16]
 8003060:	ed97 7a07 	vldr	s14, [r7, #28]
 8003064:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003068:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    // Third row all zeros (for load torque state)

    A_c[3*4 + 1] = -ke/L_a;
 800306c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003070:	eef1 6a67 	vneg.f32	s13, s15
 8003074:	ed97 7a08 	vldr	s14, [r7, #32]
 8003078:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800307c:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    A_c[3*4 + 3] = -R_a/L_a;
 8003080:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003084:	eef1 6a67 	vneg.f32	s13, s15
 8003088:	ed97 7a08 	vldr	s14, [r7, #32]
 800308c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003090:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74

    // Input Matrix
    // Bc = [0; 0; 0; 1/L];
    B_c[3] = 1.0f/L_a;
 8003094:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003098:	ed97 7a08 	vldr	s14, [r7, #32]
 800309c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80030a0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Discretize the system using ARM CMSIS DSP
    discretize_system_with_arm(A_c, B_c, dt, A, B);
 80030a4:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80030a8:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	68ba      	ldr	r2, [r7, #8]
 80030b0:	ed97 0a03 	vldr	s0, [r7, #12]
 80030b4:	f7ff fd1c 	bl	8002af0 <discretize_system_with_arm>
}
 80030b8:	bf00      	nop
 80030ba:	3778      	adds	r7, #120	@ 0x78
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <PWM_init>:
 *      Author: beamk
 */

#include "PWM.h"

void PWM_init(PWM* pwm, TIM_HandleTypeDef* htimx, uint16_t tim_chx){
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	4613      	mov	r3, r2
 80030cc:	80fb      	strh	r3, [r7, #6]
	pwm->CPU_FREQ = 170e6;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	4a0b      	ldr	r2, [pc, #44]	@ (8003100 <PWM_init+0x40>)
 80030d2:	611a      	str	r2, [r3, #16]
	pwm->htimx = htimx;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	68ba      	ldr	r2, [r7, #8]
 80030d8:	601a      	str	r2, [r3, #0]
	pwm->tim_chx = tim_chx;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	88fa      	ldrh	r2, [r7, #6]
 80030de:	809a      	strh	r2, [r3, #4]
	pwm->OC = 0;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	615a      	str	r2, [r3, #20]
	HAL_TIM_Base_Start(htimx);
 80030e6:	68b8      	ldr	r0, [r7, #8]
 80030e8:	f007 f8ae 	bl	800a248 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htimx, tim_chx);
 80030ec:	88fb      	ldrh	r3, [r7, #6]
 80030ee:	4619      	mov	r1, r3
 80030f0:	68b8      	ldr	r0, [r7, #8]
 80030f2:	f007 f9f5 	bl	800a4e0 <HAL_TIM_PWM_Start>
}
 80030f6:	bf00      	nop
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	0a21fe80 	.word	0x0a21fe80

08003104 <PWM_write_duty>:

void PWM_write_duty(PWM* pwm, float freq, float percent_duty){
 8003104:	b5b0      	push	{r4, r5, r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	ed87 0a02 	vstr	s0, [r7, #8]
 8003110:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8003114:	edd7 7a02 	vldr	s15, [r7, #8]
 8003118:	eef5 7a40 	vcmp.f32	s15, #0.0
 800311c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003120:	d137      	bne.n	8003192 <PWM_write_duty+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	889b      	ldrh	r3, [r3, #4]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d105      	bne.n	8003136 <PWM_write_duty+0x32>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2200      	movs	r2, #0
 8003132:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8003134:	e0e1      	b.n	80032fa <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	889b      	ldrh	r3, [r3, #4]
 800313a:	2b04      	cmp	r3, #4
 800313c:	d105      	bne.n	800314a <PWM_write_duty+0x46>
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	2300      	movs	r3, #0
 8003146:	6393      	str	r3, [r2, #56]	@ 0x38
 8003148:	e0d7      	b.n	80032fa <PWM_write_duty+0x1f6>
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	889b      	ldrh	r3, [r3, #4]
 800314e:	2b08      	cmp	r3, #8
 8003150:	d105      	bne.n	800315e <PWM_write_duty+0x5a>
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	2300      	movs	r3, #0
 800315a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800315c:	e0cd      	b.n	80032fa <PWM_write_duty+0x1f6>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	889b      	ldrh	r3, [r3, #4]
 8003162:	2b0c      	cmp	r3, #12
 8003164:	d105      	bne.n	8003172 <PWM_write_duty+0x6e>
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	2300      	movs	r3, #0
 800316e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003170:	e0c3      	b.n	80032fa <PWM_write_duty+0x1f6>
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	889b      	ldrh	r3, [r3, #4]
 8003176:	2b10      	cmp	r3, #16
 8003178:	d105      	bne.n	8003186 <PWM_write_duty+0x82>
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	2300      	movs	r3, #0
 8003182:	6493      	str	r3, [r2, #72]	@ 0x48
 8003184:	e0b9      	b.n	80032fa <PWM_write_duty+0x1f6>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	2300      	movs	r3, #0
 800318e:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003190:	e0b3      	b.n	80032fa <PWM_write_duty+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	ee07 3a90 	vmov	s15, r3
 800319a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800319e:	ed97 7a02 	vldr	s14, [r7, #8]
 80031a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031aa:	ee17 2a90 	vmov	r2, s15
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80031ba:	33fe      	adds	r3, #254	@ 0xfe
 80031bc:	4a51      	ldr	r2, [pc, #324]	@ (8003304 <PWM_write_duty+0x200>)
 80031be:	fba2 2303 	umull	r2, r3, r2, r3
 80031c2:	0bdb      	lsrs	r3, r3, #15
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	3b01      	subs	r3, #1
 80031c8:	b29a      	uxth	r2, r3
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	691b      	ldr	r3, [r3, #16]
 80031d2:	ee07 3a90 	vmov	s15, r3
 80031d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	899b      	ldrh	r3, [r3, #12]
 80031de:	3301      	adds	r3, #1
 80031e0:	ee07 3a90 	vmov	s15, r3
 80031e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031e8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80031ec:	ed97 7a02 	vldr	s14, [r7, #8]
 80031f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031f4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80031fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003200:	ee17 3a90 	vmov	r3, s15
 8003204:	b29a      	uxth	r2, r3
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(percent_duty) / 100.0);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	89db      	ldrh	r3, [r3, #14]
 800320e:	4618      	mov	r0, r3
 8003210:	f7fd f954 	bl	80004bc <__aeabi_i2d>
 8003214:	4604      	mov	r4, r0
 8003216:	460d      	mov	r5, r1
 8003218:	edd7 7a01 	vldr	s15, [r7, #4]
 800321c:	eef0 7ae7 	vabs.f32	s15, s15
 8003220:	ee17 0a90 	vmov	r0, s15
 8003224:	f7fd f95c 	bl	80004e0 <__aeabi_f2d>
 8003228:	4602      	mov	r2, r0
 800322a:	460b      	mov	r3, r1
 800322c:	4620      	mov	r0, r4
 800322e:	4629      	mov	r1, r5
 8003230:	f7fd f9ae 	bl	8000590 <__aeabi_dmul>
 8003234:	4602      	mov	r2, r0
 8003236:	460b      	mov	r3, r1
 8003238:	4610      	mov	r0, r2
 800323a:	4619      	mov	r1, r3
 800323c:	f04f 0200 	mov.w	r2, #0
 8003240:	4b31      	ldr	r3, [pc, #196]	@ (8003308 <PWM_write_duty+0x204>)
 8003242:	f7fd facf 	bl	80007e4 <__aeabi_ddiv>
 8003246:	4602      	mov	r2, r0
 8003248:	460b      	mov	r3, r1
 800324a:	4610      	mov	r0, r2
 800324c:	4619      	mov	r1, r3
 800324e:	f7fd fc61 	bl	8000b14 <__aeabi_d2uiz>
 8003252:	4603      	mov	r3, r0
 8003254:	b29b      	uxth	r3, r3
 8003256:	461a      	mov	r2, r3
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	899a      	ldrh	r2, [r3, #12]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	89da      	ldrh	r2, [r3, #14]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	89da      	ldrh	r2, [r3, #14]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	889b      	ldrh	r3, [r3, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d106      	bne.n	8003294 <PWM_write_duty+0x190>
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	6952      	ldr	r2, [r2, #20]
 8003290:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003292:	e032      	b.n	80032fa <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	889b      	ldrh	r3, [r3, #4]
 8003298:	2b04      	cmp	r3, #4
 800329a:	d106      	bne.n	80032aa <PWM_write_duty+0x1a6>
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	695b      	ldr	r3, [r3, #20]
 80032a6:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80032a8:	e027      	b.n	80032fa <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	889b      	ldrh	r3, [r3, #4]
 80032ae:	2b08      	cmp	r3, #8
 80032b0:	d106      	bne.n	80032c0 <PWM_write_duty+0x1bc>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	695b      	ldr	r3, [r3, #20]
 80032bc:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80032be:	e01c      	b.n	80032fa <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	889b      	ldrh	r3, [r3, #4]
 80032c4:	2b0c      	cmp	r3, #12
 80032c6:	d106      	bne.n	80032d6 <PWM_write_duty+0x1d2>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	695b      	ldr	r3, [r3, #20]
 80032d2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80032d4:	e011      	b.n	80032fa <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	889b      	ldrh	r3, [r3, #4]
 80032da:	2b10      	cmp	r3, #16
 80032dc:	d106      	bne.n	80032ec <PWM_write_duty+0x1e8>
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	695b      	ldr	r3, [r3, #20]
 80032e8:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80032ea:	e006      	b.n	80032fa <PWM_write_duty+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 80032f8:	e7ff      	b.n	80032fa <PWM_write_duty+0x1f6>
 80032fa:	bf00      	nop
 80032fc:	3710      	adds	r7, #16
 80032fe:	46bd      	mov	sp, r7
 8003300:	bdb0      	pop	{r4, r5, r7, pc}
 8003302:	bf00      	nop
 8003304:	80008001 	.word	0x80008001
 8003308:	40590000 	.word	0x40590000
 800330c:	00000000 	.word	0x00000000

08003310 <PWM_write_range>:

void PWM_write_range(PWM* pwm, float freq, float duty){
 8003310:	b5b0      	push	{r4, r5, r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	ed87 0a02 	vstr	s0, [r7, #8]
 800331c:	edc7 0a01 	vstr	s1, [r7, #4]
    if (freq == 0) {
 8003320:	edd7 7a02 	vldr	s15, [r7, #8]
 8003324:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800332c:	d137      	bne.n	800339e <PWM_write_range+0x8e>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	889b      	ldrh	r3, [r3, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d105      	bne.n	8003342 <PWM_write_range+0x32>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2200      	movs	r2, #0
 800333e:	635a      	str	r2, [r3, #52]	@ 0x34
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
    }
}
 8003340:	e0e1      	b.n	8003506 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, 0);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	889b      	ldrh	r3, [r3, #4]
 8003346:	2b04      	cmp	r3, #4
 8003348:	d105      	bne.n	8003356 <PWM_write_range+0x46>
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	2300      	movs	r3, #0
 8003352:	6393      	str	r3, [r2, #56]	@ 0x38
 8003354:	e0d7      	b.n	8003506 <PWM_write_range+0x1f6>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	889b      	ldrh	r3, [r3, #4]
 800335a:	2b08      	cmp	r3, #8
 800335c:	d105      	bne.n	800336a <PWM_write_range+0x5a>
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	2300      	movs	r3, #0
 8003366:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003368:	e0cd      	b.n	8003506 <PWM_write_range+0x1f6>
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	889b      	ldrh	r3, [r3, #4]
 800336e:	2b0c      	cmp	r3, #12
 8003370:	d105      	bne.n	800337e <PWM_write_range+0x6e>
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	2300      	movs	r3, #0
 800337a:	6413      	str	r3, [r2, #64]	@ 0x40
 800337c:	e0c3      	b.n	8003506 <PWM_write_range+0x1f6>
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	889b      	ldrh	r3, [r3, #4]
 8003382:	2b10      	cmp	r3, #16
 8003384:	d105      	bne.n	8003392 <PWM_write_range+0x82>
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	2300      	movs	r3, #0
 800338e:	6493      	str	r3, [r2, #72]	@ 0x48
 8003390:	e0b9      	b.n	8003506 <PWM_write_range+0x1f6>
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	2300      	movs	r3, #0
 800339a:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 800339c:	e0b3      	b.n	8003506 <PWM_write_range+0x1f6>
    	pwm->period_cyc = (uint32_t) (pwm->CPU_FREQ / freq);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	691b      	ldr	r3, [r3, #16]
 80033a2:	ee07 3a90 	vmov	s15, r3
 80033a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033aa:	ed97 7a02 	vldr	s14, [r7, #8]
 80033ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033b6:	ee17 2a90 	vmov	r2, s15
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	609a      	str	r2, [r3, #8]
    	pwm->prescaler = (uint16_t) ((pwm->period_cyc + 65535 - 1) / 65535) - 1; // Subtracting 1 since prescaler is zero-based
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80033c6:	33fe      	adds	r3, #254	@ 0xfe
 80033c8:	4a53      	ldr	r2, [pc, #332]	@ (8003518 <PWM_write_range+0x208>)
 80033ca:	fba2 2303 	umull	r2, r3, r2, r3
 80033ce:	0bdb      	lsrs	r3, r3, #15
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	3b01      	subs	r3, #1
 80033d4:	b29a      	uxth	r2, r3
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	819a      	strh	r2, [r3, #12]
    	pwm->overflow = (uint16_t) ((pwm->CPU_FREQ / (float)(pwm->prescaler + 1) / freq) - 1);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	ee07 3a90 	vmov	s15, r3
 80033e2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	899b      	ldrh	r3, [r3, #12]
 80033ea:	3301      	adds	r3, #1
 80033ec:	ee07 3a90 	vmov	s15, r3
 80033f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033f4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80033f8:	ed97 7a02 	vldr	s14, [r7, #8]
 80033fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003400:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003404:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003408:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800340c:	ee17 3a90 	vmov	r3, s15
 8003410:	b29a      	uxth	r2, r3
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	81da      	strh	r2, [r3, #14]
    	pwm->OC = (uint16_t) (pwm->overflow * fabs(duty) / 65535.0);
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	89db      	ldrh	r3, [r3, #14]
 800341a:	4618      	mov	r0, r3
 800341c:	f7fd f84e 	bl	80004bc <__aeabi_i2d>
 8003420:	4604      	mov	r4, r0
 8003422:	460d      	mov	r5, r1
 8003424:	edd7 7a01 	vldr	s15, [r7, #4]
 8003428:	eef0 7ae7 	vabs.f32	s15, s15
 800342c:	ee17 0a90 	vmov	r0, s15
 8003430:	f7fd f856 	bl	80004e0 <__aeabi_f2d>
 8003434:	4602      	mov	r2, r0
 8003436:	460b      	mov	r3, r1
 8003438:	4620      	mov	r0, r4
 800343a:	4629      	mov	r1, r5
 800343c:	f7fd f8a8 	bl	8000590 <__aeabi_dmul>
 8003440:	4602      	mov	r2, r0
 8003442:	460b      	mov	r3, r1
 8003444:	4610      	mov	r0, r2
 8003446:	4619      	mov	r1, r3
 8003448:	a331      	add	r3, pc, #196	@ (adr r3, 8003510 <PWM_write_range+0x200>)
 800344a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800344e:	f7fd f9c9 	bl	80007e4 <__aeabi_ddiv>
 8003452:	4602      	mov	r2, r0
 8003454:	460b      	mov	r3, r1
 8003456:	4610      	mov	r0, r2
 8003458:	4619      	mov	r1, r3
 800345a:	f7fd fb5b 	bl	8000b14 <__aeabi_d2uiz>
 800345e:	4603      	mov	r3, r0
 8003460:	b29b      	uxth	r3, r3
 8003462:	461a      	mov	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	615a      	str	r2, [r3, #20]
        __HAL_TIM_SET_PRESCALER(pwm->htimx, pwm->prescaler);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	899a      	ldrh	r2, [r3, #12]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	629a      	str	r2, [r3, #40]	@ 0x28
        __HAL_TIM_SET_AUTORELOAD(pwm->htimx, pwm->overflow);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	89da      	ldrh	r2, [r3, #14]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	89da      	ldrh	r2, [r3, #14]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	60da      	str	r2, [r3, #12]
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	889b      	ldrh	r3, [r3, #4]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d106      	bne.n	80034a0 <PWM_write_range+0x190>
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	6952      	ldr	r2, [r2, #20]
 800349c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800349e:	e032      	b.n	8003506 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	889b      	ldrh	r3, [r3, #4]
 80034a4:	2b04      	cmp	r3, #4
 80034a6:	d106      	bne.n	80034b6 <PWM_write_range+0x1a6>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	695b      	ldr	r3, [r3, #20]
 80034b2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80034b4:	e027      	b.n	8003506 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	889b      	ldrh	r3, [r3, #4]
 80034ba:	2b08      	cmp	r3, #8
 80034bc:	d106      	bne.n	80034cc <PWM_write_range+0x1bc>
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	695b      	ldr	r3, [r3, #20]
 80034c8:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80034ca:	e01c      	b.n	8003506 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	889b      	ldrh	r3, [r3, #4]
 80034d0:	2b0c      	cmp	r3, #12
 80034d2:	d106      	bne.n	80034e2 <PWM_write_range+0x1d2>
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80034e0:	e011      	b.n	8003506 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	889b      	ldrh	r3, [r3, #4]
 80034e6:	2b10      	cmp	r3, #16
 80034e8:	d106      	bne.n	80034f8 <PWM_write_range+0x1e8>
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	6493      	str	r3, [r2, #72]	@ 0x48
}
 80034f6:	e006      	b.n	8003506 <PWM_write_range+0x1f6>
        __HAL_TIM_SET_COMPARE(pwm->htimx, pwm->tim_chx, pwm->OC);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	64d3      	str	r3, [r2, #76]	@ 0x4c
}
 8003504:	e7ff      	b.n	8003506 <PWM_write_range+0x1f6>
 8003506:	bf00      	nop
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bdb0      	pop	{r4, r5, r7, pc}
 800350e:	bf00      	nop
 8003510:	00000000 	.word	0x00000000
 8003514:	40efffe0 	.word	0x40efffe0
 8003518:	80008001 	.word	0x80008001

0800351c <QEI_init>:
* Author: pboon
*/

#include "QEI.h"

void QEI_init(QEI *qei, TIM_HandleTypeDef *htimx, int32_t ppr, uint32_t freq, float ratio, float pulley_diameter) {
 800351c:	b580      	push	{r7, lr}
 800351e:	b086      	sub	sp, #24
 8003520:	af00      	add	r7, sp, #0
 8003522:	6178      	str	r0, [r7, #20]
 8003524:	6139      	str	r1, [r7, #16]
 8003526:	60fa      	str	r2, [r7, #12]
 8003528:	60bb      	str	r3, [r7, #8]
 800352a:	ed87 0a01 	vstr	s0, [r7, #4]
 800352e:	edc7 0a00 	vstr	s1, [r7]
    qei->htimx = htimx;
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	619a      	str	r2, [r3, #24]
    qei->ppr = ppr;
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	621a      	str	r2, [r3, #32]
    qei->freq = freq;
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	68ba      	ldr	r2, [r7, #8]
 8003542:	629a      	str	r2, [r3, #40]	@ 0x28
    qei->gear_ratio = ratio;
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	655a      	str	r2, [r3, #84]	@ 0x54
    qei->pulley_diameter = pulley_diameter;
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	683a      	ldr	r2, [r7, #0]
 800354e:	659a      	str	r2, [r3, #88]	@ 0x58

    qei->c[NOW] = 0;
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	2200      	movs	r2, #0
 8003554:	601a      	str	r2, [r3, #0]
    qei->c[PREV] = 0;
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	2200      	movs	r2, #0
 800355a:	605a      	str	r2, [r3, #4]
    qei->r[NOW] = 0;
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	f04f 0200 	mov.w	r2, #0
 8003562:	609a      	str	r2, [r3, #8]
    qei->r[PREV] = 0;
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	f04f 0200 	mov.w	r2, #0
 800356a:	60da      	str	r2, [r3, #12]
    qei->m[NOW] = 0;
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	f04f 0200 	mov.w	r2, #0
 8003572:	611a      	str	r2, [r3, #16]
    qei->m[PREV] = 0;
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	f04f 0200 	mov.w	r2, #0
 800357a:	615a      	str	r2, [r3, #20]

    qei->enc_period = 65536 - (65536 % ppr);
 800357c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003580:	68fa      	ldr	r2, [r7, #12]
 8003582:	fb93 f2f2 	sdiv	r2, r3, r2
 8003586:	68f9      	ldr	r1, [r7, #12]
 8003588:	fb01 f202 	mul.w	r2, r1, r2
 800358c:	1a9b      	subs	r3, r3, r2
 800358e:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	61da      	str	r2, [r3, #28]

    qei->diff_counts = 0;
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	2200      	movs	r2, #0
 800359a:	625a      	str	r2, [r3, #36]	@ 0x24
    qei->pulses = 0;
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	2200      	movs	r2, #0
 80035a0:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->rads = 0;
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	f04f 0200 	mov.w	r2, #0
 80035a8:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm = 0;
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	f04f 0200 	mov.w	r2, #0
 80035b0:	649a      	str	r2, [r3, #72]	@ 0x48
    qei->revs = 0;
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	f04f 0200 	mov.w	r2, #0
 80035b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    qei->pps = 0;
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	f04f 0200 	mov.w	r2, #0
 80035c0:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->radps = 0;
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	f04f 0200 	mov.w	r2, #0
 80035c8:	635a      	str	r2, [r3, #52]	@ 0x34
    qei->mmps = 0;
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	f04f 0200 	mov.w	r2, #0
 80035d0:	64da      	str	r2, [r3, #76]	@ 0x4c
    qei->rpm = 0;
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	f04f 0200 	mov.w	r2, #0
 80035d8:	631a      	str	r2, [r3, #48]	@ 0x30

    qei->radpss = 0;
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	f04f 0200 	mov.w	r2, #0
 80035e0:	645a      	str	r2, [r3, #68]	@ 0x44
    qei->mmpss = 0;
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	f04f 0200 	mov.w	r2, #0
 80035e8:	651a      	str	r2, [r3, #80]	@ 0x50

    HAL_TIM_Encoder_Start(htimx, TIM_CHANNEL_ALL);
 80035ea:	213c      	movs	r1, #60	@ 0x3c
 80035ec:	6938      	ldr	r0, [r7, #16]
 80035ee:	f007 fa33 	bl	800aa58 <HAL_TIM_Encoder_Start>
}
 80035f2:	bf00      	nop
 80035f4:	3718      	adds	r7, #24
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	0000      	movs	r0, r0
 80035fc:	0000      	movs	r0, r0
	...

08003600 <QEI_get_diff_count>:

void QEI_get_diff_count(QEI *qei) {
 8003600:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003604:	b084      	sub	sp, #16
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]
    // Get current counter value
    qei->c[NOW] = __HAL_TIM_GET_COUNTER(qei->htimx);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	699b      	ldr	r3, [r3, #24]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	601a      	str	r2, [r3, #0]

    // Calculate difference with handling for timer overflow/underflow
    int32_t diff_counts = qei->c[NOW] - qei->c[PREV];
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	60fb      	str	r3, [r7, #12]

    // Handle counter overflow/underflow
    if (diff_counts > qei->enc_period / 2) {
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	69db      	ldr	r3, [r3, #28]
 8003626:	0fda      	lsrs	r2, r3, #31
 8003628:	4413      	add	r3, r2
 800362a:	105b      	asrs	r3, r3, #1
 800362c:	461a      	mov	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	4293      	cmp	r3, r2
 8003632:	dd05      	ble.n	8003640 <QEI_get_diff_count+0x40>
        diff_counts -= qei->enc_period;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	69db      	ldr	r3, [r3, #28]
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	e00e      	b.n	800365e <QEI_get_diff_count+0x5e>
    } else if (diff_counts < -(qei->enc_period / 2)) {
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	69db      	ldr	r3, [r3, #28]
 8003644:	0fda      	lsrs	r2, r3, #31
 8003646:	4413      	add	r3, r2
 8003648:	105b      	asrs	r3, r3, #1
 800364a:	425b      	negs	r3, r3
 800364c:	461a      	mov	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	4293      	cmp	r3, r2
 8003652:	da04      	bge.n	800365e <QEI_get_diff_count+0x5e>
        diff_counts += qei->enc_period;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	69db      	ldr	r3, [r3, #28]
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	4413      	add	r3, r2
 800365c:	60fb      	str	r3, [r7, #12]
    }

    qei->diff_counts = diff_counts;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	68fa      	ldr	r2, [r7, #12]
 8003662:	625a      	str	r2, [r3, #36]	@ 0x24

    // Update position counters
    qei->pulses += qei->diff_counts;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366c:	441a      	add	r2, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->revs += (qei->diff_counts / (float)(qei->ppr)) * qei->gear_ratio;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	ed93 7a0f 	vldr	s14, [r3, #60]	@ 0x3c
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367c:	ee07 3a90 	vmov	s15, r3
 8003680:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6a1b      	ldr	r3, [r3, #32]
 8003688:	ee07 3a90 	vmov	s15, r3
 800368c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003690:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800369a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800369e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
    qei->rads += (qei->diff_counts / (float)(qei->ppr)) * 2 * M_PI * qei->gear_ratio;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7fc ff17 	bl	80004e0 <__aeabi_f2d>
 80036b2:	4604      	mov	r4, r0
 80036b4:	460d      	mov	r5, r1
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ba:	ee07 3a90 	vmov	s15, r3
 80036be:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6a1b      	ldr	r3, [r3, #32]
 80036c6:	ee07 3a90 	vmov	s15, r3
 80036ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036d2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80036d6:	ee17 0a90 	vmov	r0, s15
 80036da:	f7fc ff01 	bl	80004e0 <__aeabi_f2d>
 80036de:	a33c      	add	r3, pc, #240	@ (adr r3, 80037d0 <QEI_get_diff_count+0x1d0>)
 80036e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e4:	f7fc ff54 	bl	8000590 <__aeabi_dmul>
 80036e8:	4602      	mov	r2, r0
 80036ea:	460b      	mov	r3, r1
 80036ec:	4690      	mov	r8, r2
 80036ee:	4699      	mov	r9, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7fc fef3 	bl	80004e0 <__aeabi_f2d>
 80036fa:	4602      	mov	r2, r0
 80036fc:	460b      	mov	r3, r1
 80036fe:	4640      	mov	r0, r8
 8003700:	4649      	mov	r1, r9
 8003702:	f7fc ff45 	bl	8000590 <__aeabi_dmul>
 8003706:	4602      	mov	r2, r0
 8003708:	460b      	mov	r3, r1
 800370a:	4620      	mov	r0, r4
 800370c:	4629      	mov	r1, r5
 800370e:	f7fc fd89 	bl	8000224 <__adddf3>
 8003712:	4602      	mov	r2, r0
 8003714:	460b      	mov	r3, r1
 8003716:	4610      	mov	r0, r2
 8003718:	4619      	mov	r1, r3
 800371a:	f7fd fa1b 	bl	8000b54 <__aeabi_d2f>
 800371e:	4602      	mov	r2, r0
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm += (qei->diff_counts / (float)(qei->ppr)) * M_PI * qei->pulley_diameter * qei->gear_ratio;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003728:	4618      	mov	r0, r3
 800372a:	f7fc fed9 	bl	80004e0 <__aeabi_f2d>
 800372e:	4604      	mov	r4, r0
 8003730:	460d      	mov	r5, r1
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003736:	ee07 3a90 	vmov	s15, r3
 800373a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	ee07 3a90 	vmov	s15, r3
 8003746:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800374a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800374e:	ee16 0a90 	vmov	r0, s13
 8003752:	f7fc fec5 	bl	80004e0 <__aeabi_f2d>
 8003756:	a31e      	add	r3, pc, #120	@ (adr r3, 80037d0 <QEI_get_diff_count+0x1d0>)
 8003758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375c:	f7fc ff18 	bl	8000590 <__aeabi_dmul>
 8003760:	4602      	mov	r2, r0
 8003762:	460b      	mov	r3, r1
 8003764:	4690      	mov	r8, r2
 8003766:	4699      	mov	r9, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800376c:	4618      	mov	r0, r3
 800376e:	f7fc feb7 	bl	80004e0 <__aeabi_f2d>
 8003772:	4602      	mov	r2, r0
 8003774:	460b      	mov	r3, r1
 8003776:	4640      	mov	r0, r8
 8003778:	4649      	mov	r1, r9
 800377a:	f7fc ff09 	bl	8000590 <__aeabi_dmul>
 800377e:	4602      	mov	r2, r0
 8003780:	460b      	mov	r3, r1
 8003782:	4690      	mov	r8, r2
 8003784:	4699      	mov	r9, r3
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800378a:	4618      	mov	r0, r3
 800378c:	f7fc fea8 	bl	80004e0 <__aeabi_f2d>
 8003790:	4602      	mov	r2, r0
 8003792:	460b      	mov	r3, r1
 8003794:	4640      	mov	r0, r8
 8003796:	4649      	mov	r1, r9
 8003798:	f7fc fefa 	bl	8000590 <__aeabi_dmul>
 800379c:	4602      	mov	r2, r0
 800379e:	460b      	mov	r3, r1
 80037a0:	4620      	mov	r0, r4
 80037a2:	4629      	mov	r1, r5
 80037a4:	f7fc fd3e 	bl	8000224 <__adddf3>
 80037a8:	4602      	mov	r2, r0
 80037aa:	460b      	mov	r3, r1
 80037ac:	4610      	mov	r0, r2
 80037ae:	4619      	mov	r1, r3
 80037b0:	f7fd f9d0 	bl	8000b54 <__aeabi_d2f>
 80037b4:	4602      	mov	r2, r0
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	649a      	str	r2, [r3, #72]	@ 0x48

    // Store the current counter value for next calculation
    qei->c[PREV] = qei->c[NOW];
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	605a      	str	r2, [r3, #4]
}
 80037c2:	bf00      	nop
 80037c4:	3710      	adds	r7, #16
 80037c6:	46bd      	mov	sp, r7
 80037c8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80037cc:	f3af 8000 	nop.w
 80037d0:	54442d18 	.word	0x54442d18
 80037d4:	400921fb 	.word	0x400921fb

080037d8 <QEI_compute_data>:

void QEI_compute_data(QEI *qei) {
 80037d8:	b5b0      	push	{r4, r5, r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
    // Calculate velocity in pulses per second
    qei->pps = qei->diff_counts * ((int)(qei->freq));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e4:	687a      	ldr	r2, [r7, #4]
 80037e6:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80037e8:	fb02 f303 	mul.w	r3, r2, r3
 80037ec:	ee07 3a90 	vmov	s15, r3
 80037f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

    // Calculate angular velocity in different units
    qei->rpm = qei->pps * 60.0 / (float)(qei->ppr) * qei->gear_ratio;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fe:	4618      	mov	r0, r3
 8003800:	f7fc fe6e 	bl	80004e0 <__aeabi_f2d>
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	4b83      	ldr	r3, [pc, #524]	@ (8003a18 <QEI_compute_data+0x240>)
 800380a:	f7fc fec1 	bl	8000590 <__aeabi_dmul>
 800380e:	4602      	mov	r2, r0
 8003810:	460b      	mov	r3, r1
 8003812:	4614      	mov	r4, r2
 8003814:	461d      	mov	r5, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	ee07 3a90 	vmov	s15, r3
 800381e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003822:	ee17 0a90 	vmov	r0, s15
 8003826:	f7fc fe5b 	bl	80004e0 <__aeabi_f2d>
 800382a:	4602      	mov	r2, r0
 800382c:	460b      	mov	r3, r1
 800382e:	4620      	mov	r0, r4
 8003830:	4629      	mov	r1, r5
 8003832:	f7fc ffd7 	bl	80007e4 <__aeabi_ddiv>
 8003836:	4602      	mov	r2, r0
 8003838:	460b      	mov	r3, r1
 800383a:	4614      	mov	r4, r2
 800383c:	461d      	mov	r5, r3
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003842:	4618      	mov	r0, r3
 8003844:	f7fc fe4c 	bl	80004e0 <__aeabi_f2d>
 8003848:	4602      	mov	r2, r0
 800384a:	460b      	mov	r3, r1
 800384c:	4620      	mov	r0, r4
 800384e:	4629      	mov	r1, r5
 8003850:	f7fc fe9e 	bl	8000590 <__aeabi_dmul>
 8003854:	4602      	mov	r2, r0
 8003856:	460b      	mov	r3, r1
 8003858:	4610      	mov	r0, r2
 800385a:	4619      	mov	r1, r3
 800385c:	f7fd f97a 	bl	8000b54 <__aeabi_d2f>
 8003860:	4602      	mov	r2, r0
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	631a      	str	r2, [r3, #48]	@ 0x30
    qei->radps = qei->pps * 2 * M_PI / (float)(qei->ppr) * qei->gear_ratio;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800386c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003870:	ee17 0a90 	vmov	r0, s15
 8003874:	f7fc fe34 	bl	80004e0 <__aeabi_f2d>
 8003878:	a365      	add	r3, pc, #404	@ (adr r3, 8003a10 <QEI_compute_data+0x238>)
 800387a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387e:	f7fc fe87 	bl	8000590 <__aeabi_dmul>
 8003882:	4602      	mov	r2, r0
 8003884:	460b      	mov	r3, r1
 8003886:	4614      	mov	r4, r2
 8003888:	461d      	mov	r5, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a1b      	ldr	r3, [r3, #32]
 800388e:	ee07 3a90 	vmov	s15, r3
 8003892:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003896:	ee17 0a90 	vmov	r0, s15
 800389a:	f7fc fe21 	bl	80004e0 <__aeabi_f2d>
 800389e:	4602      	mov	r2, r0
 80038a0:	460b      	mov	r3, r1
 80038a2:	4620      	mov	r0, r4
 80038a4:	4629      	mov	r1, r5
 80038a6:	f7fc ff9d 	bl	80007e4 <__aeabi_ddiv>
 80038aa:	4602      	mov	r2, r0
 80038ac:	460b      	mov	r3, r1
 80038ae:	4614      	mov	r4, r2
 80038b0:	461d      	mov	r5, r3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fc fe12 	bl	80004e0 <__aeabi_f2d>
 80038bc:	4602      	mov	r2, r0
 80038be:	460b      	mov	r3, r1
 80038c0:	4620      	mov	r0, r4
 80038c2:	4629      	mov	r1, r5
 80038c4:	f7fc fe64 	bl	8000590 <__aeabi_dmul>
 80038c8:	4602      	mov	r2, r0
 80038ca:	460b      	mov	r3, r1
 80038cc:	4610      	mov	r0, r2
 80038ce:	4619      	mov	r1, r3
 80038d0:	f7fd f940 	bl	8000b54 <__aeabi_d2f>
 80038d4:	4602      	mov	r2, r0
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	635a      	str	r2, [r3, #52]	@ 0x34

    // Calculate linear velocity
    qei->mmps = qei->pps * M_PI * qei->pulley_diameter / (float)(qei->ppr) * qei->gear_ratio;  // Assuming 10mm per rev
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038de:	4618      	mov	r0, r3
 80038e0:	f7fc fdfe 	bl	80004e0 <__aeabi_f2d>
 80038e4:	a34a      	add	r3, pc, #296	@ (adr r3, 8003a10 <QEI_compute_data+0x238>)
 80038e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ea:	f7fc fe51 	bl	8000590 <__aeabi_dmul>
 80038ee:	4602      	mov	r2, r0
 80038f0:	460b      	mov	r3, r1
 80038f2:	4614      	mov	r4, r2
 80038f4:	461d      	mov	r5, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038fa:	4618      	mov	r0, r3
 80038fc:	f7fc fdf0 	bl	80004e0 <__aeabi_f2d>
 8003900:	4602      	mov	r2, r0
 8003902:	460b      	mov	r3, r1
 8003904:	4620      	mov	r0, r4
 8003906:	4629      	mov	r1, r5
 8003908:	f7fc fe42 	bl	8000590 <__aeabi_dmul>
 800390c:	4602      	mov	r2, r0
 800390e:	460b      	mov	r3, r1
 8003910:	4614      	mov	r4, r2
 8003912:	461d      	mov	r5, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	ee07 3a90 	vmov	s15, r3
 800391c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003920:	ee17 0a90 	vmov	r0, s15
 8003924:	f7fc fddc 	bl	80004e0 <__aeabi_f2d>
 8003928:	4602      	mov	r2, r0
 800392a:	460b      	mov	r3, r1
 800392c:	4620      	mov	r0, r4
 800392e:	4629      	mov	r1, r5
 8003930:	f7fc ff58 	bl	80007e4 <__aeabi_ddiv>
 8003934:	4602      	mov	r2, r0
 8003936:	460b      	mov	r3, r1
 8003938:	4614      	mov	r4, r2
 800393a:	461d      	mov	r5, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003940:	4618      	mov	r0, r3
 8003942:	f7fc fdcd 	bl	80004e0 <__aeabi_f2d>
 8003946:	4602      	mov	r2, r0
 8003948:	460b      	mov	r3, r1
 800394a:	4620      	mov	r0, r4
 800394c:	4629      	mov	r1, r5
 800394e:	f7fc fe1f 	bl	8000590 <__aeabi_dmul>
 8003952:	4602      	mov	r2, r0
 8003954:	460b      	mov	r3, r1
 8003956:	4610      	mov	r0, r2
 8003958:	4619      	mov	r1, r3
 800395a:	f7fd f8fb 	bl	8000b54 <__aeabi_d2f>
 800395e:	4602      	mov	r2, r0
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Store current angular velocity for acceleration calculation
    qei->r[NOW] = qei->radps;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	609a      	str	r2, [r3, #8]

    // Store current linear velocity for acceleration calculation
    qei->m[NOW] = qei->mmps;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	611a      	str	r2, [r3, #16]

    // Calculate acceleration
    float diff_angular_velocity = qei->r[NOW] - qei->r[PREV];
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	ed93 7a02 	vldr	s14, [r3, #8]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	edd3 7a03 	vldr	s15, [r3, #12]
 8003980:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003984:	edc7 7a03 	vstr	s15, [r7, #12]
    qei->radpss = (diff_angular_velocity == 0) ? 0 : diff_angular_velocity * qei->freq;
 8003988:	edd7 7a03 	vldr	s15, [r7, #12]
 800398c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003994:	d00a      	beq.n	80039ac <QEI_compute_data+0x1d4>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399a:	ee07 3a90 	vmov	s15, r3
 800399e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80039a2:	edd7 7a03 	vldr	s15, [r7, #12]
 80039a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039aa:	e001      	b.n	80039b0 <QEI_compute_data+0x1d8>
 80039ac:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 8003a1c <QEI_compute_data+0x244>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44

    float diff_linear_velocity = qei->m[NOW] - qei->m[PREV];
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	ed93 7a04 	vldr	s14, [r3, #16]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	edd3 7a05 	vldr	s15, [r3, #20]
 80039c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039c6:	edc7 7a02 	vstr	s15, [r7, #8]
    qei->mmpss = (diff_linear_velocity == 0) ? 0 : diff_linear_velocity * qei->freq;
 80039ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80039ce:	eef5 7a40 	vcmp.f32	s15, #0.0
 80039d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039d6:	d00a      	beq.n	80039ee <QEI_compute_data+0x216>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039dc:	ee07 3a90 	vmov	s15, r3
 80039e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80039e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80039e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039ec:	e001      	b.n	80039f2 <QEI_compute_data+0x21a>
 80039ee:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8003a1c <QEI_compute_data+0x244>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

    // Store current velocity for next acceleration calculation
    qei->r[PREV] = qei->r[NOW];
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	689a      	ldr	r2, [r3, #8]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	60da      	str	r2, [r3, #12]
    qei->m[PREV] = qei->m[NOW];
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	691a      	ldr	r2, [r3, #16]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	615a      	str	r2, [r3, #20]
}
 8003a08:	bf00      	nop
 8003a0a:	3710      	adds	r7, #16
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bdb0      	pop	{r4, r5, r7, pc}
 8003a10:	54442d18 	.word	0x54442d18
 8003a14:	400921fb 	.word	0x400921fb
 8003a18:	404e0000 	.word	0x404e0000
 8003a1c:	00000000 	.word	0x00000000

08003a20 <QEI_reset>:

void QEI_reset(QEI *qei) {
 8003a20:	b480      	push	{r7}
 8003a22:	b083      	sub	sp, #12
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
    // Reset all position and velocity values
    qei->pps = 0;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f04f 0200 	mov.w	r2, #0
 8003a2e:	62da      	str	r2, [r3, #44]	@ 0x2c
    qei->rpm = 0;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f04f 0200 	mov.w	r2, #0
 8003a36:	631a      	str	r2, [r3, #48]	@ 0x30
    qei->radps = 0;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f04f 0200 	mov.w	r2, #0
 8003a3e:	635a      	str	r2, [r3, #52]	@ 0x34
    qei->pulses = 0;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	639a      	str	r2, [r3, #56]	@ 0x38
    qei->revs = 0;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f04f 0200 	mov.w	r2, #0
 8003a4c:	63da      	str	r2, [r3, #60]	@ 0x3c
    qei->rads = 0;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f04f 0200 	mov.w	r2, #0
 8003a54:	641a      	str	r2, [r3, #64]	@ 0x40
    qei->mm = 0;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f04f 0200 	mov.w	r2, #0
 8003a5c:	649a      	str	r2, [r3, #72]	@ 0x48
    qei->mmps = 0;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f04f 0200 	mov.w	r2, #0
 8003a64:	64da      	str	r2, [r3, #76]	@ 0x4c
    qei->radpss = 0;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f04f 0200 	mov.w	r2, #0
 8003a6c:	645a      	str	r2, [r3, #68]	@ 0x44
    qei->mmpss = 0;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	f04f 0200 	mov.w	r2, #0
 8003a74:	651a      	str	r2, [r3, #80]	@ 0x50

    // Reset velocity history
    qei->r[NOW] = 0;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f04f 0200 	mov.w	r2, #0
 8003a7c:	609a      	str	r2, [r3, #8]
    qei->r[PREV] = 0;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	f04f 0200 	mov.w	r2, #0
 8003a84:	60da      	str	r2, [r3, #12]
    qei->m[NOW] = 0;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	f04f 0200 	mov.w	r2, #0
 8003a8c:	611a      	str	r2, [r3, #16]
    qei->m[PREV] = 0;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f04f 0200 	mov.w	r2, #0
 8003a94:	615a      	str	r2, [r3, #20]
}
 8003a96:	bf00      	nop
 8003a98:	370c      	adds	r7, #12
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr

08003aa2 <Trapezoidal_Generator>:
 */

#include "Trapezoidal.h"

void Trapezoidal_Generator(volatile Trapezoidal_GenStruct *trapGen,
        float32_t initial_p, float32_t target_p, float32_t vmax, float32_t amax) {
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b08e      	sub	sp, #56	@ 0x38
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6178      	str	r0, [r7, #20]
 8003aaa:	ed87 0a04 	vstr	s0, [r7, #16]
 8003aae:	edc7 0a03 	vstr	s1, [r7, #12]
 8003ab2:	ed87 1a02 	vstr	s2, [r7, #8]
 8003ab6:	edc7 1a01 	vstr	s3, [r7, #4]
    // Set default values
    trapGen->dir = 0;
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	2200      	movs	r2, #0
 8003abe:	741a      	strb	r2, [r3, #16]
    trapGen->time_total = 0.0f;
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	f04f 0200 	mov.w	r2, #0
 8003ac6:	60da      	str	r2, [r3, #12]
    trapGen->t1 = 0.0f;
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	f04f 0200 	mov.w	r2, #0
 8003ace:	601a      	str	r2, [r3, #0]
    trapGen->t2 = 0.0f;
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	f04f 0200 	mov.w	r2, #0
 8003ad6:	605a      	str	r2, [r3, #4]
    trapGen->t3 = 0.0f;
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	f04f 0200 	mov.w	r2, #0
 8003ade:	609a      	str	r2, [r3, #8]

    // Calculate the distance to travel
    float32_t distance = fabsf(target_p - initial_p);
 8003ae0:	ed97 7a03 	vldr	s14, [r7, #12]
 8003ae4:	edd7 7a04 	vldr	s15, [r7, #16]
 8003ae8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003aec:	eef0 7ae7 	vabs.f32	s15, s15
 8003af0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Determine the direction of the motion
    if (target_p - initial_p < 0) {
 8003af4:	ed97 7a03 	vldr	s14, [r7, #12]
 8003af8:	edd7 7a04 	vldr	s15, [r7, #16]
 8003afc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b08:	d503      	bpl.n	8003b12 <Trapezoidal_Generator+0x70>
        trapGen->dir = -1;
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	22ff      	movs	r2, #255	@ 0xff
 8003b0e:	741a      	strb	r2, [r3, #16]
 8003b10:	e002      	b.n	8003b18 <Trapezoidal_Generator+0x76>
    } else {
        trapGen->dir = 1;
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	2201      	movs	r2, #1
 8003b16:	741a      	strb	r2, [r3, #16]
    }

    // If no movement required or zero acceleration
    if (distance == 0.0f || amax == 0.0f) {
 8003b18:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003b1c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b24:	d006      	beq.n	8003b34 <Trapezoidal_Generator+0x92>
 8003b26:	edd7 7a01 	vldr	s15, [r7, #4]
 8003b2a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b32:	d104      	bne.n	8003b3e <Trapezoidal_Generator+0x9c>
        trapGen->time_total = 0.0f;
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	f04f 0200 	mov.w	r2, #0
 8003b3a:	60da      	str	r2, [r3, #12]
        return;
 8003b3c:	e06f      	b.n	8003c1e <Trapezoidal_Generator+0x17c>
    }

    // Time to reach maximum velocity (assuming we can)
    float32_t ta = vmax / amax;
 8003b3e:	edd7 6a02 	vldr	s13, [r7, #8]
 8003b42:	ed97 7a01 	vldr	s14, [r7, #4]
 8003b46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b4a:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Distance traveled during acceleration and deceleration phases
    float32_t sa = 0.5f * amax * ta * ta;  // Distance in acceleration phase
 8003b4e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003b52:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003b56:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003b5a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003b5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b62:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b6a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float32_t sd = sa;                     // Distance in deceleration phase (same as acceleration)
 8003b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b70:	62bb      	str	r3, [r7, #40]	@ 0x28
    float32_t s_accdec = sa + sd;          // Total distance for acceleration + deceleration
 8003b72:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003b76:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003b7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b7e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Check if we have enough distance to reach maximum velocity
    if (distance >= s_accdec) {
 8003b82:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003b86:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003b8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b92:	db27      	blt.n	8003be4 <Trapezoidal_Generator+0x142>
        // Trapezoidal profile - we can reach maximum velocity
        float32_t sc = distance - s_accdec;  // Distance at constant velocity
 8003b94:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003b98:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003b9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ba0:	edc7 7a07 	vstr	s15, [r7, #28]
        float32_t tc = sc / vmax;            // Time at constant velocity
 8003ba4:	edd7 6a07 	vldr	s13, [r7, #28]
 8003ba8:	ed97 7a02 	vldr	s14, [r7, #8]
 8003bac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bb0:	edc7 7a06 	vstr	s15, [r7, #24]

        trapGen->t1 = ta;                    // End of acceleration phase
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bb8:	601a      	str	r2, [r3, #0]
        trapGen->t2 = ta + tc;               // End of constant velocity phase
 8003bba:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003bbe:	edd7 7a06 	vldr	s15, [r7, #24]
 8003bc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	edc3 7a01 	vstr	s15, [r3, #4]
        trapGen->t3 = 2 * ta + tc;           // End of deceleration phase
 8003bcc:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003bd0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003bd4:	edd7 7a06 	vldr	s15, [r7, #24]
 8003bd8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	edc3 7a02 	vstr	s15, [r3, #8]
 8003be2:	e018      	b.n	8003c16 <Trapezoidal_Generator+0x174>
        // For a triangular profile, we need to find the time to reach peak velocity
        // and the peak velocity itself

        // Using distance = 2 * (0.5 * amax * tp^2) and solving for tp
        // where tp is the time to reach peak velocity (half the total time)
        float32_t tp = sqrtf(distance / amax);
 8003be4:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003be8:	edd7 7a01 	vldr	s15, [r7, #4]
 8003bec:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003bf0:	eeb0 0a66 	vmov.f32	s0, s13
 8003bf4:	f00a fc54 	bl	800e4a0 <sqrtf>
 8003bf8:	ed87 0a08 	vstr	s0, [r7, #32]

        trapGen->t1 = tp;                    // End of acceleration phase
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	6a3a      	ldr	r2, [r7, #32]
 8003c00:	601a      	str	r2, [r3, #0]
        trapGen->t2 = tp;                    // No constant velocity phase
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	6a3a      	ldr	r2, [r7, #32]
 8003c06:	605a      	str	r2, [r3, #4]
        trapGen->t3 = 2 * tp;                // End of deceleration phase
 8003c08:	edd7 7a08 	vldr	s15, [r7, #32]
 8003c0c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003c10:	697b      	ldr	r3, [r7, #20]
 8003c12:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    trapGen->time_total = trapGen->t3;
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	689a      	ldr	r2, [r3, #8]
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	60da      	str	r2, [r3, #12]
}
 8003c1e:	3738      	adds	r7, #56	@ 0x38
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <Trapezoidal_Evaluated>:

void Trapezoidal_Evaluated(volatile Trapezoidal_GenStruct *trapGen,
        volatile Trapezoidal_EvaStruct *evaTrapezoidal, float32_t initial_p,
        float32_t target_p, float32_t vmax, float32_t amax) {
 8003c24:	b480      	push	{r7}
 8003c26:	b08d      	sub	sp, #52	@ 0x34
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6178      	str	r0, [r7, #20]
 8003c2c:	6139      	str	r1, [r7, #16]
 8003c2e:	ed87 0a03 	vstr	s0, [r7, #12]
 8003c32:	edc7 0a02 	vstr	s1, [r7, #8]
 8003c36:	ed87 1a01 	vstr	s2, [r7, #4]
 8003c3a:	edc7 1a00 	vstr	s3, [r7]

    // Update current time (assuming 1ms intervals)
    evaTrapezoidal->t += 1.0f / 1000.0f;
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c44:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8003ec8 <Trapezoidal_Evaluated+0x2a4>
 8003c48:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	edc3 7a03 	vstr	s15, [r3, #12]

    // Check if trajectory is still active
    if (evaTrapezoidal->t <= trapGen->time_total) {
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	ed93 7a03 	vldr	s14, [r3, #12]
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	edd3 7a03 	vldr	s15, [r3, #12]
 8003c5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c66:	f200 811b 	bhi.w	8003ea0 <Trapezoidal_Evaluated+0x27c>
        evaTrapezoidal->isFinised = false;
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	741a      	strb	r2, [r3, #16]

        // Calculate direction-adjusted acceleration
        float32_t accel = amax * trapGen->dir;
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	7c1b      	ldrb	r3, [r3, #16]
 8003c74:	b25b      	sxtb	r3, r3
 8003c76:	ee07 3a90 	vmov	s15, r3
 8003c7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c7e:	ed97 7a00 	vldr	s14, [r7]
 8003c82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c86:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

        // Calculate peak velocity (might be vmax or lower for triangular profile)
        float32_t peak_vel;
        if (trapGen->t1 == trapGen->t2) {
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	ed93 7a00 	vldr	s14, [r3]
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	edd3 7a01 	vldr	s15, [r3, #4]
 8003c96:	eeb4 7a67 	vcmp.f32	s14, s15
 8003c9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c9e:	d109      	bne.n	8003cb4 <Trapezoidal_Evaluated+0x90>
            // Triangular profile - peak velocity is at t1
            peak_vel = accel * trapGen->t1;
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	edd3 7a00 	vldr	s15, [r3]
 8003ca6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cae:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 8003cb2:	e00c      	b.n	8003cce <Trapezoidal_Evaluated+0xaa>
        } else {
            // Trapezoidal profile - peak velocity is vmax with direction
            peak_vel = vmax * trapGen->dir;
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	7c1b      	ldrb	r3, [r3, #16]
 8003cb8:	b25b      	sxtb	r3, r3
 8003cba:	ee07 3a90 	vmov	s15, r3
 8003cbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cc2:	ed97 7a01 	vldr	s14, [r7, #4]
 8003cc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cca:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        }

        // Acceleration phase
        if (evaTrapezoidal->t <= trapGen->t1) {
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	ed93 7a03 	vldr	s14, [r3, #12]
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	edd3 7a00 	vldr	s15, [r3]
 8003cda:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ce2:	d824      	bhi.n	8003d2e <Trapezoidal_Evaluated+0x10a>
            // Position calculation: p = p0 + 0.5*a*t²
            evaTrapezoidal->setposition = initial_p + 0.5f * accel * evaTrapezoidal->t * evaTrapezoidal->t;
 8003ce4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003ce8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003cec:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	edd3 7a03 	vldr	s15, [r3, #12]
 8003cf6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	edd3 7a03 	vldr	s15, [r3, #12]
 8003d00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d04:	edd7 7a03 	vldr	s15, [r7, #12]
 8003d08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	edc3 7a00 	vstr	s15, [r3]

            // Velocity calculation: v = a*t
            evaTrapezoidal->setvelocity = accel * evaTrapezoidal->t;
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	ed93 7a03 	vldr	s14, [r3, #12]
 8003d18:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003d1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	edc3 7a01 	vstr	s15, [r3, #4]

            // Constant acceleration
            evaTrapezoidal->setacceleration = accel;
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d2a:	609a      	str	r2, [r3, #8]
        // Ensure final position is exactly target_p
        evaTrapezoidal->setposition = target_p;
        evaTrapezoidal->setvelocity = 0.0f;
        evaTrapezoidal->setacceleration = 0.0f;
    }
}
 8003d2c:	e0c6      	b.n	8003ebc <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t2) {
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	ed93 7a03 	vldr	s14, [r3, #12]
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	edd3 7a01 	vldr	s15, [r3, #4]
 8003d3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d42:	d830      	bhi.n	8003da6 <Trapezoidal_Evaluated+0x182>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8003d44:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003d48:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003d4c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	edd3 7a00 	vldr	s15, [r3]
 8003d56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	edd3 7a00 	vldr	s15, [r3]
 8003d60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d64:	ed97 7a03 	vldr	s14, [r7, #12]
 8003d68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d6c:	edc7 7a06 	vstr	s15, [r7, #24]
            evaTrapezoidal->setposition = p1 + peak_vel * (evaTrapezoidal->t - trapGen->t1);
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	ed93 7a03 	vldr	s14, [r3, #12]
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	edd3 7a00 	vldr	s15, [r3]
 8003d7c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d80:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003d84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003d88:	edd7 7a06 	vldr	s15, [r7, #24]
 8003d8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel;
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d9a:	605a      	str	r2, [r3, #4]
            evaTrapezoidal->setacceleration = 0.0f;
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	f04f 0200 	mov.w	r2, #0
 8003da2:	609a      	str	r2, [r3, #8]
}
 8003da4:	e08a      	b.n	8003ebc <Trapezoidal_Evaluated+0x298>
        else if (evaTrapezoidal->t <= trapGen->t3) {
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	ed93 7a03 	vldr	s14, [r3, #12]
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	edd3 7a02 	vldr	s15, [r3, #8]
 8003db2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003db6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dba:	d900      	bls.n	8003dbe <Trapezoidal_Evaluated+0x19a>
}
 8003dbc:	e07e      	b.n	8003ebc <Trapezoidal_Evaluated+0x298>
            float32_t p1 = initial_p + 0.5f * accel * trapGen->t1 * trapGen->t1;
 8003dbe:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003dc2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003dc6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	edd3 7a00 	vldr	s15, [r3]
 8003dd0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	edd3 7a00 	vldr	s15, [r3]
 8003dda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dde:	ed97 7a03 	vldr	s14, [r7, #12]
 8003de2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003de6:	edc7 7a08 	vstr	s15, [r7, #32]
            float32_t p2 = p1;
 8003dea:	6a3b      	ldr	r3, [r7, #32]
 8003dec:	62bb      	str	r3, [r7, #40]	@ 0x28
            if (trapGen->t2 > trapGen->t1) {
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	ed93 7a01 	vldr	s14, [r3, #4]
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	edd3 7a00 	vldr	s15, [r3]
 8003dfa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003dfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e02:	dd11      	ble.n	8003e28 <Trapezoidal_Evaluated+0x204>
                p2 += peak_vel * (trapGen->t2 - trapGen->t1);
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	ed93 7a01 	vldr	s14, [r3, #4]
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	edd3 7a00 	vldr	s15, [r3]
 8003e10:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003e14:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003e18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e1c:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003e20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e24:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            float32_t td = evaTrapezoidal->t - trapGen->t2;
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	ed93 7a03 	vldr	s14, [r3, #12]
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	edd3 7a01 	vldr	s15, [r3, #4]
 8003e34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e38:	edc7 7a07 	vstr	s15, [r7, #28]
            evaTrapezoidal->setposition = p2 + peak_vel * td - 0.5f * accel * td * td;
 8003e3c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003e40:	edd7 7a07 	vldr	s15, [r7, #28]
 8003e44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e48:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003e4c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e50:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003e54:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8003e58:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8003e5c:	edd7 7a07 	vldr	s15, [r7, #28]
 8003e60:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003e64:	edd7 7a07 	vldr	s15, [r7, #28]
 8003e68:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	edc3 7a00 	vstr	s15, [r3]
            evaTrapezoidal->setvelocity = peak_vel - accel * td;
 8003e76:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003e7a:	edd7 7a07 	vldr	s15, [r7, #28]
 8003e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e82:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003e86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	edc3 7a01 	vstr	s15, [r3, #4]
            evaTrapezoidal->setacceleration = -accel;
 8003e90:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003e94:	eef1 7a67 	vneg.f32	s15, s15
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003e9e:	e00d      	b.n	8003ebc <Trapezoidal_Evaluated+0x298>
        evaTrapezoidal->isFinised = true;
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	741a      	strb	r2, [r3, #16]
        evaTrapezoidal->setposition = target_p;
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	68ba      	ldr	r2, [r7, #8]
 8003eaa:	601a      	str	r2, [r3, #0]
        evaTrapezoidal->setvelocity = 0.0f;
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	f04f 0200 	mov.w	r2, #0
 8003eb2:	605a      	str	r2, [r3, #4]
        evaTrapezoidal->setacceleration = 0.0f;
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	f04f 0200 	mov.w	r2, #0
 8003eba:	609a      	str	r2, [r3, #8]
}
 8003ebc:	bf00      	nop
 8003ebe:	3734      	adds	r7, #52	@ 0x34
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	3a83126f 	.word	0x3a83126f

08003ecc <temperature_to_base>:
    "ns", "us", "ms", "s", "min", "hour", "day",
    "C", "F", "K"
};

/* Custom conversion functions for temperature */
static float temperature_to_base(float value, Unit from_unit) {
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	ed87 0a01 	vstr	s0, [r7, #4]
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	70fb      	strb	r3, [r7, #3]
    switch (from_unit) {
 8003eda:	78fb      	ldrb	r3, [r7, #3]
 8003edc:	2b1a      	cmp	r3, #26
 8003ede:	d018      	beq.n	8003f12 <temperature_to_base+0x46>
 8003ee0:	2b1a      	cmp	r3, #26
 8003ee2:	dc1d      	bgt.n	8003f20 <temperature_to_base+0x54>
 8003ee4:	2b18      	cmp	r3, #24
 8003ee6:	d002      	beq.n	8003eee <temperature_to_base+0x22>
 8003ee8:	2b19      	cmp	r3, #25
 8003eea:	d003      	beq.n	8003ef4 <temperature_to_base+0x28>
 8003eec:	e018      	b.n	8003f20 <temperature_to_base+0x54>
        case UNIT_CELSIUS:
            return value;  /* Base unit is Celsius */
 8003eee:	edd7 7a01 	vldr	s15, [r7, #4]
 8003ef2:	e017      	b.n	8003f24 <temperature_to_base+0x58>
        case UNIT_FAHRENHEIT:
            return (value - 32.0f) * 5.0f / 9.0f;
 8003ef4:	edd7 7a01 	vldr	s15, [r7, #4]
 8003ef8:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8003f34 <temperature_to_base+0x68>
 8003efc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003f00:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8003f04:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003f08:	eef2 6a02 	vmov.f32	s13, #34	@ 0x41100000  9.0
 8003f0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f10:	e008      	b.n	8003f24 <temperature_to_base+0x58>
        case UNIT_KELVIN:
            return value - 273.15f;
 8003f12:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f16:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003f38 <temperature_to_base+0x6c>
 8003f1a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003f1e:	e001      	b.n	8003f24 <temperature_to_base+0x58>
        default:
            return value;
 8003f20:	edd7 7a01 	vldr	s15, [r7, #4]
    }
}
 8003f24:	eeb0 0a67 	vmov.f32	s0, s15
 8003f28:	370c      	adds	r7, #12
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	42000000 	.word	0x42000000
 8003f38:	43889333 	.word	0x43889333

08003f3c <temperature_from_base>:

static float temperature_from_base(float value, Unit to_unit) {
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	ed87 0a01 	vstr	s0, [r7, #4]
 8003f46:	4603      	mov	r3, r0
 8003f48:	70fb      	strb	r3, [r7, #3]
    switch (to_unit) {
 8003f4a:	78fb      	ldrb	r3, [r7, #3]
 8003f4c:	2b1a      	cmp	r3, #26
 8003f4e:	d018      	beq.n	8003f82 <temperature_from_base+0x46>
 8003f50:	2b1a      	cmp	r3, #26
 8003f52:	dc1d      	bgt.n	8003f90 <temperature_from_base+0x54>
 8003f54:	2b18      	cmp	r3, #24
 8003f56:	d002      	beq.n	8003f5e <temperature_from_base+0x22>
 8003f58:	2b19      	cmp	r3, #25
 8003f5a:	d003      	beq.n	8003f64 <temperature_from_base+0x28>
 8003f5c:	e018      	b.n	8003f90 <temperature_from_base+0x54>
        case UNIT_CELSIUS:
            return value;  /* Base unit is Celsius */
 8003f5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f62:	e017      	b.n	8003f94 <temperature_from_base+0x58>
        case UNIT_FAHRENHEIT:
            return (value * 9.0f / 5.0f) + 32.0f;
 8003f64:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f68:	eeb2 7a02 	vmov.f32	s14, #34	@ 0x41100000  9.0
 8003f6c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003f70:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8003f74:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f78:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8003fa4 <temperature_from_base+0x68>
 8003f7c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003f80:	e008      	b.n	8003f94 <temperature_from_base+0x58>
        case UNIT_KELVIN:
            return value + 273.15f;
 8003f82:	edd7 7a01 	vldr	s15, [r7, #4]
 8003f86:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003fa8 <temperature_from_base+0x6c>
 8003f8a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003f8e:	e001      	b.n	8003f94 <temperature_from_base+0x58>
        default:
            return value;
 8003f90:	edd7 7a01 	vldr	s15, [r7, #4]
    }
}
 8003f94:	eeb0 0a67 	vmov.f32	s0, s15
 8003f98:	370c      	adds	r7, #12
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	42000000 	.word	0x42000000
 8003fa8:	43889333 	.word	0x43889333

08003fac <init_length_converter>:

/* Initialize unit converters with conversion factors */
static void init_length_converter(UnitConverter *converter) {
 8003fac:	b480      	push	{r7}
 8003fae:	b085      	sub	sp, #20
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_LENGTH;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_M;  /* Meter is the base unit */
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2202      	movs	r2, #2
 8003fbe:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	60fb      	str	r3, [r7, #12]
 8003fc4:	e00a      	b.n	8003fdc <init_length_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	4413      	add	r3, r2
 8003fce:	3304      	adds	r3, #4
 8003fd0:	f04f 0200 	mov.w	r2, #0
 8003fd4:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	3301      	adds	r3, #1
 8003fda:	60fb      	str	r3, [r7, #12]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2b1a      	cmp	r3, #26
 8003fe0:	ddf1      	ble.n	8003fc6 <init_length_converter+0x1a>
    }

    /* Set conversion factors for length units (to convert to meters) */
    converter->conversion_factors[UNIT_MM] = 0.001f;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a11      	ldr	r2, [pc, #68]	@ (800402c <init_length_converter+0x80>)
 8003fe6:	605a      	str	r2, [r3, #4]
    converter->conversion_factors[UNIT_CM] = 0.01f;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a11      	ldr	r2, [pc, #68]	@ (8004030 <init_length_converter+0x84>)
 8003fec:	609a      	str	r2, [r3, #8]
    converter->conversion_factors[UNIT_M] = 1.0f;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003ff4:	60da      	str	r2, [r3, #12]
    converter->conversion_factors[UNIT_KM] = 1000.0f;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a0e      	ldr	r2, [pc, #56]	@ (8004034 <init_length_converter+0x88>)
 8003ffa:	611a      	str	r2, [r3, #16]
    converter->conversion_factors[UNIT_INCH] = 0.0254f;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4a0e      	ldr	r2, [pc, #56]	@ (8004038 <init_length_converter+0x8c>)
 8004000:	615a      	str	r2, [r3, #20]
    converter->conversion_factors[UNIT_FOOT] = 0.3048f;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a0d      	ldr	r2, [pc, #52]	@ (800403c <init_length_converter+0x90>)
 8004006:	619a      	str	r2, [r3, #24]
    converter->conversion_factors[UNIT_YARD] = 0.9144f;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	4a0d      	ldr	r2, [pc, #52]	@ (8004040 <init_length_converter+0x94>)
 800400c:	61da      	str	r2, [r3, #28]
    converter->conversion_factors[UNIT_MILE] = 1609.344f;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a0c      	ldr	r2, [pc, #48]	@ (8004044 <init_length_converter+0x98>)
 8004012:	621a      	str	r2, [r3, #32]

    converter->to_base = NULL;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2200      	movs	r2, #0
 8004018:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004020:	bf00      	nop
 8004022:	3714      	adds	r7, #20
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr
 800402c:	3a83126f 	.word	0x3a83126f
 8004030:	3c23d70a 	.word	0x3c23d70a
 8004034:	447a0000 	.word	0x447a0000
 8004038:	3cd013a9 	.word	0x3cd013a9
 800403c:	3e9c0ebf 	.word	0x3e9c0ebf
 8004040:	3f6a161e 	.word	0x3f6a161e
 8004044:	44c92b02 	.word	0x44c92b02

08004048 <init_mass_converter>:

static void init_mass_converter(UnitConverter *converter) {
 8004048:	b480      	push	{r7}
 800404a:	b085      	sub	sp, #20
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_MASS;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_KG;  /* Kilogram is the base unit */
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	220a      	movs	r2, #10
 800405a:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 800405c:	2300      	movs	r3, #0
 800405e:	60fb      	str	r3, [r7, #12]
 8004060:	e00a      	b.n	8004078 <init_mass_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	4413      	add	r3, r2
 800406a:	3304      	adds	r3, #4
 800406c:	f04f 0200 	mov.w	r2, #0
 8004070:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	3301      	adds	r3, #1
 8004076:	60fb      	str	r3, [r7, #12]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2b1a      	cmp	r3, #26
 800407c:	ddf1      	ble.n	8004062 <init_mass_converter+0x1a>
    }

    /* Set conversion factors for mass units (to convert to kilograms) */
    converter->conversion_factors[UNIT_MG] = 0.000001f;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a0e      	ldr	r2, [pc, #56]	@ (80040bc <init_mass_converter+0x74>)
 8004082:	625a      	str	r2, [r3, #36]	@ 0x24
    converter->conversion_factors[UNIT_G] = 0.001f;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	4a0e      	ldr	r2, [pc, #56]	@ (80040c0 <init_mass_converter+0x78>)
 8004088:	629a      	str	r2, [r3, #40]	@ 0x28
    converter->conversion_factors[UNIT_KG] = 1.0f;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004090:	62da      	str	r2, [r3, #44]	@ 0x2c
    converter->conversion_factors[UNIT_TON] = 1000.0f;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a0b      	ldr	r2, [pc, #44]	@ (80040c4 <init_mass_converter+0x7c>)
 8004096:	631a      	str	r2, [r3, #48]	@ 0x30
    converter->conversion_factors[UNIT_OZ] = 0.0283495f;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	4a0b      	ldr	r2, [pc, #44]	@ (80040c8 <init_mass_converter+0x80>)
 800409c:	635a      	str	r2, [r3, #52]	@ 0x34
    converter->conversion_factors[UNIT_LB] = 0.453592f;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a0a      	ldr	r2, [pc, #40]	@ (80040cc <init_mass_converter+0x84>)
 80040a2:	639a      	str	r2, [r3, #56]	@ 0x38

    converter->to_base = NULL;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2200      	movs	r2, #0
 80040ae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80040b0:	bf00      	nop
 80040b2:	3714      	adds	r7, #20
 80040b4:	46bd      	mov	sp, r7
 80040b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ba:	4770      	bx	lr
 80040bc:	358637bd 	.word	0x358637bd
 80040c0:	3a83126f 	.word	0x3a83126f
 80040c4:	447a0000 	.word	0x447a0000
 80040c8:	3ce83d36 	.word	0x3ce83d36
 80040cc:	3ee83d36 	.word	0x3ee83d36

080040d0 <init_angle_converter>:

static void init_angle_converter(UnitConverter *converter) {
 80040d0:	b480      	push	{r7}
 80040d2:	b085      	sub	sp, #20
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_ANGLE;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2202      	movs	r2, #2
 80040dc:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_RADIAN;  /* Radian is the base unit */
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	220f      	movs	r2, #15
 80040e2:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 80040e4:	2300      	movs	r3, #0
 80040e6:	60fb      	str	r3, [r7, #12]
 80040e8:	e00a      	b.n	8004100 <init_angle_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	4413      	add	r3, r2
 80040f2:	3304      	adds	r3, #4
 80040f4:	f04f 0200 	mov.w	r2, #0
 80040f8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	3301      	adds	r3, #1
 80040fe:	60fb      	str	r3, [r7, #12]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	2b1a      	cmp	r3, #26
 8004104:	ddf1      	ble.n	80040ea <init_angle_converter+0x1a>
    }

    /* Set conversion factors for angle units (to convert to radians) */
    converter->conversion_factors[UNIT_DEGREE] = M_PI / 180.0f;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a0a      	ldr	r2, [pc, #40]	@ (8004134 <init_angle_converter+0x64>)
 800410a:	63da      	str	r2, [r3, #60]	@ 0x3c
    converter->conversion_factors[UNIT_RADIAN] = 1.0f;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004112:	641a      	str	r2, [r3, #64]	@ 0x40
    converter->conversion_factors[UNIT_GRADIAN] = M_PI / 200.0f;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a08      	ldr	r2, [pc, #32]	@ (8004138 <init_angle_converter+0x68>)
 8004118:	645a      	str	r2, [r3, #68]	@ 0x44

    converter->to_base = NULL;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004126:	bf00      	nop
 8004128:	3714      	adds	r7, #20
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	3c8efa35 	.word	0x3c8efa35
 8004138:	3c80adfd 	.word	0x3c80adfd

0800413c <init_time_converter>:

static void init_time_converter(UnitConverter *converter) {
 800413c:	b480      	push	{r7}
 800413e:	b085      	sub	sp, #20
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_TIME;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2203      	movs	r2, #3
 8004148:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_SECOND;  /* Second is the base unit */
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2214      	movs	r2, #20
 800414e:	705a      	strb	r2, [r3, #1]

    /* Initialize all conversion factors to 0.0 */
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004150:	2300      	movs	r3, #0
 8004152:	60fb      	str	r3, [r7, #12]
 8004154:	e00a      	b.n	800416c <init_time_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	009b      	lsls	r3, r3, #2
 800415c:	4413      	add	r3, r2
 800415e:	3304      	adds	r3, #4
 8004160:	f04f 0200 	mov.w	r2, #0
 8004164:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	3301      	adds	r3, #1
 800416a:	60fb      	str	r3, [r7, #12]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2b1a      	cmp	r3, #26
 8004170:	ddf1      	ble.n	8004156 <init_time_converter+0x1a>
    }

    /* Set conversion factors for time units (to convert to seconds) */
    converter->conversion_factors[UNIT_NANOSECOND] = 1e-9f;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a10      	ldr	r2, [pc, #64]	@ (80041b8 <init_time_converter+0x7c>)
 8004176:	649a      	str	r2, [r3, #72]	@ 0x48
    converter->conversion_factors[UNIT_MICROSECOND] = 1e-6f;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4a10      	ldr	r2, [pc, #64]	@ (80041bc <init_time_converter+0x80>)
 800417c:	64da      	str	r2, [r3, #76]	@ 0x4c
    converter->conversion_factors[UNIT_MILLISECOND] = 1e-3f;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a0f      	ldr	r2, [pc, #60]	@ (80041c0 <init_time_converter+0x84>)
 8004182:	651a      	str	r2, [r3, #80]	@ 0x50
    converter->conversion_factors[UNIT_SECOND] = 1.0f;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800418a:	655a      	str	r2, [r3, #84]	@ 0x54
    converter->conversion_factors[UNIT_MINUTE] = 60.0f;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a0d      	ldr	r2, [pc, #52]	@ (80041c4 <init_time_converter+0x88>)
 8004190:	659a      	str	r2, [r3, #88]	@ 0x58
    converter->conversion_factors[UNIT_HOUR] = 3600.0f;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a0c      	ldr	r2, [pc, #48]	@ (80041c8 <init_time_converter+0x8c>)
 8004196:	65da      	str	r2, [r3, #92]	@ 0x5c
    converter->conversion_factors[UNIT_DAY] = 86400.0f;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	4a0c      	ldr	r2, [pc, #48]	@ (80041cc <init_time_converter+0x90>)
 800419c:	661a      	str	r2, [r3, #96]	@ 0x60

    converter->to_base = NULL;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = NULL;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80041aa:	bf00      	nop
 80041ac:	3714      	adds	r7, #20
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	3089705f 	.word	0x3089705f
 80041bc:	358637bd 	.word	0x358637bd
 80041c0:	3a83126f 	.word	0x3a83126f
 80041c4:	42700000 	.word	0x42700000
 80041c8:	45610000 	.word	0x45610000
 80041cc:	47a8c000 	.word	0x47a8c000

080041d0 <init_temperature_converter>:

static void init_temperature_converter(UnitConverter *converter) {
 80041d0:	b480      	push	{r7}
 80041d2:	b085      	sub	sp, #20
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
    converter->type = UNIT_TYPE_TEMPERATURE;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2204      	movs	r2, #4
 80041dc:	701a      	strb	r2, [r3, #0]
    converter->base_unit = UNIT_CELSIUS;  /* Celsius is the base unit */
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2218      	movs	r2, #24
 80041e2:	705a      	strb	r2, [r3, #1]

    /* For temperature, all conversion factors are 0 because we use custom functions */
    for (int i = 0; i < UNIT_COUNT; i++) {
 80041e4:	2300      	movs	r3, #0
 80041e6:	60fb      	str	r3, [r7, #12]
 80041e8:	e00a      	b.n	8004200 <init_temperature_converter+0x30>
        converter->conversion_factors[i] = 0.0f;
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	009b      	lsls	r3, r3, #2
 80041f0:	4413      	add	r3, r2
 80041f2:	3304      	adds	r3, #4
 80041f4:	f04f 0200 	mov.w	r2, #0
 80041f8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < UNIT_COUNT; i++) {
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	3301      	adds	r3, #1
 80041fe:	60fb      	str	r3, [r7, #12]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2b1a      	cmp	r3, #26
 8004204:	ddf1      	ble.n	80041ea <init_temperature_converter+0x1a>
    }

    /* Set custom conversion functions for temperature */
    converter->to_base = temperature_to_base;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a05      	ldr	r2, [pc, #20]	@ (8004220 <init_temperature_converter+0x50>)
 800420a:	671a      	str	r2, [r3, #112]	@ 0x70
    converter->from_base = temperature_from_base;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	4a05      	ldr	r2, [pc, #20]	@ (8004224 <init_temperature_converter+0x54>)
 8004210:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004212:	bf00      	nop
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	08003ecd 	.word	0x08003ecd
 8004224:	08003f3d 	.word	0x08003f3d

08004228 <UnitConverter_init>:

/* Initialize the unit converter system */
void UnitConverter_init(UnitConverterSystem *system) {
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
    /* Initialize each unit type converter */
    init_length_converter(&system->converters[UNIT_TYPE_LENGTH]);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4618      	mov	r0, r3
 8004234:	f7ff feba 	bl	8003fac <init_length_converter>
    init_mass_converter(&system->converters[UNIT_TYPE_MASS]);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	3378      	adds	r3, #120	@ 0x78
 800423c:	4618      	mov	r0, r3
 800423e:	f7ff ff03 	bl	8004048 <init_mass_converter>
    init_angle_converter(&system->converters[UNIT_TYPE_ANGLE]);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	33f0      	adds	r3, #240	@ 0xf0
 8004246:	4618      	mov	r0, r3
 8004248:	f7ff ff42 	bl	80040d0 <init_angle_converter>
    init_time_converter(&system->converters[UNIT_TYPE_TIME]);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8004252:	4618      	mov	r0, r3
 8004254:	f7ff ff72 	bl	800413c <init_time_converter>
    init_temperature_converter(&system->converters[UNIT_TYPE_TEMPERATURE]);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 800425e:	4618      	mov	r0, r3
 8004260:	f7ff ffb6 	bl	80041d0 <init_temperature_converter>
}
 8004264:	bf00      	nop
 8004266:	3708      	adds	r7, #8
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <UnitConverter_get_unit_type>:

/* Get the unit type for a given unit */
UnitType UnitConverter_get_unit_type(Unit unit) {
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	4603      	mov	r3, r0
 8004274:	71fb      	strb	r3, [r7, #7]
    if (unit < UNIT_COUNT) {
 8004276:	79fb      	ldrb	r3, [r7, #7]
 8004278:	2b1a      	cmp	r3, #26
 800427a:	d803      	bhi.n	8004284 <UnitConverter_get_unit_type+0x18>
        return unit_types[unit];
 800427c:	79fb      	ldrb	r3, [r7, #7]
 800427e:	4a05      	ldr	r2, [pc, #20]	@ (8004294 <UnitConverter_get_unit_type+0x28>)
 8004280:	5cd3      	ldrb	r3, [r2, r3]
 8004282:	e000      	b.n	8004286 <UnitConverter_get_unit_type+0x1a>
    }
    return UNIT_TYPE_LENGTH; /* Default to length if invalid */
 8004284:	2300      	movs	r3, #0
}
 8004286:	4618      	mov	r0, r3
 8004288:	370c      	adds	r7, #12
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr
 8004292:	bf00      	nop
 8004294:	200000d4 	.word	0x200000d4

08004298 <UnitConverter_convert>:

/* Convert a value from one unit to another */
float UnitConverter_convert(UnitConverterSystem *system, float value, Unit from_unit, Unit to_unit) {
 8004298:	b580      	push	{r7, lr}
 800429a:	b088      	sub	sp, #32
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	ed87 0a02 	vstr	s0, [r7, #8]
 80042a4:	460b      	mov	r3, r1
 80042a6:	71fb      	strb	r3, [r7, #7]
 80042a8:	4613      	mov	r3, r2
 80042aa:	71bb      	strb	r3, [r7, #6]
    /* Check if units are of the same type */
    UnitType from_type = UnitConverter_get_unit_type(from_unit);
 80042ac:	79fb      	ldrb	r3, [r7, #7]
 80042ae:	4618      	mov	r0, r3
 80042b0:	f7ff ffdc 	bl	800426c <UnitConverter_get_unit_type>
 80042b4:	4603      	mov	r3, r0
 80042b6:	76fb      	strb	r3, [r7, #27]
    UnitType to_type = UnitConverter_get_unit_type(to_unit);
 80042b8:	79bb      	ldrb	r3, [r7, #6]
 80042ba:	4618      	mov	r0, r3
 80042bc:	f7ff ffd6 	bl	800426c <UnitConverter_get_unit_type>
 80042c0:	4603      	mov	r3, r0
 80042c2:	76bb      	strb	r3, [r7, #26]

    if (from_type != to_type) {
 80042c4:	7efa      	ldrb	r2, [r7, #27]
 80042c6:	7ebb      	ldrb	r3, [r7, #26]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d002      	beq.n	80042d2 <UnitConverter_convert+0x3a>
        /* Cannot convert between different unit types */
        return value;
 80042cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80042d0:	e03b      	b.n	800434a <UnitConverter_convert+0xb2>
    }

    /* Get the appropriate converter */
    UnitConverter *converter = &system->converters[from_type];
 80042d2:	7efa      	ldrb	r2, [r7, #27]
 80042d4:	4613      	mov	r3, r2
 80042d6:	011b      	lsls	r3, r3, #4
 80042d8:	1a9b      	subs	r3, r3, r2
 80042da:	00db      	lsls	r3, r3, #3
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	4413      	add	r3, r2
 80042e0:	617b      	str	r3, [r7, #20]

    /* Convert to base unit */
    float base_value;
    if (converter->to_base) {
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d009      	beq.n	80042fe <UnitConverter_convert+0x66>
        /* Use custom function if available */
        base_value = converter->to_base(value, from_unit);
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ee:	79fa      	ldrb	r2, [r7, #7]
 80042f0:	4610      	mov	r0, r2
 80042f2:	ed97 0a02 	vldr	s0, [r7, #8]
 80042f6:	4798      	blx	r3
 80042f8:	ed87 0a07 	vstr	s0, [r7, #28]
 80042fc:	e00c      	b.n	8004318 <UnitConverter_convert+0x80>
    } else {
        /* Use conversion factor */
        base_value = value * converter->conversion_factors[from_unit];
 80042fe:	79fb      	ldrb	r3, [r7, #7]
 8004300:	697a      	ldr	r2, [r7, #20]
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	3304      	adds	r3, #4
 8004308:	edd3 7a00 	vldr	s15, [r3]
 800430c:	ed97 7a02 	vldr	s14, [r7, #8]
 8004310:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004314:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    /* Convert from base unit to target unit */
    if (converter->from_base) {
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800431c:	2b00      	cmp	r3, #0
 800431e:	d009      	beq.n	8004334 <UnitConverter_convert+0x9c>
        /* Use custom function if available */
        return converter->from_base(base_value, to_unit);
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004324:	79ba      	ldrb	r2, [r7, #6]
 8004326:	4610      	mov	r0, r2
 8004328:	ed97 0a07 	vldr	s0, [r7, #28]
 800432c:	4798      	blx	r3
 800432e:	eef0 7a40 	vmov.f32	s15, s0
 8004332:	e00a      	b.n	800434a <UnitConverter_convert+0xb2>
    } else {
        /* Use conversion factor */
        return base_value / converter->conversion_factors[to_unit];
 8004334:	79bb      	ldrb	r3, [r7, #6]
 8004336:	697a      	ldr	r2, [r7, #20]
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	4413      	add	r3, r2
 800433c:	3304      	adds	r3, #4
 800433e:	ed93 7a00 	vldr	s14, [r3]
 8004342:	edd7 6a07 	vldr	s13, [r7, #28]
 8004346:	eec6 7a87 	vdiv.f32	s15, s13, s14
    }
}
 800434a:	eeb0 0a67 	vmov.f32	s0, s15
 800434e:	3720      	adds	r7, #32
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}

08004354 <UnitConverter_angle>:
        return UnitConverter_convert(system, value, from_unit, to_unit);
    }
    return value;
}

float UnitConverter_angle(UnitConverterSystem *system, float value, Unit from_unit, Unit to_unit) {
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	60f8      	str	r0, [r7, #12]
 800435c:	ed87 0a02 	vstr	s0, [r7, #8]
 8004360:	460b      	mov	r3, r1
 8004362:	71fb      	strb	r3, [r7, #7]
 8004364:	4613      	mov	r3, r2
 8004366:	71bb      	strb	r3, [r7, #6]
    if (UnitConverter_get_unit_type(from_unit) == UNIT_TYPE_ANGLE &&
 8004368:	79fb      	ldrb	r3, [r7, #7]
 800436a:	4618      	mov	r0, r3
 800436c:	f7ff ff7e 	bl	800426c <UnitConverter_get_unit_type>
 8004370:	4603      	mov	r3, r0
 8004372:	2b02      	cmp	r3, #2
 8004374:	d111      	bne.n	800439a <UnitConverter_angle+0x46>
        UnitConverter_get_unit_type(to_unit) == UNIT_TYPE_ANGLE) {
 8004376:	79bb      	ldrb	r3, [r7, #6]
 8004378:	4618      	mov	r0, r3
 800437a:	f7ff ff77 	bl	800426c <UnitConverter_get_unit_type>
 800437e:	4603      	mov	r3, r0
    if (UnitConverter_get_unit_type(from_unit) == UNIT_TYPE_ANGLE &&
 8004380:	2b02      	cmp	r3, #2
 8004382:	d10a      	bne.n	800439a <UnitConverter_angle+0x46>
        return UnitConverter_convert(system, value, from_unit, to_unit);
 8004384:	79ba      	ldrb	r2, [r7, #6]
 8004386:	79fb      	ldrb	r3, [r7, #7]
 8004388:	4619      	mov	r1, r3
 800438a:	ed97 0a02 	vldr	s0, [r7, #8]
 800438e:	68f8      	ldr	r0, [r7, #12]
 8004390:	f7ff ff82 	bl	8004298 <UnitConverter_convert>
 8004394:	eef0 7a40 	vmov.f32	s15, s0
 8004398:	e001      	b.n	800439e <UnitConverter_angle+0x4a>
    }
    return value;
 800439a:	edd7 7a02 	vldr	s15, [r7, #8]
}
 800439e:	eeb0 0a67 	vmov.f32	s0, s15
 80043a2:	3710      	adds	r7, #16
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b08c      	sub	sp, #48	@ 0x30
 80043ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80043ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80043b2:	2200      	movs	r2, #0
 80043b4:	601a      	str	r2, [r3, #0]
 80043b6:	605a      	str	r2, [r3, #4]
 80043b8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80043ba:	1d3b      	adds	r3, r7, #4
 80043bc:	2220      	movs	r2, #32
 80043be:	2100      	movs	r1, #0
 80043c0:	4618      	mov	r0, r3
 80043c2:	f009 ffa5 	bl	800e310 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80043c6:	4b39      	ldr	r3, [pc, #228]	@ (80044ac <MX_ADC1_Init+0x104>)
 80043c8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80043cc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80043ce:	4b37      	ldr	r3, [pc, #220]	@ (80044ac <MX_ADC1_Init+0x104>)
 80043d0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80043d4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80043d6:	4b35      	ldr	r3, [pc, #212]	@ (80044ac <MX_ADC1_Init+0x104>)
 80043d8:	2200      	movs	r2, #0
 80043da:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80043dc:	4b33      	ldr	r3, [pc, #204]	@ (80044ac <MX_ADC1_Init+0x104>)
 80043de:	2200      	movs	r2, #0
 80043e0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80043e2:	4b32      	ldr	r3, [pc, #200]	@ (80044ac <MX_ADC1_Init+0x104>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80043e8:	4b30      	ldr	r3, [pc, #192]	@ (80044ac <MX_ADC1_Init+0x104>)
 80043ea:	2201      	movs	r2, #1
 80043ec:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80043ee:	4b2f      	ldr	r3, [pc, #188]	@ (80044ac <MX_ADC1_Init+0x104>)
 80043f0:	2204      	movs	r2, #4
 80043f2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80043f4:	4b2d      	ldr	r3, [pc, #180]	@ (80044ac <MX_ADC1_Init+0x104>)
 80043f6:	2200      	movs	r2, #0
 80043f8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80043fa:	4b2c      	ldr	r3, [pc, #176]	@ (80044ac <MX_ADC1_Init+0x104>)
 80043fc:	2201      	movs	r2, #1
 80043fe:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8004400:	4b2a      	ldr	r3, [pc, #168]	@ (80044ac <MX_ADC1_Init+0x104>)
 8004402:	2202      	movs	r2, #2
 8004404:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004406:	4b29      	ldr	r3, [pc, #164]	@ (80044ac <MX_ADC1_Init+0x104>)
 8004408:	2200      	movs	r2, #0
 800440a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800440e:	4b27      	ldr	r3, [pc, #156]	@ (80044ac <MX_ADC1_Init+0x104>)
 8004410:	2200      	movs	r2, #0
 8004412:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004414:	4b25      	ldr	r3, [pc, #148]	@ (80044ac <MX_ADC1_Init+0x104>)
 8004416:	2200      	movs	r2, #0
 8004418:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800441a:	4b24      	ldr	r3, [pc, #144]	@ (80044ac <MX_ADC1_Init+0x104>)
 800441c:	2201      	movs	r2, #1
 800441e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004422:	4b22      	ldr	r3, [pc, #136]	@ (80044ac <MX_ADC1_Init+0x104>)
 8004424:	2200      	movs	r2, #0
 8004426:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8004428:	4b20      	ldr	r3, [pc, #128]	@ (80044ac <MX_ADC1_Init+0x104>)
 800442a:	2200      	movs	r2, #0
 800442c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004430:	481e      	ldr	r0, [pc, #120]	@ (80044ac <MX_ADC1_Init+0x104>)
 8004432:	f002 fe35 	bl	80070a0 <HAL_ADC_Init>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d001      	beq.n	8004440 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800443c:	f000 fed6 	bl	80051ec <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004440:	2300      	movs	r3, #0
 8004442:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004444:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004448:	4619      	mov	r1, r3
 800444a:	4818      	ldr	r0, [pc, #96]	@ (80044ac <MX_ADC1_Init+0x104>)
 800444c:	f003 ff54 	bl	80082f8 <HAL_ADCEx_MultiModeConfigChannel>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d001      	beq.n	800445a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004456:	f000 fec9 	bl	80051ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800445a:	4b15      	ldr	r3, [pc, #84]	@ (80044b0 <MX_ADC1_Init+0x108>)
 800445c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800445e:	2306      	movs	r3, #6
 8004460:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8004462:	2307      	movs	r3, #7
 8004464:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004466:	237f      	movs	r3, #127	@ 0x7f
 8004468:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800446a:	2304      	movs	r3, #4
 800446c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800446e:	2300      	movs	r3, #0
 8004470:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004472:	1d3b      	adds	r3, r7, #4
 8004474:	4619      	mov	r1, r3
 8004476:	480d      	ldr	r0, [pc, #52]	@ (80044ac <MX_ADC1_Init+0x104>)
 8004478:	f003 f8c0 	bl	80075fc <HAL_ADC_ConfigChannel>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d001      	beq.n	8004486 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8004482:	f000 feb3 	bl	80051ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8004486:	4b0b      	ldr	r3, [pc, #44]	@ (80044b4 <MX_ADC1_Init+0x10c>)
 8004488:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800448a:	230c      	movs	r3, #12
 800448c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800448e:	1d3b      	adds	r3, r7, #4
 8004490:	4619      	mov	r1, r3
 8004492:	4806      	ldr	r0, [pc, #24]	@ (80044ac <MX_ADC1_Init+0x104>)
 8004494:	f003 f8b2 	bl	80075fc <HAL_ADC_ConfigChannel>
 8004498:	4603      	mov	r3, r0
 800449a:	2b00      	cmp	r3, #0
 800449c:	d001      	beq.n	80044a2 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 800449e:	f000 fea5 	bl	80051ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80044a2:	bf00      	nop
 80044a4:	3730      	adds	r7, #48	@ 0x30
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	20000170 	.word	0x20000170
 80044b0:	19200040 	.word	0x19200040
 80044b4:	1d500080 	.word	0x1d500080

080044b8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b09e      	sub	sp, #120	@ 0x78
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044c0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	605a      	str	r2, [r3, #4]
 80044ca:	609a      	str	r2, [r3, #8]
 80044cc:	60da      	str	r2, [r3, #12]
 80044ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80044d0:	f107 0310 	add.w	r3, r7, #16
 80044d4:	2254      	movs	r2, #84	@ 0x54
 80044d6:	2100      	movs	r1, #0
 80044d8:	4618      	mov	r0, r3
 80044da:	f009 ff19 	bl	800e310 <memset>
  if(adcHandle->Instance==ADC1)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044e6:	d15e      	bne.n	80045a6 <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80044e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044ec:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80044ee:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80044f2:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80044f4:	f107 0310 	add.w	r3, r7, #16
 80044f8:	4618      	mov	r0, r3
 80044fa:	f005 fbf3 	bl	8009ce4 <HAL_RCCEx_PeriphCLKConfig>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d001      	beq.n	8004508 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8004504:	f000 fe72 	bl	80051ec <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004508:	4b29      	ldr	r3, [pc, #164]	@ (80045b0 <HAL_ADC_MspInit+0xf8>)
 800450a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800450c:	4a28      	ldr	r2, [pc, #160]	@ (80045b0 <HAL_ADC_MspInit+0xf8>)
 800450e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004512:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004514:	4b26      	ldr	r3, [pc, #152]	@ (80045b0 <HAL_ADC_MspInit+0xf8>)
 8004516:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004518:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800451c:	60fb      	str	r3, [r7, #12]
 800451e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004520:	4b23      	ldr	r3, [pc, #140]	@ (80045b0 <HAL_ADC_MspInit+0xf8>)
 8004522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004524:	4a22      	ldr	r2, [pc, #136]	@ (80045b0 <HAL_ADC_MspInit+0xf8>)
 8004526:	f043 0304 	orr.w	r3, r3, #4
 800452a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800452c:	4b20      	ldr	r3, [pc, #128]	@ (80045b0 <HAL_ADC_MspInit+0xf8>)
 800452e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004530:	f003 0304 	and.w	r3, r3, #4
 8004534:	60bb      	str	r3, [r7, #8]
 8004536:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004538:	2303      	movs	r3, #3
 800453a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800453c:	2303      	movs	r3, #3
 800453e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004540:	2300      	movs	r3, #0
 8004542:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004544:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004548:	4619      	mov	r1, r3
 800454a:	481a      	ldr	r0, [pc, #104]	@ (80045b4 <HAL_ADC_MspInit+0xfc>)
 800454c:	f004 fc1e 	bl	8008d8c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004550:	4b19      	ldr	r3, [pc, #100]	@ (80045b8 <HAL_ADC_MspInit+0x100>)
 8004552:	4a1a      	ldr	r2, [pc, #104]	@ (80045bc <HAL_ADC_MspInit+0x104>)
 8004554:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004556:	4b18      	ldr	r3, [pc, #96]	@ (80045b8 <HAL_ADC_MspInit+0x100>)
 8004558:	2205      	movs	r2, #5
 800455a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800455c:	4b16      	ldr	r3, [pc, #88]	@ (80045b8 <HAL_ADC_MspInit+0x100>)
 800455e:	2200      	movs	r2, #0
 8004560:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004562:	4b15      	ldr	r3, [pc, #84]	@ (80045b8 <HAL_ADC_MspInit+0x100>)
 8004564:	2200      	movs	r2, #0
 8004566:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004568:	4b13      	ldr	r3, [pc, #76]	@ (80045b8 <HAL_ADC_MspInit+0x100>)
 800456a:	2280      	movs	r2, #128	@ 0x80
 800456c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800456e:	4b12      	ldr	r3, [pc, #72]	@ (80045b8 <HAL_ADC_MspInit+0x100>)
 8004570:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004574:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004576:	4b10      	ldr	r3, [pc, #64]	@ (80045b8 <HAL_ADC_MspInit+0x100>)
 8004578:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800457c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800457e:	4b0e      	ldr	r3, [pc, #56]	@ (80045b8 <HAL_ADC_MspInit+0x100>)
 8004580:	2220      	movs	r2, #32
 8004582:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004584:	4b0c      	ldr	r3, [pc, #48]	@ (80045b8 <HAL_ADC_MspInit+0x100>)
 8004586:	2200      	movs	r2, #0
 8004588:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800458a:	480b      	ldr	r0, [pc, #44]	@ (80045b8 <HAL_ADC_MspInit+0x100>)
 800458c:	f004 f8cc 	bl	8008728 <HAL_DMA_Init>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d001      	beq.n	800459a <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 8004596:	f000 fe29 	bl	80051ec <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a06      	ldr	r2, [pc, #24]	@ (80045b8 <HAL_ADC_MspInit+0x100>)
 800459e:	655a      	str	r2, [r3, #84]	@ 0x54
 80045a0:	4a05      	ldr	r2, [pc, #20]	@ (80045b8 <HAL_ADC_MspInit+0x100>)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80045a6:	bf00      	nop
 80045a8:	3778      	adds	r7, #120	@ 0x78
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	40021000 	.word	0x40021000
 80045b4:	48000800 	.word	0x48000800
 80045b8:	200001dc 	.word	0x200001dc
 80045bc:	40020008 	.word	0x40020008

080045c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b082      	sub	sp, #8
 80045c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80045c6:	4b22      	ldr	r3, [pc, #136]	@ (8004650 <MX_DMA_Init+0x90>)
 80045c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045ca:	4a21      	ldr	r2, [pc, #132]	@ (8004650 <MX_DMA_Init+0x90>)
 80045cc:	f043 0304 	orr.w	r3, r3, #4
 80045d0:	6493      	str	r3, [r2, #72]	@ 0x48
 80045d2:	4b1f      	ldr	r3, [pc, #124]	@ (8004650 <MX_DMA_Init+0x90>)
 80045d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045d6:	f003 0304 	and.w	r3, r3, #4
 80045da:	607b      	str	r3, [r7, #4]
 80045dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80045de:	4b1c      	ldr	r3, [pc, #112]	@ (8004650 <MX_DMA_Init+0x90>)
 80045e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045e2:	4a1b      	ldr	r2, [pc, #108]	@ (8004650 <MX_DMA_Init+0x90>)
 80045e4:	f043 0301 	orr.w	r3, r3, #1
 80045e8:	6493      	str	r3, [r2, #72]	@ 0x48
 80045ea:	4b19      	ldr	r3, [pc, #100]	@ (8004650 <MX_DMA_Init+0x90>)
 80045ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045ee:	f003 0301 	and.w	r3, r3, #1
 80045f2:	603b      	str	r3, [r7, #0]
 80045f4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80045f6:	2200      	movs	r2, #0
 80045f8:	2100      	movs	r1, #0
 80045fa:	200b      	movs	r0, #11
 80045fc:	f004 f85f 	bl	80086be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004600:	200b      	movs	r0, #11
 8004602:	f004 f876 	bl	80086f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004606:	2200      	movs	r2, #0
 8004608:	2100      	movs	r1, #0
 800460a:	200c      	movs	r0, #12
 800460c:	f004 f857 	bl	80086be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004610:	200c      	movs	r0, #12
 8004612:	f004 f86e 	bl	80086f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8004616:	2200      	movs	r2, #0
 8004618:	2100      	movs	r1, #0
 800461a:	200d      	movs	r0, #13
 800461c:	f004 f84f 	bl	80086be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8004620:	200d      	movs	r0, #13
 8004622:	f004 f866 	bl	80086f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8004626:	2200      	movs	r2, #0
 8004628:	2100      	movs	r1, #0
 800462a:	200e      	movs	r0, #14
 800462c:	f004 f847 	bl	80086be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8004630:	200e      	movs	r0, #14
 8004632:	f004 f85e 	bl	80086f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8004636:	2200      	movs	r2, #0
 8004638:	2100      	movs	r1, #0
 800463a:	200f      	movs	r0, #15
 800463c:	f004 f83f 	bl	80086be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8004640:	200f      	movs	r0, #15
 8004642:	f004 f856 	bl	80086f2 <HAL_NVIC_EnableIRQ>

}
 8004646:	bf00      	nop
 8004648:	3708      	adds	r7, #8
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	40021000 	.word	0x40021000

08004654 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b08a      	sub	sp, #40	@ 0x28
 8004658:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800465a:	f107 0314 	add.w	r3, r7, #20
 800465e:	2200      	movs	r2, #0
 8004660:	601a      	str	r2, [r3, #0]
 8004662:	605a      	str	r2, [r3, #4]
 8004664:	609a      	str	r2, [r3, #8]
 8004666:	60da      	str	r2, [r3, #12]
 8004668:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800466a:	4b55      	ldr	r3, [pc, #340]	@ (80047c0 <MX_GPIO_Init+0x16c>)
 800466c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800466e:	4a54      	ldr	r2, [pc, #336]	@ (80047c0 <MX_GPIO_Init+0x16c>)
 8004670:	f043 0304 	orr.w	r3, r3, #4
 8004674:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004676:	4b52      	ldr	r3, [pc, #328]	@ (80047c0 <MX_GPIO_Init+0x16c>)
 8004678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800467a:	f003 0304 	and.w	r3, r3, #4
 800467e:	613b      	str	r3, [r7, #16]
 8004680:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004682:	4b4f      	ldr	r3, [pc, #316]	@ (80047c0 <MX_GPIO_Init+0x16c>)
 8004684:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004686:	4a4e      	ldr	r2, [pc, #312]	@ (80047c0 <MX_GPIO_Init+0x16c>)
 8004688:	f043 0320 	orr.w	r3, r3, #32
 800468c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800468e:	4b4c      	ldr	r3, [pc, #304]	@ (80047c0 <MX_GPIO_Init+0x16c>)
 8004690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004692:	f003 0320 	and.w	r3, r3, #32
 8004696:	60fb      	str	r3, [r7, #12]
 8004698:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800469a:	4b49      	ldr	r3, [pc, #292]	@ (80047c0 <MX_GPIO_Init+0x16c>)
 800469c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800469e:	4a48      	ldr	r2, [pc, #288]	@ (80047c0 <MX_GPIO_Init+0x16c>)
 80046a0:	f043 0301 	orr.w	r3, r3, #1
 80046a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046a6:	4b46      	ldr	r3, [pc, #280]	@ (80047c0 <MX_GPIO_Init+0x16c>)
 80046a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	60bb      	str	r3, [r7, #8]
 80046b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80046b2:	4b43      	ldr	r3, [pc, #268]	@ (80047c0 <MX_GPIO_Init+0x16c>)
 80046b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046b6:	4a42      	ldr	r2, [pc, #264]	@ (80047c0 <MX_GPIO_Init+0x16c>)
 80046b8:	f043 0302 	orr.w	r3, r3, #2
 80046bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046be:	4b40      	ldr	r3, [pc, #256]	@ (80047c0 <MX_GPIO_Init+0x16c>)
 80046c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	607b      	str	r3, [r7, #4]
 80046c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_9|PILOT_Pin, GPIO_PIN_RESET);
 80046ca:	2200      	movs	r2, #0
 80046cc:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 80046d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80046d4:	f004 fcf4 	bl	80090c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80046d8:	2200      	movs	r2, #0
 80046da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80046de:	4839      	ldr	r0, [pc, #228]	@ (80047c4 <MX_GPIO_Init+0x170>)
 80046e0:	f004 fcee 	bl	80090c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80046e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80046e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80046ea:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80046ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046f0:	2300      	movs	r3, #0
 80046f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80046f4:	f107 0314 	add.w	r3, r7, #20
 80046f8:	4619      	mov	r1, r3
 80046fa:	4832      	ldr	r0, [pc, #200]	@ (80047c4 <MX_GPIO_Init+0x170>)
 80046fc:	f004 fb46 	bl	8008d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA9 PILOT_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_9|PILOT_Pin;
 8004700:	f44f 63c4 	mov.w	r3, #1568	@ 0x620
 8004704:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004706:	2301      	movs	r3, #1
 8004708:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800470a:	2300      	movs	r3, #0
 800470c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800470e:	2300      	movs	r3, #0
 8004710:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004712:	f107 0314 	add.w	r3, r7, #20
 8004716:	4619      	mov	r1, r3
 8004718:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800471c:	f004 fb36 	bl	8008d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : LOWER_LIM_Pin UPPER_LIM_Pin */
  GPIO_InitStruct.Pin = LOWER_LIM_Pin|UPPER_LIM_Pin;
 8004720:	2306      	movs	r3, #6
 8004722:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004724:	2300      	movs	r3, #0
 8004726:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004728:	2302      	movs	r3, #2
 800472a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800472c:	f107 0314 	add.w	r3, r7, #20
 8004730:	4619      	mov	r1, r3
 8004732:	4825      	ldr	r0, [pc, #148]	@ (80047c8 <MX_GPIO_Init+0x174>)
 8004734:	f004 fb2a 	bl	8008d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : LOWER_PHOTO_Pin EMER_Pin PROX_Pin J1_Pin */
  GPIO_InitStruct.Pin = LOWER_PHOTO_Pin|EMER_Pin|PROX_Pin|J1_Pin;
 8004738:	f241 03b0 	movw	r3, #4272	@ 0x10b0
 800473c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800473e:	2300      	movs	r3, #0
 8004740:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004742:	2300      	movs	r3, #0
 8004744:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004746:	f107 0314 	add.w	r3, r7, #20
 800474a:	4619      	mov	r1, r3
 800474c:	481e      	ldr	r0, [pc, #120]	@ (80047c8 <MX_GPIO_Init+0x174>)
 800474e:	f004 fb1d 	bl	8008d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004752:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004756:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004758:	2301      	movs	r3, #1
 800475a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800475c:	2300      	movs	r3, #0
 800475e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004760:	2300      	movs	r3, #0
 8004762:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004764:	f107 0314 	add.w	r3, r7, #20
 8004768:	4619      	mov	r1, r3
 800476a:	4816      	ldr	r0, [pc, #88]	@ (80047c4 <MX_GPIO_Init+0x170>)
 800476c:	f004 fb0e 	bl	8008d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : UPPER_PHOTO_Pin */
  GPIO_InitStruct.Pin = UPPER_PHOTO_Pin;
 8004770:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004774:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004776:	2300      	movs	r3, #0
 8004778:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800477a:	2300      	movs	r3, #0
 800477c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UPPER_PHOTO_GPIO_Port, &GPIO_InitStruct);
 800477e:	f107 0314 	add.w	r3, r7, #20
 8004782:	4619      	mov	r1, r3
 8004784:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004788:	f004 fb00 	bl	8008d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : J3_Pin J4_Pin J2_Pin */
  GPIO_InitStruct.Pin = J3_Pin|J4_Pin|J2_Pin;
 800478c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8004790:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004792:	2300      	movs	r3, #0
 8004794:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004796:	2300      	movs	r3, #0
 8004798:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800479a:	f107 0314 	add.w	r3, r7, #20
 800479e:	4619      	mov	r1, r3
 80047a0:	4808      	ldr	r0, [pc, #32]	@ (80047c4 <MX_GPIO_Init+0x170>)
 80047a2:	f004 faf3 	bl	8008d8c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80047a6:	2200      	movs	r2, #0
 80047a8:	2100      	movs	r1, #0
 80047aa:	2028      	movs	r0, #40	@ 0x28
 80047ac:	f003 ff87 	bl	80086be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80047b0:	2028      	movs	r0, #40	@ 0x28
 80047b2:	f003 ff9e 	bl	80086f2 <HAL_NVIC_EnableIRQ>

}
 80047b6:	bf00      	nop
 80047b8:	3728      	adds	r7, #40	@ 0x28
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	40021000 	.word	0x40021000
 80047c4:	48000800 	.word	0x48000800
 80047c8:	48000400 	.word	0x48000400

080047cc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80047cc:	b480      	push	{r7}
 80047ce:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80047d0:	f3bf 8f4f 	dsb	sy
}
 80047d4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80047d6:	4b06      	ldr	r3, [pc, #24]	@ (80047f0 <__NVIC_SystemReset+0x24>)
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80047de:	4904      	ldr	r1, [pc, #16]	@ (80047f0 <__NVIC_SystemReset+0x24>)
 80047e0:	4b04      	ldr	r3, [pc, #16]	@ (80047f4 <__NVIC_SystemReset+0x28>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80047e6:	f3bf 8f4f 	dsb	sy
}
 80047ea:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80047ec:	bf00      	nop
 80047ee:	e7fd      	b.n	80047ec <__NVIC_SystemReset+0x20>
 80047f0:	e000ed00 	.word	0xe000ed00
 80047f4:	05fa0004 	.word	0x05fa0004

080047f8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80047f8:	b590      	push	{r4, r7, lr}
 80047fa:	ed2d 8b02 	vpush	{d8}
 80047fe:	b089      	sub	sp, #36	@ 0x24
 8004800:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8004802:	f002 f998 	bl	8006b36 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8004806:	f000 f9bd 	bl	8004b84 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800480a:	f7ff ff23 	bl	8004654 <MX_GPIO_Init>
	MX_DMA_Init();
 800480e:	f7ff fed7 	bl	80045c0 <MX_DMA_Init>
	MX_ADC1_Init();
 8004812:	f7ff fdc9 	bl	80043a8 <MX_ADC1_Init>
	MX_TIM2_Init();
 8004816:	f001 fbc9 	bl	8005fac <MX_TIM2_Init>
	MX_TIM3_Init();
 800481a:	f001 fc15 	bl	8006048 <MX_TIM3_Init>
	MX_TIM4_Init();
 800481e:	f001 fc69 	bl	80060f4 <MX_TIM4_Init>
	MX_TIM5_Init();
 8004822:	f001 fcbd 	bl	80061a0 <MX_TIM5_Init>
	MX_TIM8_Init();
 8004826:	f001 fd09 	bl	800623c <MX_TIM8_Init>
	MX_USART2_UART_Init();
 800482a:	f001 ffad 	bl	8006788 <MX_USART2_UART_Init>
	MX_TIM16_Init();
 800482e:	f001 fdc3 	bl	80063b8 <MX_TIM16_Init>
	MX_TIM1_Init();
 8004832:	f001 fb27 	bl	8005e84 <MX_TIM1_Init>
	MX_LPUART1_UART_Init();
 8004836:	f001 ff5d 	bl	80066f4 <MX_LPUART1_UART_Init>
	/* USER CODE BEGIN 2 */
	plotter_begin();
 800483a:	f000 fcdd 	bl	80051f8 <plotter_begin>
//			pristrajectoryActive = true;
//
//			trajectory_sequence_index = (trajectory_sequence_index + 1) % 4;
//		}
//		button_pressed_previous = b1;
		if (b1 && !button_pressed_previous && !revtrajectoryActive) {
 800483e:	4bbc      	ldr	r3, [pc, #752]	@ (8004b30 <main+0x338>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	f000 815a 	beq.w	8004afc <main+0x304>
 8004848:	4bba      	ldr	r3, [pc, #744]	@ (8004b34 <main+0x33c>)
 800484a:	781b      	ldrb	r3, [r3, #0]
 800484c:	2b00      	cmp	r3, #0
 800484e:	f040 8155 	bne.w	8004afc <main+0x304>
 8004852:	4bb9      	ldr	r3, [pc, #740]	@ (8004b38 <main+0x340>)
 8004854:	781b      	ldrb	r3, [r3, #0]
 8004856:	f083 0301 	eor.w	r3, r3, #1
 800485a:	b2db      	uxtb	r3, r3
 800485c:	2b00      	cmp	r3, #0
 800485e:	f000 814d 	beq.w	8004afc <main+0x304>
			revEva.t = 0.0f;
 8004862:	4bb6      	ldr	r3, [pc, #728]	@ (8004b3c <main+0x344>)
 8004864:	f04f 0200 	mov.w	r2, #0
 8004868:	60da      	str	r2, [r3, #12]
			revEva.isFinised = false;
 800486a:	4bb4      	ldr	r3, [pc, #720]	@ (8004b3c <main+0x344>)
 800486c:	2200      	movs	r2, #0
 800486e:	741a      	strb	r2, [r3, #16]

			// Get ABSOLUTE current position
			rev_initial_p = revolute_encoder.rads;
 8004870:	4bb3      	ldr	r3, [pc, #716]	@ (8004b40 <main+0x348>)
 8004872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004874:	4ab3      	ldr	r2, [pc, #716]	@ (8004b44 <main+0x34c>)
 8004876:	6013      	str	r3, [r2, #0]

			// Normalize current position to [0, 2π]
			float normalized_current = fmodf(revolute_encoder.rads, 2 * PI);
 8004878:	4bb1      	ldr	r3, [pc, #708]	@ (8004b40 <main+0x348>)
 800487a:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 800487e:	eddf 0ab2 	vldr	s1, [pc, #712]	@ 8004b48 <main+0x350>
 8004882:	eeb0 0a67 	vmov.f32	s0, s15
 8004886:	f009 fdeb 	bl	800e460 <fmodf>
 800488a:	ed87 0a07 	vstr	s0, [r7, #28]
			if (normalized_current < 0) {
 800488e:	edd7 7a07 	vldr	s15, [r7, #28]
 8004892:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800489a:	d507      	bpl.n	80048ac <main+0xb4>
				normalized_current += 2 * PI;
 800489c:	edd7 7a07 	vldr	s15, [r7, #28]
 80048a0:	ed9f 7aa9 	vldr	s14, [pc, #676]	@ 8004b48 <main+0x350>
 80048a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80048a8:	edc7 7a07 	vstr	s15, [r7, #28]
			}

			// Get target position in degrees, convert to radians
			float target_degrees =
					trajectory_sequence[trajectory_sequence_index];
 80048ac:	4ba7      	ldr	r3, [pc, #668]	@ (8004b4c <main+0x354>)
 80048ae:	781b      	ldrb	r3, [r3, #0]
			float target_degrees =
 80048b0:	4aa7      	ldr	r2, [pc, #668]	@ (8004b50 <main+0x358>)
 80048b2:	009b      	lsls	r3, r3, #2
 80048b4:	4413      	add	r3, r2
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	617b      	str	r3, [r7, #20]
			float target_radians = UnitConverter_angle(&converter_system,
 80048ba:	220f      	movs	r2, #15
 80048bc:	210e      	movs	r1, #14
 80048be:	ed97 0a05 	vldr	s0, [r7, #20]
 80048c2:	48a4      	ldr	r0, [pc, #656]	@ (8004b54 <main+0x35c>)
 80048c4:	f7ff fd46 	bl	8004354 <UnitConverter_angle>
 80048c8:	ed87 0a04 	vstr	s0, [r7, #16]
					target_degrees, UNIT_DEGREE, UNIT_RADIAN);

			// Normalize target to [0, 2π]
			float normalized_target = fmodf(target_radians, 2 * PI);
 80048cc:	eddf 0a9e 	vldr	s1, [pc, #632]	@ 8004b48 <main+0x350>
 80048d0:	ed97 0a04 	vldr	s0, [r7, #16]
 80048d4:	f009 fdc4 	bl	800e460 <fmodf>
 80048d8:	ed87 0a03 	vstr	s0, [r7, #12]
			if (normalized_target < 0) {
 80048dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80048e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80048e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048e8:	d507      	bpl.n	80048fa <main+0x102>
				normalized_target += 2 * PI;
 80048ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80048ee:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8004b48 <main+0x350>
 80048f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80048f6:	edc7 7a03 	vstr	s15, [r7, #12]
			}

			// Convert to degrees for easier logic
			float current_deg = normalized_current * 180.0f / PI;
 80048fa:	edd7 7a07 	vldr	s15, [r7, #28]
 80048fe:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8004b58 <main+0x360>
 8004902:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004906:	eddf 6a95 	vldr	s13, [pc, #596]	@ 8004b5c <main+0x364>
 800490a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800490e:	edc7 7a02 	vstr	s15, [r7, #8]
			float target_deg = target_degrees; // Already in degrees
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	607b      	str	r3, [r7, #4]

			// SIMPLIFIED APPROACH: Define explicit rules for movements
			float movement_deg = 0.0f;
 8004916:	f04f 0300 	mov.w	r3, #0
 800491a:	61bb      	str	r3, [r7, #24]

			// If both angles are on the same side of 180°
			if ((current_deg < 180 && target_deg < 180)
 800491c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004920:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8004b58 <main+0x360>
 8004924:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800492c:	d508      	bpl.n	8004940 <main+0x148>
 800492e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004932:	ed9f 7a89 	vldr	s14, [pc, #548]	@ 8004b58 <main+0x360>
 8004936:	eef4 7ac7 	vcmpe.f32	s15, s14
 800493a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800493e:	d411      	bmi.n	8004964 <main+0x16c>
					|| (current_deg >= 180 && target_deg >= 180)) {
 8004940:	edd7 7a02 	vldr	s15, [r7, #8]
 8004944:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8004b58 <main+0x360>
 8004948:	eef4 7ac7 	vcmpe.f32	s15, s14
 800494c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004950:	db33      	blt.n	80049ba <main+0x1c2>
 8004952:	edd7 7a01 	vldr	s15, [r7, #4]
 8004956:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8004b58 <main+0x360>
 800495a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800495e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004962:	db2a      	blt.n	80049ba <main+0x1c2>

				// Simple case - take shortest path
				movement_deg = target_deg - current_deg;
 8004964:	ed97 7a01 	vldr	s14, [r7, #4]
 8004968:	edd7 7a02 	vldr	s15, [r7, #8]
 800496c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004970:	edc7 7a06 	vstr	s15, [r7, #24]

				// Ensure shortest path
				if (movement_deg > 180)
 8004974:	edd7 7a06 	vldr	s15, [r7, #24]
 8004978:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8004b58 <main+0x360>
 800497c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004984:	dd07      	ble.n	8004996 <main+0x19e>
					movement_deg -= 360;
 8004986:	edd7 7a06 	vldr	s15, [r7, #24]
 800498a:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 8004b60 <main+0x368>
 800498e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004992:	edc7 7a06 	vstr	s15, [r7, #24]
				if (movement_deg < -180)
 8004996:	edd7 7a06 	vldr	s15, [r7, #24]
 800499a:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8004b64 <main+0x36c>
 800499e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049a6:	d562      	bpl.n	8004a6e <main+0x276>
					movement_deg += 360;
 80049a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80049ac:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8004b60 <main+0x368>
 80049b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80049b4:	edc7 7a06 	vstr	s15, [r7, #24]
				if (movement_deg < -180)
 80049b8:	e059      	b.n	8004a6e <main+0x276>
			}
			// If we need to cross the 180° boundary
			else {
				// Explicitly determine direction to avoid crossing 180°
				if (current_deg < 180) {
 80049ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80049be:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8004b58 <main+0x360>
 80049c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80049c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049ca:	d52a      	bpl.n	8004a22 <main+0x22a>
					// Current < 180, target > 180
					// Go counterclockwise through 0°
					if (current_deg < target_deg - 180) {
 80049cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80049d0:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8004b58 <main+0x360>
 80049d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80049d8:	ed97 7a02 	vldr	s14, [r7, #8]
 80049dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80049e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049e4:	d50e      	bpl.n	8004a04 <main+0x20c>
						movement_deg = -(current_deg + (360 - target_deg)); // Negative = clockwise
 80049e6:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8004b60 <main+0x368>
 80049ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80049ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80049f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80049f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049fa:	eef1 7a67 	vneg.f32	s15, s15
 80049fe:	edc7 7a06 	vstr	s15, [r7, #24]
 8004a02:	e034      	b.n	8004a6e <main+0x276>
					} else {
						movement_deg = -(current_deg - target_deg + 360); // Negative = clockwise
 8004a04:	ed97 7a02 	vldr	s14, [r7, #8]
 8004a08:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a10:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8004b60 <main+0x368>
 8004a14:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004a18:	eef1 7a67 	vneg.f32	s15, s15
 8004a1c:	edc7 7a06 	vstr	s15, [r7, #24]
 8004a20:	e025      	b.n	8004a6e <main+0x276>
					}
				} else {
					// Current > 180, target < 180
					// Go clockwise through 0°
					if (target_deg < current_deg - 180) {
 8004a22:	edd7 7a02 	vldr	s15, [r7, #8]
 8004a26:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8004b58 <main+0x360>
 8004a2a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004a2e:	ed97 7a01 	vldr	s14, [r7, #4]
 8004a32:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a3a:	d50c      	bpl.n	8004a56 <main+0x25e>
						movement_deg = 360 - current_deg + target_deg; // Positive = counterclockwise
 8004a3c:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8004b60 <main+0x368>
 8004a40:	edd7 7a02 	vldr	s15, [r7, #8]
 8004a44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a48:	ed97 7a01 	vldr	s14, [r7, #4]
 8004a4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a50:	edc7 7a06 	vstr	s15, [r7, #24]
 8004a54:	e00b      	b.n	8004a6e <main+0x276>
					} else {
						movement_deg = target_deg - current_deg + 360; // Positive = counterclockwise
 8004a56:	ed97 7a01 	vldr	s14, [r7, #4]
 8004a5a:	edd7 7a02 	vldr	s15, [r7, #8]
 8004a5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004a62:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8004b60 <main+0x368>
 8004a66:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004a6a:	edc7 7a06 	vstr	s15, [r7, #24]
					}
				}
			}

			// Convert to radians and apply to absolute position
			float movement_rad = movement_deg * PI / 180.0f;
 8004a6e:	edd7 7a06 	vldr	s15, [r7, #24]
 8004a72:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8004b5c <main+0x364>
 8004a76:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004a7a:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8004b58 <main+0x360>
 8004a7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a82:	edc7 7a00 	vstr	s15, [r7]
			rev_target_p = rev_initial_p + movement_rad;
 8004a86:	4b2f      	ldr	r3, [pc, #188]	@ (8004b44 <main+0x34c>)
 8004a88:	ed93 7a00 	vldr	s14, [r3]
 8004a8c:	edd7 7a00 	vldr	s15, [r7]
 8004a90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a94:	4b34      	ldr	r3, [pc, #208]	@ (8004b68 <main+0x370>)
 8004a96:	edc3 7a00 	vstr	s15, [r3]

			// Generate trajectory
			Trapezoidal_Generator(&revGen, rev_initial_p, rev_target_p,
 8004a9a:	4b2a      	ldr	r3, [pc, #168]	@ (8004b44 <main+0x34c>)
 8004a9c:	ed93 8a00 	vldr	s16, [r3]
 8004aa0:	4b31      	ldr	r3, [pc, #196]	@ (8004b68 <main+0x370>)
 8004aa2:	edd3 8a00 	vldr	s17, [r3]
					ZGX45RGG_150RPM_Constant.qd_max,
 8004aa6:	4b31      	ldr	r3, [pc, #196]	@ (8004b6c <main+0x374>)
 8004aa8:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
			Trapezoidal_Generator(&revGen, rev_initial_p, rev_target_p,
 8004aac:	4610      	mov	r0, r2
 8004aae:	4619      	mov	r1, r3
 8004ab0:	f7fc f850 	bl	8000b54 <__aeabi_d2f>
 8004ab4:	4604      	mov	r4, r0
					ZGX45RGG_150RPM_Constant.qdd_max);
 8004ab6:	4b2d      	ldr	r3, [pc, #180]	@ (8004b6c <main+0x374>)
 8004ab8:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
			Trapezoidal_Generator(&revGen, rev_initial_p, rev_target_p,
 8004abc:	4610      	mov	r0, r2
 8004abe:	4619      	mov	r1, r3
 8004ac0:	f7fc f848 	bl	8000b54 <__aeabi_d2f>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	ee01 3a90 	vmov	s3, r3
 8004aca:	ee01 4a10 	vmov	s2, r4
 8004ace:	eef0 0a68 	vmov.f32	s1, s17
 8004ad2:	eeb0 0a48 	vmov.f32	s0, s16
 8004ad6:	4826      	ldr	r0, [pc, #152]	@ (8004b70 <main+0x378>)
 8004ad8:	f7fe ffe3 	bl	8003aa2 <Trapezoidal_Generator>

			revtrajectoryActive = true;
 8004adc:	4b16      	ldr	r3, [pc, #88]	@ (8004b38 <main+0x340>)
 8004ade:	2201      	movs	r2, #1
 8004ae0:	701a      	strb	r2, [r3, #0]
			trajectory_sequence_index = (trajectory_sequence_index + 1) % 4;
 8004ae2:	4b1a      	ldr	r3, [pc, #104]	@ (8004b4c <main+0x354>)
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	3301      	adds	r3, #1
 8004ae8:	425a      	negs	r2, r3
 8004aea:	f003 0303 	and.w	r3, r3, #3
 8004aee:	f002 0203 	and.w	r2, r2, #3
 8004af2:	bf58      	it	pl
 8004af4:	4253      	negpl	r3, r2
 8004af6:	b2da      	uxtb	r2, r3
 8004af8:	4b14      	ldr	r3, [pc, #80]	@ (8004b4c <main+0x354>)
 8004afa:	701a      	strb	r2, [r3, #0]
		}

		button_pressed_previous = b1;
 8004afc:	4b0c      	ldr	r3, [pc, #48]	@ (8004b30 <main+0x338>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	b2da      	uxtb	r2, r3
 8004b02:	4b0c      	ldr	r3, [pc, #48]	@ (8004b34 <main+0x33c>)
 8004b04:	701a      	strb	r2, [r3, #0]

		if (b2) {
 8004b06:	4b1b      	ldr	r3, [pc, #108]	@ (8004b74 <main+0x37c>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d002      	beq.n	8004b14 <main+0x31c>
			home = 1;
 8004b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8004b78 <main+0x380>)
 8004b10:	2201      	movs	r2, #1
 8004b12:	601a      	str	r2, [r3, #0]
		}

		if (b3) {
 8004b14:	4b19      	ldr	r3, [pc, #100]	@ (8004b7c <main+0x384>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d002      	beq.n	8004b22 <main+0x32a>
			home = 99;
 8004b1c:	4b16      	ldr	r3, [pc, #88]	@ (8004b78 <main+0x380>)
 8004b1e:	2263      	movs	r2, #99	@ 0x63
 8004b20:	601a      	str	r2, [r3, #0]
		}

		if (b4) {
 8004b22:	4b17      	ldr	r3, [pc, #92]	@ (8004b80 <main+0x388>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	f43f ae89 	beq.w	800483e <main+0x46>
			NVIC_SystemReset();
 8004b2c:	f7ff fe4e 	bl	80047cc <__NVIC_SystemReset>
 8004b30:	200017c8 	.word	0x200017c8
 8004b34:	20000295 	.word	0x20000295
 8004b38:	20000264 	.word	0x20000264
 8004b3c:	20000250 	.word	0x20000250
 8004b40:	200003a8 	.word	0x200003a8
 8004b44:	20000268 	.word	0x20000268
 8004b48:	40c90fdb 	.word	0x40c90fdb
 8004b4c:	20000294 	.word	0x20000294
 8004b50:	08010088 	.word	0x08010088
 8004b54:	20000718 	.word	0x20000718
 8004b58:	43340000 	.word	0x43340000
 8004b5c:	40490fdb 	.word	0x40490fdb
 8004b60:	43b40000 	.word	0x43b40000
 8004b64:	c3340000 	.word	0xc3340000
 8004b68:	2000026c 	.word	0x2000026c
 8004b6c:	20000000 	.word	0x20000000
 8004b70:	2000023c 	.word	0x2000023c
 8004b74:	200017cc 	.word	0x200017cc
 8004b78:	20000290 	.word	0x20000290
 8004b7c:	200017d0 	.word	0x200017d0
 8004b80:	200017d4 	.word	0x200017d4

08004b84 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b094      	sub	sp, #80	@ 0x50
 8004b88:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8004b8a:	f107 0318 	add.w	r3, r7, #24
 8004b8e:	2238      	movs	r2, #56	@ 0x38
 8004b90:	2100      	movs	r1, #0
 8004b92:	4618      	mov	r0, r3
 8004b94:	f009 fbbc 	bl	800e310 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8004b98:	1d3b      	adds	r3, r7, #4
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	601a      	str	r2, [r3, #0]
 8004b9e:	605a      	str	r2, [r3, #4]
 8004ba0:	609a      	str	r2, [r3, #8]
 8004ba2:	60da      	str	r2, [r3, #12]
 8004ba4:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8004ba6:	2000      	movs	r0, #0
 8004ba8:	f004 faba 	bl	8009120 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004bac:	2302      	movs	r3, #2
 8004bae:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004bb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004bb4:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004bb6:	2340      	movs	r3, #64	@ 0x40
 8004bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004bba:	2302      	movs	r3, #2
 8004bbc:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8004bc2:	2304      	movs	r3, #4
 8004bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8004bc6:	2355      	movs	r3, #85	@ 0x55
 8004bc8:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004bca:	2302      	movs	r3, #2
 8004bcc:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004bce:	2302      	movs	r3, #2
 8004bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004bd2:	2302      	movs	r3, #2
 8004bd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004bd6:	f107 0318 	add.w	r3, r7, #24
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f004 fb54 	bl	8009288 <HAL_RCC_OscConfig>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d001      	beq.n	8004bea <SystemClock_Config+0x66>
		Error_Handler();
 8004be6:	f000 fb01 	bl	80051ec <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8004bea:	230f      	movs	r3, #15
 8004bec:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8004bfe:	1d3b      	adds	r3, r7, #4
 8004c00:	2104      	movs	r1, #4
 8004c02:	4618      	mov	r0, r3
 8004c04:	f004 fe52 	bl	80098ac <HAL_RCC_ClockConfig>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d001      	beq.n	8004c12 <SystemClock_Config+0x8e>
		Error_Handler();
 8004c0e:	f000 faed 	bl	80051ec <Error_Handler>
	}
}
 8004c12:	bf00      	nop
 8004c14:	3750      	adds	r7, #80	@ 0x50
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
	...

08004c1c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8004c1c:	b480      	push	{r7}
 8004c1e:	b083      	sub	sp, #12
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	4603      	mov	r3, r0
 8004c24:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == EMER_Pin) {
 8004c26:	88fb      	ldrh	r3, [r7, #6]
 8004c28:	2b10      	cmp	r3, #16
 8004c2a:	d105      	bne.n	8004c38 <HAL_GPIO_EXTI_Callback+0x1c>
		rs_current_state = RS_EMERGENCY_TRIGGED;
 8004c2c:	4b05      	ldr	r3, [pc, #20]	@ (8004c44 <HAL_GPIO_EXTI_Callback+0x28>)
 8004c2e:	2205      	movs	r2, #5
 8004c30:	701a      	strb	r2, [r3, #0]
		emer_state = PUSHED;
 8004c32:	4b05      	ldr	r3, [pc, #20]	@ (8004c48 <HAL_GPIO_EXTI_Callback+0x2c>)
 8004c34:	2200      	movs	r2, #0
 8004c36:	701a      	strb	r2, [r3, #0]
	}
}
 8004c38:	bf00      	nop
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr
 8004c44:	200000ef 	.word	0x200000ef
 8004c48:	200000f2 	.word	0x200000f2

08004c4c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8004c4c:	b480      	push	{r7}
 8004c4e:	b083      	sub	sp, #12
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
	if (huart == &hlpuart1) {

	}
}
 8004c54:	bf00      	nop
 8004c56:	370c      	adds	r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr

08004c60 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8004c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c64:	ed2d 8b02 	vpush	{d8}
 8004c68:	b083      	sub	sp, #12
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4ab2      	ldr	r2, [pc, #712]	@ (8004f3c <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	f040 828a 	bne.w	800518c <HAL_TIM_PeriodElapsedCallback+0x52c>
		plotter_update_sensors();
 8004c78:	f000 fe46 	bl	8005908 <plotter_update_sensors>

		if (home == 1) {
 8004c7c:	4bb0      	ldr	r3, [pc, #704]	@ (8004f40 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d114      	bne.n	8004cae <HAL_TIM_PeriodElapsedCallback+0x4e>
			MDXX_set_range(&prismatic_motor, 2000, 65535 / 3);
 8004c84:	eddf 0aaf 	vldr	s1, [pc, #700]	@ 8004f44 <HAL_TIM_PeriodElapsedCallback+0x2e4>
 8004c88:	ed9f 0aaf 	vldr	s0, [pc, #700]	@ 8004f48 <HAL_TIM_PeriodElapsedCallback+0x2e8>
 8004c8c:	48af      	ldr	r0, [pc, #700]	@ (8004f4c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004c8e:	f7fc fb79 	bl	8001384 <MDXX_set_range>
			if (low_photo) {
 8004c92:	4baf      	ldr	r3, [pc, #700]	@ (8004f50 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d009      	beq.n	8004cae <HAL_TIM_PeriodElapsedCallback+0x4e>
				home = 2;
 8004c9a:	4ba9      	ldr	r3, [pc, #676]	@ (8004f40 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8004c9c:	2202      	movs	r2, #2
 8004c9e:	601a      	str	r2, [r3, #0]
				MDXX_set_range(&prismatic_motor, 2000, 0);
 8004ca0:	eddf 0aac 	vldr	s1, [pc, #688]	@ 8004f54 <HAL_TIM_PeriodElapsedCallback+0x2f4>
 8004ca4:	ed9f 0aa8 	vldr	s0, [pc, #672]	@ 8004f48 <HAL_TIM_PeriodElapsedCallback+0x2e8>
 8004ca8:	48a8      	ldr	r0, [pc, #672]	@ (8004f4c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004caa:	f7fc fb6b 	bl	8001384 <MDXX_set_range>
			}
		}

		if (home == 2) {
 8004cae:	4ba4      	ldr	r3, [pc, #656]	@ (8004f40 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	2b02      	cmp	r3, #2
 8004cb4:	d146      	bne.n	8004d44 <HAL_TIM_PeriodElapsedCallback+0xe4>
			static int prox_count = 0;
			static bool prox_previous = false;
			static bool initialized = false;

			// Initialize on first entry to state 4
			if (!initialized) {
 8004cb6:	4ba8      	ldr	r3, [pc, #672]	@ (8004f58 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8004cb8:	781b      	ldrb	r3, [r3, #0]
 8004cba:	f083 0301 	eor.w	r3, r3, #1
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d00e      	beq.n	8004ce2 <HAL_TIM_PeriodElapsedCallback+0x82>
				prox_previous = prox;
 8004cc4:	4ba5      	ldr	r3, [pc, #660]	@ (8004f5c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	bf14      	ite	ne
 8004ccc:	2301      	movne	r3, #1
 8004cce:	2300      	moveq	r3, #0
 8004cd0:	b2da      	uxtb	r2, r3
 8004cd2:	4ba3      	ldr	r3, [pc, #652]	@ (8004f60 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8004cd4:	701a      	strb	r2, [r3, #0]
				prox_count = 0;
 8004cd6:	4ba3      	ldr	r3, [pc, #652]	@ (8004f64 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8004cd8:	2200      	movs	r2, #0
 8004cda:	601a      	str	r2, [r3, #0]
				initialized = true;
 8004cdc:	4b9e      	ldr	r3, [pc, #632]	@ (8004f58 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8004cde:	2201      	movs	r2, #1
 8004ce0:	701a      	strb	r2, [r3, #0]
			}

			// Move revolute motor
			MDXX_set_range(&revolute_motor, 2000, 65535);
 8004ce2:	eddf 0aa1 	vldr	s1, [pc, #644]	@ 8004f68 <HAL_TIM_PeriodElapsedCallback+0x308>
 8004ce6:	ed9f 0a98 	vldr	s0, [pc, #608]	@ 8004f48 <HAL_TIM_PeriodElapsedCallback+0x2e8>
 8004cea:	48a0      	ldr	r0, [pc, #640]	@ (8004f6c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8004cec:	f7fc fb4a 	bl	8001384 <MDXX_set_range>

			// Count proximity sensor triggers (rising edge detection)
			if (prox && !prox_previous) {
 8004cf0:	4b9a      	ldr	r3, [pc, #616]	@ (8004f5c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d00b      	beq.n	8004d10 <HAL_TIM_PeriodElapsedCallback+0xb0>
 8004cf8:	4b99      	ldr	r3, [pc, #612]	@ (8004f60 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	f083 0301 	eor.w	r3, r3, #1
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d004      	beq.n	8004d10 <HAL_TIM_PeriodElapsedCallback+0xb0>
				prox_count++;
 8004d06:	4b97      	ldr	r3, [pc, #604]	@ (8004f64 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	4a95      	ldr	r2, [pc, #596]	@ (8004f64 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8004d0e:	6013      	str	r3, [r2, #0]
			}
			prox_previous = prox;
 8004d10:	4b92      	ldr	r3, [pc, #584]	@ (8004f5c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	bf14      	ite	ne
 8004d18:	2301      	movne	r3, #1
 8004d1a:	2300      	moveq	r3, #0
 8004d1c:	b2da      	uxtb	r2, r3
 8004d1e:	4b90      	ldr	r3, [pc, #576]	@ (8004f60 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8004d20:	701a      	strb	r2, [r3, #0]

			// After 2 triggers, stop motor and reset encoder
			if (prox_count >= 1) {
 8004d22:	4b90      	ldr	r3, [pc, #576]	@ (8004f64 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	dd0c      	ble.n	8004d44 <HAL_TIM_PeriodElapsedCallback+0xe4>
				MDXX_set_range(&revolute_motor, 2000, 0);
 8004d2a:	eddf 0a8a 	vldr	s1, [pc, #552]	@ 8004f54 <HAL_TIM_PeriodElapsedCallback+0x2f4>
 8004d2e:	ed9f 0a86 	vldr	s0, [pc, #536]	@ 8004f48 <HAL_TIM_PeriodElapsedCallback+0x2e8>
 8004d32:	488e      	ldr	r0, [pc, #568]	@ (8004f6c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8004d34:	f7fc fb26 	bl	8001384 <MDXX_set_range>

				initialized = false;  // Reset for next time
 8004d38:	4b87      	ldr	r3, [pc, #540]	@ (8004f58 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	701a      	strb	r2, [r3, #0]
				home = 3;             // Exit homing sequence
 8004d3e:	4b80      	ldr	r3, [pc, #512]	@ (8004f40 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8004d40:	2203      	movs	r2, #3
 8004d42:	601a      	str	r2, [r3, #0]
			}
		}

		if (home == 3) {
 8004d44:	4b7e      	ldr	r3, [pc, #504]	@ (8004f40 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2b03      	cmp	r3, #3
 8004d4a:	d11a      	bne.n	8004d82 <HAL_TIM_PeriodElapsedCallback+0x122>
			MDXX_set_range(&prismatic_motor, 2000, -65535 / 3);
 8004d4c:	eddf 0a88 	vldr	s1, [pc, #544]	@ 8004f70 <HAL_TIM_PeriodElapsedCallback+0x310>
 8004d50:	ed9f 0a7d 	vldr	s0, [pc, #500]	@ 8004f48 <HAL_TIM_PeriodElapsedCallback+0x2e8>
 8004d54:	487d      	ldr	r0, [pc, #500]	@ (8004f4c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004d56:	f7fc fb15 	bl	8001384 <MDXX_set_range>
			if (up_photo) {
 8004d5a:	4b86      	ldr	r3, [pc, #536]	@ (8004f74 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00f      	beq.n	8004d82 <HAL_TIM_PeriodElapsedCallback+0x122>
				MDXX_set_range(&prismatic_motor, 2000, 0);
 8004d62:	eddf 0a7c 	vldr	s1, [pc, #496]	@ 8004f54 <HAL_TIM_PeriodElapsedCallback+0x2f4>
 8004d66:	ed9f 0a78 	vldr	s0, [pc, #480]	@ 8004f48 <HAL_TIM_PeriodElapsedCallback+0x2e8>
 8004d6a:	4878      	ldr	r0, [pc, #480]	@ (8004f4c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8004d6c:	f7fc fb0a 	bl	8001384 <MDXX_set_range>
				QEI_reset(&prismatic_encoder);
 8004d70:	4881      	ldr	r0, [pc, #516]	@ (8004f78 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8004d72:	f7fe fe55 	bl	8003a20 <QEI_reset>
				QEI_reset(&revolute_encoder);
 8004d76:	4881      	ldr	r0, [pc, #516]	@ (8004f7c <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004d78:	f7fe fe52 	bl	8003a20 <QEI_reset>
				home = 0;
 8004d7c:	4b70      	ldr	r3, [pc, #448]	@ (8004f40 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	601a      	str	r2, [r3, #0]
//
//			MDXX_set_range(&revolute_motor, 2000, rev_cmd_ux);
//		}

		// Position control
		QEI_get_diff_count(&revolute_encoder);
 8004d82:	487e      	ldr	r0, [pc, #504]	@ (8004f7c <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004d84:	f7fe fc3c 	bl	8003600 <QEI_get_diff_count>
		QEI_compute_data(&revolute_encoder);
 8004d88:	487c      	ldr	r0, [pc, #496]	@ (8004f7c <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004d8a:	f7fe fd25 	bl	80037d8 <QEI_compute_data>

		// Get current normalized position for error calculation
		cur_pos = fmodf(revolute_encoder.rads, 2 * PI);
 8004d8e:	4b7b      	ldr	r3, [pc, #492]	@ (8004f7c <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004d90:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8004d94:	eddf 0a7a 	vldr	s1, [pc, #488]	@ 8004f80 <HAL_TIM_PeriodElapsedCallback+0x320>
 8004d98:	eeb0 0a67 	vmov.f32	s0, s15
 8004d9c:	f009 fb60 	bl	800e460 <fmodf>
 8004da0:	eef0 7a40 	vmov.f32	s15, s0
 8004da4:	4b77      	ldr	r3, [pc, #476]	@ (8004f84 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8004da6:	edc3 7a00 	vstr	s15, [r3]
		if (cur_pos < 0) {
 8004daa:	4b76      	ldr	r3, [pc, #472]	@ (8004f84 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8004dac:	edd3 7a00 	vldr	s15, [r3]
 8004db0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004db8:	d509      	bpl.n	8004dce <HAL_TIM_PeriodElapsedCallback+0x16e>
			cur_pos += 2 * PI;
 8004dba:	4b72      	ldr	r3, [pc, #456]	@ (8004f84 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8004dbc:	edd3 7a00 	vldr	s15, [r3]
 8004dc0:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8004f80 <HAL_TIM_PeriodElapsedCallback+0x320>
 8004dc4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004dc8:	4b6e      	ldr	r3, [pc, #440]	@ (8004f84 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8004dca:	edc3 7a00 	vstr	s15, [r3]
		}

		// Calculate angle in degrees for display/debugging
		deg = UnitConverter_angle(&converter_system, cur_pos, UNIT_RADIAN,
 8004dce:	4b6d      	ldr	r3, [pc, #436]	@ (8004f84 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8004dd0:	edd3 7a00 	vldr	s15, [r3]
 8004dd4:	220e      	movs	r2, #14
 8004dd6:	210f      	movs	r1, #15
 8004dd8:	eeb0 0a67 	vmov.f32	s0, s15
 8004ddc:	486a      	ldr	r0, [pc, #424]	@ (8004f88 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8004dde:	f7ff fab9 	bl	8004354 <UnitConverter_angle>
 8004de2:	eef0 7a40 	vmov.f32	s15, s0
 8004de6:	4b69      	ldr	r3, [pc, #420]	@ (8004f8c <HAL_TIM_PeriodElapsedCallback+0x32c>)
 8004de8:	edc3 7a00 	vstr	s15, [r3]
				UNIT_DEGREE);

		if (revtrajectoryActive && !revEva.isFinised) {
 8004dec:	4b68      	ldr	r3, [pc, #416]	@ (8004f90 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d047      	beq.n	8004e84 <HAL_TIM_PeriodElapsedCallback+0x224>
 8004df4:	4b67      	ldr	r3, [pc, #412]	@ (8004f94 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8004df6:	7c1b      	ldrb	r3, [r3, #16]
 8004df8:	f083 0301 	eor.w	r3, r3, #1
 8004dfc:	b2db      	uxtb	r3, r3
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d040      	beq.n	8004e84 <HAL_TIM_PeriodElapsedCallback+0x224>
			// During trajectory following
			Trapezoidal_Evaluated(&revGen, &revEva, rev_initial_p, rev_target_p,
 8004e02:	4b65      	ldr	r3, [pc, #404]	@ (8004f98 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8004e04:	ed93 8a00 	vldr	s16, [r3]
 8004e08:	4b64      	ldr	r3, [pc, #400]	@ (8004f9c <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8004e0a:	edd3 8a00 	vldr	s17, [r3]
					ZGX45RGG_150RPM_Constant.qd_max,
 8004e0e:	4b64      	ldr	r3, [pc, #400]	@ (8004fa0 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8004e10:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
			Trapezoidal_Evaluated(&revGen, &revEva, rev_initial_p, rev_target_p,
 8004e14:	4610      	mov	r0, r2
 8004e16:	4619      	mov	r1, r3
 8004e18:	f7fb fe9c 	bl	8000b54 <__aeabi_d2f>
 8004e1c:	4606      	mov	r6, r0
					ZGX45RGG_150RPM_Constant.qdd_max);
 8004e1e:	4b60      	ldr	r3, [pc, #384]	@ (8004fa0 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8004e20:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
			Trapezoidal_Evaluated(&revGen, &revEva, rev_initial_p, rev_target_p,
 8004e24:	4610      	mov	r0, r2
 8004e26:	4619      	mov	r1, r3
 8004e28:	f7fb fe94 	bl	8000b54 <__aeabi_d2f>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	ee01 3a90 	vmov	s3, r3
 8004e32:	ee01 6a10 	vmov	s2, r6
 8004e36:	eef0 0a68 	vmov.f32	s1, s17
 8004e3a:	eeb0 0a48 	vmov.f32	s0, s16
 8004e3e:	4955      	ldr	r1, [pc, #340]	@ (8004f94 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8004e40:	4858      	ldr	r0, [pc, #352]	@ (8004fa4 <HAL_TIM_PeriodElapsedCallback+0x344>)
 8004e42:	f7fe feef 	bl	8003c24 <Trapezoidal_Evaluated>

			revolute_pos = revEva.setposition;
 8004e46:	4b53      	ldr	r3, [pc, #332]	@ (8004f94 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a57      	ldr	r2, [pc, #348]	@ (8004fa8 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8004e4c:	6013      	str	r3, [r2, #0]
			revolute_vel = revEva.setvelocity;
 8004e4e:	4b51      	ldr	r3, [pc, #324]	@ (8004f94 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	4a56      	ldr	r2, [pc, #344]	@ (8004fac <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8004e54:	6013      	str	r3, [r2, #0]

			// If trajectory has completed, save the final setpoint for position holding
			if (revEva.isFinised) {
 8004e56:	4b4f      	ldr	r3, [pc, #316]	@ (8004f94 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8004e58:	7c1b      	ldrb	r3, [r3, #16]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d012      	beq.n	8004e84 <HAL_TIM_PeriodElapsedCallback+0x224>
				revtrajectoryActive = false;
 8004e5e:	4b4c      	ldr	r3, [pc, #304]	@ (8004f90 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8004e60:	2200      	movs	r2, #0
 8004e62:	701a      	strb	r2, [r3, #0]
				revolute_pos = revEva.setposition;  // Keep the last setpoint
 8004e64:	4b4b      	ldr	r3, [pc, #300]	@ (8004f94 <HAL_TIM_PeriodElapsedCallback+0x334>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a4f      	ldr	r2, [pc, #316]	@ (8004fa8 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8004e6a:	6013      	str	r3, [r2, #0]
				revolute_vel = 0.0f;               // Stop velocity command
 8004e6c:	4b4f      	ldr	r3, [pc, #316]	@ (8004fac <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8004e6e:	f04f 0200 	mov.w	r2, #0
 8004e72:	601a      	str	r2, [r3, #0]
				dfd = 0.0f;
 8004e74:	4b4e      	ldr	r3, [pc, #312]	@ (8004fb0 <HAL_TIM_PeriodElapsedCallback+0x350>)
 8004e76:	f04f 0200 	mov.w	r2, #0
 8004e7a:	601a      	str	r2, [r3, #0]
				ffd = 0.0f;
 8004e7c:	4b4d      	ldr	r3, [pc, #308]	@ (8004fb4 <HAL_TIM_PeriodElapsedCallback+0x354>)
 8004e7e:	f04f 0200 	mov.w	r2, #0
 8004e82:	601a      	str	r2, [r3, #0]
			}
		}
		// Always calculate feedback and control signals, whether trajectory is active or not
		rev_vin = mapf(rev_cmd_ux, -65535.0, 65535.0, -12.0, 12.0);
 8004e84:	4b4c      	ldr	r3, [pc, #304]	@ (8004fb8 <HAL_TIM_PeriodElapsedCallback+0x358>)
 8004e86:	edd3 7a00 	vldr	s15, [r3]
 8004e8a:	eeb2 2a08 	vmov.f32	s4, #40	@ 0x41400000  12.0
 8004e8e:	eefa 1a08 	vmov.f32	s3, #168	@ 0xc1400000 -12.0
 8004e92:	ed9f 1a35 	vldr	s2, [pc, #212]	@ 8004f68 <HAL_TIM_PeriodElapsedCallback+0x308>
 8004e96:	eddf 0a49 	vldr	s1, [pc, #292]	@ 8004fbc <HAL_TIM_PeriodElapsedCallback+0x35c>
 8004e9a:	eeb0 0a67 	vmov.f32	s0, s15
 8004e9e:	f7fc fe1b 	bl	8001ad8 <mapf>
 8004ea2:	eef0 7a40 	vmov.f32	s15, s0
 8004ea6:	4b46      	ldr	r3, [pc, #280]	@ (8004fc0 <HAL_TIM_PeriodElapsedCallback+0x360>)
 8004ea8:	edc3 7a00 	vstr	s15, [r3]

		rev_kal_filt = MotorKalman_Estimate(&revolute_kalman, rev_vin,
 8004eac:	4b44      	ldr	r3, [pc, #272]	@ (8004fc0 <HAL_TIM_PeriodElapsedCallback+0x360>)
 8004eae:	edd3 7a00 	vldr	s15, [r3]
 8004eb2:	4b32      	ldr	r3, [pc, #200]	@ (8004f7c <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8004eb4:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8004eb8:	eef0 0a47 	vmov.f32	s1, s14
 8004ebc:	eeb0 0a67 	vmov.f32	s0, s15
 8004ec0:	4840      	ldr	r0, [pc, #256]	@ (8004fc4 <HAL_TIM_PeriodElapsedCallback+0x364>)
 8004ec2:	f7fd fdd7 	bl	8002a74 <MotorKalman_Estimate>
 8004ec6:	eef0 7a40 	vmov.f32	s15, s0
 8004eca:	4b3f      	ldr	r3, [pc, #252]	@ (8004fc8 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8004ecc:	edc3 7a00 	vstr	s15, [r3]
				revolute_encoder.rads);

		if (isnan(rev_kal_filt)) {
 8004ed0:	4b3d      	ldr	r3, [pc, #244]	@ (8004fc8 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8004ed2:	edd3 7a00 	vldr	s15, [r3]
 8004ed6:	eef4 7a67 	vcmp.f32	s15, s15
 8004eda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ede:	d703      	bvc.n	8004ee8 <HAL_TIM_PeriodElapsedCallback+0x288>
			rev_kal_filt = 0.0f;
 8004ee0:	4b39      	ldr	r3, [pc, #228]	@ (8004fc8 <HAL_TIM_PeriodElapsedCallback+0x368>)
 8004ee2:	f04f 0200 	mov.w	r2, #0
 8004ee6:	601a      	str	r2, [r3, #0]
		}

		rev_pos_error = revolute_pos - cur_pos;
 8004ee8:	4b2f      	ldr	r3, [pc, #188]	@ (8004fa8 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8004eea:	ed93 7a00 	vldr	s14, [r3]
 8004eee:	4b25      	ldr	r3, [pc, #148]	@ (8004f84 <HAL_TIM_PeriodElapsedCallback+0x324>)
 8004ef0:	edd3 7a00 	vldr	s15, [r3]
 8004ef4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ef8:	4b34      	ldr	r3, [pc, #208]	@ (8004fcc <HAL_TIM_PeriodElapsedCallback+0x36c>)
 8004efa:	edc3 7a00 	vstr	s15, [r3]

		// Ensure error uses the shortest path for control
		if (rev_pos_error > PI) {
 8004efe:	4b33      	ldr	r3, [pc, #204]	@ (8004fcc <HAL_TIM_PeriodElapsedCallback+0x36c>)
 8004f00:	edd3 7a00 	vldr	s15, [r3]
 8004f04:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8004fd0 <HAL_TIM_PeriodElapsedCallback+0x370>
 8004f08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f10:	dd09      	ble.n	8004f26 <HAL_TIM_PeriodElapsedCallback+0x2c6>
			rev_pos_error -= 2 * PI;
 8004f12:	4b2e      	ldr	r3, [pc, #184]	@ (8004fcc <HAL_TIM_PeriodElapsedCallback+0x36c>)
 8004f14:	edd3 7a00 	vldr	s15, [r3]
 8004f18:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8004f80 <HAL_TIM_PeriodElapsedCallback+0x320>
 8004f1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004f20:	4b2a      	ldr	r3, [pc, #168]	@ (8004fcc <HAL_TIM_PeriodElapsedCallback+0x36c>)
 8004f22:	edc3 7a00 	vstr	s15, [r3]
		}
		if (rev_pos_error < -PI) {
 8004f26:	4b29      	ldr	r3, [pc, #164]	@ (8004fcc <HAL_TIM_PeriodElapsedCallback+0x36c>)
 8004f28:	edd3 7a00 	vldr	s15, [r3]
 8004f2c:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8004fd4 <HAL_TIM_PeriodElapsedCallback+0x374>
 8004f30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f38:	e04e      	b.n	8004fd8 <HAL_TIM_PeriodElapsedCallback+0x378>
 8004f3a:	bf00      	nop
 8004f3c:	200018a8 	.word	0x200018a8
 8004f40:	20000290 	.word	0x20000290
 8004f44:	46aaaa00 	.word	0x46aaaa00
 8004f48:	44fa0000 	.word	0x44fa0000
 8004f4c:	200002b4 	.word	0x200002b4
 8004f50:	200017bc 	.word	0x200017bc
 8004f54:	00000000 	.word	0x00000000
 8004f58:	200002a8 	.word	0x200002a8
 8004f5c:	200017b0 	.word	0x200017b0
 8004f60:	200002a9 	.word	0x200002a9
 8004f64:	200002ac 	.word	0x200002ac
 8004f68:	477fff00 	.word	0x477fff00
 8004f6c:	20000300 	.word	0x20000300
 8004f70:	c6aaaa00 	.word	0xc6aaaa00
 8004f74:	200017b8 	.word	0x200017b8
 8004f78:	2000034c 	.word	0x2000034c
 8004f7c:	200003a8 	.word	0x200003a8
 8004f80:	40c90fdb 	.word	0x40c90fdb
 8004f84:	20000298 	.word	0x20000298
 8004f88:	20000718 	.word	0x20000718
 8004f8c:	200002a4 	.word	0x200002a4
 8004f90:	20000264 	.word	0x20000264
 8004f94:	20000250 	.word	0x20000250
 8004f98:	20000268 	.word	0x20000268
 8004f9c:	2000026c 	.word	0x2000026c
 8004fa0:	20000000 	.word	0x20000000
 8004fa4:	2000023c 	.word	0x2000023c
 8004fa8:	20000270 	.word	0x20000270
 8004fac:	20000274 	.word	0x20000274
 8004fb0:	2000029c 	.word	0x2000029c
 8004fb4:	200002a0 	.word	0x200002a0
 8004fb8:	20000288 	.word	0x20000288
 8004fbc:	c77fff00 	.word	0xc77fff00
 8004fc0:	20000284 	.word	0x20000284
 8004fc4:	20000d0c 	.word	0x20000d0c
 8004fc8:	20000280 	.word	0x20000280
 8004fcc:	20000278 	.word	0x20000278
 8004fd0:	40490fdb 	.word	0x40490fdb
 8004fd4:	c0490fdb 	.word	0xc0490fdb
 8004fd8:	d509      	bpl.n	8004fee <HAL_TIM_PeriodElapsedCallback+0x38e>
			rev_pos_error += 2 * PI;
 8004fda:	4b70      	ldr	r3, [pc, #448]	@ (800519c <HAL_TIM_PeriodElapsedCallback+0x53c>)
 8004fdc:	edd3 7a00 	vldr	s15, [r3]
 8004fe0:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 80051a0 <HAL_TIM_PeriodElapsedCallback+0x540>
 8004fe4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004fe8:	4b6c      	ldr	r3, [pc, #432]	@ (800519c <HAL_TIM_PeriodElapsedCallback+0x53c>)
 8004fea:	edc3 7a00 	vstr	s15, [r3]
		}



		rev_cmd_vx = PWM_Satuation(
 8004fee:	4b6b      	ldr	r3, [pc, #428]	@ (800519c <HAL_TIM_PeriodElapsedCallback+0x53c>)
 8004ff0:	edd3 7a00 	vldr	s15, [r3]
 8004ff4:	eeb0 0a67 	vmov.f32	s0, s15
 8004ff8:	486a      	ldr	r0, [pc, #424]	@ (80051a4 <HAL_TIM_PeriodElapsedCallback+0x544>)
 8004ffa:	f7fc f90d 	bl	8001218 <PID_CONTROLLER_Compute>
 8004ffe:	eeb0 8a40 	vmov.f32	s16, s0
				PID_CONTROLLER_Compute(&revolute_position_pid, rev_pos_error),
				ZGX45RGG_150RPM_Constant.qd_max,
 8005002:	4b69      	ldr	r3, [pc, #420]	@ (80051a8 <HAL_TIM_PeriodElapsedCallback+0x548>)
 8005004:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
		rev_cmd_vx = PWM_Satuation(
 8005008:	4610      	mov	r0, r2
 800500a:	4619      	mov	r1, r3
 800500c:	f7fb fd5a 	bl	8000ac4 <__aeabi_d2iz>
 8005010:	4606      	mov	r6, r0
				-ZGX45RGG_150RPM_Constant.qd_max);
 8005012:	4b65      	ldr	r3, [pc, #404]	@ (80051a8 <HAL_TIM_PeriodElapsedCallback+0x548>)
 8005014:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005018:	4692      	mov	sl, r2
 800501a:	f083 4b00 	eor.w	fp, r3, #2147483648	@ 0x80000000
		rev_cmd_vx = PWM_Satuation(
 800501e:	4650      	mov	r0, sl
 8005020:	4659      	mov	r1, fp
 8005022:	f7fb fd4f 	bl	8000ac4 <__aeabi_d2iz>
 8005026:	4603      	mov	r3, r0
 8005028:	4619      	mov	r1, r3
 800502a:	4630      	mov	r0, r6
 800502c:	eeb0 0a48 	vmov.f32	s0, s16
 8005030:	f7fc f890 	bl	8001154 <PWM_Satuation>
 8005034:	ee07 0a90 	vmov	s15, r0
 8005038:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800503c:	4b5b      	ldr	r3, [pc, #364]	@ (80051ac <HAL_TIM_PeriodElapsedCallback+0x54c>)
 800503e:	edc3 7a00 	vstr	s15, [r3]

		// Only add velocity feedforward when trajectory is active
		if (revtrajectoryActive) {
 8005042:	4b5b      	ldr	r3, [pc, #364]	@ (80051b0 <HAL_TIM_PeriodElapsedCallback+0x550>)
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d010      	beq.n	800506c <HAL_TIM_PeriodElapsedCallback+0x40c>
			rev_vel_error = rev_cmd_vx + revolute_vel - rev_kal_filt;
 800504a:	4b58      	ldr	r3, [pc, #352]	@ (80051ac <HAL_TIM_PeriodElapsedCallback+0x54c>)
 800504c:	ed93 7a00 	vldr	s14, [r3]
 8005050:	4b58      	ldr	r3, [pc, #352]	@ (80051b4 <HAL_TIM_PeriodElapsedCallback+0x554>)
 8005052:	edd3 7a00 	vldr	s15, [r3]
 8005056:	ee37 7a27 	vadd.f32	s14, s14, s15
 800505a:	4b57      	ldr	r3, [pc, #348]	@ (80051b8 <HAL_TIM_PeriodElapsedCallback+0x558>)
 800505c:	edd3 7a00 	vldr	s15, [r3]
 8005060:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005064:	4b55      	ldr	r3, [pc, #340]	@ (80051bc <HAL_TIM_PeriodElapsedCallback+0x55c>)
 8005066:	edc3 7a00 	vstr	s15, [r3]
 800506a:	e00a      	b.n	8005082 <HAL_TIM_PeriodElapsedCallback+0x422>
		} else {
			rev_vel_error = rev_cmd_vx - rev_kal_filt;
 800506c:	4b4f      	ldr	r3, [pc, #316]	@ (80051ac <HAL_TIM_PeriodElapsedCallback+0x54c>)
 800506e:	ed93 7a00 	vldr	s14, [r3]
 8005072:	4b51      	ldr	r3, [pc, #324]	@ (80051b8 <HAL_TIM_PeriodElapsedCallback+0x558>)
 8005074:	edd3 7a00 	vldr	s15, [r3]
 8005078:	ee77 7a67 	vsub.f32	s15, s14, s15
 800507c:	4b4f      	ldr	r3, [pc, #316]	@ (80051bc <HAL_TIM_PeriodElapsedCallback+0x55c>)
 800507e:	edc3 7a00 	vstr	s15, [r3]
		}

		rev_cmd_ux = PWM_Satuation(
 8005082:	4b4e      	ldr	r3, [pc, #312]	@ (80051bc <HAL_TIM_PeriodElapsedCallback+0x55c>)
 8005084:	edd3 7a00 	vldr	s15, [r3]
 8005088:	eeb0 0a67 	vmov.f32	s0, s15
 800508c:	484c      	ldr	r0, [pc, #304]	@ (80051c0 <HAL_TIM_PeriodElapsedCallback+0x560>)
 800508e:	f7fc f8c3 	bl	8001218 <PID_CONTROLLER_Compute>
 8005092:	eeb0 8a40 	vmov.f32	s16, s0
				PID_CONTROLLER_Compute(&revolute_velocity_pid, rev_vel_error),
				ZGX45RGG_150RPM_Constant.U_max,
 8005096:	4b44      	ldr	r3, [pc, #272]	@ (80051a8 <HAL_TIM_PeriodElapsedCallback+0x548>)
 8005098:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
		rev_cmd_ux = PWM_Satuation(
 800509c:	4610      	mov	r0, r2
 800509e:	4619      	mov	r1, r3
 80050a0:	f7fb fd10 	bl	8000ac4 <__aeabi_d2iz>
 80050a4:	4606      	mov	r6, r0
				-ZGX45RGG_150RPM_Constant.U_max);
 80050a6:	4b40      	ldr	r3, [pc, #256]	@ (80051a8 <HAL_TIM_PeriodElapsedCallback+0x548>)
 80050a8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80050ac:	4690      	mov	r8, r2
 80050ae:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
		rev_cmd_ux = PWM_Satuation(
 80050b2:	4640      	mov	r0, r8
 80050b4:	4649      	mov	r1, r9
 80050b6:	f7fb fd05 	bl	8000ac4 <__aeabi_d2iz>
 80050ba:	4603      	mov	r3, r0
 80050bc:	4619      	mov	r1, r3
 80050be:	4630      	mov	r0, r6
 80050c0:	eeb0 0a48 	vmov.f32	s0, s16
 80050c4:	f7fc f846 	bl	8001154 <PWM_Satuation>
 80050c8:	ee07 0a90 	vmov	s15, r0
 80050cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80050d0:	4b3c      	ldr	r3, [pc, #240]	@ (80051c4 <HAL_TIM_PeriodElapsedCallback+0x564>)
 80050d2:	edc3 7a00 	vstr	s15, [r3]

		// Add feed-forward disturbance compensation
		dfd = REVOLUTE_MOTOR_DFD_Compute(&revolute_motor_dfd, cur_pos, 0.0,
 80050d6:	4b3c      	ldr	r3, [pc, #240]	@ (80051c8 <HAL_TIM_PeriodElapsedCallback+0x568>)
 80050d8:	edd3 7a00 	vldr	s15, [r3]
 80050dc:	ed9f 1a3b 	vldr	s2, [pc, #236]	@ 80051cc <HAL_TIM_PeriodElapsedCallback+0x56c>
 80050e0:	eddf 0a3b 	vldr	s1, [pc, #236]	@ 80051d0 <HAL_TIM_PeriodElapsedCallback+0x570>
 80050e4:	eeb0 0a67 	vmov.f32	s0, s15
 80050e8:	483a      	ldr	r0, [pc, #232]	@ (80051d4 <HAL_TIM_PeriodElapsedCallback+0x574>)
 80050ea:	f7fc fac7 	bl	800167c <REVOLUTE_MOTOR_DFD_Compute>
 80050ee:	eef0 7a40 	vmov.f32	s15, s0
 80050f2:	4b39      	ldr	r3, [pc, #228]	@ (80051d8 <HAL_TIM_PeriodElapsedCallback+0x578>)
 80050f4:	edc3 7a00 	vstr	s15, [r3]
				0.3);

		ffd = REVOLUTE_MOTOR_FFD_Compute(&revolute_motor_ffd, revolute_vel);
 80050f8:	4b2e      	ldr	r3, [pc, #184]	@ (80051b4 <HAL_TIM_PeriodElapsedCallback+0x554>)
 80050fa:	edd3 7a00 	vldr	s15, [r3]
 80050fe:	eeb0 0a67 	vmov.f32	s0, s15
 8005102:	4836      	ldr	r0, [pc, #216]	@ (80051dc <HAL_TIM_PeriodElapsedCallback+0x57c>)
 8005104:	f7fc fa26 	bl	8001554 <REVOLUTE_MOTOR_FFD_Compute>
 8005108:	eef0 7a40 	vmov.f32	s15, s0
 800510c:	4b34      	ldr	r3, [pc, #208]	@ (80051e0 <HAL_TIM_PeriodElapsedCallback+0x580>)
 800510e:	edc3 7a00 	vstr	s15, [r3]

		rev_cmd_ux = rev_cmd_ux + dfd + ffd;
 8005112:	4b2c      	ldr	r3, [pc, #176]	@ (80051c4 <HAL_TIM_PeriodElapsedCallback+0x564>)
 8005114:	ed93 7a00 	vldr	s14, [r3]
 8005118:	4b2f      	ldr	r3, [pc, #188]	@ (80051d8 <HAL_TIM_PeriodElapsedCallback+0x578>)
 800511a:	edd3 7a00 	vldr	s15, [r3]
 800511e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005122:	4b2f      	ldr	r3, [pc, #188]	@ (80051e0 <HAL_TIM_PeriodElapsedCallback+0x580>)
 8005124:	edd3 7a00 	vldr	s15, [r3]
 8005128:	ee77 7a27 	vadd.f32	s15, s14, s15
 800512c:	4b25      	ldr	r3, [pc, #148]	@ (80051c4 <HAL_TIM_PeriodElapsedCallback+0x564>)
 800512e:	edc3 7a00 	vstr	s15, [r3]

		// Final saturation
		rev_cmd_ux = PWM_Satuation(rev_cmd_ux, ZGX45RGG_150RPM_Constant.U_max,
 8005132:	4b24      	ldr	r3, [pc, #144]	@ (80051c4 <HAL_TIM_PeriodElapsedCallback+0x564>)
 8005134:	ed93 8a00 	vldr	s16, [r3]
 8005138:	4b1b      	ldr	r3, [pc, #108]	@ (80051a8 <HAL_TIM_PeriodElapsedCallback+0x548>)
 800513a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800513e:	4610      	mov	r0, r2
 8005140:	4619      	mov	r1, r3
 8005142:	f7fb fcbf 	bl	8000ac4 <__aeabi_d2iz>
 8005146:	4606      	mov	r6, r0
				-ZGX45RGG_150RPM_Constant.U_max);
 8005148:	4b17      	ldr	r3, [pc, #92]	@ (80051a8 <HAL_TIM_PeriodElapsedCallback+0x548>)
 800514a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800514e:	4614      	mov	r4, r2
 8005150:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
		rev_cmd_ux = PWM_Satuation(rev_cmd_ux, ZGX45RGG_150RPM_Constant.U_max,
 8005154:	4620      	mov	r0, r4
 8005156:	4629      	mov	r1, r5
 8005158:	f7fb fcb4 	bl	8000ac4 <__aeabi_d2iz>
 800515c:	4603      	mov	r3, r0
 800515e:	4619      	mov	r1, r3
 8005160:	4630      	mov	r0, r6
 8005162:	eeb0 0a48 	vmov.f32	s0, s16
 8005166:	f7fb fff5 	bl	8001154 <PWM_Satuation>
 800516a:	ee07 0a90 	vmov	s15, r0
 800516e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005172:	4b14      	ldr	r3, [pc, #80]	@ (80051c4 <HAL_TIM_PeriodElapsedCallback+0x564>)
 8005174:	edc3 7a00 	vstr	s15, [r3]

		MDXX_set_range(&revolute_motor, 2000, rev_cmd_ux);
 8005178:	4b12      	ldr	r3, [pc, #72]	@ (80051c4 <HAL_TIM_PeriodElapsedCallback+0x564>)
 800517a:	edd3 7a00 	vldr	s15, [r3]
 800517e:	eef0 0a67 	vmov.f32	s1, s15
 8005182:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 80051e4 <HAL_TIM_PeriodElapsedCallback+0x584>
 8005186:	4818      	ldr	r0, [pc, #96]	@ (80051e8 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8005188:	f7fc f8fc 	bl	8001384 <MDXX_set_range>
//		pris_cmd_ux = PWM_Satuation(pris_cmd_ux, ZGX45RGG_400RPM_Constant.U_max,
//				-ZGX45RGG_400RPM_Constant.U_max);
//
//		MDXX_set_range(&prismatic_motor, 2000, pris_cmd_ux);
	}
}
 800518c:	bf00      	nop
 800518e:	370c      	adds	r7, #12
 8005190:	46bd      	mov	sp, r7
 8005192:	ecbd 8b02 	vpop	{d8}
 8005196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800519a:	bf00      	nop
 800519c:	20000278 	.word	0x20000278
 80051a0:	40c90fdb 	.word	0x40c90fdb
 80051a4:	20000454 	.word	0x20000454
 80051a8:	20000000 	.word	0x20000000
 80051ac:	2000028c 	.word	0x2000028c
 80051b0:	20000264 	.word	0x20000264
 80051b4:	20000274 	.word	0x20000274
 80051b8:	20000280 	.word	0x20000280
 80051bc:	2000027c 	.word	0x2000027c
 80051c0:	2000047c 	.word	0x2000047c
 80051c4:	20000288 	.word	0x20000288
 80051c8:	20000298 	.word	0x20000298
 80051cc:	3e99999a 	.word	0x3e99999a
 80051d0:	00000000 	.word	0x00000000
 80051d4:	200004b4 	.word	0x200004b4
 80051d8:	2000029c 	.word	0x2000029c
 80051dc:	200004b0 	.word	0x200004b0
 80051e0:	200002a0 	.word	0x200002a0
 80051e4:	44fa0000 	.word	0x44fa0000
 80051e8:	20000300 	.word	0x20000300

080051ec <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80051ec:	b480      	push	{r7}
 80051ee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80051f0:	b672      	cpsid	i
}
 80051f2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80051f4:	bf00      	nop
 80051f6:	e7fd      	b.n	80051f4 <Error_Handler+0x8>

080051f8 <plotter_begin>:
float prismatic_current = 0.0f;
float revolute_current = 0.0f;

int prox, emer, up_photo, low_photo, up_lim, low_lim, b1, b2, b3, b4;

void plotter_begin() {
 80051f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80051fc:	ed2d 8b02 	vpush	{d8}
 8005200:	b083      	sub	sp, #12
 8005202:	af02      	add	r7, sp, #8
	ZGX45RGG_400RPM_Constant.sd_max = ZGX45RGG_400RPM_Constant.qd_max
 8005204:	4bc8      	ldr	r3, [pc, #800]	@ (8005528 <plotter_begin+0x330>)
 8005206:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
			* Disturbance_Constant.prismatic_pulley_radius * 1000;
 800520a:	4bc8      	ldr	r3, [pc, #800]	@ (800552c <plotter_begin+0x334>)
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	4618      	mov	r0, r3
 8005210:	f7fb f966 	bl	80004e0 <__aeabi_f2d>
 8005214:	4602      	mov	r2, r0
 8005216:	460b      	mov	r3, r1
 8005218:	4620      	mov	r0, r4
 800521a:	4629      	mov	r1, r5
 800521c:	f7fb f9b8 	bl	8000590 <__aeabi_dmul>
 8005220:	4602      	mov	r2, r0
 8005222:	460b      	mov	r3, r1
 8005224:	4610      	mov	r0, r2
 8005226:	4619      	mov	r1, r3
 8005228:	f04f 0200 	mov.w	r2, #0
 800522c:	4bc0      	ldr	r3, [pc, #768]	@ (8005530 <plotter_begin+0x338>)
 800522e:	f7fb f9af 	bl	8000590 <__aeabi_dmul>
 8005232:	4602      	mov	r2, r0
 8005234:	460b      	mov	r3, r1
	ZGX45RGG_400RPM_Constant.sd_max = ZGX45RGG_400RPM_Constant.qd_max
 8005236:	49bc      	ldr	r1, [pc, #752]	@ (8005528 <plotter_begin+0x330>)
 8005238:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	ZGX45RGG_400RPM_Constant.sdd_max = ZGX45RGG_400RPM_Constant.sd_max * 0.5;
 800523c:	4bba      	ldr	r3, [pc, #744]	@ (8005528 <plotter_begin+0x330>)
 800523e:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8005242:	f04f 0200 	mov.w	r2, #0
 8005246:	4bbb      	ldr	r3, [pc, #748]	@ (8005534 <plotter_begin+0x33c>)
 8005248:	f7fb f9a2 	bl	8000590 <__aeabi_dmul>
 800524c:	4602      	mov	r2, r0
 800524e:	460b      	mov	r3, r1
 8005250:	49b5      	ldr	r1, [pc, #724]	@ (8005528 <plotter_begin+0x330>)
 8005252:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	ZGX45RGG_150RPM_Constant.qd_max = ZGX45RGG_150RPM_Constant.qd_max * (24.0 /36.0) * 0.3;
 8005256:	4bb8      	ldr	r3, [pc, #736]	@ (8005538 <plotter_begin+0x340>)
 8005258:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800525c:	a3ac      	add	r3, pc, #688	@ (adr r3, 8005510 <plotter_begin+0x318>)
 800525e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005262:	f7fb f995 	bl	8000590 <__aeabi_dmul>
 8005266:	4602      	mov	r2, r0
 8005268:	460b      	mov	r3, r1
 800526a:	4610      	mov	r0, r2
 800526c:	4619      	mov	r1, r3
 800526e:	a3aa      	add	r3, pc, #680	@ (adr r3, 8005518 <plotter_begin+0x320>)
 8005270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005274:	f7fb f98c 	bl	8000590 <__aeabi_dmul>
 8005278:	4602      	mov	r2, r0
 800527a:	460b      	mov	r3, r1
 800527c:	49ae      	ldr	r1, [pc, #696]	@ (8005538 <plotter_begin+0x340>)
 800527e:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	ZGX45RGG_150RPM_Constant.qdd_max = ZGX45RGG_150RPM_Constant.qd_max * 0.4;
 8005282:	4bad      	ldr	r3, [pc, #692]	@ (8005538 <plotter_begin+0x340>)
 8005284:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8005288:	a3a5      	add	r3, pc, #660	@ (adr r3, 8005520 <plotter_begin+0x328>)
 800528a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800528e:	f7fb f97f 	bl	8000590 <__aeabi_dmul>
 8005292:	4602      	mov	r2, r0
 8005294:	460b      	mov	r3, r1
 8005296:	49a8      	ldr	r1, [pc, #672]	@ (8005538 <plotter_begin+0x340>)
 8005298:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

	SIGNAL_init(&sine_sg_PWM, SIGNAL_SINE);
 800529c:	2100      	movs	r1, #0
 800529e:	48a7      	ldr	r0, [pc, #668]	@ (800553c <plotter_begin+0x344>)
 80052a0:	f000 fc20 	bl	8005ae4 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_PWM, SINE_AMPLITUDE, SINE_FREQUENCY, SINE_PHASE,
 80052a4:	eddf 2aa6 	vldr	s5, [pc, #664]	@ 8005540 <plotter_begin+0x348>
 80052a8:	ed9f 2aa6 	vldr	s4, [pc, #664]	@ 8005544 <plotter_begin+0x34c>
 80052ac:	eddf 1ab3 	vldr	s3, [pc, #716]	@ 800557c <plotter_begin+0x384>
 80052b0:	ed9f 1ab2 	vldr	s2, [pc, #712]	@ 800557c <plotter_begin+0x384>
 80052b4:	eddf 0aa4 	vldr	s1, [pc, #656]	@ 8005548 <plotter_begin+0x350>
 80052b8:	ed9f 0aa1 	vldr	s0, [pc, #644]	@ 8005540 <plotter_begin+0x348>
 80052bc:	489f      	ldr	r0, [pc, #636]	@ (800553c <plotter_begin+0x344>)
 80052be:	f000 fc6f 	bl	8005ba0 <SIGNAL_config_sine>
	SINE_OFFSET, SINE_MIN_SETPOINT, SINE_MAX_SETPOINT);

	SIGNAL_init(&square_sg_PWM, SIGNAL_SQUARE);
 80052c2:	2102      	movs	r1, #2
 80052c4:	48a1      	ldr	r0, [pc, #644]	@ (800554c <plotter_begin+0x354>)
 80052c6:	f000 fc0d 	bl	8005ae4 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_PWM, SQUARE_AMPLITUDE, SQUARE_FREQUENCY,
 80052ca:	ed9f 3a9d 	vldr	s6, [pc, #628]	@ 8005540 <plotter_begin+0x348>
 80052ce:	eddf 2a9d 	vldr	s5, [pc, #628]	@ 8005544 <plotter_begin+0x34c>
 80052d2:	ed9f 2aaa 	vldr	s4, [pc, #680]	@ 800557c <plotter_begin+0x384>
 80052d6:	eddf 1aa9 	vldr	s3, [pc, #676]	@ 800557c <plotter_begin+0x384>
 80052da:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80052de:	eddf 0a9a 	vldr	s1, [pc, #616]	@ 8005548 <plotter_begin+0x350>
 80052e2:	ed9f 0a97 	vldr	s0, [pc, #604]	@ 8005540 <plotter_begin+0x348>
 80052e6:	4899      	ldr	r0, [pc, #612]	@ (800554c <plotter_begin+0x354>)
 80052e8:	f000 fc85 	bl	8005bf6 <SIGNAL_config_square>
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT, SQUARE_MAX_SETPOINT);

	SIGNAL_init(&sine_sg_cascade, SIGNAL_SINE);
 80052ec:	2100      	movs	r1, #0
 80052ee:	4898      	ldr	r0, [pc, #608]	@ (8005550 <plotter_begin+0x358>)
 80052f0:	f000 fbf8 	bl	8005ae4 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_cascade, SINE_AMPLITUDE_CASCADE, SINE_FREQUENCY,
 80052f4:	eddf 2a97 	vldr	s5, [pc, #604]	@ 8005554 <plotter_begin+0x35c>
 80052f8:	ed9f 2a97 	vldr	s4, [pc, #604]	@ 8005558 <plotter_begin+0x360>
 80052fc:	eddf 1a9f 	vldr	s3, [pc, #636]	@ 800557c <plotter_begin+0x384>
 8005300:	ed9f 1a9e 	vldr	s2, [pc, #632]	@ 800557c <plotter_begin+0x384>
 8005304:	eddf 0a90 	vldr	s1, [pc, #576]	@ 8005548 <plotter_begin+0x350>
 8005308:	ed9f 0a92 	vldr	s0, [pc, #584]	@ 8005554 <plotter_begin+0x35c>
 800530c:	4890      	ldr	r0, [pc, #576]	@ (8005550 <plotter_begin+0x358>)
 800530e:	f000 fc47 	bl	8005ba0 <SIGNAL_config_sine>
	SINE_PHASE,
	SINE_OFFSET, SINE_MIN_SETPOINT_CASCADE, SINE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&square_sg_cascade, SIGNAL_SQUARE);
 8005312:	2102      	movs	r1, #2
 8005314:	4891      	ldr	r0, [pc, #580]	@ (800555c <plotter_begin+0x364>)
 8005316:	f000 fbe5 	bl	8005ae4 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_cascade, SQUARE_AMPLITUDE_CASCADE,
 800531a:	eeb3 3a09 	vmov.f32	s6, #57	@ 0x41c80000  25.0
 800531e:	eefb 2a09 	vmov.f32	s5, #185	@ 0xc1c80000 -25.0
 8005322:	ed9f 2a96 	vldr	s4, [pc, #600]	@ 800557c <plotter_begin+0x384>
 8005326:	eddf 1a95 	vldr	s3, [pc, #596]	@ 800557c <plotter_begin+0x384>
 800532a:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 800532e:	eddf 0a86 	vldr	s1, [pc, #536]	@ 8005548 <plotter_begin+0x350>
 8005332:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8005336:	4889      	ldr	r0, [pc, #548]	@ (800555c <plotter_begin+0x364>)
 8005338:	f000 fc5d 	bl	8005bf6 <SIGNAL_config_square>
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
	SQUARE_MIN_SETPOINT_CASCADE, SQUARE_MAX_SETPOINT_CASCADE);

	SIGNAL_init(&sine_sg_prismatic, SIGNAL_SINE);
 800533c:	2100      	movs	r1, #0
 800533e:	4888      	ldr	r0, [pc, #544]	@ (8005560 <plotter_begin+0x368>)
 8005340:	f000 fbd0 	bl	8005ae4 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005344:	4b78      	ldr	r3, [pc, #480]	@ (8005528 <plotter_begin+0x330>)
 8005346:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800534a:	4610      	mov	r0, r2
 800534c:	4619      	mov	r1, r3
 800534e:	f7fb fc01 	bl	8000b54 <__aeabi_d2f>
 8005352:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_400RPM_Constant.qd_max,
 8005354:	4b74      	ldr	r3, [pc, #464]	@ (8005528 <plotter_begin+0x330>)
 8005356:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800535a:	4610      	mov	r0, r2
 800535c:	4619      	mov	r1, r3
 800535e:	f7fb fbf9 	bl	8000b54 <__aeabi_d2f>
 8005362:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005364:	ee07 3a90 	vmov	s15, r3
 8005368:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_400RPM_Constant.qd_max);
 800536c:	4b6e      	ldr	r3, [pc, #440]	@ (8005528 <plotter_begin+0x330>)
 800536e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 8005372:	4610      	mov	r0, r2
 8005374:	4619      	mov	r1, r3
 8005376:	f7fb fbed 	bl	8000b54 <__aeabi_d2f>
 800537a:	4603      	mov	r3, r0
 800537c:	ee02 3a90 	vmov	s5, r3
 8005380:	eeb0 2a48 	vmov.f32	s4, s16
 8005384:	eddf 1a7d 	vldr	s3, [pc, #500]	@ 800557c <plotter_begin+0x384>
 8005388:	ed9f 1a7c 	vldr	s2, [pc, #496]	@ 800557c <plotter_begin+0x384>
 800538c:	eddf 0a6e 	vldr	s1, [pc, #440]	@ 8005548 <plotter_begin+0x350>
 8005390:	ee00 4a10 	vmov	s0, r4
 8005394:	4872      	ldr	r0, [pc, #456]	@ (8005560 <plotter_begin+0x368>)
 8005396:	f000 fc03 	bl	8005ba0 <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_prismatic, SIGNAL_SQUARE);
 800539a:	2102      	movs	r1, #2
 800539c:	4871      	ldr	r0, [pc, #452]	@ (8005564 <plotter_begin+0x36c>)
 800539e:	f000 fba1 	bl	8005ae4 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 80053a2:	4b61      	ldr	r3, [pc, #388]	@ (8005528 <plotter_begin+0x330>)
 80053a4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80053a8:	4610      	mov	r0, r2
 80053aa:	4619      	mov	r1, r3
 80053ac:	f7fb fbd2 	bl	8000b54 <__aeabi_d2f>
 80053b0:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 80053b2:	4b5d      	ldr	r3, [pc, #372]	@ (8005528 <plotter_begin+0x330>)
 80053b4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 80053b8:	4610      	mov	r0, r2
 80053ba:	4619      	mov	r1, r3
 80053bc:	f7fb fbca 	bl	8000b54 <__aeabi_d2f>
 80053c0:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 80053c2:	ee07 3a90 	vmov	s15, r3
 80053c6:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_400RPM_Constant.qd_max, ZGX45RGG_400RPM_Constant.qd_max);
 80053ca:	4b57      	ldr	r3, [pc, #348]	@ (8005528 <plotter_begin+0x330>)
 80053cc:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_prismatic, ZGX45RGG_400RPM_Constant.qd_max,
 80053d0:	4610      	mov	r0, r2
 80053d2:	4619      	mov	r1, r3
 80053d4:	f7fb fbbe 	bl	8000b54 <__aeabi_d2f>
 80053d8:	4603      	mov	r3, r0
 80053da:	ee03 3a10 	vmov	s6, r3
 80053de:	eef0 2a48 	vmov.f32	s5, s16
 80053e2:	ed9f 2a66 	vldr	s4, [pc, #408]	@ 800557c <plotter_begin+0x384>
 80053e6:	eddf 1a65 	vldr	s3, [pc, #404]	@ 800557c <plotter_begin+0x384>
 80053ea:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80053ee:	eddf 0a56 	vldr	s1, [pc, #344]	@ 8005548 <plotter_begin+0x350>
 80053f2:	ee00 4a10 	vmov	s0, r4
 80053f6:	485b      	ldr	r0, [pc, #364]	@ (8005564 <plotter_begin+0x36c>)
 80053f8:	f000 fbfd 	bl	8005bf6 <SIGNAL_config_square>

	SIGNAL_init(&sine_sg_revolute, SIGNAL_SINE);
 80053fc:	2100      	movs	r1, #0
 80053fe:	485a      	ldr	r0, [pc, #360]	@ (8005568 <plotter_begin+0x370>)
 8005400:	f000 fb70 	bl	8005ae4 <SIGNAL_init>
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8005404:	4b4c      	ldr	r3, [pc, #304]	@ (8005538 <plotter_begin+0x340>)
 8005406:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800540a:	4610      	mov	r0, r2
 800540c:	4619      	mov	r1, r3
 800540e:	f7fb fba1 	bl	8000b54 <__aeabi_d2f>
 8005412:	4604      	mov	r4, r0
	SINE_FREQUENCY, SINE_PHASE,
	SINE_OFFSET, -ZGX45RGG_150RPM_Constant.qd_max,
 8005414:	4b48      	ldr	r3, [pc, #288]	@ (8005538 <plotter_begin+0x340>)
 8005416:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800541a:	4610      	mov	r0, r2
 800541c:	4619      	mov	r1, r3
 800541e:	f7fb fb99 	bl	8000b54 <__aeabi_d2f>
 8005422:	4603      	mov	r3, r0
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8005424:	ee07 3a90 	vmov	s15, r3
 8005428:	eeb1 8a67 	vneg.f32	s16, s15
			ZGX45RGG_150RPM_Constant.qd_max);
 800542c:	4b42      	ldr	r3, [pc, #264]	@ (8005538 <plotter_begin+0x340>)
 800542e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_sine(&sine_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8005432:	4610      	mov	r0, r2
 8005434:	4619      	mov	r1, r3
 8005436:	f7fb fb8d 	bl	8000b54 <__aeabi_d2f>
 800543a:	4603      	mov	r3, r0
 800543c:	ee02 3a90 	vmov	s5, r3
 8005440:	eeb0 2a48 	vmov.f32	s4, s16
 8005444:	eddf 1a4d 	vldr	s3, [pc, #308]	@ 800557c <plotter_begin+0x384>
 8005448:	ed9f 1a4c 	vldr	s2, [pc, #304]	@ 800557c <plotter_begin+0x384>
 800544c:	eddf 0a3e 	vldr	s1, [pc, #248]	@ 8005548 <plotter_begin+0x350>
 8005450:	ee00 4a10 	vmov	s0, r4
 8005454:	4844      	ldr	r0, [pc, #272]	@ (8005568 <plotter_begin+0x370>)
 8005456:	f000 fba3 	bl	8005ba0 <SIGNAL_config_sine>

	SIGNAL_init(&square_sg_revolute, SIGNAL_SQUARE);
 800545a:	2102      	movs	r1, #2
 800545c:	4843      	ldr	r0, [pc, #268]	@ (800556c <plotter_begin+0x374>)
 800545e:	f000 fb41 	bl	8005ae4 <SIGNAL_init>
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8005462:	4b35      	ldr	r3, [pc, #212]	@ (8005538 <plotter_begin+0x340>)
 8005464:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005468:	4610      	mov	r0, r2
 800546a:	4619      	mov	r1, r3
 800546c:	f7fb fb72 	bl	8000b54 <__aeabi_d2f>
 8005470:	4604      	mov	r4, r0
	SQUARE_FREQUENCY,
	SQUARE_DUTY_CYCLE, SQUARE_PHASE, SQUARE_OFFSET,
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 8005472:	4b31      	ldr	r3, [pc, #196]	@ (8005538 <plotter_begin+0x340>)
 8005474:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8005478:	4610      	mov	r0, r2
 800547a:	4619      	mov	r1, r3
 800547c:	f7fb fb6a 	bl	8000b54 <__aeabi_d2f>
 8005480:	4603      	mov	r3, r0
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8005482:	ee07 3a90 	vmov	s15, r3
 8005486:	eeb1 8a67 	vneg.f32	s16, s15
			-ZGX45RGG_150RPM_Constant.qd_max, ZGX45RGG_150RPM_Constant.qd_max);
 800548a:	4b2b      	ldr	r3, [pc, #172]	@ (8005538 <plotter_begin+0x340>)
 800548c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	SIGNAL_config_square(&square_sg_revolute, ZGX45RGG_150RPM_Constant.qd_max,
 8005490:	4610      	mov	r0, r2
 8005492:	4619      	mov	r1, r3
 8005494:	f7fb fb5e 	bl	8000b54 <__aeabi_d2f>
 8005498:	4603      	mov	r3, r0
 800549a:	ee03 3a10 	vmov	s6, r3
 800549e:	eef0 2a48 	vmov.f32	s5, s16
 80054a2:	ed9f 2a36 	vldr	s4, [pc, #216]	@ 800557c <plotter_begin+0x384>
 80054a6:	eddf 1a35 	vldr	s3, [pc, #212]	@ 800557c <plotter_begin+0x384>
 80054aa:	eeb6 1a00 	vmov.f32	s2, #96	@ 0x3f000000  0.5
 80054ae:	eddf 0a26 	vldr	s1, [pc, #152]	@ 8005548 <plotter_begin+0x350>
 80054b2:	ee00 4a10 	vmov	s0, r4
 80054b6:	482d      	ldr	r0, [pc, #180]	@ (800556c <plotter_begin+0x374>)
 80054b8:	f000 fb9d 	bl	8005bf6 <SIGNAL_config_square>

	UnitConverter_init(&converter_system);
 80054bc:	482c      	ldr	r0, [pc, #176]	@ (8005570 <plotter_begin+0x378>)
 80054be:	f7fe feb3 	bl	8004228 <UnitConverter_init>

	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
			Disturbance_Constant.prismatic_pulley_radius * 2.0 * 1000.0);
 80054c2:	4b1a      	ldr	r3, [pc, #104]	@ (800552c <plotter_begin+0x334>)
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7fb f80a 	bl	80004e0 <__aeabi_f2d>
 80054cc:	4602      	mov	r2, r0
 80054ce:	460b      	mov	r3, r1
 80054d0:	f7fa fea8 	bl	8000224 <__adddf3>
 80054d4:	4602      	mov	r2, r0
 80054d6:	460b      	mov	r3, r1
 80054d8:	4610      	mov	r0, r2
 80054da:	4619      	mov	r1, r3
 80054dc:	f04f 0200 	mov.w	r2, #0
 80054e0:	4b13      	ldr	r3, [pc, #76]	@ (8005530 <plotter_begin+0x338>)
 80054e2:	f7fb f855 	bl	8000590 <__aeabi_dmul>
 80054e6:	4602      	mov	r2, r0
 80054e8:	460b      	mov	r3, r1
	QEI_init(&prismatic_encoder, ENC_TIM1, ENC_PPR, ENC_FREQ, MOTOR1_RATIO,
 80054ea:	4610      	mov	r0, r2
 80054ec:	4619      	mov	r1, r3
 80054ee:	f7fb fb31 	bl	8000b54 <__aeabi_d2f>
 80054f2:	4603      	mov	r3, r0
 80054f4:	ee00 3a90 	vmov	s1, r3
 80054f8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80054fc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005500:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005504:	491b      	ldr	r1, [pc, #108]	@ (8005574 <plotter_begin+0x37c>)
 8005506:	481c      	ldr	r0, [pc, #112]	@ (8005578 <plotter_begin+0x380>)
 8005508:	f7fe f808 	bl	800351c <QEI_init>
 800550c:	e038      	b.n	8005580 <plotter_begin+0x388>
 800550e:	bf00      	nop
 8005510:	55555555 	.word	0x55555555
 8005514:	3fe55555 	.word	0x3fe55555
 8005518:	33333333 	.word	0x33333333
 800551c:	3fd33333 	.word	0x3fd33333
 8005520:	9999999a 	.word	0x9999999a
 8005524:	3fd99999 	.word	0x3fd99999
 8005528:	20000060 	.word	0x20000060
 800552c:	200000c0 	.word	0x200000c0
 8005530:	408f4000 	.word	0x408f4000
 8005534:	3fe00000 	.word	0x3fe00000
 8005538:	20000000 	.word	0x20000000
 800553c:	200004f8 	.word	0x200004f8
 8005540:	477fff00 	.word	0x477fff00
 8005544:	c77fff00 	.word	0xc77fff00
 8005548:	3dcccccd 	.word	0x3dcccccd
 800554c:	2000053c 	.word	0x2000053c
 8005550:	20000580 	.word	0x20000580
 8005554:	4083d70a 	.word	0x4083d70a
 8005558:	c083d70a 	.word	0xc083d70a
 800555c:	200005c4 	.word	0x200005c4
 8005560:	20000608 	.word	0x20000608
 8005564:	2000064c 	.word	0x2000064c
 8005568:	20000690 	.word	0x20000690
 800556c:	200006d4 	.word	0x200006d4
 8005570:	20000718 	.word	0x20000718
 8005574:	20001974 	.word	0x20001974
 8005578:	2000034c 	.word	0x2000034c
 800557c:	00000000 	.word	0x00000000
	QEI_init(&revolute_encoder, ENC_TIM2, ENC_PPR, ENC_FREQ, MOTOR2_RATIO,
 8005580:	ed5f 0a02 	vldr	s1, [pc, #-8]	@ 800557c <plotter_begin+0x384>
 8005584:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8005588:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800558c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005590:	49ae      	ldr	r1, [pc, #696]	@ (800584c <plotter_begin+0x654>)
 8005592:	48af      	ldr	r0, [pc, #700]	@ (8005850 <plotter_begin+0x658>)
 8005594:	f7fd ffc2 	bl	800351c <QEI_init>
	MOTOR2_PULLEY_DIAMETER);

	MDXX_GPIO_init(&prismatic_motor, MOTOR1_TIM, MOTOR1_TIM_CH, MOTOR1_GPIOx,
 8005598:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800559c:	9300      	str	r3, [sp, #0]
 800559e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80055a2:	2204      	movs	r2, #4
 80055a4:	49ab      	ldr	r1, [pc, #684]	@ (8005854 <plotter_begin+0x65c>)
 80055a6:	48ac      	ldr	r0, [pc, #688]	@ (8005858 <plotter_begin+0x660>)
 80055a8:	f7fb fec8 	bl	800133c <MDXX_GPIO_init>
	MOTOR1_GPIO_Pin);
	MDXX_GPIO_init(&revolute_motor, MOTOR2_TIM, MOTOR2_TIM_CH, MOTOR2_GPIOx,
 80055ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80055b0:	9300      	str	r3, [sp, #0]
 80055b2:	4baa      	ldr	r3, [pc, #680]	@ (800585c <plotter_begin+0x664>)
 80055b4:	2200      	movs	r2, #0
 80055b6:	49a7      	ldr	r1, [pc, #668]	@ (8005854 <plotter_begin+0x65c>)
 80055b8:	48a9      	ldr	r0, [pc, #676]	@ (8005860 <plotter_begin+0x668>)
 80055ba:	f7fb febf 	bl	800133c <MDXX_GPIO_init>
	MOTOR2_GPIO_Pin);

	PWM_init(&servo, SERVO_TIM, SERVO_TIM_CH);
 80055be:	220c      	movs	r2, #12
 80055c0:	49a8      	ldr	r1, [pc, #672]	@ (8005864 <plotter_begin+0x66c>)
 80055c2:	48a9      	ldr	r0, [pc, #676]	@ (8005868 <plotter_begin+0x670>)
 80055c4:	f7fd fd7c 	bl	80030c0 <PWM_init>

	MDXX_set_range(&prismatic_motor, 2000, 0);
 80055c8:	eddf 0aa8 	vldr	s1, [pc, #672]	@ 800586c <plotter_begin+0x674>
 80055cc:	ed9f 0aa8 	vldr	s0, [pc, #672]	@ 8005870 <plotter_begin+0x678>
 80055d0:	48a1      	ldr	r0, [pc, #644]	@ (8005858 <plotter_begin+0x660>)
 80055d2:	f7fb fed7 	bl	8001384 <MDXX_set_range>
	MDXX_set_range(&revolute_motor, 2000, 0);
 80055d6:	eddf 0aa5 	vldr	s1, [pc, #660]	@ 800586c <plotter_begin+0x674>
 80055da:	ed9f 0aa5 	vldr	s0, [pc, #660]	@ 8005870 <plotter_begin+0x678>
 80055de:	48a0      	ldr	r0, [pc, #640]	@ (8005860 <plotter_begin+0x668>)
 80055e0:	f7fb fed0 	bl	8001384 <MDXX_set_range>
	plotter_pen_up();
 80055e4:	f000 fa6e 	bl	8005ac4 <plotter_pen_up>

	PID_CONTROLLER_Init(&prismatic_position_pid, 75, 1e-10, 75,
			ZGX45RGG_400RPM_Constant.sd_max);
 80055e8:	4ba2      	ldr	r3, [pc, #648]	@ (8005874 <plotter_begin+0x67c>)
 80055ea:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
	PID_CONTROLLER_Init(&prismatic_position_pid, 75, 1e-10, 75,
 80055ee:	4610      	mov	r0, r2
 80055f0:	4619      	mov	r1, r3
 80055f2:	f7fb faaf 	bl	8000b54 <__aeabi_d2f>
 80055f6:	4603      	mov	r3, r0
 80055f8:	ee01 3a90 	vmov	s3, r3
 80055fc:	ed9f 1a9e 	vldr	s2, [pc, #632]	@ 8005878 <plotter_begin+0x680>
 8005600:	eddf 0a9e 	vldr	s1, [pc, #632]	@ 800587c <plotter_begin+0x684>
 8005604:	ed9f 0a9c 	vldr	s0, [pc, #624]	@ 8005878 <plotter_begin+0x680>
 8005608:	489d      	ldr	r0, [pc, #628]	@ (8005880 <plotter_begin+0x688>)
 800560a:	f7fb fdd2 	bl	80011b2 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 150, 1e-5, 0,
			ZGX45RGG_400RPM_Constant.U_max);
 800560e:	4b99      	ldr	r3, [pc, #612]	@ (8005874 <plotter_begin+0x67c>)
 8005610:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&prismatic_velocity_pid, 150, 1e-5, 0,
 8005614:	4610      	mov	r0, r2
 8005616:	4619      	mov	r1, r3
 8005618:	f7fb fa9c 	bl	8000b54 <__aeabi_d2f>
 800561c:	4603      	mov	r3, r0
 800561e:	ee01 3a90 	vmov	s3, r3
 8005622:	ed9f 1a92 	vldr	s2, [pc, #584]	@ 800586c <plotter_begin+0x674>
 8005626:	eddf 0a97 	vldr	s1, [pc, #604]	@ 8005884 <plotter_begin+0x68c>
 800562a:	ed9f 0a97 	vldr	s0, [pc, #604]	@ 8005888 <plotter_begin+0x690>
 800562e:	4897      	ldr	r0, [pc, #604]	@ (800588c <plotter_begin+0x694>)
 8005630:	f7fb fdbf 	bl	80011b2 <PID_CONTROLLER_Init>

	PID_CONTROLLER_Init(&revolute_position_pid, 25, 1e-2, 25,
			ZGX45RGG_150RPM_Constant.qd_max);
 8005634:	4b96      	ldr	r3, [pc, #600]	@ (8005890 <plotter_begin+0x698>)
 8005636:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
	PID_CONTROLLER_Init(&revolute_position_pid, 25, 1e-2, 25,
 800563a:	4610      	mov	r0, r2
 800563c:	4619      	mov	r1, r3
 800563e:	f7fb fa89 	bl	8000b54 <__aeabi_d2f>
 8005642:	4603      	mov	r3, r0
 8005644:	ee01 3a90 	vmov	s3, r3
 8005648:	eeb3 1a09 	vmov.f32	s2, #57	@ 0x41c80000  25.0
 800564c:	eddf 0a91 	vldr	s1, [pc, #580]	@ 8005894 <plotter_begin+0x69c>
 8005650:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8005654:	4890      	ldr	r0, [pc, #576]	@ (8005898 <plotter_begin+0x6a0>)
 8005656:	f7fb fdac 	bl	80011b2 <PID_CONTROLLER_Init>
	PID_CONTROLLER_Init(&revolute_velocity_pid, 3000, 200, 0,
			ZGX45RGG_150RPM_Constant.U_max);
 800565a:	4b8d      	ldr	r3, [pc, #564]	@ (8005890 <plotter_begin+0x698>)
 800565c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
	PID_CONTROLLER_Init(&revolute_velocity_pid, 3000, 200, 0,
 8005660:	4610      	mov	r0, r2
 8005662:	4619      	mov	r1, r3
 8005664:	f7fb fa76 	bl	8000b54 <__aeabi_d2f>
 8005668:	4603      	mov	r3, r0
 800566a:	ee01 3a90 	vmov	s3, r3
 800566e:	ed9f 1a7f 	vldr	s2, [pc, #508]	@ 800586c <plotter_begin+0x674>
 8005672:	eddf 0a8a 	vldr	s1, [pc, #552]	@ 800589c <plotter_begin+0x6a4>
 8005676:	ed9f 0a8a 	vldr	s0, [pc, #552]	@ 80058a0 <plotter_begin+0x6a8>
 800567a:	488a      	ldr	r0, [pc, #552]	@ (80058a4 <plotter_begin+0x6ac>)
 800567c:	f7fb fd99 	bl	80011b2 <PID_CONTROLLER_Init>

	REVOLUTE_MOTOR_FFD_Init(&revolute_motor_ffd, &ZGX45RGG_150RPM_Constant);
 8005680:	4983      	ldr	r1, [pc, #524]	@ (8005890 <plotter_begin+0x698>)
 8005682:	4889      	ldr	r0, [pc, #548]	@ (80058a8 <plotter_begin+0x6b0>)
 8005684:	f7fb ff58 	bl	8001538 <REVOLUTE_MOTOR_FFD_Init>
	PRISMATIC_MOTOR_FFD_Init(&prismatic_motor_ffd, &ZGX45RGG_400RPM_Constant);
 8005688:	497a      	ldr	r1, [pc, #488]	@ (8005874 <plotter_begin+0x67c>)
 800568a:	4888      	ldr	r0, [pc, #544]	@ (80058ac <plotter_begin+0x6b4>)
 800568c:	f7fc f8e4 	bl	8001858 <PRISMATIC_MOTOR_FFD_Init>

	REVOLUTE_MOTOR_DFD_Init(&revolute_motor_dfd, &ZGX45RGG_150RPM_Constant,
 8005690:	4a87      	ldr	r2, [pc, #540]	@ (80058b0 <plotter_begin+0x6b8>)
 8005692:	497f      	ldr	r1, [pc, #508]	@ (8005890 <plotter_begin+0x698>)
 8005694:	4887      	ldr	r0, [pc, #540]	@ (80058b4 <plotter_begin+0x6bc>)
 8005696:	f7fb ffde 	bl	8001656 <REVOLUTE_MOTOR_DFD_Init>
			&Disturbance_Constant);
	PRISMATIC_MOTOR_DFD_Init(&prismatic_motor_dfd, &ZGX45RGG_400RPM_Constant,
 800569a:	4a85      	ldr	r2, [pc, #532]	@ (80058b0 <plotter_begin+0x6b8>)
 800569c:	4975      	ldr	r1, [pc, #468]	@ (8005874 <plotter_begin+0x67c>)
 800569e:	4886      	ldr	r0, [pc, #536]	@ (80058b8 <plotter_begin+0x6c0>)
 80056a0:	f7fc f8e8 	bl	8001874 <PRISMATIC_MOTOR_DFD_Init>
			&Disturbance_Constant);

	ADC_DMA_Init(&joystick, &hadc1, joystick_buffer, ADC_BUFFER_SIZE,
 80056a4:	2302      	movs	r3, #2
 80056a6:	9300      	str	r3, [sp, #0]
 80056a8:	eddf 0a84 	vldr	s1, [pc, #528]	@ 80058bc <plotter_begin+0x6c4>
 80056ac:	ed9f 0a84 	vldr	s0, [pc, #528]	@ 80058c0 <plotter_begin+0x6c8>
 80056b0:	2364      	movs	r3, #100	@ 0x64
 80056b2:	4a84      	ldr	r2, [pc, #528]	@ (80058c4 <plotter_begin+0x6cc>)
 80056b4:	4984      	ldr	r1, [pc, #528]	@ (80058c8 <plotter_begin+0x6d0>)
 80056b6:	4885      	ldr	r0, [pc, #532]	@ (80058cc <plotter_begin+0x6d4>)
 80056b8:	f7fb fc32 	bl	8000f20 <ADC_DMA_Init>
	ADC_CHANNELS, ADC_VREF, ADC_RESOLUTION);
	ADC_DMA_SetCenterPoint(&joystick, ADC_CENTERPOINT, ADC_ERROR);
 80056bc:	2105      	movs	r1, #5
 80056be:	ed9f 0a84 	vldr	s0, [pc, #528]	@ 80058d0 <plotter_begin+0x6d8>
 80056c2:	4882      	ldr	r0, [pc, #520]	@ (80058cc <plotter_begin+0x6d4>)
 80056c4:	f7fb fcde 	bl	8001084 <ADC_DMA_SetCenterPoint>
	ADC_DMA_Start(&joystick);
 80056c8:	4880      	ldr	r0, [pc, #512]	@ (80058cc <plotter_begin+0x6d4>)
 80056ca:	f7fb fc81 	bl	8000fd0 <ADC_DMA_Start>

	FIR_init(&prismatic_lp_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 80056ce:	eddf 0a81 	vldr	s1, [pc, #516]	@ 80058d4 <plotter_begin+0x6dc>
 80056d2:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80056d6:	211f      	movs	r1, #31
 80056d8:	487f      	ldr	r0, [pc, #508]	@ (80058d8 <plotter_begin+0x6e0>)
 80056da:	f7fc f8dd 	bl	8001898 <FIR_init>
	FIR_init(&prismatic_lp_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 80056de:	eddf 0a7d 	vldr	s1, [pc, #500]	@ 80058d4 <plotter_begin+0x6dc>
 80056e2:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80056e6:	211f      	movs	r1, #31
 80056e8:	487c      	ldr	r0, [pc, #496]	@ (80058dc <plotter_begin+0x6e4>)
 80056ea:	f7fc f8d5 	bl	8001898 <FIR_init>
	FIR_init(&revolute_lp_current, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 80056ee:	eddf 0a79 	vldr	s1, [pc, #484]	@ 80058d4 <plotter_begin+0x6dc>
 80056f2:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 80056f6:	211f      	movs	r1, #31
 80056f8:	4879      	ldr	r0, [pc, #484]	@ (80058e0 <plotter_begin+0x6e8>)
 80056fa:	f7fc f8cd 	bl	8001898 <FIR_init>
	FIR_init(&revolute_lp_velocity, NUM_TAPS, CUTOFF_FREQ, SAMPLE_RATE);
 80056fe:	eddf 0a75 	vldr	s1, [pc, #468]	@ 80058d4 <plotter_begin+0x6dc>
 8005702:	eeb3 0a09 	vmov.f32	s0, #57	@ 0x41c80000  25.0
 8005706:	211f      	movs	r1, #31
 8005708:	4876      	ldr	r0, [pc, #472]	@ (80058e4 <plotter_begin+0x6ec>)
 800570a:	f7fc f8c5 	bl	8001898 <FIR_init>

	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 800570e:	4b59      	ldr	r3, [pc, #356]	@ (8005874 <plotter_begin+0x67c>)
 8005710:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005714:	4610      	mov	r0, r2
 8005716:	4619      	mov	r1, r3
 8005718:	f7fb fa1c 	bl	8000b54 <__aeabi_d2f>
 800571c:	4604      	mov	r4, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 800571e:	4b55      	ldr	r3, [pc, #340]	@ (8005874 <plotter_begin+0x67c>)
 8005720:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8005724:	4610      	mov	r0, r2
 8005726:	4619      	mov	r1, r3
 8005728:	f7fb fa14 	bl	8000b54 <__aeabi_d2f>
 800572c:	4605      	mov	r5, r0
			ZGX45RGG_400RPM_Constant.B, ZGX45RGG_400RPM_Constant.Kt,
 800572e:	4b51      	ldr	r3, [pc, #324]	@ (8005874 <plotter_begin+0x67c>)
 8005730:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8005734:	4610      	mov	r0, r2
 8005736:	4619      	mov	r1, r3
 8005738:	f7fb fa0c 	bl	8000b54 <__aeabi_d2f>
 800573c:	4606      	mov	r6, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 800573e:	4b4d      	ldr	r3, [pc, #308]	@ (8005874 <plotter_begin+0x67c>)
 8005740:	e9d3 2300 	ldrd	r2, r3, [r3]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8005744:	4610      	mov	r0, r2
 8005746:	4619      	mov	r1, r3
 8005748:	f7fb fa04 	bl	8000b54 <__aeabi_d2f>
 800574c:	4680      	mov	r8, r0
			ZGX45RGG_400RPM_Constant.Ke, ZGX45RGG_400RPM_Constant.R,
 800574e:	4b49      	ldr	r3, [pc, #292]	@ (8005874 <plotter_begin+0x67c>)
 8005750:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8005754:	4610      	mov	r0, r2
 8005756:	4619      	mov	r1, r3
 8005758:	f7fb f9fc 	bl	8000b54 <__aeabi_d2f>
 800575c:	4681      	mov	r9, r0
			ZGX45RGG_400RPM_Constant.L, 1.0, 1.0);
 800575e:	4b45      	ldr	r3, [pc, #276]	@ (8005874 <plotter_begin+0x67c>)
 8005760:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	MotorKalman_Init(&prismatic_kalman, 1e-3, ZGX45RGG_400RPM_Constant.J,
 8005764:	4610      	mov	r0, r2
 8005766:	4619      	mov	r1, r3
 8005768:	f7fb f9f4 	bl	8000b54 <__aeabi_d2f>
 800576c:	4603      	mov	r3, r0
 800576e:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 8005772:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8005776:	ee03 3a10 	vmov	s6, r3
 800577a:	ee02 9a90 	vmov	s5, r9
 800577e:	ee02 8a10 	vmov	s4, r8
 8005782:	ee01 6a90 	vmov	s3, r6
 8005786:	ee01 5a10 	vmov	s2, r5
 800578a:	ee00 4a90 	vmov	s1, r4
 800578e:	ed9f 0a56 	vldr	s0, [pc, #344]	@ 80058e8 <plotter_begin+0x6f0>
 8005792:	4856      	ldr	r0, [pc, #344]	@ (80058ec <plotter_begin+0x6f4>)
 8005794:	f7fc fa80 	bl	8001c98 <MotorKalman_Init>

	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 8005798:	4b3d      	ldr	r3, [pc, #244]	@ (8005890 <plotter_begin+0x698>)
 800579a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800579e:	4610      	mov	r0, r2
 80057a0:	4619      	mov	r1, r3
 80057a2:	f7fb f9d7 	bl	8000b54 <__aeabi_d2f>
 80057a6:	4604      	mov	r4, r0
			ZGX45RGG_150RPM_Constant.B, ZGX45RGG_150RPM_Constant.Kt,
 80057a8:	4b39      	ldr	r3, [pc, #228]	@ (8005890 <plotter_begin+0x698>)
 80057aa:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 80057ae:	4610      	mov	r0, r2
 80057b0:	4619      	mov	r1, r3
 80057b2:	f7fb f9cf 	bl	8000b54 <__aeabi_d2f>
 80057b6:	4605      	mov	r5, r0
			ZGX45RGG_150RPM_Constant.B, ZGX45RGG_150RPM_Constant.Kt,
 80057b8:	4b35      	ldr	r3, [pc, #212]	@ (8005890 <plotter_begin+0x698>)
 80057ba:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 80057be:	4610      	mov	r0, r2
 80057c0:	4619      	mov	r1, r3
 80057c2:	f7fb f9c7 	bl	8000b54 <__aeabi_d2f>
 80057c6:	4606      	mov	r6, r0
			ZGX45RGG_150RPM_Constant.Ke, ZGX45RGG_150RPM_Constant.R,
 80057c8:	4b31      	ldr	r3, [pc, #196]	@ (8005890 <plotter_begin+0x698>)
 80057ca:	e9d3 2300 	ldrd	r2, r3, [r3]
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 80057ce:	4610      	mov	r0, r2
 80057d0:	4619      	mov	r1, r3
 80057d2:	f7fb f9bf 	bl	8000b54 <__aeabi_d2f>
 80057d6:	4680      	mov	r8, r0
			ZGX45RGG_150RPM_Constant.Ke, ZGX45RGG_150RPM_Constant.R,
 80057d8:	4b2d      	ldr	r3, [pc, #180]	@ (8005890 <plotter_begin+0x698>)
 80057da:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 80057de:	4610      	mov	r0, r2
 80057e0:	4619      	mov	r1, r3
 80057e2:	f7fb f9b7 	bl	8000b54 <__aeabi_d2f>
 80057e6:	4681      	mov	r9, r0
			ZGX45RGG_150RPM_Constant.L, 1.0, 1.0);
 80057e8:	4b29      	ldr	r3, [pc, #164]	@ (8005890 <plotter_begin+0x698>)
 80057ea:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	MotorKalman_Init(&revolute_kalman, 1e-3, ZGX45RGG_150RPM_Constant.J,
 80057ee:	4610      	mov	r0, r2
 80057f0:	4619      	mov	r1, r3
 80057f2:	f7fb f9af 	bl	8000b54 <__aeabi_d2f>
 80057f6:	4603      	mov	r3, r0
 80057f8:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 80057fc:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 8005800:	ee03 3a10 	vmov	s6, r3
 8005804:	ee02 9a90 	vmov	s5, r9
 8005808:	ee02 8a10 	vmov	s4, r8
 800580c:	ee01 6a90 	vmov	s3, r6
 8005810:	ee01 5a10 	vmov	s2, r5
 8005814:	ee00 4a90 	vmov	s1, r4
 8005818:	ed9f 0a33 	vldr	s0, [pc, #204]	@ 80058e8 <plotter_begin+0x6f0>
 800581c:	4834      	ldr	r0, [pc, #208]	@ (80058f0 <plotter_begin+0x6f8>)
 800581e:	f7fc fa3b 	bl	8001c98 <MotorKalman_Init>

	Modbus_init(&ModBus, MODBUS_USART, MODBUS_DATA_SENDING_PERIOD_TIM,
 8005822:	23c8      	movs	r3, #200	@ 0xc8
 8005824:	9301      	str	r3, [sp, #4]
 8005826:	2315      	movs	r3, #21
 8005828:	9300      	str	r3, [sp, #0]
 800582a:	4b32      	ldr	r3, [pc, #200]	@ (80058f4 <plotter_begin+0x6fc>)
 800582c:	4a32      	ldr	r2, [pc, #200]	@ (80058f8 <plotter_begin+0x700>)
 800582e:	4933      	ldr	r1, [pc, #204]	@ (80058fc <plotter_begin+0x704>)
 8005830:	4833      	ldr	r0, [pc, #204]	@ (8005900 <plotter_begin+0x708>)
 8005832:	f7fc f9c9 	bl	8001bc8 <Modbus_init>
			registerFrame, MODBUS_SLAVE_ADDRESS, MODBUS_REGISTER_FRAME_SIZE);

	HAL_TIM_Base_Start_IT(CONTROL_TIM);
 8005836:	4833      	ldr	r0, [pc, #204]	@ (8005904 <plotter_begin+0x70c>)
 8005838:	f004 fd76 	bl	800a328 <HAL_TIM_Base_Start_IT>
}
 800583c:	bf00      	nop
 800583e:	3704      	adds	r7, #4
 8005840:	46bd      	mov	sp, r7
 8005842:	ecbd 8b02 	vpop	{d8}
 8005846:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800584a:	bf00      	nop
 800584c:	20001a40 	.word	0x20001a40
 8005850:	200003a8 	.word	0x200003a8
 8005854:	20001bd8 	.word	0x20001bd8
 8005858:	200002b4 	.word	0x200002b4
 800585c:	48000800 	.word	0x48000800
 8005860:	20000300 	.word	0x20000300
 8005864:	200017dc 	.word	0x200017dc
 8005868:	200004bc 	.word	0x200004bc
 800586c:	00000000 	.word	0x00000000
 8005870:	44fa0000 	.word	0x44fa0000
 8005874:	20000060 	.word	0x20000060
 8005878:	42960000 	.word	0x42960000
 800587c:	2edbe6ff 	.word	0x2edbe6ff
 8005880:	20000404 	.word	0x20000404
 8005884:	3727c5ac 	.word	0x3727c5ac
 8005888:	43160000 	.word	0x43160000
 800588c:	2000042c 	.word	0x2000042c
 8005890:	20000000 	.word	0x20000000
 8005894:	3c23d70a 	.word	0x3c23d70a
 8005898:	20000454 	.word	0x20000454
 800589c:	43480000 	.word	0x43480000
 80058a0:	453b8000 	.word	0x453b8000
 80058a4:	2000047c 	.word	0x2000047c
 80058a8:	200004b0 	.word	0x200004b0
 80058ac:	200004a4 	.word	0x200004a4
 80058b0:	200000c0 	.word	0x200000c0
 80058b4:	200004b4 	.word	0x200004b4
 80058b8:	200004a8 	.word	0x200004a8
 80058bc:	457ff000 	.word	0x457ff000
 80058c0:	40533333 	.word	0x40533333
 80058c4:	20001078 	.word	0x20001078
 80058c8:	20000170 	.word	0x20000170
 80058cc:	200004d4 	.word	0x200004d4
 80058d0:	45000000 	.word	0x45000000
 80058d4:	447a0000 	.word	0x447a0000
 80058d8:	2000097c 	.word	0x2000097c
 80058dc:	20000970 	.word	0x20000970
 80058e0:	20000994 	.word	0x20000994
 80058e4:	20000988 	.word	0x20000988
 80058e8:	3a83126f 	.word	0x3a83126f
 80058ec:	200009a0 	.word	0x200009a0
 80058f0:	20000d0c 	.word	0x20000d0c
 80058f4:	20001618 	.word	0x20001618
 80058f8:	20001ca4 	.word	0x20001ca4
 80058fc:	20001e3c 	.word	0x20001e3c
 8005900:	20001140 	.word	0x20001140
 8005904:	200018a8 	.word	0x200018a8

08005908 <plotter_update_sensors>:
void plotter_reset() {
	QEI_reset(&prismatic_encoder);
	QEI_reset(&revolute_encoder);
}

void plotter_update_sensors() {
 8005908:	b580      	push	{r7, lr}
 800590a:	af00      	add	r7, sp, #0
	joystick_x = ADC_DMA_GetJoystickValue(&joystick, JOYSTICK_X_CHANNEL, -50,
 800590c:	eddf 0a59 	vldr	s1, [pc, #356]	@ 8005a74 <plotter_update_sensors+0x16c>
 8005910:	ed9f 0a59 	vldr	s0, [pc, #356]	@ 8005a78 <plotter_update_sensors+0x170>
 8005914:	2106      	movs	r1, #6
 8005916:	4859      	ldr	r0, [pc, #356]	@ (8005a7c <plotter_update_sensors+0x174>)
 8005918:	f7fb fbde 	bl	80010d8 <ADC_DMA_GetJoystickValue>
 800591c:	eef0 7a40 	vmov.f32	s15, s0
 8005920:	4b57      	ldr	r3, [pc, #348]	@ (8005a80 <plotter_update_sensors+0x178>)
 8005922:	edc3 7a00 	vstr	s15, [r3]
			50);
	joystick_y = ADC_DMA_GetJoystickValue(&joystick, JOYSTICK_Y_CHANNEL, -50,
 8005926:	eddf 0a53 	vldr	s1, [pc, #332]	@ 8005a74 <plotter_update_sensors+0x16c>
 800592a:	ed9f 0a53 	vldr	s0, [pc, #332]	@ 8005a78 <plotter_update_sensors+0x170>
 800592e:	2107      	movs	r1, #7
 8005930:	4852      	ldr	r0, [pc, #328]	@ (8005a7c <plotter_update_sensors+0x174>)
 8005932:	f7fb fbd1 	bl	80010d8 <ADC_DMA_GetJoystickValue>
 8005936:	eef0 7a40 	vmov.f32	s15, s0
 800593a:	4b52      	ldr	r3, [pc, #328]	@ (8005a84 <plotter_update_sensors+0x17c>)
 800593c:	edc3 7a00 	vstr	s15, [r3]
			50);

	b1 = !HAL_GPIO_ReadPin(J1_GPIO_Port, J1_Pin);
 8005940:	2180      	movs	r1, #128	@ 0x80
 8005942:	4851      	ldr	r0, [pc, #324]	@ (8005a88 <plotter_update_sensors+0x180>)
 8005944:	f003 fba4 	bl	8009090 <HAL_GPIO_ReadPin>
 8005948:	4603      	mov	r3, r0
 800594a:	2b00      	cmp	r3, #0
 800594c:	bf0c      	ite	eq
 800594e:	2301      	moveq	r3, #1
 8005950:	2300      	movne	r3, #0
 8005952:	b2db      	uxtb	r3, r3
 8005954:	461a      	mov	r2, r3
 8005956:	4b4d      	ldr	r3, [pc, #308]	@ (8005a8c <plotter_update_sensors+0x184>)
 8005958:	601a      	str	r2, [r3, #0]
	b2 = !HAL_GPIO_ReadPin(J2_GPIO_Port, J2_Pin);
 800595a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800595e:	484c      	ldr	r0, [pc, #304]	@ (8005a90 <plotter_update_sensors+0x188>)
 8005960:	f003 fb96 	bl	8009090 <HAL_GPIO_ReadPin>
 8005964:	4603      	mov	r3, r0
 8005966:	2b00      	cmp	r3, #0
 8005968:	bf0c      	ite	eq
 800596a:	2301      	moveq	r3, #1
 800596c:	2300      	movne	r3, #0
 800596e:	b2db      	uxtb	r3, r3
 8005970:	461a      	mov	r2, r3
 8005972:	4b48      	ldr	r3, [pc, #288]	@ (8005a94 <plotter_update_sensors+0x18c>)
 8005974:	601a      	str	r2, [r3, #0]
	b3 = !HAL_GPIO_ReadPin(J3_GPIO_Port, J3_Pin);
 8005976:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800597a:	4845      	ldr	r0, [pc, #276]	@ (8005a90 <plotter_update_sensors+0x188>)
 800597c:	f003 fb88 	bl	8009090 <HAL_GPIO_ReadPin>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	bf0c      	ite	eq
 8005986:	2301      	moveq	r3, #1
 8005988:	2300      	movne	r3, #0
 800598a:	b2db      	uxtb	r3, r3
 800598c:	461a      	mov	r2, r3
 800598e:	4b42      	ldr	r3, [pc, #264]	@ (8005a98 <plotter_update_sensors+0x190>)
 8005990:	601a      	str	r2, [r3, #0]
	b4 = !HAL_GPIO_ReadPin(J4_GPIO_Port, J4_Pin);
 8005992:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005996:	483e      	ldr	r0, [pc, #248]	@ (8005a90 <plotter_update_sensors+0x188>)
 8005998:	f003 fb7a 	bl	8009090 <HAL_GPIO_ReadPin>
 800599c:	4603      	mov	r3, r0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	bf0c      	ite	eq
 80059a2:	2301      	moveq	r3, #1
 80059a4:	2300      	movne	r3, #0
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	461a      	mov	r2, r3
 80059aa:	4b3c      	ldr	r3, [pc, #240]	@ (8005a9c <plotter_update_sensors+0x194>)
 80059ac:	601a      	str	r2, [r3, #0]

	prox = HAL_GPIO_ReadPin(PROX_GPIO_Port, PROX_Pin);
 80059ae:	2120      	movs	r1, #32
 80059b0:	4835      	ldr	r0, [pc, #212]	@ (8005a88 <plotter_update_sensors+0x180>)
 80059b2:	f003 fb6d 	bl	8009090 <HAL_GPIO_ReadPin>
 80059b6:	4603      	mov	r3, r0
 80059b8:	461a      	mov	r2, r3
 80059ba:	4b39      	ldr	r3, [pc, #228]	@ (8005aa0 <plotter_update_sensors+0x198>)
 80059bc:	601a      	str	r2, [r3, #0]
	up_photo = HAL_GPIO_ReadPin(UPPER_PHOTO_GPIO_Port, UPPER_PHOTO_Pin);
 80059be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80059c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80059c6:	f003 fb63 	bl	8009090 <HAL_GPIO_ReadPin>
 80059ca:	4603      	mov	r3, r0
 80059cc:	461a      	mov	r2, r3
 80059ce:	4b35      	ldr	r3, [pc, #212]	@ (8005aa4 <plotter_update_sensors+0x19c>)
 80059d0:	601a      	str	r2, [r3, #0]
	low_photo = HAL_GPIO_ReadPin(LOWER_PHOTO_GPIO_Port, LOWER_PHOTO_Pin);
 80059d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80059d6:	482c      	ldr	r0, [pc, #176]	@ (8005a88 <plotter_update_sensors+0x180>)
 80059d8:	f003 fb5a 	bl	8009090 <HAL_GPIO_ReadPin>
 80059dc:	4603      	mov	r3, r0
 80059de:	461a      	mov	r2, r3
 80059e0:	4b31      	ldr	r3, [pc, #196]	@ (8005aa8 <plotter_update_sensors+0x1a0>)
 80059e2:	601a      	str	r2, [r3, #0]
	up_lim = HAL_GPIO_ReadPin(UPPER_LIM_GPIO_Port, UPPER_LIM_Pin);
 80059e4:	2104      	movs	r1, #4
 80059e6:	4828      	ldr	r0, [pc, #160]	@ (8005a88 <plotter_update_sensors+0x180>)
 80059e8:	f003 fb52 	bl	8009090 <HAL_GPIO_ReadPin>
 80059ec:	4603      	mov	r3, r0
 80059ee:	461a      	mov	r2, r3
 80059f0:	4b2e      	ldr	r3, [pc, #184]	@ (8005aac <plotter_update_sensors+0x1a4>)
 80059f2:	601a      	str	r2, [r3, #0]
	low_lim = HAL_GPIO_ReadPin(LOWER_LIM_GPIO_Port, LOWER_LIM_Pin);
 80059f4:	2102      	movs	r1, #2
 80059f6:	4824      	ldr	r0, [pc, #144]	@ (8005a88 <plotter_update_sensors+0x180>)
 80059f8:	f003 fb4a 	bl	8009090 <HAL_GPIO_ReadPin>
 80059fc:	4603      	mov	r3, r0
 80059fe:	461a      	mov	r2, r3
 8005a00:	4b2b      	ldr	r3, [pc, #172]	@ (8005ab0 <plotter_update_sensors+0x1a8>)
 8005a02:	601a      	str	r2, [r3, #0]

	emer = !HAL_GPIO_ReadPin(EMER_GPIO_Port, EMER_Pin);
 8005a04:	2110      	movs	r1, #16
 8005a06:	4820      	ldr	r0, [pc, #128]	@ (8005a88 <plotter_update_sensors+0x180>)
 8005a08:	f003 fb42 	bl	8009090 <HAL_GPIO_ReadPin>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	bf0c      	ite	eq
 8005a12:	2301      	moveq	r3, #1
 8005a14:	2300      	movne	r3, #0
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	461a      	mov	r2, r3
 8005a1a:	4b26      	ldr	r3, [pc, #152]	@ (8005ab4 <plotter_update_sensors+0x1ac>)
 8005a1c:	601a      	str	r2, [r3, #0]

	if (up_lim) {
 8005a1e:	4b23      	ldr	r3, [pc, #140]	@ (8005aac <plotter_update_sensors+0x1a4>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d003      	beq.n	8005a2e <plotter_update_sensors+0x126>
		servo_state = PEN_UP;
 8005a26:	4b24      	ldr	r3, [pc, #144]	@ (8005ab8 <plotter_update_sensors+0x1b0>)
 8005a28:	2202      	movs	r2, #2
 8005a2a:	701a      	strb	r2, [r3, #0]
 8005a2c:	e00a      	b.n	8005a44 <plotter_update_sensors+0x13c>
	} else if (low_lim) {
 8005a2e:	4b20      	ldr	r3, [pc, #128]	@ (8005ab0 <plotter_update_sensors+0x1a8>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <plotter_update_sensors+0x136>
		servo_state = PEN_DOWN;
 8005a36:	4b20      	ldr	r3, [pc, #128]	@ (8005ab8 <plotter_update_sensors+0x1b0>)
 8005a38:	2201      	movs	r2, #1
 8005a3a:	701a      	strb	r2, [r3, #0]
 8005a3c:	e002      	b.n	8005a44 <plotter_update_sensors+0x13c>
	} else {
		servo_state = PEN_IDLE;
 8005a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ab8 <plotter_update_sensors+0x1b0>)
 8005a40:	2200      	movs	r2, #0
 8005a42:	701a      	strb	r2, [r3, #0]
	}

	if (up_photo) {
 8005a44:	4b17      	ldr	r3, [pc, #92]	@ (8005aa4 <plotter_update_sensors+0x19c>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d003      	beq.n	8005a54 <plotter_update_sensors+0x14c>
		prismatic_state = PP_AT_TOP_END_POSITION;
 8005a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8005abc <plotter_update_sensors+0x1b4>)
 8005a4e:	2200      	movs	r2, #0
 8005a50:	701a      	strb	r2, [r3, #0]
 8005a52:	e006      	b.n	8005a62 <plotter_update_sensors+0x15a>
	} else if (low_photo) {
 8005a54:	4b14      	ldr	r3, [pc, #80]	@ (8005aa8 <plotter_update_sensors+0x1a0>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d002      	beq.n	8005a62 <plotter_update_sensors+0x15a>
		prismatic_state = PP_AT_BOTTOM_END_POSITION;
 8005a5c:	4b17      	ldr	r3, [pc, #92]	@ (8005abc <plotter_update_sensors+0x1b4>)
 8005a5e:	2202      	movs	r2, #2
 8005a60:	701a      	strb	r2, [r3, #0]
	}

	if (prox) {
 8005a62:	4b0f      	ldr	r3, [pc, #60]	@ (8005aa0 <plotter_update_sensors+0x198>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d002      	beq.n	8005a70 <plotter_update_sensors+0x168>
		revolute_state = RP_AT_HOME_POSITION;
 8005a6a:	4b15      	ldr	r3, [pc, #84]	@ (8005ac0 <plotter_update_sensors+0x1b8>)
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	701a      	strb	r2, [r3, #0]
	}

//    prismatic_current = ADC_DMA_ComputeCurrent(&adc_dma, PRISMATIC_CURRENT_CHANNEL, PRISMATIC_CURRENT_OFFSET);
//    revolute_current = ADC_DMA_ComputeCurrent(&adc_dma, REVOLUTE_CURRENT_CHANNEL, REVOLUTE_CURRENT_OFFSET);
}
 8005a70:	bf00      	nop
 8005a72:	bd80      	pop	{r7, pc}
 8005a74:	42480000 	.word	0x42480000
 8005a78:	c2480000 	.word	0xc2480000
 8005a7c:	200004d4 	.word	0x200004d4
 8005a80:	200017a8 	.word	0x200017a8
 8005a84:	200017ac 	.word	0x200017ac
 8005a88:	48000400 	.word	0x48000400
 8005a8c:	200017c8 	.word	0x200017c8
 8005a90:	48000800 	.word	0x48000800
 8005a94:	200017cc 	.word	0x200017cc
 8005a98:	200017d0 	.word	0x200017d0
 8005a9c:	200017d4 	.word	0x200017d4
 8005aa0:	200017b0 	.word	0x200017b0
 8005aa4:	200017b8 	.word	0x200017b8
 8005aa8:	200017bc 	.word	0x200017bc
 8005aac:	200017c0 	.word	0x200017c0
 8005ab0:	200017c4 	.word	0x200017c4
 8005ab4:	200017b4 	.word	0x200017b4
 8005ab8:	200002b0 	.word	0x200002b0
 8005abc:	200000f0 	.word	0x200000f0
 8005ac0:	200000f1 	.word	0x200000f1

08005ac4 <plotter_pen_up>:

void plotter_pen_up() {
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	af00      	add	r7, sp, #0
	PWM_write_duty(&servo, 50, 7);
 8005ac8:	eef1 0a0c 	vmov.f32	s1, #28	@ 0x40e00000  7.0
 8005acc:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 8005adc <plotter_pen_up+0x18>
 8005ad0:	4803      	ldr	r0, [pc, #12]	@ (8005ae0 <plotter_pen_up+0x1c>)
 8005ad2:	f7fd fb17 	bl	8003104 <PWM_write_duty>
}
 8005ad6:	bf00      	nop
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	42480000 	.word	0x42480000
 8005ae0:	200004bc 	.word	0x200004bc

08005ae4 <SIGNAL_init>:
    if (value > max_setpoint) return max_setpoint;
    return value;
}

// Initialization function
void SIGNAL_init(SignalGenerator* sg, SignalType type) {
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	460b      	mov	r3, r1
 8005aee:	70fb      	strb	r3, [r7, #3]
    // Reset all parameters
    sg->type = type;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	78fa      	ldrb	r2, [r7, #3]
 8005af4:	701a      	strb	r2, [r3, #0]
    sg->amplitude = 1.0f;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005afc:	605a      	str	r2, [r3, #4]
    sg->frequency = 1.0f;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005b04:	609a      	str	r2, [r3, #8]
    sg->phase = 0.0f;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f04f 0200 	mov.w	r2, #0
 8005b0c:	60da      	str	r2, [r3, #12]
    sg->offset = 0.0f;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f04f 0200 	mov.w	r2, #0
 8005b14:	611a      	str	r2, [r3, #16]
    sg->current_phase = 0.0f;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f04f 0200 	mov.w	r2, #0
 8005b1c:	635a      	str	r2, [r3, #52]	@ 0x34
    sg->time_elapsed = 0.0f;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f04f 0200 	mov.w	r2, #0
 8005b24:	639a      	str	r2, [r3, #56]	@ 0x38
    sg->min_setpoint = -1.0f;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a1b      	ldr	r2, [pc, #108]	@ (8005b98 <SIGNAL_init+0xb4>)
 8005b2a:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = 1.0f;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005b32:	641a      	str	r2, [r3, #64]	@ 0x40

    // Type-specific initializations
    switch (type) {
 8005b34:	78fb      	ldrb	r3, [r7, #3]
 8005b36:	2b03      	cmp	r3, #3
 8005b38:	d828      	bhi.n	8005b8c <SIGNAL_init+0xa8>
 8005b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b40 <SIGNAL_init+0x5c>)
 8005b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b40:	08005b8b 	.word	0x08005b8b
 8005b44:	08005b51 	.word	0x08005b51
 8005b48:	08005b6f 	.word	0x08005b6f
 8005b4c:	08005b79 	.word	0x08005b79
        case SIGNAL_SINE:
            break;
        case SIGNAL_CHIRP:
            sg->chirp_type = CHIRP_LINEAR;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	751a      	strb	r2, [r3, #20]
            sg->f_start = 1.0f;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005b5c:	619a      	str	r2, [r3, #24]
            sg->f_end = 10.0f;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a0e      	ldr	r2, [pc, #56]	@ (8005b9c <SIGNAL_init+0xb8>)
 8005b62:	61da      	str	r2, [r3, #28]
            sg->duration = 1.0f;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005b6a:	621a      	str	r2, [r3, #32]
            break;
 8005b6c:	e00e      	b.n	8005b8c <SIGNAL_init+0xa8>
        case SIGNAL_SQUARE:
            sg->duty_cycle = 0.5f;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8005b74:	629a      	str	r2, [r3, #40]	@ 0x28
            break;
 8005b76:	e009      	b.n	8005b8c <SIGNAL_init+0xa8>
        case SIGNAL_RAMP:
            sg->ramp_start = 0.0f;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f04f 0200 	mov.w	r2, #0
 8005b7e:	62da      	str	r2, [r3, #44]	@ 0x2c
            sg->ramp_end = 1.0f;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005b86:	631a      	str	r2, [r3, #48]	@ 0x30
            break;
 8005b88:	e000      	b.n	8005b8c <SIGNAL_init+0xa8>
            break;
 8005b8a:	bf00      	nop
    }
}
 8005b8c:	bf00      	nop
 8005b8e:	370c      	adds	r7, #12
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr
 8005b98:	bf800000 	.word	0xbf800000
 8005b9c:	41200000 	.word	0x41200000

08005ba0 <SIGNAL_config_sine>:
                        float32_t amplitude,
                        float32_t frequency,
                        float32_t phase,
                        float32_t offset,
                        float32_t min_setpoint,
                        float32_t max_setpoint) {
 8005ba0:	b480      	push	{r7}
 8005ba2:	b089      	sub	sp, #36	@ 0x24
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	61f8      	str	r0, [r7, #28]
 8005ba8:	ed87 0a06 	vstr	s0, [r7, #24]
 8005bac:	edc7 0a05 	vstr	s1, [r7, #20]
 8005bb0:	ed87 1a04 	vstr	s2, [r7, #16]
 8005bb4:	edc7 1a03 	vstr	s3, [r7, #12]
 8005bb8:	ed87 2a02 	vstr	s4, [r7, #8]
 8005bbc:	edc7 2a01 	vstr	s5, [r7, #4]
    sg->type = SIGNAL_SINE;
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	69ba      	ldr	r2, [r7, #24]
 8005bca:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 8005bcc:	69fb      	ldr	r3, [r7, #28]
 8005bce:	697a      	ldr	r2, [r7, #20]
 8005bd0:	609a      	str	r2, [r3, #8]
    sg->phase = phase;
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	693a      	ldr	r2, [r7, #16]
 8005bd6:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	68fa      	ldr	r2, [r7, #12]
 8005bdc:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	68ba      	ldr	r2, [r7, #8]
 8005be2:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 8005be4:	69fb      	ldr	r3, [r7, #28]
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005bea:	bf00      	nop
 8005bec:	3724      	adds	r7, #36	@ 0x24
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr

08005bf6 <SIGNAL_config_square>:
                          float32_t frequency,
                          float32_t duty_cycle,
                          float32_t phase,
                          float32_t offset,
                          float32_t min_setpoint,
                          float32_t max_setpoint) {
 8005bf6:	b480      	push	{r7}
 8005bf8:	b089      	sub	sp, #36	@ 0x24
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	61f8      	str	r0, [r7, #28]
 8005bfe:	ed87 0a06 	vstr	s0, [r7, #24]
 8005c02:	edc7 0a05 	vstr	s1, [r7, #20]
 8005c06:	ed87 1a04 	vstr	s2, [r7, #16]
 8005c0a:	edc7 1a03 	vstr	s3, [r7, #12]
 8005c0e:	ed87 2a02 	vstr	s4, [r7, #8]
 8005c12:	edc7 2a01 	vstr	s5, [r7, #4]
 8005c16:	ed87 3a00 	vstr	s6, [r7]
    sg->type = SIGNAL_SQUARE;
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	2202      	movs	r2, #2
 8005c1e:	701a      	strb	r2, [r3, #0]
    sg->amplitude = amplitude;
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	69ba      	ldr	r2, [r7, #24]
 8005c24:	605a      	str	r2, [r3, #4]
    sg->frequency = frequency;
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	697a      	ldr	r2, [r7, #20]
 8005c2a:	609a      	str	r2, [r3, #8]
    sg->duty_cycle = duty_cycle;
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	693a      	ldr	r2, [r7, #16]
 8005c30:	629a      	str	r2, [r3, #40]	@ 0x28
    sg->phase = phase;
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	68fa      	ldr	r2, [r7, #12]
 8005c36:	60da      	str	r2, [r3, #12]
    sg->offset = offset;
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	68ba      	ldr	r2, [r7, #8]
 8005c3c:	611a      	str	r2, [r3, #16]
    sg->min_setpoint = min_setpoint;
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	687a      	ldr	r2, [r7, #4]
 8005c42:	63da      	str	r2, [r3, #60]	@ 0x3c
    sg->max_setpoint = max_setpoint;
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	683a      	ldr	r2, [r7, #0]
 8005c48:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8005c4a:	bf00      	nop
 8005c4c:	3724      	adds	r7, #36	@ 0x24
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr
	...

08005c58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8005c9c <HAL_MspInit+0x44>)
 8005c60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c62:	4a0e      	ldr	r2, [pc, #56]	@ (8005c9c <HAL_MspInit+0x44>)
 8005c64:	f043 0301 	orr.w	r3, r3, #1
 8005c68:	6613      	str	r3, [r2, #96]	@ 0x60
 8005c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8005c9c <HAL_MspInit+0x44>)
 8005c6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	607b      	str	r3, [r7, #4]
 8005c74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005c76:	4b09      	ldr	r3, [pc, #36]	@ (8005c9c <HAL_MspInit+0x44>)
 8005c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c7a:	4a08      	ldr	r2, [pc, #32]	@ (8005c9c <HAL_MspInit+0x44>)
 8005c7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c80:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c82:	4b06      	ldr	r3, [pc, #24]	@ (8005c9c <HAL_MspInit+0x44>)
 8005c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c8a:	603b      	str	r3, [r7, #0]
 8005c8c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8005c8e:	f003 faeb 	bl	8009268 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c92:	bf00      	nop
 8005c94:	3708      	adds	r7, #8
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	40021000 	.word	0x40021000

08005ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005ca4:	bf00      	nop
 8005ca6:	e7fd      	b.n	8005ca4 <NMI_Handler+0x4>

08005ca8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005cac:	bf00      	nop
 8005cae:	e7fd      	b.n	8005cac <HardFault_Handler+0x4>

08005cb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005cb4:	bf00      	nop
 8005cb6:	e7fd      	b.n	8005cb4 <MemManage_Handler+0x4>

08005cb8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005cbc:	bf00      	nop
 8005cbe:	e7fd      	b.n	8005cbc <BusFault_Handler+0x4>

08005cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005cc4:	bf00      	nop
 8005cc6:	e7fd      	b.n	8005cc4 <UsageFault_Handler+0x4>

08005cc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005ccc:	bf00      	nop
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr

08005cd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005cd6:	b480      	push	{r7}
 8005cd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005cda:	bf00      	nop
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005ce8:	bf00      	nop
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr

08005cf2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005cf2:	b580      	push	{r7, lr}
 8005cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005cf6:	f000 ff71 	bl	8006bdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005cfa:	bf00      	nop
 8005cfc:	bd80      	pop	{r7, pc}
	...

08005d00 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005d04:	4802      	ldr	r0, [pc, #8]	@ (8005d10 <DMA1_Channel1_IRQHandler+0x10>)
 8005d06:	f002 fef2 	bl	8008aee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005d0a:	bf00      	nop
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	200001dc 	.word	0x200001dc

08005d14 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005d18:	4802      	ldr	r0, [pc, #8]	@ (8005d24 <DMA1_Channel2_IRQHandler+0x10>)
 8005d1a:	f002 fee8 	bl	8008aee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8005d1e:	bf00      	nop
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	20001fc8 	.word	0x20001fc8

08005d28 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005d2c:	4802      	ldr	r0, [pc, #8]	@ (8005d38 <DMA1_Channel3_IRQHandler+0x10>)
 8005d2e:	f002 fede 	bl	8008aee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8005d32:	bf00      	nop
 8005d34:	bd80      	pop	{r7, pc}
 8005d36:	bf00      	nop
 8005d38:	20002028 	.word	0x20002028

08005d3c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8005d40:	4802      	ldr	r0, [pc, #8]	@ (8005d4c <DMA1_Channel4_IRQHandler+0x10>)
 8005d42:	f002 fed4 	bl	8008aee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8005d46:	bf00      	nop
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	20001f08 	.word	0x20001f08

08005d50 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8005d54:	4802      	ldr	r0, [pc, #8]	@ (8005d60 <DMA1_Channel5_IRQHandler+0x10>)
 8005d56:	f002 feca 	bl	8008aee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8005d5a:	bf00      	nop
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop
 8005d60:	20001f68 	.word	0x20001f68

08005d64 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005d68:	4803      	ldr	r0, [pc, #12]	@ (8005d78 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8005d6a:	f004 ff03 	bl	800ab74 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8005d6e:	4803      	ldr	r0, [pc, #12]	@ (8005d7c <TIM1_UP_TIM16_IRQHandler+0x18>)
 8005d70:	f004 ff00 	bl	800ab74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8005d74:	bf00      	nop
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	200017dc 	.word	0x200017dc
 8005d7c:	20001ca4 	.word	0x20001ca4

08005d80 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005d84:	4802      	ldr	r0, [pc, #8]	@ (8005d90 <TIM2_IRQHandler+0x10>)
 8005d86:	f004 fef5 	bl	800ab74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005d8a:	bf00      	nop
 8005d8c:	bd80      	pop	{r7, pc}
 8005d8e:	bf00      	nop
 8005d90:	200018a8 	.word	0x200018a8

08005d94 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005d98:	4802      	ldr	r0, [pc, #8]	@ (8005da4 <TIM3_IRQHandler+0x10>)
 8005d9a:	f004 feeb 	bl	800ab74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005d9e:	bf00      	nop
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	20001974 	.word	0x20001974

08005da8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8005dac:	4802      	ldr	r0, [pc, #8]	@ (8005db8 <TIM4_IRQHandler+0x10>)
 8005dae:	f004 fee1 	bl	800ab74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005db2:	bf00      	nop
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	20001a40 	.word	0x20001a40

08005dbc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005dc0:	4802      	ldr	r0, [pc, #8]	@ (8005dcc <USART2_IRQHandler+0x10>)
 8005dc2:	f006 fc2b 	bl	800c61c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005dc6:	bf00      	nop
 8005dc8:	bd80      	pop	{r7, pc}
 8005dca:	bf00      	nop
 8005dcc:	20001e3c 	.word	0x20001e3c

08005dd0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8005dd4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8005dd8:	f003 f98a 	bl	80090f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005ddc:	bf00      	nop
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8005de4:	4802      	ldr	r0, [pc, #8]	@ (8005df0 <LPUART1_IRQHandler+0x10>)
 8005de6:	f006 fc19 	bl	800c61c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8005dea:	bf00      	nop
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	20001d70 	.word	0x20001d70

08005df4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b086      	sub	sp, #24
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005dfc:	4a14      	ldr	r2, [pc, #80]	@ (8005e50 <_sbrk+0x5c>)
 8005dfe:	4b15      	ldr	r3, [pc, #84]	@ (8005e54 <_sbrk+0x60>)
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005e08:	4b13      	ldr	r3, [pc, #76]	@ (8005e58 <_sbrk+0x64>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d102      	bne.n	8005e16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005e10:	4b11      	ldr	r3, [pc, #68]	@ (8005e58 <_sbrk+0x64>)
 8005e12:	4a12      	ldr	r2, [pc, #72]	@ (8005e5c <_sbrk+0x68>)
 8005e14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005e16:	4b10      	ldr	r3, [pc, #64]	@ (8005e58 <_sbrk+0x64>)
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4413      	add	r3, r2
 8005e1e:	693a      	ldr	r2, [r7, #16]
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d207      	bcs.n	8005e34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005e24:	f008 fa8c 	bl	800e340 <__errno>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	220c      	movs	r2, #12
 8005e2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8005e32:	e009      	b.n	8005e48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005e34:	4b08      	ldr	r3, [pc, #32]	@ (8005e58 <_sbrk+0x64>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005e3a:	4b07      	ldr	r3, [pc, #28]	@ (8005e58 <_sbrk+0x64>)
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4413      	add	r3, r2
 8005e42:	4a05      	ldr	r2, [pc, #20]	@ (8005e58 <_sbrk+0x64>)
 8005e44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005e46:	68fb      	ldr	r3, [r7, #12]
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3718      	adds	r7, #24
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}
 8005e50:	20020000 	.word	0x20020000
 8005e54:	00000400 	.word	0x00000400
 8005e58:	200017d8 	.word	0x200017d8
 8005e5c:	200021d8 	.word	0x200021d8

08005e60 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005e60:	b480      	push	{r7}
 8005e62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005e64:	4b06      	ldr	r3, [pc, #24]	@ (8005e80 <SystemInit+0x20>)
 8005e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e6a:	4a05      	ldr	r2, [pc, #20]	@ (8005e80 <SystemInit+0x20>)
 8005e6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005e70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005e74:	bf00      	nop
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
 8005e7e:	bf00      	nop
 8005e80:	e000ed00 	.word	0xe000ed00

08005e84 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b098      	sub	sp, #96	@ 0x60
 8005e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005e8a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005e8e:	2200      	movs	r2, #0
 8005e90:	601a      	str	r2, [r3, #0]
 8005e92:	605a      	str	r2, [r3, #4]
 8005e94:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005e96:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	601a      	str	r2, [r3, #0]
 8005e9e:	605a      	str	r2, [r3, #4]
 8005ea0:	609a      	str	r2, [r3, #8]
 8005ea2:	60da      	str	r2, [r3, #12]
 8005ea4:	611a      	str	r2, [r3, #16]
 8005ea6:	615a      	str	r2, [r3, #20]
 8005ea8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8005eaa:	1d3b      	adds	r3, r7, #4
 8005eac:	2234      	movs	r2, #52	@ 0x34
 8005eae:	2100      	movs	r1, #0
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f008 fa2d 	bl	800e310 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005eb6:	4b3b      	ldr	r3, [pc, #236]	@ (8005fa4 <MX_TIM1_Init+0x120>)
 8005eb8:	4a3b      	ldr	r2, [pc, #236]	@ (8005fa8 <MX_TIM1_Init+0x124>)
 8005eba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005ebc:	4b39      	ldr	r3, [pc, #228]	@ (8005fa4 <MX_TIM1_Init+0x120>)
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005ec2:	4b38      	ldr	r3, [pc, #224]	@ (8005fa4 <MX_TIM1_Init+0x120>)
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8005ec8:	4b36      	ldr	r3, [pc, #216]	@ (8005fa4 <MX_TIM1_Init+0x120>)
 8005eca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005ece:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005ed0:	4b34      	ldr	r3, [pc, #208]	@ (8005fa4 <MX_TIM1_Init+0x120>)
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005ed6:	4b33      	ldr	r3, [pc, #204]	@ (8005fa4 <MX_TIM1_Init+0x120>)
 8005ed8:	2200      	movs	r2, #0
 8005eda:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005edc:	4b31      	ldr	r3, [pc, #196]	@ (8005fa4 <MX_TIM1_Init+0x120>)
 8005ede:	2200      	movs	r2, #0
 8005ee0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8005ee2:	4830      	ldr	r0, [pc, #192]	@ (8005fa4 <MX_TIM1_Init+0x120>)
 8005ee4:	f004 fa98 	bl	800a418 <HAL_TIM_PWM_Init>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d001      	beq.n	8005ef2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8005eee:	f7ff f97d 	bl	80051ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005efa:	2300      	movs	r3, #0
 8005efc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005efe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005f02:	4619      	mov	r1, r3
 8005f04:	4827      	ldr	r0, [pc, #156]	@ (8005fa4 <MX_TIM1_Init+0x120>)
 8005f06:	f006 f8a9 	bl	800c05c <HAL_TIMEx_MasterConfigSynchronization>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d001      	beq.n	8005f14 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8005f10:	f7ff f96c 	bl	80051ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005f14:	2360      	movs	r3, #96	@ 0x60
 8005f16:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8005f20:	2300      	movs	r3, #0
 8005f22:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005f24:	2300      	movs	r3, #0
 8005f26:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005f30:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005f34:	220c      	movs	r2, #12
 8005f36:	4619      	mov	r1, r3
 8005f38:	481a      	ldr	r0, [pc, #104]	@ (8005fa4 <MX_TIM1_Init+0x120>)
 8005f3a:	f004 ff95 	bl	800ae68 <HAL_TIM_PWM_ConfigChannel>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d001      	beq.n	8005f48 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8005f44:	f7ff f952 	bl	80051ec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8005f50:	2300      	movs	r3, #0
 8005f52:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8005f54:	2300      	movs	r3, #0
 8005f56:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005f58:	2300      	movs	r3, #0
 8005f5a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005f5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005f60:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8005f62:	2300      	movs	r3, #0
 8005f64:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8005f66:	2300      	movs	r3, #0
 8005f68:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005f6e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f72:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8005f74:	2300      	movs	r3, #0
 8005f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005f80:	1d3b      	adds	r3, r7, #4
 8005f82:	4619      	mov	r1, r3
 8005f84:	4807      	ldr	r0, [pc, #28]	@ (8005fa4 <MX_TIM1_Init+0x120>)
 8005f86:	f006 f8ff 	bl	800c188 <HAL_TIMEx_ConfigBreakDeadTime>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d001      	beq.n	8005f94 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8005f90:	f7ff f92c 	bl	80051ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005f94:	4803      	ldr	r0, [pc, #12]	@ (8005fa4 <MX_TIM1_Init+0x120>)
 8005f96:	f000 fb51 	bl	800663c <HAL_TIM_MspPostInit>

}
 8005f9a:	bf00      	nop
 8005f9c:	3760      	adds	r7, #96	@ 0x60
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	200017dc 	.word	0x200017dc
 8005fa8:	40012c00 	.word	0x40012c00

08005fac <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b088      	sub	sp, #32
 8005fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005fb2:	f107 0310 	add.w	r3, r7, #16
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	601a      	str	r2, [r3, #0]
 8005fba:	605a      	str	r2, [r3, #4]
 8005fbc:	609a      	str	r2, [r3, #8]
 8005fbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005fc0:	1d3b      	adds	r3, r7, #4
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	601a      	str	r2, [r3, #0]
 8005fc6:	605a      	str	r2, [r3, #4]
 8005fc8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005fca:	4b1e      	ldr	r3, [pc, #120]	@ (8006044 <MX_TIM2_Init+0x98>)
 8005fcc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005fd0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8005fd2:	4b1c      	ldr	r3, [pc, #112]	@ (8006044 <MX_TIM2_Init+0x98>)
 8005fd4:	22a9      	movs	r2, #169	@ 0xa9
 8005fd6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8006044 <MX_TIM2_Init+0x98>)
 8005fda:	2200      	movs	r2, #0
 8005fdc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8005fde:	4b19      	ldr	r3, [pc, #100]	@ (8006044 <MX_TIM2_Init+0x98>)
 8005fe0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8005fe4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005fe6:	4b17      	ldr	r3, [pc, #92]	@ (8006044 <MX_TIM2_Init+0x98>)
 8005fe8:	2200      	movs	r2, #0
 8005fea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005fec:	4b15      	ldr	r3, [pc, #84]	@ (8006044 <MX_TIM2_Init+0x98>)
 8005fee:	2200      	movs	r2, #0
 8005ff0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005ff2:	4814      	ldr	r0, [pc, #80]	@ (8006044 <MX_TIM2_Init+0x98>)
 8005ff4:	f004 f8c4 	bl	800a180 <HAL_TIM_Base_Init>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d001      	beq.n	8006002 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8005ffe:	f7ff f8f5 	bl	80051ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006002:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006006:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006008:	f107 0310 	add.w	r3, r7, #16
 800600c:	4619      	mov	r1, r3
 800600e:	480d      	ldr	r0, [pc, #52]	@ (8006044 <MX_TIM2_Init+0x98>)
 8006010:	f005 f83e 	bl	800b090 <HAL_TIM_ConfigClockSource>
 8006014:	4603      	mov	r3, r0
 8006016:	2b00      	cmp	r3, #0
 8006018:	d001      	beq.n	800601e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800601a:	f7ff f8e7 	bl	80051ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800601e:	2300      	movs	r3, #0
 8006020:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006022:	2300      	movs	r3, #0
 8006024:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006026:	1d3b      	adds	r3, r7, #4
 8006028:	4619      	mov	r1, r3
 800602a:	4806      	ldr	r0, [pc, #24]	@ (8006044 <MX_TIM2_Init+0x98>)
 800602c:	f006 f816 	bl	800c05c <HAL_TIMEx_MasterConfigSynchronization>
 8006030:	4603      	mov	r3, r0
 8006032:	2b00      	cmp	r3, #0
 8006034:	d001      	beq.n	800603a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8006036:	f7ff f8d9 	bl	80051ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800603a:	bf00      	nop
 800603c:	3720      	adds	r7, #32
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	200018a8 	.word	0x200018a8

08006048 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b08c      	sub	sp, #48	@ 0x30
 800604c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800604e:	f107 030c 	add.w	r3, r7, #12
 8006052:	2224      	movs	r2, #36	@ 0x24
 8006054:	2100      	movs	r1, #0
 8006056:	4618      	mov	r0, r3
 8006058:	f008 f95a 	bl	800e310 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800605c:	463b      	mov	r3, r7
 800605e:	2200      	movs	r2, #0
 8006060:	601a      	str	r2, [r3, #0]
 8006062:	605a      	str	r2, [r3, #4]
 8006064:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006066:	4b21      	ldr	r3, [pc, #132]	@ (80060ec <MX_TIM3_Init+0xa4>)
 8006068:	4a21      	ldr	r2, [pc, #132]	@ (80060f0 <MX_TIM3_Init+0xa8>)
 800606a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800606c:	4b1f      	ldr	r3, [pc, #124]	@ (80060ec <MX_TIM3_Init+0xa4>)
 800606e:	2200      	movs	r2, #0
 8006070:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006072:	4b1e      	ldr	r3, [pc, #120]	@ (80060ec <MX_TIM3_Init+0xa4>)
 8006074:	2200      	movs	r2, #0
 8006076:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8006078:	4b1c      	ldr	r3, [pc, #112]	@ (80060ec <MX_TIM3_Init+0xa4>)
 800607a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800607e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006080:	4b1a      	ldr	r3, [pc, #104]	@ (80060ec <MX_TIM3_Init+0xa4>)
 8006082:	2200      	movs	r2, #0
 8006084:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006086:	4b19      	ldr	r3, [pc, #100]	@ (80060ec <MX_TIM3_Init+0xa4>)
 8006088:	2200      	movs	r2, #0
 800608a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800608c:	2303      	movs	r3, #3
 800608e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8006090:	2300      	movs	r3, #0
 8006092:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006094:	2301      	movs	r3, #1
 8006096:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006098:	2300      	movs	r3, #0
 800609a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800609c:	2300      	movs	r3, #0
 800609e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80060a0:	2300      	movs	r3, #0
 80060a2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80060a4:	2301      	movs	r3, #1
 80060a6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80060a8:	2300      	movs	r3, #0
 80060aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80060ac:	2300      	movs	r3, #0
 80060ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80060b0:	f107 030c 	add.w	r3, r7, #12
 80060b4:	4619      	mov	r1, r3
 80060b6:	480d      	ldr	r0, [pc, #52]	@ (80060ec <MX_TIM3_Init+0xa4>)
 80060b8:	f004 fc1a 	bl	800a8f0 <HAL_TIM_Encoder_Init>
 80060bc:	4603      	mov	r3, r0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d001      	beq.n	80060c6 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80060c2:	f7ff f893 	bl	80051ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80060c6:	2300      	movs	r3, #0
 80060c8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80060ca:	2300      	movs	r3, #0
 80060cc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80060ce:	463b      	mov	r3, r7
 80060d0:	4619      	mov	r1, r3
 80060d2:	4806      	ldr	r0, [pc, #24]	@ (80060ec <MX_TIM3_Init+0xa4>)
 80060d4:	f005 ffc2 	bl	800c05c <HAL_TIMEx_MasterConfigSynchronization>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d001      	beq.n	80060e2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80060de:	f7ff f885 	bl	80051ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80060e2:	bf00      	nop
 80060e4:	3730      	adds	r7, #48	@ 0x30
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	20001974 	.word	0x20001974
 80060f0:	40000400 	.word	0x40000400

080060f4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b08c      	sub	sp, #48	@ 0x30
 80060f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80060fa:	f107 030c 	add.w	r3, r7, #12
 80060fe:	2224      	movs	r2, #36	@ 0x24
 8006100:	2100      	movs	r1, #0
 8006102:	4618      	mov	r0, r3
 8006104:	f008 f904 	bl	800e310 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006108:	463b      	mov	r3, r7
 800610a:	2200      	movs	r2, #0
 800610c:	601a      	str	r2, [r3, #0]
 800610e:	605a      	str	r2, [r3, #4]
 8006110:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006112:	4b21      	ldr	r3, [pc, #132]	@ (8006198 <MX_TIM4_Init+0xa4>)
 8006114:	4a21      	ldr	r2, [pc, #132]	@ (800619c <MX_TIM4_Init+0xa8>)
 8006116:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8006118:	4b1f      	ldr	r3, [pc, #124]	@ (8006198 <MX_TIM4_Init+0xa4>)
 800611a:	2200      	movs	r2, #0
 800611c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800611e:	4b1e      	ldr	r3, [pc, #120]	@ (8006198 <MX_TIM4_Init+0xa4>)
 8006120:	2200      	movs	r2, #0
 8006122:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8006124:	4b1c      	ldr	r3, [pc, #112]	@ (8006198 <MX_TIM4_Init+0xa4>)
 8006126:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800612a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800612c:	4b1a      	ldr	r3, [pc, #104]	@ (8006198 <MX_TIM4_Init+0xa4>)
 800612e:	2200      	movs	r2, #0
 8006130:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006132:	4b19      	ldr	r3, [pc, #100]	@ (8006198 <MX_TIM4_Init+0xa4>)
 8006134:	2200      	movs	r2, #0
 8006136:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8006138:	2303      	movs	r3, #3
 800613a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800613c:	2300      	movs	r3, #0
 800613e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8006140:	2301      	movs	r3, #1
 8006142:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8006144:	2300      	movs	r3, #0
 8006146:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8006148:	2300      	movs	r3, #0
 800614a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800614c:	2300      	movs	r3, #0
 800614e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006150:	2301      	movs	r3, #1
 8006152:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8006154:	2300      	movs	r3, #0
 8006156:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8006158:	2300      	movs	r3, #0
 800615a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800615c:	f107 030c 	add.w	r3, r7, #12
 8006160:	4619      	mov	r1, r3
 8006162:	480d      	ldr	r0, [pc, #52]	@ (8006198 <MX_TIM4_Init+0xa4>)
 8006164:	f004 fbc4 	bl	800a8f0 <HAL_TIM_Encoder_Init>
 8006168:	4603      	mov	r3, r0
 800616a:	2b00      	cmp	r3, #0
 800616c:	d001      	beq.n	8006172 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800616e:	f7ff f83d 	bl	80051ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006172:	2300      	movs	r3, #0
 8006174:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006176:	2300      	movs	r3, #0
 8006178:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800617a:	463b      	mov	r3, r7
 800617c:	4619      	mov	r1, r3
 800617e:	4806      	ldr	r0, [pc, #24]	@ (8006198 <MX_TIM4_Init+0xa4>)
 8006180:	f005 ff6c 	bl	800c05c <HAL_TIMEx_MasterConfigSynchronization>
 8006184:	4603      	mov	r3, r0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d001      	beq.n	800618e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800618a:	f7ff f82f 	bl	80051ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800618e:	bf00      	nop
 8006190:	3730      	adds	r7, #48	@ 0x30
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}
 8006196:	bf00      	nop
 8006198:	20001a40 	.word	0x20001a40
 800619c:	40000800 	.word	0x40000800

080061a0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b088      	sub	sp, #32
 80061a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80061a6:	f107 0310 	add.w	r3, r7, #16
 80061aa:	2200      	movs	r2, #0
 80061ac:	601a      	str	r2, [r3, #0]
 80061ae:	605a      	str	r2, [r3, #4]
 80061b0:	609a      	str	r2, [r3, #8]
 80061b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80061b4:	1d3b      	adds	r3, r7, #4
 80061b6:	2200      	movs	r2, #0
 80061b8:	601a      	str	r2, [r3, #0]
 80061ba:	605a      	str	r2, [r3, #4]
 80061bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80061be:	4b1d      	ldr	r3, [pc, #116]	@ (8006234 <MX_TIM5_Init+0x94>)
 80061c0:	4a1d      	ldr	r2, [pc, #116]	@ (8006238 <MX_TIM5_Init+0x98>)
 80061c2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 80061c4:	4b1b      	ldr	r3, [pc, #108]	@ (8006234 <MX_TIM5_Init+0x94>)
 80061c6:	22a9      	movs	r2, #169	@ 0xa9
 80061c8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80061ca:	4b1a      	ldr	r3, [pc, #104]	@ (8006234 <MX_TIM5_Init+0x94>)
 80061cc:	2200      	movs	r2, #0
 80061ce:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80061d0:	4b18      	ldr	r3, [pc, #96]	@ (8006234 <MX_TIM5_Init+0x94>)
 80061d2:	f04f 32ff 	mov.w	r2, #4294967295
 80061d6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80061d8:	4b16      	ldr	r3, [pc, #88]	@ (8006234 <MX_TIM5_Init+0x94>)
 80061da:	2200      	movs	r2, #0
 80061dc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80061de:	4b15      	ldr	r3, [pc, #84]	@ (8006234 <MX_TIM5_Init+0x94>)
 80061e0:	2200      	movs	r2, #0
 80061e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80061e4:	4813      	ldr	r0, [pc, #76]	@ (8006234 <MX_TIM5_Init+0x94>)
 80061e6:	f003 ffcb 	bl	800a180 <HAL_TIM_Base_Init>
 80061ea:	4603      	mov	r3, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d001      	beq.n	80061f4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80061f0:	f7fe fffc 	bl	80051ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80061f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80061f8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80061fa:	f107 0310 	add.w	r3, r7, #16
 80061fe:	4619      	mov	r1, r3
 8006200:	480c      	ldr	r0, [pc, #48]	@ (8006234 <MX_TIM5_Init+0x94>)
 8006202:	f004 ff45 	bl	800b090 <HAL_TIM_ConfigClockSource>
 8006206:	4603      	mov	r3, r0
 8006208:	2b00      	cmp	r3, #0
 800620a:	d001      	beq.n	8006210 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800620c:	f7fe ffee 	bl	80051ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006210:	2300      	movs	r3, #0
 8006212:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006214:	2300      	movs	r3, #0
 8006216:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8006218:	1d3b      	adds	r3, r7, #4
 800621a:	4619      	mov	r1, r3
 800621c:	4805      	ldr	r0, [pc, #20]	@ (8006234 <MX_TIM5_Init+0x94>)
 800621e:	f005 ff1d 	bl	800c05c <HAL_TIMEx_MasterConfigSynchronization>
 8006222:	4603      	mov	r3, r0
 8006224:	2b00      	cmp	r3, #0
 8006226:	d001      	beq.n	800622c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8006228:	f7fe ffe0 	bl	80051ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800622c:	bf00      	nop
 800622e:	3720      	adds	r7, #32
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}
 8006234:	20001b0c 	.word	0x20001b0c
 8006238:	40000c00 	.word	0x40000c00

0800623c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b09c      	sub	sp, #112	@ 0x70
 8006240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006242:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8006246:	2200      	movs	r2, #0
 8006248:	601a      	str	r2, [r3, #0]
 800624a:	605a      	str	r2, [r3, #4]
 800624c:	609a      	str	r2, [r3, #8]
 800624e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006250:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8006254:	2200      	movs	r2, #0
 8006256:	601a      	str	r2, [r3, #0]
 8006258:	605a      	str	r2, [r3, #4]
 800625a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800625c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8006260:	2200      	movs	r2, #0
 8006262:	601a      	str	r2, [r3, #0]
 8006264:	605a      	str	r2, [r3, #4]
 8006266:	609a      	str	r2, [r3, #8]
 8006268:	60da      	str	r2, [r3, #12]
 800626a:	611a      	str	r2, [r3, #16]
 800626c:	615a      	str	r2, [r3, #20]
 800626e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006270:	1d3b      	adds	r3, r7, #4
 8006272:	2234      	movs	r2, #52	@ 0x34
 8006274:	2100      	movs	r1, #0
 8006276:	4618      	mov	r0, r3
 8006278:	f008 f84a 	bl	800e310 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800627c:	4b4c      	ldr	r3, [pc, #304]	@ (80063b0 <MX_TIM8_Init+0x174>)
 800627e:	4a4d      	ldr	r2, [pc, #308]	@ (80063b4 <MX_TIM8_Init+0x178>)
 8006280:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8006282:	4b4b      	ldr	r3, [pc, #300]	@ (80063b0 <MX_TIM8_Init+0x174>)
 8006284:	2200      	movs	r2, #0
 8006286:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006288:	4b49      	ldr	r3, [pc, #292]	@ (80063b0 <MX_TIM8_Init+0x174>)
 800628a:	2200      	movs	r2, #0
 800628c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800628e:	4b48      	ldr	r3, [pc, #288]	@ (80063b0 <MX_TIM8_Init+0x174>)
 8006290:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8006294:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8006296:	4b46      	ldr	r3, [pc, #280]	@ (80063b0 <MX_TIM8_Init+0x174>)
 8006298:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800629c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800629e:	4b44      	ldr	r3, [pc, #272]	@ (80063b0 <MX_TIM8_Init+0x174>)
 80062a0:	2200      	movs	r2, #0
 80062a2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80062a4:	4b42      	ldr	r3, [pc, #264]	@ (80063b0 <MX_TIM8_Init+0x174>)
 80062a6:	2200      	movs	r2, #0
 80062a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80062aa:	4841      	ldr	r0, [pc, #260]	@ (80063b0 <MX_TIM8_Init+0x174>)
 80062ac:	f003 ff68 	bl	800a180 <HAL_TIM_Base_Init>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d001      	beq.n	80062ba <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 80062b6:	f7fe ff99 	bl	80051ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80062ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80062be:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80062c0:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80062c4:	4619      	mov	r1, r3
 80062c6:	483a      	ldr	r0, [pc, #232]	@ (80063b0 <MX_TIM8_Init+0x174>)
 80062c8:	f004 fee2 	bl	800b090 <HAL_TIM_ConfigClockSource>
 80062cc:	4603      	mov	r3, r0
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d001      	beq.n	80062d6 <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 80062d2:	f7fe ff8b 	bl	80051ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80062d6:	4836      	ldr	r0, [pc, #216]	@ (80063b0 <MX_TIM8_Init+0x174>)
 80062d8:	f004 f89e 	bl	800a418 <HAL_TIM_PWM_Init>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d001      	beq.n	80062e6 <MX_TIM8_Init+0xaa>
  {
    Error_Handler();
 80062e2:	f7fe ff83 	bl	80051ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062e6:	2300      	movs	r3, #0
 80062e8:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80062ea:	2300      	movs	r3, #0
 80062ec:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062ee:	2300      	movs	r3, #0
 80062f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80062f2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80062f6:	4619      	mov	r1, r3
 80062f8:	482d      	ldr	r0, [pc, #180]	@ (80063b0 <MX_TIM8_Init+0x174>)
 80062fa:	f005 feaf 	bl	800c05c <HAL_TIMEx_MasterConfigSynchronization>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d001      	beq.n	8006308 <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 8006304:	f7fe ff72 	bl	80051ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006308:	2360      	movs	r3, #96	@ 0x60
 800630a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800630c:	2300      	movs	r3, #0
 800630e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006310:	2300      	movs	r3, #0
 8006312:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006314:	2300      	movs	r3, #0
 8006316:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006318:	2300      	movs	r3, #0
 800631a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800631c:	2300      	movs	r3, #0
 800631e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006320:	2300      	movs	r3, #0
 8006322:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006324:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8006328:	2200      	movs	r2, #0
 800632a:	4619      	mov	r1, r3
 800632c:	4820      	ldr	r0, [pc, #128]	@ (80063b0 <MX_TIM8_Init+0x174>)
 800632e:	f004 fd9b 	bl	800ae68 <HAL_TIM_PWM_ConfigChannel>
 8006332:	4603      	mov	r3, r0
 8006334:	2b00      	cmp	r3, #0
 8006336:	d001      	beq.n	800633c <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 8006338:	f7fe ff58 	bl	80051ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800633c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8006340:	2204      	movs	r2, #4
 8006342:	4619      	mov	r1, r3
 8006344:	481a      	ldr	r0, [pc, #104]	@ (80063b0 <MX_TIM8_Init+0x174>)
 8006346:	f004 fd8f 	bl	800ae68 <HAL_TIM_PWM_ConfigChannel>
 800634a:	4603      	mov	r3, r0
 800634c:	2b00      	cmp	r3, #0
 800634e:	d001      	beq.n	8006354 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 8006350:	f7fe ff4c 	bl	80051ec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006354:	2300      	movs	r3, #0
 8006356:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006358:	2300      	movs	r3, #0
 800635a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800635c:	2300      	movs	r3, #0
 800635e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006360:	2300      	movs	r3, #0
 8006362:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006364:	2300      	movs	r3, #0
 8006366:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006368:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800636c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800636e:	2300      	movs	r3, #0
 8006370:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8006372:	2300      	movs	r3, #0
 8006374:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8006376:	2300      	movs	r3, #0
 8006378:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800637a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800637e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8006380:	2300      	movs	r3, #0
 8006382:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8006384:	2300      	movs	r3, #0
 8006386:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006388:	2300      	movs	r3, #0
 800638a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800638c:	1d3b      	adds	r3, r7, #4
 800638e:	4619      	mov	r1, r3
 8006390:	4807      	ldr	r0, [pc, #28]	@ (80063b0 <MX_TIM8_Init+0x174>)
 8006392:	f005 fef9 	bl	800c188 <HAL_TIMEx_ConfigBreakDeadTime>
 8006396:	4603      	mov	r3, r0
 8006398:	2b00      	cmp	r3, #0
 800639a:	d001      	beq.n	80063a0 <MX_TIM8_Init+0x164>
  {
    Error_Handler();
 800639c:	f7fe ff26 	bl	80051ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80063a0:	4803      	ldr	r0, [pc, #12]	@ (80063b0 <MX_TIM8_Init+0x174>)
 80063a2:	f000 f94b 	bl	800663c <HAL_TIM_MspPostInit>

}
 80063a6:	bf00      	nop
 80063a8:	3770      	adds	r7, #112	@ 0x70
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	20001bd8 	.word	0x20001bd8
 80063b4:	40013400 	.word	0x40013400

080063b8 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80063bc:	4b14      	ldr	r3, [pc, #80]	@ (8006410 <MX_TIM16_Init+0x58>)
 80063be:	4a15      	ldr	r2, [pc, #84]	@ (8006414 <MX_TIM16_Init+0x5c>)
 80063c0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 80063c2:	4b13      	ldr	r3, [pc, #76]	@ (8006410 <MX_TIM16_Init+0x58>)
 80063c4:	22a9      	movs	r2, #169	@ 0xa9
 80063c6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80063c8:	4b11      	ldr	r3, [pc, #68]	@ (8006410 <MX_TIM16_Init+0x58>)
 80063ca:	2200      	movs	r2, #0
 80063cc:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 80063ce:	4b10      	ldr	r3, [pc, #64]	@ (8006410 <MX_TIM16_Init+0x58>)
 80063d0:	f240 4279 	movw	r2, #1145	@ 0x479
 80063d4:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063d6:	4b0e      	ldr	r3, [pc, #56]	@ (8006410 <MX_TIM16_Init+0x58>)
 80063d8:	2200      	movs	r2, #0
 80063da:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80063dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006410 <MX_TIM16_Init+0x58>)
 80063de:	2200      	movs	r2, #0
 80063e0:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80063e2:	4b0b      	ldr	r3, [pc, #44]	@ (8006410 <MX_TIM16_Init+0x58>)
 80063e4:	2200      	movs	r2, #0
 80063e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80063e8:	4809      	ldr	r0, [pc, #36]	@ (8006410 <MX_TIM16_Init+0x58>)
 80063ea:	f003 fec9 	bl	800a180 <HAL_TIM_Base_Init>
 80063ee:	4603      	mov	r3, r0
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d001      	beq.n	80063f8 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80063f4:	f7fe fefa 	bl	80051ec <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 80063f8:	2108      	movs	r1, #8
 80063fa:	4805      	ldr	r0, [pc, #20]	@ (8006410 <MX_TIM16_Init+0x58>)
 80063fc:	f004 f982 	bl	800a704 <HAL_TIM_OnePulse_Init>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d001      	beq.n	800640a <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 8006406:	f7fe fef1 	bl	80051ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800640a:	bf00      	nop
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	20001ca4 	.word	0x20001ca4
 8006414:	40014400 	.word	0x40014400

08006418 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b084      	sub	sp, #16
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a0d      	ldr	r2, [pc, #52]	@ (800645c <HAL_TIM_PWM_MspInit+0x44>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d113      	bne.n	8006452 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800642a:	4b0d      	ldr	r3, [pc, #52]	@ (8006460 <HAL_TIM_PWM_MspInit+0x48>)
 800642c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800642e:	4a0c      	ldr	r2, [pc, #48]	@ (8006460 <HAL_TIM_PWM_MspInit+0x48>)
 8006430:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8006434:	6613      	str	r3, [r2, #96]	@ 0x60
 8006436:	4b0a      	ldr	r3, [pc, #40]	@ (8006460 <HAL_TIM_PWM_MspInit+0x48>)
 8006438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800643a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800643e:	60fb      	str	r3, [r7, #12]
 8006440:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8006442:	2200      	movs	r2, #0
 8006444:	2100      	movs	r1, #0
 8006446:	2019      	movs	r0, #25
 8006448:	f002 f939 	bl	80086be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800644c:	2019      	movs	r0, #25
 800644e:	f002 f950 	bl	80086f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8006452:	bf00      	nop
 8006454:	3710      	adds	r7, #16
 8006456:	46bd      	mov	sp, r7
 8006458:	bd80      	pop	{r7, pc}
 800645a:	bf00      	nop
 800645c:	40012c00 	.word	0x40012c00
 8006460:	40021000 	.word	0x40021000

08006464 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b086      	sub	sp, #24
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006474:	d114      	bne.n	80064a0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006476:	4b2b      	ldr	r3, [pc, #172]	@ (8006524 <HAL_TIM_Base_MspInit+0xc0>)
 8006478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800647a:	4a2a      	ldr	r2, [pc, #168]	@ (8006524 <HAL_TIM_Base_MspInit+0xc0>)
 800647c:	f043 0301 	orr.w	r3, r3, #1
 8006480:	6593      	str	r3, [r2, #88]	@ 0x58
 8006482:	4b28      	ldr	r3, [pc, #160]	@ (8006524 <HAL_TIM_Base_MspInit+0xc0>)
 8006484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006486:	f003 0301 	and.w	r3, r3, #1
 800648a:	617b      	str	r3, [r7, #20]
 800648c:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800648e:	2200      	movs	r2, #0
 8006490:	2100      	movs	r1, #0
 8006492:	201c      	movs	r0, #28
 8006494:	f002 f913 	bl	80086be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006498:	201c      	movs	r0, #28
 800649a:	f002 f92a 	bl	80086f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 800649e:	e03c      	b.n	800651a <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM5)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a20      	ldr	r2, [pc, #128]	@ (8006528 <HAL_TIM_Base_MspInit+0xc4>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d10c      	bne.n	80064c4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80064aa:	4b1e      	ldr	r3, [pc, #120]	@ (8006524 <HAL_TIM_Base_MspInit+0xc0>)
 80064ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064ae:	4a1d      	ldr	r2, [pc, #116]	@ (8006524 <HAL_TIM_Base_MspInit+0xc0>)
 80064b0:	f043 0308 	orr.w	r3, r3, #8
 80064b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80064b6:	4b1b      	ldr	r3, [pc, #108]	@ (8006524 <HAL_TIM_Base_MspInit+0xc0>)
 80064b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064ba:	f003 0308 	and.w	r3, r3, #8
 80064be:	613b      	str	r3, [r7, #16]
 80064c0:	693b      	ldr	r3, [r7, #16]
}
 80064c2:	e02a      	b.n	800651a <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM8)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a18      	ldr	r2, [pc, #96]	@ (800652c <HAL_TIM_Base_MspInit+0xc8>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d10c      	bne.n	80064e8 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80064ce:	4b15      	ldr	r3, [pc, #84]	@ (8006524 <HAL_TIM_Base_MspInit+0xc0>)
 80064d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064d2:	4a14      	ldr	r2, [pc, #80]	@ (8006524 <HAL_TIM_Base_MspInit+0xc0>)
 80064d4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80064d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80064da:	4b12      	ldr	r3, [pc, #72]	@ (8006524 <HAL_TIM_Base_MspInit+0xc0>)
 80064dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064e2:	60fb      	str	r3, [r7, #12]
 80064e4:	68fb      	ldr	r3, [r7, #12]
}
 80064e6:	e018      	b.n	800651a <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM16)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a10      	ldr	r2, [pc, #64]	@ (8006530 <HAL_TIM_Base_MspInit+0xcc>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d113      	bne.n	800651a <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80064f2:	4b0c      	ldr	r3, [pc, #48]	@ (8006524 <HAL_TIM_Base_MspInit+0xc0>)
 80064f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064f6:	4a0b      	ldr	r2, [pc, #44]	@ (8006524 <HAL_TIM_Base_MspInit+0xc0>)
 80064f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064fc:	6613      	str	r3, [r2, #96]	@ 0x60
 80064fe:	4b09      	ldr	r3, [pc, #36]	@ (8006524 <HAL_TIM_Base_MspInit+0xc0>)
 8006500:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006506:	60bb      	str	r3, [r7, #8]
 8006508:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800650a:	2200      	movs	r2, #0
 800650c:	2100      	movs	r1, #0
 800650e:	2019      	movs	r0, #25
 8006510:	f002 f8d5 	bl	80086be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8006514:	2019      	movs	r0, #25
 8006516:	f002 f8ec 	bl	80086f2 <HAL_NVIC_EnableIRQ>
}
 800651a:	bf00      	nop
 800651c:	3718      	adds	r7, #24
 800651e:	46bd      	mov	sp, r7
 8006520:	bd80      	pop	{r7, pc}
 8006522:	bf00      	nop
 8006524:	40021000 	.word	0x40021000
 8006528:	40000c00 	.word	0x40000c00
 800652c:	40013400 	.word	0x40013400
 8006530:	40014400 	.word	0x40014400

08006534 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b08c      	sub	sp, #48	@ 0x30
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800653c:	f107 031c 	add.w	r3, r7, #28
 8006540:	2200      	movs	r2, #0
 8006542:	601a      	str	r2, [r3, #0]
 8006544:	605a      	str	r2, [r3, #4]
 8006546:	609a      	str	r2, [r3, #8]
 8006548:	60da      	str	r2, [r3, #12]
 800654a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a37      	ldr	r2, [pc, #220]	@ (8006630 <HAL_TIM_Encoder_MspInit+0xfc>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d131      	bne.n	80065ba <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006556:	4b37      	ldr	r3, [pc, #220]	@ (8006634 <HAL_TIM_Encoder_MspInit+0x100>)
 8006558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800655a:	4a36      	ldr	r2, [pc, #216]	@ (8006634 <HAL_TIM_Encoder_MspInit+0x100>)
 800655c:	f043 0302 	orr.w	r3, r3, #2
 8006560:	6593      	str	r3, [r2, #88]	@ 0x58
 8006562:	4b34      	ldr	r3, [pc, #208]	@ (8006634 <HAL_TIM_Encoder_MspInit+0x100>)
 8006564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006566:	f003 0302 	and.w	r3, r3, #2
 800656a:	61bb      	str	r3, [r7, #24]
 800656c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800656e:	4b31      	ldr	r3, [pc, #196]	@ (8006634 <HAL_TIM_Encoder_MspInit+0x100>)
 8006570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006572:	4a30      	ldr	r2, [pc, #192]	@ (8006634 <HAL_TIM_Encoder_MspInit+0x100>)
 8006574:	f043 0301 	orr.w	r3, r3, #1
 8006578:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800657a:	4b2e      	ldr	r3, [pc, #184]	@ (8006634 <HAL_TIM_Encoder_MspInit+0x100>)
 800657c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800657e:	f003 0301 	and.w	r3, r3, #1
 8006582:	617b      	str	r3, [r7, #20]
 8006584:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006586:	23c0      	movs	r3, #192	@ 0xc0
 8006588:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800658a:	2302      	movs	r3, #2
 800658c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800658e:	2300      	movs	r3, #0
 8006590:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006592:	2300      	movs	r3, #0
 8006594:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006596:	2302      	movs	r3, #2
 8006598:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800659a:	f107 031c 	add.w	r3, r7, #28
 800659e:	4619      	mov	r1, r3
 80065a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80065a4:	f002 fbf2 	bl	8008d8c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80065a8:	2200      	movs	r2, #0
 80065aa:	2100      	movs	r1, #0
 80065ac:	201d      	movs	r0, #29
 80065ae:	f002 f886 	bl	80086be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80065b2:	201d      	movs	r0, #29
 80065b4:	f002 f89d 	bl	80086f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80065b8:	e036      	b.n	8006628 <HAL_TIM_Encoder_MspInit+0xf4>
  else if(tim_encoderHandle->Instance==TIM4)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a1e      	ldr	r2, [pc, #120]	@ (8006638 <HAL_TIM_Encoder_MspInit+0x104>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d131      	bne.n	8006628 <HAL_TIM_Encoder_MspInit+0xf4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80065c4:	4b1b      	ldr	r3, [pc, #108]	@ (8006634 <HAL_TIM_Encoder_MspInit+0x100>)
 80065c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065c8:	4a1a      	ldr	r2, [pc, #104]	@ (8006634 <HAL_TIM_Encoder_MspInit+0x100>)
 80065ca:	f043 0304 	orr.w	r3, r3, #4
 80065ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80065d0:	4b18      	ldr	r3, [pc, #96]	@ (8006634 <HAL_TIM_Encoder_MspInit+0x100>)
 80065d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065d4:	f003 0304 	and.w	r3, r3, #4
 80065d8:	613b      	str	r3, [r7, #16]
 80065da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80065dc:	4b15      	ldr	r3, [pc, #84]	@ (8006634 <HAL_TIM_Encoder_MspInit+0x100>)
 80065de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065e0:	4a14      	ldr	r2, [pc, #80]	@ (8006634 <HAL_TIM_Encoder_MspInit+0x100>)
 80065e2:	f043 0301 	orr.w	r3, r3, #1
 80065e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80065e8:	4b12      	ldr	r3, [pc, #72]	@ (8006634 <HAL_TIM_Encoder_MspInit+0x100>)
 80065ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065ec:	f003 0301 	and.w	r3, r3, #1
 80065f0:	60fb      	str	r3, [r7, #12]
 80065f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80065f4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80065f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80065fa:	2302      	movs	r3, #2
 80065fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065fe:	2300      	movs	r3, #0
 8006600:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006602:	2300      	movs	r3, #0
 8006604:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8006606:	230a      	movs	r3, #10
 8006608:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800660a:	f107 031c 	add.w	r3, r7, #28
 800660e:	4619      	mov	r1, r3
 8006610:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006614:	f002 fbba 	bl	8008d8c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8006618:	2200      	movs	r2, #0
 800661a:	2100      	movs	r1, #0
 800661c:	201e      	movs	r0, #30
 800661e:	f002 f84e 	bl	80086be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8006622:	201e      	movs	r0, #30
 8006624:	f002 f865 	bl	80086f2 <HAL_NVIC_EnableIRQ>
}
 8006628:	bf00      	nop
 800662a:	3730      	adds	r7, #48	@ 0x30
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}
 8006630:	40000400 	.word	0x40000400
 8006634:	40021000 	.word	0x40021000
 8006638:	40000800 	.word	0x40000800

0800663c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b08a      	sub	sp, #40	@ 0x28
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006644:	f107 0314 	add.w	r3, r7, #20
 8006648:	2200      	movs	r2, #0
 800664a:	601a      	str	r2, [r3, #0]
 800664c:	605a      	str	r2, [r3, #4]
 800664e:	609a      	str	r2, [r3, #8]
 8006650:	60da      	str	r2, [r3, #12]
 8006652:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a22      	ldr	r2, [pc, #136]	@ (80066e4 <HAL_TIM_MspPostInit+0xa8>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d11c      	bne.n	8006698 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800665e:	4b22      	ldr	r3, [pc, #136]	@ (80066e8 <HAL_TIM_MspPostInit+0xac>)
 8006660:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006662:	4a21      	ldr	r2, [pc, #132]	@ (80066e8 <HAL_TIM_MspPostInit+0xac>)
 8006664:	f043 0304 	orr.w	r3, r3, #4
 8006668:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800666a:	4b1f      	ldr	r3, [pc, #124]	@ (80066e8 <HAL_TIM_MspPostInit+0xac>)
 800666c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800666e:	f003 0304 	and.w	r3, r3, #4
 8006672:	613b      	str	r3, [r7, #16]
 8006674:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8006676:	2308      	movs	r3, #8
 8006678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800667a:	2302      	movs	r3, #2
 800667c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800667e:	2300      	movs	r3, #0
 8006680:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006682:	2300      	movs	r3, #0
 8006684:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8006686:	2302      	movs	r3, #2
 8006688:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800668a:	f107 0314 	add.w	r3, r7, #20
 800668e:	4619      	mov	r1, r3
 8006690:	4816      	ldr	r0, [pc, #88]	@ (80066ec <HAL_TIM_MspPostInit+0xb0>)
 8006692:	f002 fb7b 	bl	8008d8c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8006696:	e020      	b.n	80066da <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM8)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a14      	ldr	r2, [pc, #80]	@ (80066f0 <HAL_TIM_MspPostInit+0xb4>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d11b      	bne.n	80066da <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80066a2:	4b11      	ldr	r3, [pc, #68]	@ (80066e8 <HAL_TIM_MspPostInit+0xac>)
 80066a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066a6:	4a10      	ldr	r2, [pc, #64]	@ (80066e8 <HAL_TIM_MspPostInit+0xac>)
 80066a8:	f043 0304 	orr.w	r3, r3, #4
 80066ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80066ae:	4b0e      	ldr	r3, [pc, #56]	@ (80066e8 <HAL_TIM_MspPostInit+0xac>)
 80066b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066b2:	f003 0304 	and.w	r3, r3, #4
 80066b6:	60fb      	str	r3, [r7, #12]
 80066b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80066ba:	23c0      	movs	r3, #192	@ 0xc0
 80066bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80066be:	2302      	movs	r3, #2
 80066c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066c2:	2300      	movs	r3, #0
 80066c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066c6:	2300      	movs	r3, #0
 80066c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 80066ca:	2304      	movs	r3, #4
 80066cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80066ce:	f107 0314 	add.w	r3, r7, #20
 80066d2:	4619      	mov	r1, r3
 80066d4:	4805      	ldr	r0, [pc, #20]	@ (80066ec <HAL_TIM_MspPostInit+0xb0>)
 80066d6:	f002 fb59 	bl	8008d8c <HAL_GPIO_Init>
}
 80066da:	bf00      	nop
 80066dc:	3728      	adds	r7, #40	@ 0x28
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}
 80066e2:	bf00      	nop
 80066e4:	40012c00 	.word	0x40012c00
 80066e8:	40021000 	.word	0x40021000
 80066ec:	48000800 	.word	0x48000800
 80066f0:	40013400 	.word	0x40013400

080066f4 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80066f8:	4b20      	ldr	r3, [pc, #128]	@ (800677c <MX_LPUART1_UART_Init+0x88>)
 80066fa:	4a21      	ldr	r2, [pc, #132]	@ (8006780 <MX_LPUART1_UART_Init+0x8c>)
 80066fc:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2000000;
 80066fe:	4b1f      	ldr	r3, [pc, #124]	@ (800677c <MX_LPUART1_UART_Init+0x88>)
 8006700:	4a20      	ldr	r2, [pc, #128]	@ (8006784 <MX_LPUART1_UART_Init+0x90>)
 8006702:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006704:	4b1d      	ldr	r3, [pc, #116]	@ (800677c <MX_LPUART1_UART_Init+0x88>)
 8006706:	2200      	movs	r2, #0
 8006708:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800670a:	4b1c      	ldr	r3, [pc, #112]	@ (800677c <MX_LPUART1_UART_Init+0x88>)
 800670c:	2200      	movs	r2, #0
 800670e:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8006710:	4b1a      	ldr	r3, [pc, #104]	@ (800677c <MX_LPUART1_UART_Init+0x88>)
 8006712:	2200      	movs	r2, #0
 8006714:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8006716:	4b19      	ldr	r3, [pc, #100]	@ (800677c <MX_LPUART1_UART_Init+0x88>)
 8006718:	220c      	movs	r2, #12
 800671a:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800671c:	4b17      	ldr	r3, [pc, #92]	@ (800677c <MX_LPUART1_UART_Init+0x88>)
 800671e:	2200      	movs	r2, #0
 8006720:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8006722:	4b16      	ldr	r3, [pc, #88]	@ (800677c <MX_LPUART1_UART_Init+0x88>)
 8006724:	2200      	movs	r2, #0
 8006726:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8006728:	4b14      	ldr	r3, [pc, #80]	@ (800677c <MX_LPUART1_UART_Init+0x88>)
 800672a:	2200      	movs	r2, #0
 800672c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800672e:	4b13      	ldr	r3, [pc, #76]	@ (800677c <MX_LPUART1_UART_Init+0x88>)
 8006730:	2200      	movs	r2, #0
 8006732:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8006734:	4811      	ldr	r0, [pc, #68]	@ (800677c <MX_LPUART1_UART_Init+0x88>)
 8006736:	f005 fe0b 	bl	800c350 <HAL_UART_Init>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d001      	beq.n	8006744 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 8006740:	f7fe fd54 	bl	80051ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006744:	2100      	movs	r1, #0
 8006746:	480d      	ldr	r0, [pc, #52]	@ (800677c <MX_LPUART1_UART_Init+0x88>)
 8006748:	f007 fb5e 	bl	800de08 <HAL_UARTEx_SetTxFifoThreshold>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d001      	beq.n	8006756 <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 8006752:	f7fe fd4b 	bl	80051ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8006756:	2100      	movs	r1, #0
 8006758:	4808      	ldr	r0, [pc, #32]	@ (800677c <MX_LPUART1_UART_Init+0x88>)
 800675a:	f007 fb93 	bl	800de84 <HAL_UARTEx_SetRxFifoThreshold>
 800675e:	4603      	mov	r3, r0
 8006760:	2b00      	cmp	r3, #0
 8006762:	d001      	beq.n	8006768 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 8006764:	f7fe fd42 	bl	80051ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8006768:	4804      	ldr	r0, [pc, #16]	@ (800677c <MX_LPUART1_UART_Init+0x88>)
 800676a:	f007 fb14 	bl	800dd96 <HAL_UARTEx_DisableFifoMode>
 800676e:	4603      	mov	r3, r0
 8006770:	2b00      	cmp	r3, #0
 8006772:	d001      	beq.n	8006778 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 8006774:	f7fe fd3a 	bl	80051ec <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8006778:	bf00      	nop
 800677a:	bd80      	pop	{r7, pc}
 800677c:	20001d70 	.word	0x20001d70
 8006780:	40008000 	.word	0x40008000
 8006784:	001e8480 	.word	0x001e8480

08006788 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800678c:	4b23      	ldr	r3, [pc, #140]	@ (800681c <MX_USART2_UART_Init+0x94>)
 800678e:	4a24      	ldr	r2, [pc, #144]	@ (8006820 <MX_USART2_UART_Init+0x98>)
 8006790:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8006792:	4b22      	ldr	r3, [pc, #136]	@ (800681c <MX_USART2_UART_Init+0x94>)
 8006794:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8006798:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800679a:	4b20      	ldr	r3, [pc, #128]	@ (800681c <MX_USART2_UART_Init+0x94>)
 800679c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80067a0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80067a2:	4b1e      	ldr	r3, [pc, #120]	@ (800681c <MX_USART2_UART_Init+0x94>)
 80067a4:	2200      	movs	r2, #0
 80067a6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 80067a8:	4b1c      	ldr	r3, [pc, #112]	@ (800681c <MX_USART2_UART_Init+0x94>)
 80067aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80067ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80067b0:	4b1a      	ldr	r3, [pc, #104]	@ (800681c <MX_USART2_UART_Init+0x94>)
 80067b2:	220c      	movs	r2, #12
 80067b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80067b6:	4b19      	ldr	r3, [pc, #100]	@ (800681c <MX_USART2_UART_Init+0x94>)
 80067b8:	2200      	movs	r2, #0
 80067ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80067bc:	4b17      	ldr	r3, [pc, #92]	@ (800681c <MX_USART2_UART_Init+0x94>)
 80067be:	2200      	movs	r2, #0
 80067c0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80067c2:	4b16      	ldr	r3, [pc, #88]	@ (800681c <MX_USART2_UART_Init+0x94>)
 80067c4:	2200      	movs	r2, #0
 80067c6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80067c8:	4b14      	ldr	r3, [pc, #80]	@ (800681c <MX_USART2_UART_Init+0x94>)
 80067ca:	2200      	movs	r2, #0
 80067cc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80067ce:	4b13      	ldr	r3, [pc, #76]	@ (800681c <MX_USART2_UART_Init+0x94>)
 80067d0:	2200      	movs	r2, #0
 80067d2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80067d4:	4811      	ldr	r0, [pc, #68]	@ (800681c <MX_USART2_UART_Init+0x94>)
 80067d6:	f005 fdbb 	bl	800c350 <HAL_UART_Init>
 80067da:	4603      	mov	r3, r0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d001      	beq.n	80067e4 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 80067e0:	f7fe fd04 	bl	80051ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80067e4:	2100      	movs	r1, #0
 80067e6:	480d      	ldr	r0, [pc, #52]	@ (800681c <MX_USART2_UART_Init+0x94>)
 80067e8:	f007 fb0e 	bl	800de08 <HAL_UARTEx_SetTxFifoThreshold>
 80067ec:	4603      	mov	r3, r0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d001      	beq.n	80067f6 <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 80067f2:	f7fe fcfb 	bl	80051ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80067f6:	2100      	movs	r1, #0
 80067f8:	4808      	ldr	r0, [pc, #32]	@ (800681c <MX_USART2_UART_Init+0x94>)
 80067fa:	f007 fb43 	bl	800de84 <HAL_UARTEx_SetRxFifoThreshold>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d001      	beq.n	8006808 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 8006804:	f7fe fcf2 	bl	80051ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8006808:	4804      	ldr	r0, [pc, #16]	@ (800681c <MX_USART2_UART_Init+0x94>)
 800680a:	f007 fac4 	bl	800dd96 <HAL_UARTEx_DisableFifoMode>
 800680e:	4603      	mov	r3, r0
 8006810:	2b00      	cmp	r3, #0
 8006812:	d001      	beq.n	8006818 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 8006814:	f7fe fcea 	bl	80051ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006818:	bf00      	nop
 800681a:	bd80      	pop	{r7, pc}
 800681c:	20001e3c 	.word	0x20001e3c
 8006820:	40004400 	.word	0x40004400

08006824 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b0a0      	sub	sp, #128	@ 0x80
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800682c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8006830:	2200      	movs	r2, #0
 8006832:	601a      	str	r2, [r3, #0]
 8006834:	605a      	str	r2, [r3, #4]
 8006836:	609a      	str	r2, [r3, #8]
 8006838:	60da      	str	r2, [r3, #12]
 800683a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800683c:	f107 0318 	add.w	r3, r7, #24
 8006840:	2254      	movs	r2, #84	@ 0x54
 8006842:	2100      	movs	r1, #0
 8006844:	4618      	mov	r0, r3
 8006846:	f007 fd63 	bl	800e310 <memset>
  if(uartHandle->Instance==LPUART1)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a99      	ldr	r2, [pc, #612]	@ (8006ab4 <HAL_UART_MspInit+0x290>)
 8006850:	4293      	cmp	r3, r2
 8006852:	f040 8093 	bne.w	800697c <HAL_UART_MspInit+0x158>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8006856:	2320      	movs	r3, #32
 8006858:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800685a:	2300      	movs	r3, #0
 800685c:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800685e:	f107 0318 	add.w	r3, r7, #24
 8006862:	4618      	mov	r0, r3
 8006864:	f003 fa3e 	bl	8009ce4 <HAL_RCCEx_PeriphCLKConfig>
 8006868:	4603      	mov	r3, r0
 800686a:	2b00      	cmp	r3, #0
 800686c:	d001      	beq.n	8006872 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800686e:	f7fe fcbd 	bl	80051ec <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8006872:	4b91      	ldr	r3, [pc, #580]	@ (8006ab8 <HAL_UART_MspInit+0x294>)
 8006874:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006876:	4a90      	ldr	r2, [pc, #576]	@ (8006ab8 <HAL_UART_MspInit+0x294>)
 8006878:	f043 0301 	orr.w	r3, r3, #1
 800687c:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800687e:	4b8e      	ldr	r3, [pc, #568]	@ (8006ab8 <HAL_UART_MspInit+0x294>)
 8006880:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006882:	f003 0301 	and.w	r3, r3, #1
 8006886:	617b      	str	r3, [r7, #20]
 8006888:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800688a:	4b8b      	ldr	r3, [pc, #556]	@ (8006ab8 <HAL_UART_MspInit+0x294>)
 800688c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800688e:	4a8a      	ldr	r2, [pc, #552]	@ (8006ab8 <HAL_UART_MspInit+0x294>)
 8006890:	f043 0302 	orr.w	r3, r3, #2
 8006894:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006896:	4b88      	ldr	r3, [pc, #544]	@ (8006ab8 <HAL_UART_MspInit+0x294>)
 8006898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800689a:	f003 0302 	and.w	r3, r3, #2
 800689e:	613b      	str	r3, [r7, #16]
 80068a0:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80068a2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80068a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068a8:	2302      	movs	r3, #2
 80068aa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068ac:	2300      	movs	r3, #0
 80068ae:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80068b0:	2300      	movs	r3, #0
 80068b2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80068b4:	2308      	movs	r3, #8
 80068b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80068b8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80068bc:	4619      	mov	r1, r3
 80068be:	487f      	ldr	r0, [pc, #508]	@ (8006abc <HAL_UART_MspInit+0x298>)
 80068c0:	f002 fa64 	bl	8008d8c <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel4;
 80068c4:	4b7e      	ldr	r3, [pc, #504]	@ (8006ac0 <HAL_UART_MspInit+0x29c>)
 80068c6:	4a7f      	ldr	r2, [pc, #508]	@ (8006ac4 <HAL_UART_MspInit+0x2a0>)
 80068c8:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 80068ca:	4b7d      	ldr	r3, [pc, #500]	@ (8006ac0 <HAL_UART_MspInit+0x29c>)
 80068cc:	2222      	movs	r2, #34	@ 0x22
 80068ce:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80068d0:	4b7b      	ldr	r3, [pc, #492]	@ (8006ac0 <HAL_UART_MspInit+0x29c>)
 80068d2:	2200      	movs	r2, #0
 80068d4:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80068d6:	4b7a      	ldr	r3, [pc, #488]	@ (8006ac0 <HAL_UART_MspInit+0x29c>)
 80068d8:	2200      	movs	r2, #0
 80068da:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80068dc:	4b78      	ldr	r3, [pc, #480]	@ (8006ac0 <HAL_UART_MspInit+0x29c>)
 80068de:	2280      	movs	r2, #128	@ 0x80
 80068e0:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80068e2:	4b77      	ldr	r3, [pc, #476]	@ (8006ac0 <HAL_UART_MspInit+0x29c>)
 80068e4:	2200      	movs	r2, #0
 80068e6:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80068e8:	4b75      	ldr	r3, [pc, #468]	@ (8006ac0 <HAL_UART_MspInit+0x29c>)
 80068ea:	2200      	movs	r2, #0
 80068ec:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 80068ee:	4b74      	ldr	r3, [pc, #464]	@ (8006ac0 <HAL_UART_MspInit+0x29c>)
 80068f0:	2200      	movs	r2, #0
 80068f2:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80068f4:	4b72      	ldr	r3, [pc, #456]	@ (8006ac0 <HAL_UART_MspInit+0x29c>)
 80068f6:	2200      	movs	r2, #0
 80068f8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80068fa:	4871      	ldr	r0, [pc, #452]	@ (8006ac0 <HAL_UART_MspInit+0x29c>)
 80068fc:	f001 ff14 	bl	8008728 <HAL_DMA_Init>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d001      	beq.n	800690a <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8006906:	f7fe fc71 	bl	80051ec <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	4a6c      	ldr	r2, [pc, #432]	@ (8006ac0 <HAL_UART_MspInit+0x29c>)
 800690e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8006912:	4a6b      	ldr	r2, [pc, #428]	@ (8006ac0 <HAL_UART_MspInit+0x29c>)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel5;
 8006918:	4b6b      	ldr	r3, [pc, #428]	@ (8006ac8 <HAL_UART_MspInit+0x2a4>)
 800691a:	4a6c      	ldr	r2, [pc, #432]	@ (8006acc <HAL_UART_MspInit+0x2a8>)
 800691c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 800691e:	4b6a      	ldr	r3, [pc, #424]	@ (8006ac8 <HAL_UART_MspInit+0x2a4>)
 8006920:	2223      	movs	r2, #35	@ 0x23
 8006922:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006924:	4b68      	ldr	r3, [pc, #416]	@ (8006ac8 <HAL_UART_MspInit+0x2a4>)
 8006926:	2210      	movs	r2, #16
 8006928:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800692a:	4b67      	ldr	r3, [pc, #412]	@ (8006ac8 <HAL_UART_MspInit+0x2a4>)
 800692c:	2200      	movs	r2, #0
 800692e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006930:	4b65      	ldr	r3, [pc, #404]	@ (8006ac8 <HAL_UART_MspInit+0x2a4>)
 8006932:	2280      	movs	r2, #128	@ 0x80
 8006934:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006936:	4b64      	ldr	r3, [pc, #400]	@ (8006ac8 <HAL_UART_MspInit+0x2a4>)
 8006938:	2200      	movs	r2, #0
 800693a:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800693c:	4b62      	ldr	r3, [pc, #392]	@ (8006ac8 <HAL_UART_MspInit+0x2a4>)
 800693e:	2200      	movs	r2, #0
 8006940:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8006942:	4b61      	ldr	r3, [pc, #388]	@ (8006ac8 <HAL_UART_MspInit+0x2a4>)
 8006944:	2200      	movs	r2, #0
 8006946:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006948:	4b5f      	ldr	r3, [pc, #380]	@ (8006ac8 <HAL_UART_MspInit+0x2a4>)
 800694a:	2200      	movs	r2, #0
 800694c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 800694e:	485e      	ldr	r0, [pc, #376]	@ (8006ac8 <HAL_UART_MspInit+0x2a4>)
 8006950:	f001 feea 	bl	8008728 <HAL_DMA_Init>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d001      	beq.n	800695e <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 800695a:	f7fe fc47 	bl	80051ec <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a59      	ldr	r2, [pc, #356]	@ (8006ac8 <HAL_UART_MspInit+0x2a4>)
 8006962:	67da      	str	r2, [r3, #124]	@ 0x7c
 8006964:	4a58      	ldr	r2, [pc, #352]	@ (8006ac8 <HAL_UART_MspInit+0x2a4>)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 800696a:	2200      	movs	r2, #0
 800696c:	2100      	movs	r1, #0
 800696e:	205b      	movs	r0, #91	@ 0x5b
 8006970:	f001 fea5 	bl	80086be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8006974:	205b      	movs	r0, #91	@ 0x5b
 8006976:	f001 febc 	bl	80086f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800697a:	e097      	b.n	8006aac <HAL_UART_MspInit+0x288>
  else if(uartHandle->Instance==USART2)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a53      	ldr	r2, [pc, #332]	@ (8006ad0 <HAL_UART_MspInit+0x2ac>)
 8006982:	4293      	cmp	r3, r2
 8006984:	f040 8092 	bne.w	8006aac <HAL_UART_MspInit+0x288>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8006988:	2302      	movs	r3, #2
 800698a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800698c:	2300      	movs	r3, #0
 800698e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006990:	f107 0318 	add.w	r3, r7, #24
 8006994:	4618      	mov	r0, r3
 8006996:	f003 f9a5 	bl	8009ce4 <HAL_RCCEx_PeriphCLKConfig>
 800699a:	4603      	mov	r3, r0
 800699c:	2b00      	cmp	r3, #0
 800699e:	d001      	beq.n	80069a4 <HAL_UART_MspInit+0x180>
      Error_Handler();
 80069a0:	f7fe fc24 	bl	80051ec <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80069a4:	4b44      	ldr	r3, [pc, #272]	@ (8006ab8 <HAL_UART_MspInit+0x294>)
 80069a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069a8:	4a43      	ldr	r2, [pc, #268]	@ (8006ab8 <HAL_UART_MspInit+0x294>)
 80069aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80069ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80069b0:	4b41      	ldr	r3, [pc, #260]	@ (8006ab8 <HAL_UART_MspInit+0x294>)
 80069b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80069b8:	60fb      	str	r3, [r7, #12]
 80069ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80069bc:	4b3e      	ldr	r3, [pc, #248]	@ (8006ab8 <HAL_UART_MspInit+0x294>)
 80069be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069c0:	4a3d      	ldr	r2, [pc, #244]	@ (8006ab8 <HAL_UART_MspInit+0x294>)
 80069c2:	f043 0301 	orr.w	r3, r3, #1
 80069c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80069c8:	4b3b      	ldr	r3, [pc, #236]	@ (8006ab8 <HAL_UART_MspInit+0x294>)
 80069ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069cc:	f003 0301 	and.w	r3, r3, #1
 80069d0:	60bb      	str	r3, [r7, #8]
 80069d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80069d4:	230c      	movs	r3, #12
 80069d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069d8:	2302      	movs	r3, #2
 80069da:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069dc:	2300      	movs	r3, #0
 80069de:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80069e0:	2300      	movs	r3, #0
 80069e2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80069e4:	2307      	movs	r3, #7
 80069e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069e8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80069ec:	4619      	mov	r1, r3
 80069ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80069f2:	f002 f9cb 	bl	8008d8c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel2;
 80069f6:	4b37      	ldr	r3, [pc, #220]	@ (8006ad4 <HAL_UART_MspInit+0x2b0>)
 80069f8:	4a37      	ldr	r2, [pc, #220]	@ (8006ad8 <HAL_UART_MspInit+0x2b4>)
 80069fa:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80069fc:	4b35      	ldr	r3, [pc, #212]	@ (8006ad4 <HAL_UART_MspInit+0x2b0>)
 80069fe:	221a      	movs	r2, #26
 8006a00:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006a02:	4b34      	ldr	r3, [pc, #208]	@ (8006ad4 <HAL_UART_MspInit+0x2b0>)
 8006a04:	2200      	movs	r2, #0
 8006a06:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a08:	4b32      	ldr	r3, [pc, #200]	@ (8006ad4 <HAL_UART_MspInit+0x2b0>)
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8006a0e:	4b31      	ldr	r3, [pc, #196]	@ (8006ad4 <HAL_UART_MspInit+0x2b0>)
 8006a10:	2280      	movs	r2, #128	@ 0x80
 8006a12:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006a14:	4b2f      	ldr	r3, [pc, #188]	@ (8006ad4 <HAL_UART_MspInit+0x2b0>)
 8006a16:	2200      	movs	r2, #0
 8006a18:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006a1a:	4b2e      	ldr	r3, [pc, #184]	@ (8006ad4 <HAL_UART_MspInit+0x2b0>)
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8006a20:	4b2c      	ldr	r3, [pc, #176]	@ (8006ad4 <HAL_UART_MspInit+0x2b0>)
 8006a22:	2200      	movs	r2, #0
 8006a24:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8006a26:	4b2b      	ldr	r3, [pc, #172]	@ (8006ad4 <HAL_UART_MspInit+0x2b0>)
 8006a28:	2200      	movs	r2, #0
 8006a2a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8006a2c:	4829      	ldr	r0, [pc, #164]	@ (8006ad4 <HAL_UART_MspInit+0x2b0>)
 8006a2e:	f001 fe7b 	bl	8008728 <HAL_DMA_Init>
 8006a32:	4603      	mov	r3, r0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d001      	beq.n	8006a3c <HAL_UART_MspInit+0x218>
      Error_Handler();
 8006a38:	f7fe fbd8 	bl	80051ec <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	4a25      	ldr	r2, [pc, #148]	@ (8006ad4 <HAL_UART_MspInit+0x2b0>)
 8006a40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8006a44:	4a23      	ldr	r2, [pc, #140]	@ (8006ad4 <HAL_UART_MspInit+0x2b0>)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel3;
 8006a4a:	4b24      	ldr	r3, [pc, #144]	@ (8006adc <HAL_UART_MspInit+0x2b8>)
 8006a4c:	4a24      	ldr	r2, [pc, #144]	@ (8006ae0 <HAL_UART_MspInit+0x2bc>)
 8006a4e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8006a50:	4b22      	ldr	r3, [pc, #136]	@ (8006adc <HAL_UART_MspInit+0x2b8>)
 8006a52:	221b      	movs	r2, #27
 8006a54:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006a56:	4b21      	ldr	r3, [pc, #132]	@ (8006adc <HAL_UART_MspInit+0x2b8>)
 8006a58:	2210      	movs	r2, #16
 8006a5a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a5c:	4b1f      	ldr	r3, [pc, #124]	@ (8006adc <HAL_UART_MspInit+0x2b8>)
 8006a5e:	2200      	movs	r2, #0
 8006a60:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8006a62:	4b1e      	ldr	r3, [pc, #120]	@ (8006adc <HAL_UART_MspInit+0x2b8>)
 8006a64:	2280      	movs	r2, #128	@ 0x80
 8006a66:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8006a68:	4b1c      	ldr	r3, [pc, #112]	@ (8006adc <HAL_UART_MspInit+0x2b8>)
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8006a6e:	4b1b      	ldr	r3, [pc, #108]	@ (8006adc <HAL_UART_MspInit+0x2b8>)
 8006a70:	2200      	movs	r2, #0
 8006a72:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8006a74:	4b19      	ldr	r3, [pc, #100]	@ (8006adc <HAL_UART_MspInit+0x2b8>)
 8006a76:	2200      	movs	r2, #0
 8006a78:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8006a7a:	4b18      	ldr	r3, [pc, #96]	@ (8006adc <HAL_UART_MspInit+0x2b8>)
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8006a80:	4816      	ldr	r0, [pc, #88]	@ (8006adc <HAL_UART_MspInit+0x2b8>)
 8006a82:	f001 fe51 	bl	8008728 <HAL_DMA_Init>
 8006a86:	4603      	mov	r3, r0
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d001      	beq.n	8006a90 <HAL_UART_MspInit+0x26c>
      Error_Handler();
 8006a8c:	f7fe fbae 	bl	80051ec <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	4a12      	ldr	r2, [pc, #72]	@ (8006adc <HAL_UART_MspInit+0x2b8>)
 8006a94:	67da      	str	r2, [r3, #124]	@ 0x7c
 8006a96:	4a11      	ldr	r2, [pc, #68]	@ (8006adc <HAL_UART_MspInit+0x2b8>)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	2100      	movs	r1, #0
 8006aa0:	2026      	movs	r0, #38	@ 0x26
 8006aa2:	f001 fe0c 	bl	80086be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006aa6:	2026      	movs	r0, #38	@ 0x26
 8006aa8:	f001 fe23 	bl	80086f2 <HAL_NVIC_EnableIRQ>
}
 8006aac:	bf00      	nop
 8006aae:	3780      	adds	r7, #128	@ 0x80
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	40008000 	.word	0x40008000
 8006ab8:	40021000 	.word	0x40021000
 8006abc:	48000400 	.word	0x48000400
 8006ac0:	20001f08 	.word	0x20001f08
 8006ac4:	40020044 	.word	0x40020044
 8006ac8:	20001f68 	.word	0x20001f68
 8006acc:	40020058 	.word	0x40020058
 8006ad0:	40004400 	.word	0x40004400
 8006ad4:	20001fc8 	.word	0x20001fc8
 8006ad8:	4002001c 	.word	0x4002001c
 8006adc:	20002028 	.word	0x20002028
 8006ae0:	40020030 	.word	0x40020030

08006ae4 <Reset_Handler>:
*/

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:  ldr   r0, =_estack
 8006ae4:	480d      	ldr	r0, [pc, #52]	@ (8006b1c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006ae6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006ae8:	f7ff f9ba 	bl	8005e60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006aec:	480c      	ldr	r0, [pc, #48]	@ (8006b20 <LoopForever+0x6>)
  ldr r1, =_edata
 8006aee:	490d      	ldr	r1, [pc, #52]	@ (8006b24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006af0:	4a0d      	ldr	r2, [pc, #52]	@ (8006b28 <LoopForever+0xe>)
  movs r3, #0
 8006af2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8006af4:	e002      	b.n	8006afc <LoopCopyDataInit>

08006af6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006af6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006af8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006afa:	3304      	adds	r3, #4

08006afc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006afc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006afe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006b00:	d3f9      	bcc.n	8006af6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006b02:	4a0a      	ldr	r2, [pc, #40]	@ (8006b2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8006b04:	4c0a      	ldr	r4, [pc, #40]	@ (8006b30 <LoopForever+0x16>)
  movs r3, #0
 8006b06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006b08:	e001      	b.n	8006b0e <LoopFillZerobss>

08006b0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006b0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006b0c:	3204      	adds	r2, #4

08006b0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006b0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006b10:	d3fb      	bcc.n	8006b0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8006b12:	f007 fc1b 	bl	800e34c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006b16:	f7fd fe6f 	bl	80047f8 <main>

08006b1a <LoopForever>:

LoopForever:
    b LoopForever
 8006b1a:	e7fe      	b.n	8006b1a <LoopForever>
Reset_Handler:  ldr   r0, =_estack
 8006b1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006b20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006b24:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 8006b28:	08010698 	.word	0x08010698
  ldr r2, =_sbss
 8006b2c:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8006b30:	200021d4 	.word	0x200021d4

08006b34 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006b34:	e7fe      	b.n	8006b34 <ADC1_2_IRQHandler>

08006b36 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006b36:	b580      	push	{r7, lr}
 8006b38:	b082      	sub	sp, #8
 8006b3a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006b40:	2003      	movs	r0, #3
 8006b42:	f001 fdb1 	bl	80086a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8006b46:	2000      	movs	r0, #0
 8006b48:	f000 f80e 	bl	8006b68 <HAL_InitTick>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d002      	beq.n	8006b58 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	71fb      	strb	r3, [r7, #7]
 8006b56:	e001      	b.n	8006b5c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8006b58:	f7ff f87e 	bl	8005c58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8006b5c:	79fb      	ldrb	r3, [r7, #7]

}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3708      	adds	r7, #8
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
	...

08006b68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b084      	sub	sp, #16
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8006b70:	2300      	movs	r3, #0
 8006b72:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8006b74:	4b16      	ldr	r3, [pc, #88]	@ (8006bd0 <HAL_InitTick+0x68>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d022      	beq.n	8006bc2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8006b7c:	4b15      	ldr	r3, [pc, #84]	@ (8006bd4 <HAL_InitTick+0x6c>)
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	4b13      	ldr	r3, [pc, #76]	@ (8006bd0 <HAL_InitTick+0x68>)
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8006b88:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b90:	4618      	mov	r0, r3
 8006b92:	f001 fdbc 	bl	800870e <HAL_SYSTICK_Config>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d10f      	bne.n	8006bbc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2b0f      	cmp	r3, #15
 8006ba0:	d809      	bhi.n	8006bb6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	6879      	ldr	r1, [r7, #4]
 8006ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8006baa:	f001 fd88 	bl	80086be <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8006bae:	4a0a      	ldr	r2, [pc, #40]	@ (8006bd8 <HAL_InitTick+0x70>)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6013      	str	r3, [r2, #0]
 8006bb4:	e007      	b.n	8006bc6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	73fb      	strb	r3, [r7, #15]
 8006bba:	e004      	b.n	8006bc6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8006bbc:	2301      	movs	r3, #1
 8006bbe:	73fb      	strb	r3, [r7, #15]
 8006bc0:	e001      	b.n	8006bc6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8006bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bc8:	4618      	mov	r0, r3
 8006bca:	3710      	adds	r7, #16
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bd80      	pop	{r7, pc}
 8006bd0:	200000fc 	.word	0x200000fc
 8006bd4:	200000f4 	.word	0x200000f4
 8006bd8:	200000f8 	.word	0x200000f8

08006bdc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006be0:	4b05      	ldr	r3, [pc, #20]	@ (8006bf8 <HAL_IncTick+0x1c>)
 8006be2:	681a      	ldr	r2, [r3, #0]
 8006be4:	4b05      	ldr	r3, [pc, #20]	@ (8006bfc <HAL_IncTick+0x20>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4413      	add	r3, r2
 8006bea:	4a03      	ldr	r2, [pc, #12]	@ (8006bf8 <HAL_IncTick+0x1c>)
 8006bec:	6013      	str	r3, [r2, #0]
}
 8006bee:	bf00      	nop
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr
 8006bf8:	20002088 	.word	0x20002088
 8006bfc:	200000fc 	.word	0x200000fc

08006c00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006c00:	b480      	push	{r7}
 8006c02:	af00      	add	r7, sp, #0
  return uwTick;
 8006c04:	4b03      	ldr	r3, [pc, #12]	@ (8006c14 <HAL_GetTick+0x14>)
 8006c06:	681b      	ldr	r3, [r3, #0]
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr
 8006c12:	bf00      	nop
 8006c14:	20002088 	.word	0x20002088

08006c18 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b083      	sub	sp, #12
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	431a      	orrs	r2, r3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	609a      	str	r2, [r3, #8]
}
 8006c32:	bf00      	nop
 8006c34:	370c      	adds	r7, #12
 8006c36:	46bd      	mov	sp, r7
 8006c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3c:	4770      	bx	lr

08006c3e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8006c3e:	b480      	push	{r7}
 8006c40:	b083      	sub	sp, #12
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
 8006c46:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	431a      	orrs	r2, r3
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	609a      	str	r2, [r3, #8]
}
 8006c58:	bf00      	nop
 8006c5a:	370c      	adds	r7, #12
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c62:	4770      	bx	lr

08006c64 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b083      	sub	sp, #12
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b087      	sub	sp, #28
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	60f8      	str	r0, [r7, #12]
 8006c88:	60b9      	str	r1, [r7, #8]
 8006c8a:	607a      	str	r2, [r7, #4]
 8006c8c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	3360      	adds	r3, #96	@ 0x60
 8006c92:	461a      	mov	r2, r3
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	009b      	lsls	r3, r3, #2
 8006c98:	4413      	add	r3, r2
 8006c9a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006c9c:	697b      	ldr	r3, [r7, #20]
 8006c9e:	681a      	ldr	r2, [r3, #0]
 8006ca0:	4b08      	ldr	r3, [pc, #32]	@ (8006cc4 <LL_ADC_SetOffset+0x44>)
 8006ca2:	4013      	ands	r3, r2
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8006caa:	683a      	ldr	r2, [r7, #0]
 8006cac:	430a      	orrs	r2, r1
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8006cb8:	bf00      	nop
 8006cba:	371c      	adds	r7, #28
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr
 8006cc4:	03fff000 	.word	0x03fff000

08006cc8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b085      	sub	sp, #20
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	3360      	adds	r3, #96	@ 0x60
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	009b      	lsls	r3, r3, #2
 8006cdc:	4413      	add	r3, r2
 8006cde:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3714      	adds	r7, #20
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b087      	sub	sp, #28
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	3360      	adds	r3, #96	@ 0x60
 8006d04:	461a      	mov	r2, r3
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	4413      	add	r3, r2
 8006d0c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	431a      	orrs	r2, r3
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8006d1e:	bf00      	nop
 8006d20:	371c      	adds	r7, #28
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr

08006d2a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8006d2a:	b480      	push	{r7}
 8006d2c:	b087      	sub	sp, #28
 8006d2e:	af00      	add	r7, sp, #0
 8006d30:	60f8      	str	r0, [r7, #12]
 8006d32:	60b9      	str	r1, [r7, #8]
 8006d34:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	3360      	adds	r3, #96	@ 0x60
 8006d3a:	461a      	mov	r2, r3
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	009b      	lsls	r3, r3, #2
 8006d40:	4413      	add	r3, r2
 8006d42:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	431a      	orrs	r2, r3
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8006d54:	bf00      	nop
 8006d56:	371c      	adds	r7, #28
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr

08006d60 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b087      	sub	sp, #28
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	3360      	adds	r3, #96	@ 0x60
 8006d70:	461a      	mov	r2, r3
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	009b      	lsls	r3, r3, #2
 8006d76:	4413      	add	r3, r2
 8006d78:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	431a      	orrs	r2, r3
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8006d8a:	bf00      	nop
 8006d8c:	371c      	adds	r7, #28
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr

08006d96 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8006d96:	b480      	push	{r7}
 8006d98:	b083      	sub	sp, #12
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	6078      	str	r0, [r7, #4]
 8006d9e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	695b      	ldr	r3, [r3, #20]
 8006da4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	431a      	orrs	r2, r3
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	615a      	str	r2, [r3, #20]
}
 8006db0:	bf00      	nop
 8006db2:	370c      	adds	r7, #12
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr

08006dbc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d101      	bne.n	8006dd4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	e000      	b.n	8006dd6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8006dd4:	2300      	movs	r3, #0
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	370c      	adds	r7, #12
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de0:	4770      	bx	lr

08006de2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8006de2:	b480      	push	{r7}
 8006de4:	b087      	sub	sp, #28
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	60f8      	str	r0, [r7, #12]
 8006dea:	60b9      	str	r1, [r7, #8]
 8006dec:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	3330      	adds	r3, #48	@ 0x30
 8006df2:	461a      	mov	r2, r3
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	0a1b      	lsrs	r3, r3, #8
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	f003 030c 	and.w	r3, r3, #12
 8006dfe:	4413      	add	r3, r2
 8006e00:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	f003 031f 	and.w	r3, r3, #31
 8006e0c:	211f      	movs	r1, #31
 8006e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8006e12:	43db      	mvns	r3, r3
 8006e14:	401a      	ands	r2, r3
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	0e9b      	lsrs	r3, r3, #26
 8006e1a:	f003 011f 	and.w	r1, r3, #31
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	f003 031f 	and.w	r3, r3, #31
 8006e24:	fa01 f303 	lsl.w	r3, r1, r3
 8006e28:	431a      	orrs	r2, r3
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006e2e:	bf00      	nop
 8006e30:	371c      	adds	r7, #28
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr

08006e3a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8006e3a:	b480      	push	{r7}
 8006e3c:	b087      	sub	sp, #28
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	60f8      	str	r0, [r7, #12]
 8006e42:	60b9      	str	r1, [r7, #8]
 8006e44:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	3314      	adds	r3, #20
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	0e5b      	lsrs	r3, r3, #25
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	f003 0304 	and.w	r3, r3, #4
 8006e56:	4413      	add	r3, r2
 8006e58:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	0d1b      	lsrs	r3, r3, #20
 8006e62:	f003 031f 	and.w	r3, r3, #31
 8006e66:	2107      	movs	r1, #7
 8006e68:	fa01 f303 	lsl.w	r3, r1, r3
 8006e6c:	43db      	mvns	r3, r3
 8006e6e:	401a      	ands	r2, r3
 8006e70:	68bb      	ldr	r3, [r7, #8]
 8006e72:	0d1b      	lsrs	r3, r3, #20
 8006e74:	f003 031f 	and.w	r3, r3, #31
 8006e78:	6879      	ldr	r1, [r7, #4]
 8006e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e7e:	431a      	orrs	r2, r3
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006e84:	bf00      	nop
 8006e86:	371c      	adds	r7, #28
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr

08006e90 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	60f8      	str	r0, [r7, #12]
 8006e98:	60b9      	str	r1, [r7, #8]
 8006e9a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ea8:	43db      	mvns	r3, r3
 8006eaa:	401a      	ands	r2, r3
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f003 0318 	and.w	r3, r3, #24
 8006eb2:	4908      	ldr	r1, [pc, #32]	@ (8006ed4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006eb4:	40d9      	lsrs	r1, r3
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	400b      	ands	r3, r1
 8006eba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006ebe:	431a      	orrs	r2, r3
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8006ec6:	bf00      	nop
 8006ec8:	3714      	adds	r7, #20
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	0007ffff 	.word	0x0007ffff

08006ed8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b083      	sub	sp, #12
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	f003 031f 	and.w	r3, r3, #31
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	370c      	adds	r7, #12
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr

08006ef4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b083      	sub	sp, #12
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8006f04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	6093      	str	r3, [r2, #8]
}
 8006f0c:	bf00      	nop
 8006f0e:	370c      	adds	r7, #12
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b083      	sub	sp, #12
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006f28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f2c:	d101      	bne.n	8006f32 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e000      	b.n	8006f34 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006f32:	2300      	movs	r3, #0
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	370c      	adds	r7, #12
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b083      	sub	sp, #12
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8006f50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006f54:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006f5c:	bf00      	nop
 8006f5e:	370c      	adds	r7, #12
 8006f60:	46bd      	mov	sp, r7
 8006f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f66:	4770      	bx	lr

08006f68 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b083      	sub	sp, #12
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f7c:	d101      	bne.n	8006f82 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e000      	b.n	8006f84 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006f82:	2300      	movs	r3, #0
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	370c      	adds	r7, #12
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr

08006f90 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006f90:	b480      	push	{r7}
 8006f92:	b083      	sub	sp, #12
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006fa0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006fa4:	f043 0201 	orr.w	r2, r3, #1
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8006fac:	bf00      	nop
 8006fae:	370c      	adds	r7, #12
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr

08006fb8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8006fb8:	b480      	push	{r7}
 8006fba:	b083      	sub	sp, #12
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006fc8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006fcc:	f043 0202 	orr.w	r2, r3, #2
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8006fd4:	bf00      	nop
 8006fd6:	370c      	adds	r7, #12
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr

08006fe0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	f003 0301 	and.w	r3, r3, #1
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d101      	bne.n	8006ff8 <LL_ADC_IsEnabled+0x18>
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	e000      	b.n	8006ffa <LL_ADC_IsEnabled+0x1a>
 8006ff8:	2300      	movs	r3, #0
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	370c      	adds	r7, #12
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr

08007006 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8007006:	b480      	push	{r7}
 8007008:	b083      	sub	sp, #12
 800700a:	af00      	add	r7, sp, #0
 800700c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	f003 0302 	and.w	r3, r3, #2
 8007016:	2b02      	cmp	r3, #2
 8007018:	d101      	bne.n	800701e <LL_ADC_IsDisableOngoing+0x18>
 800701a:	2301      	movs	r3, #1
 800701c:	e000      	b.n	8007020 <LL_ADC_IsDisableOngoing+0x1a>
 800701e:	2300      	movs	r3, #0
}
 8007020:	4618      	mov	r0, r3
 8007022:	370c      	adds	r7, #12
 8007024:	46bd      	mov	sp, r7
 8007026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702a:	4770      	bx	lr

0800702c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800703c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007040:	f043 0204 	orr.w	r2, r3, #4
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8007048:	bf00      	nop
 800704a:	370c      	adds	r7, #12
 800704c:	46bd      	mov	sp, r7
 800704e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007052:	4770      	bx	lr

08007054 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8007054:	b480      	push	{r7}
 8007056:	b083      	sub	sp, #12
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	f003 0304 	and.w	r3, r3, #4
 8007064:	2b04      	cmp	r3, #4
 8007066:	d101      	bne.n	800706c <LL_ADC_REG_IsConversionOngoing+0x18>
 8007068:	2301      	movs	r3, #1
 800706a:	e000      	b.n	800706e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800706c:	2300      	movs	r3, #0
}
 800706e:	4618      	mov	r0, r3
 8007070:	370c      	adds	r7, #12
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr

0800707a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800707a:	b480      	push	{r7}
 800707c:	b083      	sub	sp, #12
 800707e:	af00      	add	r7, sp, #0
 8007080:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	f003 0308 	and.w	r3, r3, #8
 800708a:	2b08      	cmp	r3, #8
 800708c:	d101      	bne.n	8007092 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800708e:	2301      	movs	r3, #1
 8007090:	e000      	b.n	8007094 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007092:	2300      	movs	r3, #0
}
 8007094:	4618      	mov	r0, r3
 8007096:	370c      	adds	r7, #12
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr

080070a0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80070a0:	b590      	push	{r4, r7, lr}
 80070a2:	b089      	sub	sp, #36	@ 0x24
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80070a8:	2300      	movs	r3, #0
 80070aa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80070ac:	2300      	movs	r3, #0
 80070ae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d101      	bne.n	80070ba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e1a9      	b.n	800740e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	695b      	ldr	r3, [r3, #20]
 80070be:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d109      	bne.n	80070dc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f7fd f9f5 	bl	80044b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2200      	movs	r2, #0
 80070d2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4618      	mov	r0, r3
 80070e2:	f7ff ff19 	bl	8006f18 <LL_ADC_IsDeepPowerDownEnabled>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d004      	beq.n	80070f6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	4618      	mov	r0, r3
 80070f2:	f7ff feff 	bl	8006ef4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4618      	mov	r0, r3
 80070fc:	f7ff ff34 	bl	8006f68 <LL_ADC_IsInternalRegulatorEnabled>
 8007100:	4603      	mov	r3, r0
 8007102:	2b00      	cmp	r3, #0
 8007104:	d115      	bne.n	8007132 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4618      	mov	r0, r3
 800710c:	f7ff ff18 	bl	8006f40 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007110:	4b9c      	ldr	r3, [pc, #624]	@ (8007384 <HAL_ADC_Init+0x2e4>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	099b      	lsrs	r3, r3, #6
 8007116:	4a9c      	ldr	r2, [pc, #624]	@ (8007388 <HAL_ADC_Init+0x2e8>)
 8007118:	fba2 2303 	umull	r2, r3, r2, r3
 800711c:	099b      	lsrs	r3, r3, #6
 800711e:	3301      	adds	r3, #1
 8007120:	005b      	lsls	r3, r3, #1
 8007122:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8007124:	e002      	b.n	800712c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	3b01      	subs	r3, #1
 800712a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d1f9      	bne.n	8007126 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4618      	mov	r0, r3
 8007138:	f7ff ff16 	bl	8006f68 <LL_ADC_IsInternalRegulatorEnabled>
 800713c:	4603      	mov	r3, r0
 800713e:	2b00      	cmp	r3, #0
 8007140:	d10d      	bne.n	800715e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007146:	f043 0210 	orr.w	r2, r3, #16
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007152:	f043 0201 	orr.w	r2, r3, #1
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4618      	mov	r0, r3
 8007164:	f7ff ff76 	bl	8007054 <LL_ADC_REG_IsConversionOngoing>
 8007168:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800716e:	f003 0310 	and.w	r3, r3, #16
 8007172:	2b00      	cmp	r3, #0
 8007174:	f040 8142 	bne.w	80073fc <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	2b00      	cmp	r3, #0
 800717c:	f040 813e 	bne.w	80073fc <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007184:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8007188:	f043 0202 	orr.w	r2, r3, #2
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4618      	mov	r0, r3
 8007196:	f7ff ff23 	bl	8006fe0 <LL_ADC_IsEnabled>
 800719a:	4603      	mov	r3, r0
 800719c:	2b00      	cmp	r3, #0
 800719e:	d141      	bne.n	8007224 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80071a8:	d004      	beq.n	80071b4 <HAL_ADC_Init+0x114>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4a77      	ldr	r2, [pc, #476]	@ (800738c <HAL_ADC_Init+0x2ec>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d10f      	bne.n	80071d4 <HAL_ADC_Init+0x134>
 80071b4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80071b8:	f7ff ff12 	bl	8006fe0 <LL_ADC_IsEnabled>
 80071bc:	4604      	mov	r4, r0
 80071be:	4873      	ldr	r0, [pc, #460]	@ (800738c <HAL_ADC_Init+0x2ec>)
 80071c0:	f7ff ff0e 	bl	8006fe0 <LL_ADC_IsEnabled>
 80071c4:	4603      	mov	r3, r0
 80071c6:	4323      	orrs	r3, r4
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	bf0c      	ite	eq
 80071cc:	2301      	moveq	r3, #1
 80071ce:	2300      	movne	r3, #0
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	e012      	b.n	80071fa <HAL_ADC_Init+0x15a>
 80071d4:	486e      	ldr	r0, [pc, #440]	@ (8007390 <HAL_ADC_Init+0x2f0>)
 80071d6:	f7ff ff03 	bl	8006fe0 <LL_ADC_IsEnabled>
 80071da:	4604      	mov	r4, r0
 80071dc:	486d      	ldr	r0, [pc, #436]	@ (8007394 <HAL_ADC_Init+0x2f4>)
 80071de:	f7ff feff 	bl	8006fe0 <LL_ADC_IsEnabled>
 80071e2:	4603      	mov	r3, r0
 80071e4:	431c      	orrs	r4, r3
 80071e6:	486c      	ldr	r0, [pc, #432]	@ (8007398 <HAL_ADC_Init+0x2f8>)
 80071e8:	f7ff fefa 	bl	8006fe0 <LL_ADC_IsEnabled>
 80071ec:	4603      	mov	r3, r0
 80071ee:	4323      	orrs	r3, r4
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	bf0c      	ite	eq
 80071f4:	2301      	moveq	r3, #1
 80071f6:	2300      	movne	r3, #0
 80071f8:	b2db      	uxtb	r3, r3
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d012      	beq.n	8007224 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007206:	d004      	beq.n	8007212 <HAL_ADC_Init+0x172>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a5f      	ldr	r2, [pc, #380]	@ (800738c <HAL_ADC_Init+0x2ec>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d101      	bne.n	8007216 <HAL_ADC_Init+0x176>
 8007212:	4a62      	ldr	r2, [pc, #392]	@ (800739c <HAL_ADC_Init+0x2fc>)
 8007214:	e000      	b.n	8007218 <HAL_ADC_Init+0x178>
 8007216:	4a62      	ldr	r2, [pc, #392]	@ (80073a0 <HAL_ADC_Init+0x300>)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	4619      	mov	r1, r3
 800721e:	4610      	mov	r0, r2
 8007220:	f7ff fcfa 	bl	8006c18 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	7f5b      	ldrb	r3, [r3, #29]
 8007228:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800722e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8007234:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800723a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007242:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8007244:	4313      	orrs	r3, r2
 8007246:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800724e:	2b01      	cmp	r3, #1
 8007250:	d106      	bne.n	8007260 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007256:	3b01      	subs	r3, #1
 8007258:	045b      	lsls	r3, r3, #17
 800725a:	69ba      	ldr	r2, [r7, #24]
 800725c:	4313      	orrs	r3, r2
 800725e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007264:	2b00      	cmp	r3, #0
 8007266:	d009      	beq.n	800727c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800726c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007274:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007276:	69ba      	ldr	r2, [r7, #24]
 8007278:	4313      	orrs	r3, r2
 800727a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	68da      	ldr	r2, [r3, #12]
 8007282:	4b48      	ldr	r3, [pc, #288]	@ (80073a4 <HAL_ADC_Init+0x304>)
 8007284:	4013      	ands	r3, r2
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	6812      	ldr	r2, [r2, #0]
 800728a:	69b9      	ldr	r1, [r7, #24]
 800728c:	430b      	orrs	r3, r1
 800728e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	691b      	ldr	r3, [r3, #16]
 8007296:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	430a      	orrs	r2, r1
 80072a4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4618      	mov	r0, r3
 80072ac:	f7ff fee5 	bl	800707a <LL_ADC_INJ_IsConversionOngoing>
 80072b0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d17f      	bne.n	80073b8 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d17c      	bne.n	80073b8 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80072c2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80072ca:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80072cc:	4313      	orrs	r3, r2
 80072ce:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	68db      	ldr	r3, [r3, #12]
 80072d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80072da:	f023 0302 	bic.w	r3, r3, #2
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	6812      	ldr	r2, [r2, #0]
 80072e2:	69b9      	ldr	r1, [r7, #24]
 80072e4:	430b      	orrs	r3, r1
 80072e6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	691b      	ldr	r3, [r3, #16]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d017      	beq.n	8007320 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	691a      	ldr	r2, [r3, #16]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80072fe:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007308:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800730c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007310:	687a      	ldr	r2, [r7, #4]
 8007312:	6911      	ldr	r1, [r2, #16]
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	6812      	ldr	r2, [r2, #0]
 8007318:	430b      	orrs	r3, r1
 800731a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800731e:	e013      	b.n	8007348 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	691a      	ldr	r2, [r3, #16]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800732e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007338:	687a      	ldr	r2, [r7, #4]
 800733a:	6812      	ldr	r2, [r2, #0]
 800733c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8007340:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007344:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800734e:	2b01      	cmp	r3, #1
 8007350:	d12a      	bne.n	80073a8 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	691b      	ldr	r3, [r3, #16]
 8007358:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800735c:	f023 0304 	bic.w	r3, r3, #4
 8007360:	687a      	ldr	r2, [r7, #4]
 8007362:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8007364:	687a      	ldr	r2, [r7, #4]
 8007366:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007368:	4311      	orrs	r1, r2
 800736a:	687a      	ldr	r2, [r7, #4]
 800736c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800736e:	4311      	orrs	r1, r2
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007374:	430a      	orrs	r2, r1
 8007376:	431a      	orrs	r2, r3
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f042 0201 	orr.w	r2, r2, #1
 8007380:	611a      	str	r2, [r3, #16]
 8007382:	e019      	b.n	80073b8 <HAL_ADC_Init+0x318>
 8007384:	200000f4 	.word	0x200000f4
 8007388:	053e2d63 	.word	0x053e2d63
 800738c:	50000100 	.word	0x50000100
 8007390:	50000400 	.word	0x50000400
 8007394:	50000500 	.word	0x50000500
 8007398:	50000600 	.word	0x50000600
 800739c:	50000300 	.word	0x50000300
 80073a0:	50000700 	.word	0x50000700
 80073a4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	691a      	ldr	r2, [r3, #16]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f022 0201 	bic.w	r2, r2, #1
 80073b6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	695b      	ldr	r3, [r3, #20]
 80073bc:	2b01      	cmp	r3, #1
 80073be:	d10c      	bne.n	80073da <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073c6:	f023 010f 	bic.w	r1, r3, #15
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6a1b      	ldr	r3, [r3, #32]
 80073ce:	1e5a      	subs	r2, r3, #1
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	430a      	orrs	r2, r1
 80073d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80073d8:	e007      	b.n	80073ea <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f022 020f 	bic.w	r2, r2, #15
 80073e8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073ee:	f023 0303 	bic.w	r3, r3, #3
 80073f2:	f043 0201 	orr.w	r2, r3, #1
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80073fa:	e007      	b.n	800740c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007400:	f043 0210 	orr.w	r2, r3, #16
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007408:	2301      	movs	r3, #1
 800740a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800740c:	7ffb      	ldrb	r3, [r7, #31]
}
 800740e:	4618      	mov	r0, r3
 8007410:	3724      	adds	r7, #36	@ 0x24
 8007412:	46bd      	mov	sp, r7
 8007414:	bd90      	pop	{r4, r7, pc}
 8007416:	bf00      	nop

08007418 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b086      	sub	sp, #24
 800741c:	af00      	add	r7, sp, #0
 800741e:	60f8      	str	r0, [r7, #12]
 8007420:	60b9      	str	r1, [r7, #8]
 8007422:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800742c:	d004      	beq.n	8007438 <HAL_ADC_Start_DMA+0x20>
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a5a      	ldr	r2, [pc, #360]	@ (800759c <HAL_ADC_Start_DMA+0x184>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d101      	bne.n	800743c <HAL_ADC_Start_DMA+0x24>
 8007438:	4b59      	ldr	r3, [pc, #356]	@ (80075a0 <HAL_ADC_Start_DMA+0x188>)
 800743a:	e000      	b.n	800743e <HAL_ADC_Start_DMA+0x26>
 800743c:	4b59      	ldr	r3, [pc, #356]	@ (80075a4 <HAL_ADC_Start_DMA+0x18c>)
 800743e:	4618      	mov	r0, r3
 8007440:	f7ff fd4a 	bl	8006ed8 <LL_ADC_GetMultimode>
 8007444:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4618      	mov	r0, r3
 800744c:	f7ff fe02 	bl	8007054 <LL_ADC_REG_IsConversionOngoing>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	f040 809b 	bne.w	800758e <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800745e:	2b01      	cmp	r3, #1
 8007460:	d101      	bne.n	8007466 <HAL_ADC_Start_DMA+0x4e>
 8007462:	2302      	movs	r3, #2
 8007464:	e096      	b.n	8007594 <HAL_ADC_Start_DMA+0x17c>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2201      	movs	r2, #1
 800746a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a4d      	ldr	r2, [pc, #308]	@ (80075a8 <HAL_ADC_Start_DMA+0x190>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d008      	beq.n	800748a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d005      	beq.n	800748a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	2b05      	cmp	r3, #5
 8007482:	d002      	beq.n	800748a <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	2b09      	cmp	r3, #9
 8007488:	d17a      	bne.n	8007580 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800748a:	68f8      	ldr	r0, [r7, #12]
 800748c:	f000 fcf6 	bl	8007e7c <ADC_Enable>
 8007490:	4603      	mov	r3, r0
 8007492:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8007494:	7dfb      	ldrb	r3, [r7, #23]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d16d      	bne.n	8007576 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800749e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80074a2:	f023 0301 	bic.w	r3, r3, #1
 80074a6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a3a      	ldr	r2, [pc, #232]	@ (800759c <HAL_ADC_Start_DMA+0x184>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d009      	beq.n	80074cc <HAL_ADC_Start_DMA+0xb4>
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a3b      	ldr	r2, [pc, #236]	@ (80075ac <HAL_ADC_Start_DMA+0x194>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d002      	beq.n	80074c8 <HAL_ADC_Start_DMA+0xb0>
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	e003      	b.n	80074d0 <HAL_ADC_Start_DMA+0xb8>
 80074c8:	4b39      	ldr	r3, [pc, #228]	@ (80075b0 <HAL_ADC_Start_DMA+0x198>)
 80074ca:	e001      	b.n	80074d0 <HAL_ADC_Start_DMA+0xb8>
 80074cc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	6812      	ldr	r2, [r2, #0]
 80074d4:	4293      	cmp	r3, r2
 80074d6:	d002      	beq.n	80074de <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d105      	bne.n	80074ea <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074e2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074ee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d006      	beq.n	8007504 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074fa:	f023 0206 	bic.w	r2, r3, #6
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	661a      	str	r2, [r3, #96]	@ 0x60
 8007502:	e002      	b.n	800750a <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2200      	movs	r2, #0
 8007508:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800750e:	4a29      	ldr	r2, [pc, #164]	@ (80075b4 <HAL_ADC_Start_DMA+0x19c>)
 8007510:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007516:	4a28      	ldr	r2, [pc, #160]	@ (80075b8 <HAL_ADC_Start_DMA+0x1a0>)
 8007518:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800751e:	4a27      	ldr	r2, [pc, #156]	@ (80075bc <HAL_ADC_Start_DMA+0x1a4>)
 8007520:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	221c      	movs	r2, #28
 8007528:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	2200      	movs	r2, #0
 800752e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	685a      	ldr	r2, [r3, #4]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f042 0210 	orr.w	r2, r2, #16
 8007540:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	68da      	ldr	r2, [r3, #12]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f042 0201 	orr.w	r2, r2, #1
 8007550:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	3340      	adds	r3, #64	@ 0x40
 800755c:	4619      	mov	r1, r3
 800755e:	68ba      	ldr	r2, [r7, #8]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	f001 f989 	bl	8008878 <HAL_DMA_Start_IT>
 8007566:	4603      	mov	r3, r0
 8007568:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4618      	mov	r0, r3
 8007570:	f7ff fd5c 	bl	800702c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8007574:	e00d      	b.n	8007592 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2200      	movs	r2, #0
 800757a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800757e:	e008      	b.n	8007592 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2200      	movs	r2, #0
 8007588:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800758c:	e001      	b.n	8007592 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800758e:	2302      	movs	r3, #2
 8007590:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8007592:	7dfb      	ldrb	r3, [r7, #23]
}
 8007594:	4618      	mov	r0, r3
 8007596:	3718      	adds	r7, #24
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}
 800759c:	50000100 	.word	0x50000100
 80075a0:	50000300 	.word	0x50000300
 80075a4:	50000700 	.word	0x50000700
 80075a8:	50000600 	.word	0x50000600
 80075ac:	50000500 	.word	0x50000500
 80075b0:	50000400 	.word	0x50000400
 80075b4:	08008067 	.word	0x08008067
 80075b8:	0800813f 	.word	0x0800813f
 80075bc:	0800815b 	.word	0x0800815b

080075c0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b083      	sub	sp, #12
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80075c8:	bf00      	nop
 80075ca:	370c      	adds	r7, #12
 80075cc:	46bd      	mov	sp, r7
 80075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d2:	4770      	bx	lr

080075d4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b083      	sub	sp, #12
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80075dc:	bf00      	nop
 80075de:	370c      	adds	r7, #12
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr

080075e8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80075e8:	b480      	push	{r7}
 80075ea:	b083      	sub	sp, #12
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80075f0:	bf00      	nop
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b0b6      	sub	sp, #216	@ 0xd8
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007606:	2300      	movs	r3, #0
 8007608:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800760c:	2300      	movs	r3, #0
 800760e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8007616:	2b01      	cmp	r3, #1
 8007618:	d102      	bne.n	8007620 <HAL_ADC_ConfigChannel+0x24>
 800761a:	2302      	movs	r3, #2
 800761c:	f000 bc13 	b.w	8007e46 <HAL_ADC_ConfigChannel+0x84a>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4618      	mov	r0, r3
 800762e:	f7ff fd11 	bl	8007054 <LL_ADC_REG_IsConversionOngoing>
 8007632:	4603      	mov	r3, r0
 8007634:	2b00      	cmp	r3, #0
 8007636:	f040 83f3 	bne.w	8007e20 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6818      	ldr	r0, [r3, #0]
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	6859      	ldr	r1, [r3, #4]
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	461a      	mov	r2, r3
 8007648:	f7ff fbcb 	bl	8006de2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4618      	mov	r0, r3
 8007652:	f7ff fcff 	bl	8007054 <LL_ADC_REG_IsConversionOngoing>
 8007656:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4618      	mov	r0, r3
 8007660:	f7ff fd0b 	bl	800707a <LL_ADC_INJ_IsConversionOngoing>
 8007664:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007668:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800766c:	2b00      	cmp	r3, #0
 800766e:	f040 81d9 	bne.w	8007a24 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007672:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007676:	2b00      	cmp	r3, #0
 8007678:	f040 81d4 	bne.w	8007a24 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007684:	d10f      	bne.n	80076a6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6818      	ldr	r0, [r3, #0]
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	2200      	movs	r2, #0
 8007690:	4619      	mov	r1, r3
 8007692:	f7ff fbd2 	bl	8006e3a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800769e:	4618      	mov	r0, r3
 80076a0:	f7ff fb79 	bl	8006d96 <LL_ADC_SetSamplingTimeCommonConfig>
 80076a4:	e00e      	b.n	80076c4 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6818      	ldr	r0, [r3, #0]
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	6819      	ldr	r1, [r3, #0]
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	689b      	ldr	r3, [r3, #8]
 80076b2:	461a      	mov	r2, r3
 80076b4:	f7ff fbc1 	bl	8006e3a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	2100      	movs	r1, #0
 80076be:	4618      	mov	r0, r3
 80076c0:	f7ff fb69 	bl	8006d96 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	695a      	ldr	r2, [r3, #20]
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	08db      	lsrs	r3, r3, #3
 80076d0:	f003 0303 	and.w	r3, r3, #3
 80076d4:	005b      	lsls	r3, r3, #1
 80076d6:	fa02 f303 	lsl.w	r3, r2, r3
 80076da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	691b      	ldr	r3, [r3, #16]
 80076e2:	2b04      	cmp	r3, #4
 80076e4:	d022      	beq.n	800772c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6818      	ldr	r0, [r3, #0]
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	6919      	ldr	r1, [r3, #16]
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	681a      	ldr	r2, [r3, #0]
 80076f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80076f6:	f7ff fac3 	bl	8006c80 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6818      	ldr	r0, [r3, #0]
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	6919      	ldr	r1, [r3, #16]
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	699b      	ldr	r3, [r3, #24]
 8007706:	461a      	mov	r2, r3
 8007708:	f7ff fb0f 	bl	8006d2a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6818      	ldr	r0, [r3, #0]
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8007718:	2b01      	cmp	r3, #1
 800771a:	d102      	bne.n	8007722 <HAL_ADC_ConfigChannel+0x126>
 800771c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007720:	e000      	b.n	8007724 <HAL_ADC_ConfigChannel+0x128>
 8007722:	2300      	movs	r3, #0
 8007724:	461a      	mov	r2, r3
 8007726:	f7ff fb1b 	bl	8006d60 <LL_ADC_SetOffsetSaturation>
 800772a:	e17b      	b.n	8007a24 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	2100      	movs	r1, #0
 8007732:	4618      	mov	r0, r3
 8007734:	f7ff fac8 	bl	8006cc8 <LL_ADC_GetOffsetChannel>
 8007738:	4603      	mov	r3, r0
 800773a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800773e:	2b00      	cmp	r3, #0
 8007740:	d10a      	bne.n	8007758 <HAL_ADC_ConfigChannel+0x15c>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	2100      	movs	r1, #0
 8007748:	4618      	mov	r0, r3
 800774a:	f7ff fabd 	bl	8006cc8 <LL_ADC_GetOffsetChannel>
 800774e:	4603      	mov	r3, r0
 8007750:	0e9b      	lsrs	r3, r3, #26
 8007752:	f003 021f 	and.w	r2, r3, #31
 8007756:	e01e      	b.n	8007796 <HAL_ADC_ConfigChannel+0x19a>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	2100      	movs	r1, #0
 800775e:	4618      	mov	r0, r3
 8007760:	f7ff fab2 	bl	8006cc8 <LL_ADC_GetOffsetChannel>
 8007764:	4603      	mov	r3, r0
 8007766:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800776a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800776e:	fa93 f3a3 	rbit	r3, r3
 8007772:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007776:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800777a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800777e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007782:	2b00      	cmp	r3, #0
 8007784:	d101      	bne.n	800778a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8007786:	2320      	movs	r3, #32
 8007788:	e004      	b.n	8007794 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800778a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800778e:	fab3 f383 	clz	r3, r3
 8007792:	b2db      	uxtb	r3, r3
 8007794:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d105      	bne.n	80077ae <HAL_ADC_ConfigChannel+0x1b2>
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	0e9b      	lsrs	r3, r3, #26
 80077a8:	f003 031f 	and.w	r3, r3, #31
 80077ac:	e018      	b.n	80077e0 <HAL_ADC_ConfigChannel+0x1e4>
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80077ba:	fa93 f3a3 	rbit	r3, r3
 80077be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80077c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80077ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d101      	bne.n	80077d6 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80077d2:	2320      	movs	r3, #32
 80077d4:	e004      	b.n	80077e0 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80077d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80077da:	fab3 f383 	clz	r3, r3
 80077de:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d106      	bne.n	80077f2 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	2200      	movs	r2, #0
 80077ea:	2100      	movs	r1, #0
 80077ec:	4618      	mov	r0, r3
 80077ee:	f7ff fa81 	bl	8006cf4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	2101      	movs	r1, #1
 80077f8:	4618      	mov	r0, r3
 80077fa:	f7ff fa65 	bl	8006cc8 <LL_ADC_GetOffsetChannel>
 80077fe:	4603      	mov	r3, r0
 8007800:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007804:	2b00      	cmp	r3, #0
 8007806:	d10a      	bne.n	800781e <HAL_ADC_ConfigChannel+0x222>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	2101      	movs	r1, #1
 800780e:	4618      	mov	r0, r3
 8007810:	f7ff fa5a 	bl	8006cc8 <LL_ADC_GetOffsetChannel>
 8007814:	4603      	mov	r3, r0
 8007816:	0e9b      	lsrs	r3, r3, #26
 8007818:	f003 021f 	and.w	r2, r3, #31
 800781c:	e01e      	b.n	800785c <HAL_ADC_ConfigChannel+0x260>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	2101      	movs	r1, #1
 8007824:	4618      	mov	r0, r3
 8007826:	f7ff fa4f 	bl	8006cc8 <LL_ADC_GetOffsetChannel>
 800782a:	4603      	mov	r3, r0
 800782c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007830:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007834:	fa93 f3a3 	rbit	r3, r3
 8007838:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800783c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007840:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8007844:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007848:	2b00      	cmp	r3, #0
 800784a:	d101      	bne.n	8007850 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800784c:	2320      	movs	r3, #32
 800784e:	e004      	b.n	800785a <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8007850:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007854:	fab3 f383 	clz	r3, r3
 8007858:	b2db      	uxtb	r3, r3
 800785a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007864:	2b00      	cmp	r3, #0
 8007866:	d105      	bne.n	8007874 <HAL_ADC_ConfigChannel+0x278>
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	0e9b      	lsrs	r3, r3, #26
 800786e:	f003 031f 	and.w	r3, r3, #31
 8007872:	e018      	b.n	80078a6 <HAL_ADC_ConfigChannel+0x2aa>
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800787c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007880:	fa93 f3a3 	rbit	r3, r3
 8007884:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8007888:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800788c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8007890:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007894:	2b00      	cmp	r3, #0
 8007896:	d101      	bne.n	800789c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8007898:	2320      	movs	r3, #32
 800789a:	e004      	b.n	80078a6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800789c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80078a0:	fab3 f383 	clz	r3, r3
 80078a4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d106      	bne.n	80078b8 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	2200      	movs	r2, #0
 80078b0:	2101      	movs	r1, #1
 80078b2:	4618      	mov	r0, r3
 80078b4:	f7ff fa1e 	bl	8006cf4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	2102      	movs	r1, #2
 80078be:	4618      	mov	r0, r3
 80078c0:	f7ff fa02 	bl	8006cc8 <LL_ADC_GetOffsetChannel>
 80078c4:	4603      	mov	r3, r0
 80078c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d10a      	bne.n	80078e4 <HAL_ADC_ConfigChannel+0x2e8>
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	2102      	movs	r1, #2
 80078d4:	4618      	mov	r0, r3
 80078d6:	f7ff f9f7 	bl	8006cc8 <LL_ADC_GetOffsetChannel>
 80078da:	4603      	mov	r3, r0
 80078dc:	0e9b      	lsrs	r3, r3, #26
 80078de:	f003 021f 	and.w	r2, r3, #31
 80078e2:	e01e      	b.n	8007922 <HAL_ADC_ConfigChannel+0x326>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	2102      	movs	r1, #2
 80078ea:	4618      	mov	r0, r3
 80078ec:	f7ff f9ec 	bl	8006cc8 <LL_ADC_GetOffsetChannel>
 80078f0:	4603      	mov	r3, r0
 80078f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80078fa:	fa93 f3a3 	rbit	r3, r3
 80078fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8007902:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007906:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800790a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800790e:	2b00      	cmp	r3, #0
 8007910:	d101      	bne.n	8007916 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8007912:	2320      	movs	r3, #32
 8007914:	e004      	b.n	8007920 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8007916:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800791a:	fab3 f383 	clz	r3, r3
 800791e:	b2db      	uxtb	r3, r3
 8007920:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800792a:	2b00      	cmp	r3, #0
 800792c:	d105      	bne.n	800793a <HAL_ADC_ConfigChannel+0x33e>
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	0e9b      	lsrs	r3, r3, #26
 8007934:	f003 031f 	and.w	r3, r3, #31
 8007938:	e016      	b.n	8007968 <HAL_ADC_ConfigChannel+0x36c>
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007942:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007946:	fa93 f3a3 	rbit	r3, r3
 800794a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800794c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800794e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8007952:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007956:	2b00      	cmp	r3, #0
 8007958:	d101      	bne.n	800795e <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800795a:	2320      	movs	r3, #32
 800795c:	e004      	b.n	8007968 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800795e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007962:	fab3 f383 	clz	r3, r3
 8007966:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8007968:	429a      	cmp	r2, r3
 800796a:	d106      	bne.n	800797a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	2200      	movs	r2, #0
 8007972:	2102      	movs	r1, #2
 8007974:	4618      	mov	r0, r3
 8007976:	f7ff f9bd 	bl	8006cf4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	2103      	movs	r1, #3
 8007980:	4618      	mov	r0, r3
 8007982:	f7ff f9a1 	bl	8006cc8 <LL_ADC_GetOffsetChannel>
 8007986:	4603      	mov	r3, r0
 8007988:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800798c:	2b00      	cmp	r3, #0
 800798e:	d10a      	bne.n	80079a6 <HAL_ADC_ConfigChannel+0x3aa>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	2103      	movs	r1, #3
 8007996:	4618      	mov	r0, r3
 8007998:	f7ff f996 	bl	8006cc8 <LL_ADC_GetOffsetChannel>
 800799c:	4603      	mov	r3, r0
 800799e:	0e9b      	lsrs	r3, r3, #26
 80079a0:	f003 021f 	and.w	r2, r3, #31
 80079a4:	e017      	b.n	80079d6 <HAL_ADC_ConfigChannel+0x3da>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	2103      	movs	r1, #3
 80079ac:	4618      	mov	r0, r3
 80079ae:	f7ff f98b 	bl	8006cc8 <LL_ADC_GetOffsetChannel>
 80079b2:	4603      	mov	r3, r0
 80079b4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079b6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80079b8:	fa93 f3a3 	rbit	r3, r3
 80079bc:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80079be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079c0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80079c2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d101      	bne.n	80079cc <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80079c8:	2320      	movs	r3, #32
 80079ca:	e003      	b.n	80079d4 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80079cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80079ce:	fab3 f383 	clz	r3, r3
 80079d2:	b2db      	uxtb	r3, r3
 80079d4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d105      	bne.n	80079ee <HAL_ADC_ConfigChannel+0x3f2>
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	0e9b      	lsrs	r3, r3, #26
 80079e8:	f003 031f 	and.w	r3, r3, #31
 80079ec:	e011      	b.n	8007a12 <HAL_ADC_ConfigChannel+0x416>
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079f6:	fa93 f3a3 	rbit	r3, r3
 80079fa:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80079fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80079fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8007a00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d101      	bne.n	8007a0a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8007a06:	2320      	movs	r3, #32
 8007a08:	e003      	b.n	8007a12 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8007a0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007a0c:	fab3 f383 	clz	r3, r3
 8007a10:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8007a12:	429a      	cmp	r2, r3
 8007a14:	d106      	bne.n	8007a24 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	2103      	movs	r1, #3
 8007a1e:	4618      	mov	r0, r3
 8007a20:	f7ff f968 	bl	8006cf4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4618      	mov	r0, r3
 8007a2a:	f7ff fad9 	bl	8006fe0 <LL_ADC_IsEnabled>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	f040 813d 	bne.w	8007cb0 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6818      	ldr	r0, [r3, #0]
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	6819      	ldr	r1, [r3, #0]
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	68db      	ldr	r3, [r3, #12]
 8007a42:	461a      	mov	r2, r3
 8007a44:	f7ff fa24 	bl	8006e90 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	68db      	ldr	r3, [r3, #12]
 8007a4c:	4aa2      	ldr	r2, [pc, #648]	@ (8007cd8 <HAL_ADC_ConfigChannel+0x6dc>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	f040 812e 	bne.w	8007cb0 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d10b      	bne.n	8007a7c <HAL_ADC_ConfigChannel+0x480>
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	0e9b      	lsrs	r3, r3, #26
 8007a6a:	3301      	adds	r3, #1
 8007a6c:	f003 031f 	and.w	r3, r3, #31
 8007a70:	2b09      	cmp	r3, #9
 8007a72:	bf94      	ite	ls
 8007a74:	2301      	movls	r3, #1
 8007a76:	2300      	movhi	r3, #0
 8007a78:	b2db      	uxtb	r3, r3
 8007a7a:	e019      	b.n	8007ab0 <HAL_ADC_ConfigChannel+0x4b4>
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a84:	fa93 f3a3 	rbit	r3, r3
 8007a88:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8007a8a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007a8c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8007a8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d101      	bne.n	8007a98 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8007a94:	2320      	movs	r3, #32
 8007a96:	e003      	b.n	8007aa0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8007a98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a9a:	fab3 f383 	clz	r3, r3
 8007a9e:	b2db      	uxtb	r3, r3
 8007aa0:	3301      	adds	r3, #1
 8007aa2:	f003 031f 	and.w	r3, r3, #31
 8007aa6:	2b09      	cmp	r3, #9
 8007aa8:	bf94      	ite	ls
 8007aaa:	2301      	movls	r3, #1
 8007aac:	2300      	movhi	r3, #0
 8007aae:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d079      	beq.n	8007ba8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d107      	bne.n	8007ad0 <HAL_ADC_ConfigChannel+0x4d4>
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	0e9b      	lsrs	r3, r3, #26
 8007ac6:	3301      	adds	r3, #1
 8007ac8:	069b      	lsls	r3, r3, #26
 8007aca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007ace:	e015      	b.n	8007afc <HAL_ADC_ConfigChannel+0x500>
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ad6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ad8:	fa93 f3a3 	rbit	r3, r3
 8007adc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8007ade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ae0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8007ae2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d101      	bne.n	8007aec <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8007ae8:	2320      	movs	r3, #32
 8007aea:	e003      	b.n	8007af4 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8007aec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007aee:	fab3 f383 	clz	r3, r3
 8007af2:	b2db      	uxtb	r3, r3
 8007af4:	3301      	adds	r3, #1
 8007af6:	069b      	lsls	r3, r3, #26
 8007af8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d109      	bne.n	8007b1c <HAL_ADC_ConfigChannel+0x520>
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	0e9b      	lsrs	r3, r3, #26
 8007b0e:	3301      	adds	r3, #1
 8007b10:	f003 031f 	and.w	r3, r3, #31
 8007b14:	2101      	movs	r1, #1
 8007b16:	fa01 f303 	lsl.w	r3, r1, r3
 8007b1a:	e017      	b.n	8007b4c <HAL_ADC_ConfigChannel+0x550>
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b24:	fa93 f3a3 	rbit	r3, r3
 8007b28:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8007b2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b2c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8007b2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d101      	bne.n	8007b38 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8007b34:	2320      	movs	r3, #32
 8007b36:	e003      	b.n	8007b40 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8007b38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b3a:	fab3 f383 	clz	r3, r3
 8007b3e:	b2db      	uxtb	r3, r3
 8007b40:	3301      	adds	r3, #1
 8007b42:	f003 031f 	and.w	r3, r3, #31
 8007b46:	2101      	movs	r1, #1
 8007b48:	fa01 f303 	lsl.w	r3, r1, r3
 8007b4c:	ea42 0103 	orr.w	r1, r2, r3
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d10a      	bne.n	8007b72 <HAL_ADC_ConfigChannel+0x576>
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	0e9b      	lsrs	r3, r3, #26
 8007b62:	3301      	adds	r3, #1
 8007b64:	f003 021f 	and.w	r2, r3, #31
 8007b68:	4613      	mov	r3, r2
 8007b6a:	005b      	lsls	r3, r3, #1
 8007b6c:	4413      	add	r3, r2
 8007b6e:	051b      	lsls	r3, r3, #20
 8007b70:	e018      	b.n	8007ba4 <HAL_ADC_ConfigChannel+0x5a8>
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b7a:	fa93 f3a3 	rbit	r3, r3
 8007b7e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8007b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8007b84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d101      	bne.n	8007b8e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8007b8a:	2320      	movs	r3, #32
 8007b8c:	e003      	b.n	8007b96 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8007b8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b90:	fab3 f383 	clz	r3, r3
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	3301      	adds	r3, #1
 8007b98:	f003 021f 	and.w	r2, r3, #31
 8007b9c:	4613      	mov	r3, r2
 8007b9e:	005b      	lsls	r3, r3, #1
 8007ba0:	4413      	add	r3, r2
 8007ba2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007ba4:	430b      	orrs	r3, r1
 8007ba6:	e07e      	b.n	8007ca6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d107      	bne.n	8007bc4 <HAL_ADC_ConfigChannel+0x5c8>
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	0e9b      	lsrs	r3, r3, #26
 8007bba:	3301      	adds	r3, #1
 8007bbc:	069b      	lsls	r3, r3, #26
 8007bbe:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007bc2:	e015      	b.n	8007bf0 <HAL_ADC_ConfigChannel+0x5f4>
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bcc:	fa93 f3a3 	rbit	r3, r3
 8007bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8007bd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bd4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8007bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d101      	bne.n	8007be0 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8007bdc:	2320      	movs	r3, #32
 8007bde:	e003      	b.n	8007be8 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8007be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be2:	fab3 f383 	clz	r3, r3
 8007be6:	b2db      	uxtb	r3, r3
 8007be8:	3301      	adds	r3, #1
 8007bea:	069b      	lsls	r3, r3, #26
 8007bec:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d109      	bne.n	8007c10 <HAL_ADC_ConfigChannel+0x614>
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	0e9b      	lsrs	r3, r3, #26
 8007c02:	3301      	adds	r3, #1
 8007c04:	f003 031f 	and.w	r3, r3, #31
 8007c08:	2101      	movs	r1, #1
 8007c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8007c0e:	e017      	b.n	8007c40 <HAL_ADC_ConfigChannel+0x644>
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c16:	6a3b      	ldr	r3, [r7, #32]
 8007c18:	fa93 f3a3 	rbit	r3, r3
 8007c1c:	61fb      	str	r3, [r7, #28]
  return result;
 8007c1e:	69fb      	ldr	r3, [r7, #28]
 8007c20:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8007c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d101      	bne.n	8007c2c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8007c28:	2320      	movs	r3, #32
 8007c2a:	e003      	b.n	8007c34 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8007c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c2e:	fab3 f383 	clz	r3, r3
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	3301      	adds	r3, #1
 8007c36:	f003 031f 	and.w	r3, r3, #31
 8007c3a:	2101      	movs	r1, #1
 8007c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8007c40:	ea42 0103 	orr.w	r1, r2, r3
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d10d      	bne.n	8007c6c <HAL_ADC_ConfigChannel+0x670>
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	0e9b      	lsrs	r3, r3, #26
 8007c56:	3301      	adds	r3, #1
 8007c58:	f003 021f 	and.w	r2, r3, #31
 8007c5c:	4613      	mov	r3, r2
 8007c5e:	005b      	lsls	r3, r3, #1
 8007c60:	4413      	add	r3, r2
 8007c62:	3b1e      	subs	r3, #30
 8007c64:	051b      	lsls	r3, r3, #20
 8007c66:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007c6a:	e01b      	b.n	8007ca4 <HAL_ADC_ConfigChannel+0x6a8>
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	fa93 f3a3 	rbit	r3, r3
 8007c78:	613b      	str	r3, [r7, #16]
  return result;
 8007c7a:	693b      	ldr	r3, [r7, #16]
 8007c7c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8007c7e:	69bb      	ldr	r3, [r7, #24]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d101      	bne.n	8007c88 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8007c84:	2320      	movs	r3, #32
 8007c86:	e003      	b.n	8007c90 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8007c88:	69bb      	ldr	r3, [r7, #24]
 8007c8a:	fab3 f383 	clz	r3, r3
 8007c8e:	b2db      	uxtb	r3, r3
 8007c90:	3301      	adds	r3, #1
 8007c92:	f003 021f 	and.w	r2, r3, #31
 8007c96:	4613      	mov	r3, r2
 8007c98:	005b      	lsls	r3, r3, #1
 8007c9a:	4413      	add	r3, r2
 8007c9c:	3b1e      	subs	r3, #30
 8007c9e:	051b      	lsls	r3, r3, #20
 8007ca0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007ca4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8007ca6:	683a      	ldr	r2, [r7, #0]
 8007ca8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8007caa:	4619      	mov	r1, r3
 8007cac:	f7ff f8c5 	bl	8006e3a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	681a      	ldr	r2, [r3, #0]
 8007cb4:	4b09      	ldr	r3, [pc, #36]	@ (8007cdc <HAL_ADC_ConfigChannel+0x6e0>)
 8007cb6:	4013      	ands	r3, r2
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	f000 80be 	beq.w	8007e3a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007cc6:	d004      	beq.n	8007cd2 <HAL_ADC_ConfigChannel+0x6d6>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a04      	ldr	r2, [pc, #16]	@ (8007ce0 <HAL_ADC_ConfigChannel+0x6e4>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d10a      	bne.n	8007ce8 <HAL_ADC_ConfigChannel+0x6ec>
 8007cd2:	4b04      	ldr	r3, [pc, #16]	@ (8007ce4 <HAL_ADC_ConfigChannel+0x6e8>)
 8007cd4:	e009      	b.n	8007cea <HAL_ADC_ConfigChannel+0x6ee>
 8007cd6:	bf00      	nop
 8007cd8:	407f0000 	.word	0x407f0000
 8007cdc:	80080000 	.word	0x80080000
 8007ce0:	50000100 	.word	0x50000100
 8007ce4:	50000300 	.word	0x50000300
 8007ce8:	4b59      	ldr	r3, [pc, #356]	@ (8007e50 <HAL_ADC_ConfigChannel+0x854>)
 8007cea:	4618      	mov	r0, r3
 8007cec:	f7fe ffba 	bl	8006c64 <LL_ADC_GetCommonPathInternalCh>
 8007cf0:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	4a56      	ldr	r2, [pc, #344]	@ (8007e54 <HAL_ADC_ConfigChannel+0x858>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d004      	beq.n	8007d08 <HAL_ADC_ConfigChannel+0x70c>
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a55      	ldr	r2, [pc, #340]	@ (8007e58 <HAL_ADC_ConfigChannel+0x85c>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d13a      	bne.n	8007d7e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007d08:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007d0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d134      	bne.n	8007d7e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007d1c:	d005      	beq.n	8007d2a <HAL_ADC_ConfigChannel+0x72e>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a4e      	ldr	r2, [pc, #312]	@ (8007e5c <HAL_ADC_ConfigChannel+0x860>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	f040 8085 	bne.w	8007e34 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007d32:	d004      	beq.n	8007d3e <HAL_ADC_ConfigChannel+0x742>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a49      	ldr	r2, [pc, #292]	@ (8007e60 <HAL_ADC_ConfigChannel+0x864>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d101      	bne.n	8007d42 <HAL_ADC_ConfigChannel+0x746>
 8007d3e:	4a49      	ldr	r2, [pc, #292]	@ (8007e64 <HAL_ADC_ConfigChannel+0x868>)
 8007d40:	e000      	b.n	8007d44 <HAL_ADC_ConfigChannel+0x748>
 8007d42:	4a43      	ldr	r2, [pc, #268]	@ (8007e50 <HAL_ADC_ConfigChannel+0x854>)
 8007d44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007d48:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007d4c:	4619      	mov	r1, r3
 8007d4e:	4610      	mov	r0, r2
 8007d50:	f7fe ff75 	bl	8006c3e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007d54:	4b44      	ldr	r3, [pc, #272]	@ (8007e68 <HAL_ADC_ConfigChannel+0x86c>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	099b      	lsrs	r3, r3, #6
 8007d5a:	4a44      	ldr	r2, [pc, #272]	@ (8007e6c <HAL_ADC_ConfigChannel+0x870>)
 8007d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8007d60:	099b      	lsrs	r3, r3, #6
 8007d62:	1c5a      	adds	r2, r3, #1
 8007d64:	4613      	mov	r3, r2
 8007d66:	005b      	lsls	r3, r3, #1
 8007d68:	4413      	add	r3, r2
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007d6e:	e002      	b.n	8007d76 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	3b01      	subs	r3, #1
 8007d74:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d1f9      	bne.n	8007d70 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007d7c:	e05a      	b.n	8007e34 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a3b      	ldr	r2, [pc, #236]	@ (8007e70 <HAL_ADC_ConfigChannel+0x874>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d125      	bne.n	8007dd4 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007d88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007d8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d11f      	bne.n	8007dd4 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a31      	ldr	r2, [pc, #196]	@ (8007e60 <HAL_ADC_ConfigChannel+0x864>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d104      	bne.n	8007da8 <HAL_ADC_ConfigChannel+0x7ac>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a34      	ldr	r2, [pc, #208]	@ (8007e74 <HAL_ADC_ConfigChannel+0x878>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d047      	beq.n	8007e38 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007db0:	d004      	beq.n	8007dbc <HAL_ADC_ConfigChannel+0x7c0>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	4a2a      	ldr	r2, [pc, #168]	@ (8007e60 <HAL_ADC_ConfigChannel+0x864>)
 8007db8:	4293      	cmp	r3, r2
 8007dba:	d101      	bne.n	8007dc0 <HAL_ADC_ConfigChannel+0x7c4>
 8007dbc:	4a29      	ldr	r2, [pc, #164]	@ (8007e64 <HAL_ADC_ConfigChannel+0x868>)
 8007dbe:	e000      	b.n	8007dc2 <HAL_ADC_ConfigChannel+0x7c6>
 8007dc0:	4a23      	ldr	r2, [pc, #140]	@ (8007e50 <HAL_ADC_ConfigChannel+0x854>)
 8007dc2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007dc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007dca:	4619      	mov	r1, r3
 8007dcc:	4610      	mov	r0, r2
 8007dce:	f7fe ff36 	bl	8006c3e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007dd2:	e031      	b.n	8007e38 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a27      	ldr	r2, [pc, #156]	@ (8007e78 <HAL_ADC_ConfigChannel+0x87c>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d12d      	bne.n	8007e3a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007dde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007de2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d127      	bne.n	8007e3a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a1c      	ldr	r2, [pc, #112]	@ (8007e60 <HAL_ADC_ConfigChannel+0x864>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d022      	beq.n	8007e3a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007dfc:	d004      	beq.n	8007e08 <HAL_ADC_ConfigChannel+0x80c>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a17      	ldr	r2, [pc, #92]	@ (8007e60 <HAL_ADC_ConfigChannel+0x864>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d101      	bne.n	8007e0c <HAL_ADC_ConfigChannel+0x810>
 8007e08:	4a16      	ldr	r2, [pc, #88]	@ (8007e64 <HAL_ADC_ConfigChannel+0x868>)
 8007e0a:	e000      	b.n	8007e0e <HAL_ADC_ConfigChannel+0x812>
 8007e0c:	4a10      	ldr	r2, [pc, #64]	@ (8007e50 <HAL_ADC_ConfigChannel+0x854>)
 8007e0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007e12:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007e16:	4619      	mov	r1, r3
 8007e18:	4610      	mov	r0, r2
 8007e1a:	f7fe ff10 	bl	8006c3e <LL_ADC_SetCommonPathInternalCh>
 8007e1e:	e00c      	b.n	8007e3a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e24:	f043 0220 	orr.w	r2, r3, #32
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8007e32:	e002      	b.n	8007e3a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007e34:	bf00      	nop
 8007e36:	e000      	b.n	8007e3a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007e38:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8007e42:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	37d8      	adds	r7, #216	@ 0xd8
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
 8007e4e:	bf00      	nop
 8007e50:	50000700 	.word	0x50000700
 8007e54:	c3210000 	.word	0xc3210000
 8007e58:	90c00010 	.word	0x90c00010
 8007e5c:	50000600 	.word	0x50000600
 8007e60:	50000100 	.word	0x50000100
 8007e64:	50000300 	.word	0x50000300
 8007e68:	200000f4 	.word	0x200000f4
 8007e6c:	053e2d63 	.word	0x053e2d63
 8007e70:	c7520000 	.word	0xc7520000
 8007e74:	50000500 	.word	0x50000500
 8007e78:	cb840000 	.word	0xcb840000

08007e7c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b084      	sub	sp, #16
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8007e84:	2300      	movs	r3, #0
 8007e86:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f7ff f8a7 	bl	8006fe0 <LL_ADC_IsEnabled>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d176      	bne.n	8007f86 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	689a      	ldr	r2, [r3, #8]
 8007e9e:	4b3c      	ldr	r3, [pc, #240]	@ (8007f90 <ADC_Enable+0x114>)
 8007ea0:	4013      	ands	r3, r2
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d00d      	beq.n	8007ec2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007eaa:	f043 0210 	orr.w	r2, r3, #16
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007eb6:	f043 0201 	orr.w	r2, r3, #1
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	e062      	b.n	8007f88 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f7ff f862 	bl	8006f90 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007ed4:	d004      	beq.n	8007ee0 <ADC_Enable+0x64>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a2e      	ldr	r2, [pc, #184]	@ (8007f94 <ADC_Enable+0x118>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d101      	bne.n	8007ee4 <ADC_Enable+0x68>
 8007ee0:	4b2d      	ldr	r3, [pc, #180]	@ (8007f98 <ADC_Enable+0x11c>)
 8007ee2:	e000      	b.n	8007ee6 <ADC_Enable+0x6a>
 8007ee4:	4b2d      	ldr	r3, [pc, #180]	@ (8007f9c <ADC_Enable+0x120>)
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f7fe febc 	bl	8006c64 <LL_ADC_GetCommonPathInternalCh>
 8007eec:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8007eee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d013      	beq.n	8007f1e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007ef6:	4b2a      	ldr	r3, [pc, #168]	@ (8007fa0 <ADC_Enable+0x124>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	099b      	lsrs	r3, r3, #6
 8007efc:	4a29      	ldr	r2, [pc, #164]	@ (8007fa4 <ADC_Enable+0x128>)
 8007efe:	fba2 2303 	umull	r2, r3, r2, r3
 8007f02:	099b      	lsrs	r3, r3, #6
 8007f04:	1c5a      	adds	r2, r3, #1
 8007f06:	4613      	mov	r3, r2
 8007f08:	005b      	lsls	r3, r3, #1
 8007f0a:	4413      	add	r3, r2
 8007f0c:	009b      	lsls	r3, r3, #2
 8007f0e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007f10:	e002      	b.n	8007f18 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	3b01      	subs	r3, #1
 8007f16:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d1f9      	bne.n	8007f12 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8007f1e:	f7fe fe6f 	bl	8006c00 <HAL_GetTick>
 8007f22:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007f24:	e028      	b.n	8007f78 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f7ff f858 	bl	8006fe0 <LL_ADC_IsEnabled>
 8007f30:	4603      	mov	r3, r0
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d104      	bne.n	8007f40 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f7ff f828 	bl	8006f90 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007f40:	f7fe fe5e 	bl	8006c00 <HAL_GetTick>
 8007f44:	4602      	mov	r2, r0
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	1ad3      	subs	r3, r2, r3
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d914      	bls.n	8007f78 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f003 0301 	and.w	r3, r3, #1
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d00d      	beq.n	8007f78 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f60:	f043 0210 	orr.w	r2, r3, #16
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f6c:	f043 0201 	orr.w	r2, r3, #1
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8007f74:	2301      	movs	r3, #1
 8007f76:	e007      	b.n	8007f88 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f003 0301 	and.w	r3, r3, #1
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d1cf      	bne.n	8007f26 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007f86:	2300      	movs	r3, #0
}
 8007f88:	4618      	mov	r0, r3
 8007f8a:	3710      	adds	r7, #16
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bd80      	pop	{r7, pc}
 8007f90:	8000003f 	.word	0x8000003f
 8007f94:	50000100 	.word	0x50000100
 8007f98:	50000300 	.word	0x50000300
 8007f9c:	50000700 	.word	0x50000700
 8007fa0:	200000f4 	.word	0x200000f4
 8007fa4:	053e2d63 	.word	0x053e2d63

08007fa8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b084      	sub	sp, #16
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	f7ff f826 	bl	8007006 <LL_ADC_IsDisableOngoing>
 8007fba:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	f7ff f80d 	bl	8006fe0 <LL_ADC_IsEnabled>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d047      	beq.n	800805c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d144      	bne.n	800805c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	f003 030d 	and.w	r3, r3, #13
 8007fdc:	2b01      	cmp	r3, #1
 8007fde:	d10c      	bne.n	8007ffa <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f7fe ffe7 	bl	8006fb8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2203      	movs	r2, #3
 8007ff0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8007ff2:	f7fe fe05 	bl	8006c00 <HAL_GetTick>
 8007ff6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007ff8:	e029      	b.n	800804e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ffe:	f043 0210 	orr.w	r2, r3, #16
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800800a:	f043 0201 	orr.w	r2, r3, #1
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	e023      	b.n	800805e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8008016:	f7fe fdf3 	bl	8006c00 <HAL_GetTick>
 800801a:	4602      	mov	r2, r0
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	1ad3      	subs	r3, r2, r3
 8008020:	2b02      	cmp	r3, #2
 8008022:	d914      	bls.n	800804e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	689b      	ldr	r3, [r3, #8]
 800802a:	f003 0301 	and.w	r3, r3, #1
 800802e:	2b00      	cmp	r3, #0
 8008030:	d00d      	beq.n	800804e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008036:	f043 0210 	orr.w	r2, r3, #16
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008042:	f043 0201 	orr.w	r2, r3, #1
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800804a:	2301      	movs	r3, #1
 800804c:	e007      	b.n	800805e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	689b      	ldr	r3, [r3, #8]
 8008054:	f003 0301 	and.w	r3, r3, #1
 8008058:	2b00      	cmp	r3, #0
 800805a:	d1dc      	bne.n	8008016 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800805c:	2300      	movs	r3, #0
}
 800805e:	4618      	mov	r0, r3
 8008060:	3710      	adds	r7, #16
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}

08008066 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8008066:	b580      	push	{r7, lr}
 8008068:	b084      	sub	sp, #16
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008072:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008078:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800807c:	2b00      	cmp	r3, #0
 800807e:	d14b      	bne.n	8008118 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008084:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f003 0308 	and.w	r3, r3, #8
 8008096:	2b00      	cmp	r3, #0
 8008098:	d021      	beq.n	80080de <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4618      	mov	r0, r3
 80080a0:	f7fe fe8c 	bl	8006dbc <LL_ADC_REG_IsTriggerSourceSWStart>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d032      	beq.n	8008110 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	68db      	ldr	r3, [r3, #12]
 80080b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d12b      	bne.n	8008110 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d11f      	bne.n	8008110 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080d4:	f043 0201 	orr.w	r2, r3, #1
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	65da      	str	r2, [r3, #92]	@ 0x5c
 80080dc:	e018      	b.n	8008110 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	68db      	ldr	r3, [r3, #12]
 80080e4:	f003 0302 	and.w	r3, r3, #2
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d111      	bne.n	8008110 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008100:	2b00      	cmp	r3, #0
 8008102:	d105      	bne.n	8008110 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008108:	f043 0201 	orr.w	r2, r3, #1
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008110:	68f8      	ldr	r0, [r7, #12]
 8008112:	f7ff fa55 	bl	80075c0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008116:	e00e      	b.n	8008136 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800811c:	f003 0310 	and.w	r3, r3, #16
 8008120:	2b00      	cmp	r3, #0
 8008122:	d003      	beq.n	800812c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8008124:	68f8      	ldr	r0, [r7, #12]
 8008126:	f7ff fa5f 	bl	80075e8 <HAL_ADC_ErrorCallback>
}
 800812a:	e004      	b.n	8008136 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008130:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	4798      	blx	r3
}
 8008136:	bf00      	nop
 8008138:	3710      	adds	r7, #16
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}

0800813e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800813e:	b580      	push	{r7, lr}
 8008140:	b084      	sub	sp, #16
 8008142:	af00      	add	r7, sp, #0
 8008144:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800814a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800814c:	68f8      	ldr	r0, [r7, #12]
 800814e:	f7ff fa41 	bl	80075d4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008152:	bf00      	nop
 8008154:	3710      	adds	r7, #16
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}

0800815a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800815a:	b580      	push	{r7, lr}
 800815c:	b084      	sub	sp, #16
 800815e:	af00      	add	r7, sp, #0
 8008160:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008166:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800816c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008178:	f043 0204 	orr.w	r2, r3, #4
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8008180:	68f8      	ldr	r0, [r7, #12]
 8008182:	f7ff fa31 	bl	80075e8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008186:	bf00      	nop
 8008188:	3710      	adds	r7, #16
 800818a:	46bd      	mov	sp, r7
 800818c:	bd80      	pop	{r7, pc}

0800818e <LL_ADC_IsEnabled>:
{
 800818e:	b480      	push	{r7}
 8008190:	b083      	sub	sp, #12
 8008192:	af00      	add	r7, sp, #0
 8008194:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	689b      	ldr	r3, [r3, #8]
 800819a:	f003 0301 	and.w	r3, r3, #1
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d101      	bne.n	80081a6 <LL_ADC_IsEnabled+0x18>
 80081a2:	2301      	movs	r3, #1
 80081a4:	e000      	b.n	80081a8 <LL_ADC_IsEnabled+0x1a>
 80081a6:	2300      	movs	r3, #0
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	370c      	adds	r7, #12
 80081ac:	46bd      	mov	sp, r7
 80081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b2:	4770      	bx	lr

080081b4 <LL_ADC_StartCalibration>:
{
 80081b4:	b480      	push	{r7}
 80081b6:	b083      	sub	sp, #12
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
 80081bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	689b      	ldr	r3, [r3, #8]
 80081c2:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80081c6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80081ca:	683a      	ldr	r2, [r7, #0]
 80081cc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80081d0:	4313      	orrs	r3, r2
 80081d2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	609a      	str	r2, [r3, #8]
}
 80081da:	bf00      	nop
 80081dc:	370c      	adds	r7, #12
 80081de:	46bd      	mov	sp, r7
 80081e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e4:	4770      	bx	lr

080081e6 <LL_ADC_IsCalibrationOnGoing>:
{
 80081e6:	b480      	push	{r7}
 80081e8:	b083      	sub	sp, #12
 80081ea:	af00      	add	r7, sp, #0
 80081ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80081f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80081fa:	d101      	bne.n	8008200 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80081fc:	2301      	movs	r3, #1
 80081fe:	e000      	b.n	8008202 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8008200:	2300      	movs	r3, #0
}
 8008202:	4618      	mov	r0, r3
 8008204:	370c      	adds	r7, #12
 8008206:	46bd      	mov	sp, r7
 8008208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820c:	4770      	bx	lr

0800820e <LL_ADC_REG_IsConversionOngoing>:
{
 800820e:	b480      	push	{r7}
 8008210:	b083      	sub	sp, #12
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	689b      	ldr	r3, [r3, #8]
 800821a:	f003 0304 	and.w	r3, r3, #4
 800821e:	2b04      	cmp	r3, #4
 8008220:	d101      	bne.n	8008226 <LL_ADC_REG_IsConversionOngoing+0x18>
 8008222:	2301      	movs	r3, #1
 8008224:	e000      	b.n	8008228 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008226:	2300      	movs	r3, #0
}
 8008228:	4618      	mov	r0, r3
 800822a:	370c      	adds	r7, #12
 800822c:	46bd      	mov	sp, r7
 800822e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008232:	4770      	bx	lr

08008234 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b084      	sub	sp, #16
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800823e:	2300      	movs	r3, #0
 8008240:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008248:	2b01      	cmp	r3, #1
 800824a:	d101      	bne.n	8008250 <HAL_ADCEx_Calibration_Start+0x1c>
 800824c:	2302      	movs	r3, #2
 800824e:	e04d      	b.n	80082ec <HAL_ADCEx_Calibration_Start+0xb8>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2201      	movs	r2, #1
 8008254:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f7ff fea5 	bl	8007fa8 <ADC_Disable>
 800825e:	4603      	mov	r3, r0
 8008260:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8008262:	7bfb      	ldrb	r3, [r7, #15]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d136      	bne.n	80082d6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800826c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008270:	f023 0302 	bic.w	r3, r3, #2
 8008274:	f043 0202 	orr.w	r2, r3, #2
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	6839      	ldr	r1, [r7, #0]
 8008282:	4618      	mov	r0, r3
 8008284:	f7ff ff96 	bl	80081b4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8008288:	e014      	b.n	80082b4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	3301      	adds	r3, #1
 800828e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	4a18      	ldr	r2, [pc, #96]	@ (80082f4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d90d      	bls.n	80082b4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800829c:	f023 0312 	bic.w	r3, r3, #18
 80082a0:	f043 0210 	orr.w	r2, r3, #16
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2200      	movs	r2, #0
 80082ac:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80082b0:	2301      	movs	r3, #1
 80082b2:	e01b      	b.n	80082ec <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4618      	mov	r0, r3
 80082ba:	f7ff ff94 	bl	80081e6 <LL_ADC_IsCalibrationOnGoing>
 80082be:	4603      	mov	r3, r0
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d1e2      	bne.n	800828a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082c8:	f023 0303 	bic.w	r3, r3, #3
 80082cc:	f043 0201 	orr.w	r2, r3, #1
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80082d4:	e005      	b.n	80082e2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082da:	f043 0210 	orr.w	r2, r3, #16
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2200      	movs	r2, #0
 80082e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80082ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	3710      	adds	r7, #16
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}
 80082f4:	0004de01 	.word	0x0004de01

080082f8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80082f8:	b590      	push	{r4, r7, lr}
 80082fa:	b0a1      	sub	sp, #132	@ 0x84
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
 8008300:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008302:	2300      	movs	r3, #0
 8008304:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800830e:	2b01      	cmp	r3, #1
 8008310:	d101      	bne.n	8008316 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8008312:	2302      	movs	r3, #2
 8008314:	e0e7      	b.n	80084e6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2201      	movs	r2, #1
 800831a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800831e:	2300      	movs	r3, #0
 8008320:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8008322:	2300      	movs	r3, #0
 8008324:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800832e:	d102      	bne.n	8008336 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8008330:	4b6f      	ldr	r3, [pc, #444]	@ (80084f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008332:	60bb      	str	r3, [r7, #8]
 8008334:	e009      	b.n	800834a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4a6e      	ldr	r2, [pc, #440]	@ (80084f4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800833c:	4293      	cmp	r3, r2
 800833e:	d102      	bne.n	8008346 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8008340:	4b6d      	ldr	r3, [pc, #436]	@ (80084f8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8008342:	60bb      	str	r3, [r7, #8]
 8008344:	e001      	b.n	800834a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8008346:	2300      	movs	r3, #0
 8008348:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800834a:	68bb      	ldr	r3, [r7, #8]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d10b      	bne.n	8008368 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008354:	f043 0220 	orr.w	r2, r3, #32
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2200      	movs	r2, #0
 8008360:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8008364:	2301      	movs	r3, #1
 8008366:	e0be      	b.n	80084e6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	4618      	mov	r0, r3
 800836c:	f7ff ff4f 	bl	800820e <LL_ADC_REG_IsConversionOngoing>
 8008370:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	4618      	mov	r0, r3
 8008378:	f7ff ff49 	bl	800820e <LL_ADC_REG_IsConversionOngoing>
 800837c:	4603      	mov	r3, r0
 800837e:	2b00      	cmp	r3, #0
 8008380:	f040 80a0 	bne.w	80084c4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8008384:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008386:	2b00      	cmp	r3, #0
 8008388:	f040 809c 	bne.w	80084c4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008394:	d004      	beq.n	80083a0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a55      	ldr	r2, [pc, #340]	@ (80084f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d101      	bne.n	80083a4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80083a0:	4b56      	ldr	r3, [pc, #344]	@ (80084fc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80083a2:	e000      	b.n	80083a6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80083a4:	4b56      	ldr	r3, [pc, #344]	@ (8008500 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80083a6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d04b      	beq.n	8008448 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80083b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	6859      	ldr	r1, [r3, #4]
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80083c2:	035b      	lsls	r3, r3, #13
 80083c4:	430b      	orrs	r3, r1
 80083c6:	431a      	orrs	r2, r3
 80083c8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80083ca:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80083d4:	d004      	beq.n	80083e0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a45      	ldr	r2, [pc, #276]	@ (80084f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d10f      	bne.n	8008400 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80083e0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80083e4:	f7ff fed3 	bl	800818e <LL_ADC_IsEnabled>
 80083e8:	4604      	mov	r4, r0
 80083ea:	4841      	ldr	r0, [pc, #260]	@ (80084f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80083ec:	f7ff fecf 	bl	800818e <LL_ADC_IsEnabled>
 80083f0:	4603      	mov	r3, r0
 80083f2:	4323      	orrs	r3, r4
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	bf0c      	ite	eq
 80083f8:	2301      	moveq	r3, #1
 80083fa:	2300      	movne	r3, #0
 80083fc:	b2db      	uxtb	r3, r3
 80083fe:	e012      	b.n	8008426 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8008400:	483c      	ldr	r0, [pc, #240]	@ (80084f4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8008402:	f7ff fec4 	bl	800818e <LL_ADC_IsEnabled>
 8008406:	4604      	mov	r4, r0
 8008408:	483b      	ldr	r0, [pc, #236]	@ (80084f8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800840a:	f7ff fec0 	bl	800818e <LL_ADC_IsEnabled>
 800840e:	4603      	mov	r3, r0
 8008410:	431c      	orrs	r4, r3
 8008412:	483c      	ldr	r0, [pc, #240]	@ (8008504 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8008414:	f7ff febb 	bl	800818e <LL_ADC_IsEnabled>
 8008418:	4603      	mov	r3, r0
 800841a:	4323      	orrs	r3, r4
 800841c:	2b00      	cmp	r3, #0
 800841e:	bf0c      	ite	eq
 8008420:	2301      	moveq	r3, #1
 8008422:	2300      	movne	r3, #0
 8008424:	b2db      	uxtb	r3, r3
 8008426:	2b00      	cmp	r3, #0
 8008428:	d056      	beq.n	80084d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800842a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8008432:	f023 030f 	bic.w	r3, r3, #15
 8008436:	683a      	ldr	r2, [r7, #0]
 8008438:	6811      	ldr	r1, [r2, #0]
 800843a:	683a      	ldr	r2, [r7, #0]
 800843c:	6892      	ldr	r2, [r2, #8]
 800843e:	430a      	orrs	r2, r1
 8008440:	431a      	orrs	r2, r3
 8008442:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008444:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8008446:	e047      	b.n	80084d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8008448:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008450:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008452:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800845c:	d004      	beq.n	8008468 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a23      	ldr	r2, [pc, #140]	@ (80084f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d10f      	bne.n	8008488 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8008468:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800846c:	f7ff fe8f 	bl	800818e <LL_ADC_IsEnabled>
 8008470:	4604      	mov	r4, r0
 8008472:	481f      	ldr	r0, [pc, #124]	@ (80084f0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008474:	f7ff fe8b 	bl	800818e <LL_ADC_IsEnabled>
 8008478:	4603      	mov	r3, r0
 800847a:	4323      	orrs	r3, r4
 800847c:	2b00      	cmp	r3, #0
 800847e:	bf0c      	ite	eq
 8008480:	2301      	moveq	r3, #1
 8008482:	2300      	movne	r3, #0
 8008484:	b2db      	uxtb	r3, r3
 8008486:	e012      	b.n	80084ae <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8008488:	481a      	ldr	r0, [pc, #104]	@ (80084f4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800848a:	f7ff fe80 	bl	800818e <LL_ADC_IsEnabled>
 800848e:	4604      	mov	r4, r0
 8008490:	4819      	ldr	r0, [pc, #100]	@ (80084f8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8008492:	f7ff fe7c 	bl	800818e <LL_ADC_IsEnabled>
 8008496:	4603      	mov	r3, r0
 8008498:	431c      	orrs	r4, r3
 800849a:	481a      	ldr	r0, [pc, #104]	@ (8008504 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800849c:	f7ff fe77 	bl	800818e <LL_ADC_IsEnabled>
 80084a0:	4603      	mov	r3, r0
 80084a2:	4323      	orrs	r3, r4
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	bf0c      	ite	eq
 80084a8:	2301      	moveq	r3, #1
 80084aa:	2300      	movne	r3, #0
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d012      	beq.n	80084d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80084b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80084b4:	689b      	ldr	r3, [r3, #8]
 80084b6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80084ba:	f023 030f 	bic.w	r3, r3, #15
 80084be:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80084c0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80084c2:	e009      	b.n	80084d8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084c8:	f043 0220 	orr.w	r2, r3, #32
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80084d0:	2301      	movs	r3, #1
 80084d2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80084d6:	e000      	b.n	80084da <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80084d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2200      	movs	r2, #0
 80084de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80084e2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80084e6:	4618      	mov	r0, r3
 80084e8:	3784      	adds	r7, #132	@ 0x84
 80084ea:	46bd      	mov	sp, r7
 80084ec:	bd90      	pop	{r4, r7, pc}
 80084ee:	bf00      	nop
 80084f0:	50000100 	.word	0x50000100
 80084f4:	50000400 	.word	0x50000400
 80084f8:	50000500 	.word	0x50000500
 80084fc:	50000300 	.word	0x50000300
 8008500:	50000700 	.word	0x50000700
 8008504:	50000600 	.word	0x50000600

08008508 <__NVIC_SetPriorityGrouping>:
{
 8008508:	b480      	push	{r7}
 800850a:	b085      	sub	sp, #20
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f003 0307 	and.w	r3, r3, #7
 8008516:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008518:	4b0c      	ldr	r3, [pc, #48]	@ (800854c <__NVIC_SetPriorityGrouping+0x44>)
 800851a:	68db      	ldr	r3, [r3, #12]
 800851c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800851e:	68ba      	ldr	r2, [r7, #8]
 8008520:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008524:	4013      	ands	r3, r2
 8008526:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008530:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8008534:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008538:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800853a:	4a04      	ldr	r2, [pc, #16]	@ (800854c <__NVIC_SetPriorityGrouping+0x44>)
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	60d3      	str	r3, [r2, #12]
}
 8008540:	bf00      	nop
 8008542:	3714      	adds	r7, #20
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr
 800854c:	e000ed00 	.word	0xe000ed00

08008550 <__NVIC_GetPriorityGrouping>:
{
 8008550:	b480      	push	{r7}
 8008552:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008554:	4b04      	ldr	r3, [pc, #16]	@ (8008568 <__NVIC_GetPriorityGrouping+0x18>)
 8008556:	68db      	ldr	r3, [r3, #12]
 8008558:	0a1b      	lsrs	r3, r3, #8
 800855a:	f003 0307 	and.w	r3, r3, #7
}
 800855e:	4618      	mov	r0, r3
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr
 8008568:	e000ed00 	.word	0xe000ed00

0800856c <__NVIC_EnableIRQ>:
{
 800856c:	b480      	push	{r7}
 800856e:	b083      	sub	sp, #12
 8008570:	af00      	add	r7, sp, #0
 8008572:	4603      	mov	r3, r0
 8008574:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800857a:	2b00      	cmp	r3, #0
 800857c:	db0b      	blt.n	8008596 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800857e:	79fb      	ldrb	r3, [r7, #7]
 8008580:	f003 021f 	and.w	r2, r3, #31
 8008584:	4907      	ldr	r1, [pc, #28]	@ (80085a4 <__NVIC_EnableIRQ+0x38>)
 8008586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800858a:	095b      	lsrs	r3, r3, #5
 800858c:	2001      	movs	r0, #1
 800858e:	fa00 f202 	lsl.w	r2, r0, r2
 8008592:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008596:	bf00      	nop
 8008598:	370c      	adds	r7, #12
 800859a:	46bd      	mov	sp, r7
 800859c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a0:	4770      	bx	lr
 80085a2:	bf00      	nop
 80085a4:	e000e100 	.word	0xe000e100

080085a8 <__NVIC_SetPriority>:
{
 80085a8:	b480      	push	{r7}
 80085aa:	b083      	sub	sp, #12
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	4603      	mov	r3, r0
 80085b0:	6039      	str	r1, [r7, #0]
 80085b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80085b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	db0a      	blt.n	80085d2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	b2da      	uxtb	r2, r3
 80085c0:	490c      	ldr	r1, [pc, #48]	@ (80085f4 <__NVIC_SetPriority+0x4c>)
 80085c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80085c6:	0112      	lsls	r2, r2, #4
 80085c8:	b2d2      	uxtb	r2, r2
 80085ca:	440b      	add	r3, r1
 80085cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80085d0:	e00a      	b.n	80085e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	b2da      	uxtb	r2, r3
 80085d6:	4908      	ldr	r1, [pc, #32]	@ (80085f8 <__NVIC_SetPriority+0x50>)
 80085d8:	79fb      	ldrb	r3, [r7, #7]
 80085da:	f003 030f 	and.w	r3, r3, #15
 80085de:	3b04      	subs	r3, #4
 80085e0:	0112      	lsls	r2, r2, #4
 80085e2:	b2d2      	uxtb	r2, r2
 80085e4:	440b      	add	r3, r1
 80085e6:	761a      	strb	r2, [r3, #24]
}
 80085e8:	bf00      	nop
 80085ea:	370c      	adds	r7, #12
 80085ec:	46bd      	mov	sp, r7
 80085ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f2:	4770      	bx	lr
 80085f4:	e000e100 	.word	0xe000e100
 80085f8:	e000ed00 	.word	0xe000ed00

080085fc <NVIC_EncodePriority>:
{
 80085fc:	b480      	push	{r7}
 80085fe:	b089      	sub	sp, #36	@ 0x24
 8008600:	af00      	add	r7, sp, #0
 8008602:	60f8      	str	r0, [r7, #12]
 8008604:	60b9      	str	r1, [r7, #8]
 8008606:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	f003 0307 	and.w	r3, r3, #7
 800860e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008610:	69fb      	ldr	r3, [r7, #28]
 8008612:	f1c3 0307 	rsb	r3, r3, #7
 8008616:	2b04      	cmp	r3, #4
 8008618:	bf28      	it	cs
 800861a:	2304      	movcs	r3, #4
 800861c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800861e:	69fb      	ldr	r3, [r7, #28]
 8008620:	3304      	adds	r3, #4
 8008622:	2b06      	cmp	r3, #6
 8008624:	d902      	bls.n	800862c <NVIC_EncodePriority+0x30>
 8008626:	69fb      	ldr	r3, [r7, #28]
 8008628:	3b03      	subs	r3, #3
 800862a:	e000      	b.n	800862e <NVIC_EncodePriority+0x32>
 800862c:	2300      	movs	r3, #0
 800862e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008630:	f04f 32ff 	mov.w	r2, #4294967295
 8008634:	69bb      	ldr	r3, [r7, #24]
 8008636:	fa02 f303 	lsl.w	r3, r2, r3
 800863a:	43da      	mvns	r2, r3
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	401a      	ands	r2, r3
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008644:	f04f 31ff 	mov.w	r1, #4294967295
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	fa01 f303 	lsl.w	r3, r1, r3
 800864e:	43d9      	mvns	r1, r3
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008654:	4313      	orrs	r3, r2
}
 8008656:	4618      	mov	r0, r3
 8008658:	3724      	adds	r7, #36	@ 0x24
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr
	...

08008664 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b082      	sub	sp, #8
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	3b01      	subs	r3, #1
 8008670:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008674:	d301      	bcc.n	800867a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008676:	2301      	movs	r3, #1
 8008678:	e00f      	b.n	800869a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800867a:	4a0a      	ldr	r2, [pc, #40]	@ (80086a4 <SysTick_Config+0x40>)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	3b01      	subs	r3, #1
 8008680:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008682:	210f      	movs	r1, #15
 8008684:	f04f 30ff 	mov.w	r0, #4294967295
 8008688:	f7ff ff8e 	bl	80085a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800868c:	4b05      	ldr	r3, [pc, #20]	@ (80086a4 <SysTick_Config+0x40>)
 800868e:	2200      	movs	r2, #0
 8008690:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008692:	4b04      	ldr	r3, [pc, #16]	@ (80086a4 <SysTick_Config+0x40>)
 8008694:	2207      	movs	r2, #7
 8008696:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008698:	2300      	movs	r3, #0
}
 800869a:	4618      	mov	r0, r3
 800869c:	3708      	adds	r7, #8
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
 80086a2:	bf00      	nop
 80086a4:	e000e010 	.word	0xe000e010

080086a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b082      	sub	sp, #8
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f7ff ff29 	bl	8008508 <__NVIC_SetPriorityGrouping>
}
 80086b6:	bf00      	nop
 80086b8:	3708      	adds	r7, #8
 80086ba:	46bd      	mov	sp, r7
 80086bc:	bd80      	pop	{r7, pc}

080086be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80086be:	b580      	push	{r7, lr}
 80086c0:	b086      	sub	sp, #24
 80086c2:	af00      	add	r7, sp, #0
 80086c4:	4603      	mov	r3, r0
 80086c6:	60b9      	str	r1, [r7, #8]
 80086c8:	607a      	str	r2, [r7, #4]
 80086ca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80086cc:	f7ff ff40 	bl	8008550 <__NVIC_GetPriorityGrouping>
 80086d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	68b9      	ldr	r1, [r7, #8]
 80086d6:	6978      	ldr	r0, [r7, #20]
 80086d8:	f7ff ff90 	bl	80085fc <NVIC_EncodePriority>
 80086dc:	4602      	mov	r2, r0
 80086de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80086e2:	4611      	mov	r1, r2
 80086e4:	4618      	mov	r0, r3
 80086e6:	f7ff ff5f 	bl	80085a8 <__NVIC_SetPriority>
}
 80086ea:	bf00      	nop
 80086ec:	3718      	adds	r7, #24
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b082      	sub	sp, #8
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	4603      	mov	r3, r0
 80086fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80086fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008700:	4618      	mov	r0, r3
 8008702:	f7ff ff33 	bl	800856c <__NVIC_EnableIRQ>
}
 8008706:	bf00      	nop
 8008708:	3708      	adds	r7, #8
 800870a:	46bd      	mov	sp, r7
 800870c:	bd80      	pop	{r7, pc}

0800870e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800870e:	b580      	push	{r7, lr}
 8008710:	b082      	sub	sp, #8
 8008712:	af00      	add	r7, sp, #0
 8008714:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f7ff ffa4 	bl	8008664 <SysTick_Config>
 800871c:	4603      	mov	r3, r0
}
 800871e:	4618      	mov	r0, r3
 8008720:	3708      	adds	r7, #8
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}
	...

08008728 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b084      	sub	sp, #16
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d101      	bne.n	800873a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8008736:	2301      	movs	r3, #1
 8008738:	e08d      	b.n	8008856 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	461a      	mov	r2, r3
 8008740:	4b47      	ldr	r3, [pc, #284]	@ (8008860 <HAL_DMA_Init+0x138>)
 8008742:	429a      	cmp	r2, r3
 8008744:	d80f      	bhi.n	8008766 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	461a      	mov	r2, r3
 800874c:	4b45      	ldr	r3, [pc, #276]	@ (8008864 <HAL_DMA_Init+0x13c>)
 800874e:	4413      	add	r3, r2
 8008750:	4a45      	ldr	r2, [pc, #276]	@ (8008868 <HAL_DMA_Init+0x140>)
 8008752:	fba2 2303 	umull	r2, r3, r2, r3
 8008756:	091b      	lsrs	r3, r3, #4
 8008758:	009a      	lsls	r2, r3, #2
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	4a42      	ldr	r2, [pc, #264]	@ (800886c <HAL_DMA_Init+0x144>)
 8008762:	641a      	str	r2, [r3, #64]	@ 0x40
 8008764:	e00e      	b.n	8008784 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	461a      	mov	r2, r3
 800876c:	4b40      	ldr	r3, [pc, #256]	@ (8008870 <HAL_DMA_Init+0x148>)
 800876e:	4413      	add	r3, r2
 8008770:	4a3d      	ldr	r2, [pc, #244]	@ (8008868 <HAL_DMA_Init+0x140>)
 8008772:	fba2 2303 	umull	r2, r3, r2, r3
 8008776:	091b      	lsrs	r3, r3, #4
 8008778:	009a      	lsls	r2, r3, #2
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	4a3c      	ldr	r2, [pc, #240]	@ (8008874 <HAL_DMA_Init+0x14c>)
 8008782:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2202      	movs	r2, #2
 8008788:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800879a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800879e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80087a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	691b      	ldr	r3, [r3, #16]
 80087ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80087b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	699b      	ldr	r3, [r3, #24]
 80087ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80087c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6a1b      	ldr	r3, [r3, #32]
 80087c6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80087c8:	68fa      	ldr	r2, [r7, #12]
 80087ca:	4313      	orrs	r3, r2
 80087cc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	68fa      	ldr	r2, [r7, #12]
 80087d4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80087d6:	6878      	ldr	r0, [r7, #4]
 80087d8:	f000 fa76 	bl	8008cc8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	689b      	ldr	r3, [r3, #8]
 80087e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80087e4:	d102      	bne.n	80087ec <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	685a      	ldr	r2, [r3, #4]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80087f4:	b2d2      	uxtb	r2, r2
 80087f6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087fc:	687a      	ldr	r2, [r7, #4]
 80087fe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008800:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d010      	beq.n	800882c <HAL_DMA_Init+0x104>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	2b04      	cmp	r3, #4
 8008810:	d80c      	bhi.n	800882c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f000 fa96 	bl	8008d44 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800881c:	2200      	movs	r2, #0
 800881e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008824:	687a      	ldr	r2, [r7, #4]
 8008826:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008828:	605a      	str	r2, [r3, #4]
 800882a:	e008      	b.n	800883e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2200      	movs	r2, #0
 800883c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2200      	movs	r2, #0
 8008842:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2201      	movs	r2, #1
 8008848:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2200      	movs	r2, #0
 8008850:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8008854:	2300      	movs	r3, #0
}
 8008856:	4618      	mov	r0, r3
 8008858:	3710      	adds	r7, #16
 800885a:	46bd      	mov	sp, r7
 800885c:	bd80      	pop	{r7, pc}
 800885e:	bf00      	nop
 8008860:	40020407 	.word	0x40020407
 8008864:	bffdfff8 	.word	0xbffdfff8
 8008868:	cccccccd 	.word	0xcccccccd
 800886c:	40020000 	.word	0x40020000
 8008870:	bffdfbf8 	.word	0xbffdfbf8
 8008874:	40020400 	.word	0x40020400

08008878 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b086      	sub	sp, #24
 800887c:	af00      	add	r7, sp, #0
 800887e:	60f8      	str	r0, [r7, #12]
 8008880:	60b9      	str	r1, [r7, #8]
 8008882:	607a      	str	r2, [r7, #4]
 8008884:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008886:	2300      	movs	r3, #0
 8008888:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008890:	2b01      	cmp	r3, #1
 8008892:	d101      	bne.n	8008898 <HAL_DMA_Start_IT+0x20>
 8008894:	2302      	movs	r3, #2
 8008896:	e066      	b.n	8008966 <HAL_DMA_Start_IT+0xee>
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2201      	movs	r2, #1
 800889c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80088a6:	b2db      	uxtb	r3, r3
 80088a8:	2b01      	cmp	r3, #1
 80088aa:	d155      	bne.n	8008958 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2202      	movs	r2, #2
 80088b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2200      	movs	r2, #0
 80088b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	681a      	ldr	r2, [r3, #0]
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f022 0201 	bic.w	r2, r2, #1
 80088c8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	687a      	ldr	r2, [r7, #4]
 80088ce:	68b9      	ldr	r1, [r7, #8]
 80088d0:	68f8      	ldr	r0, [r7, #12]
 80088d2:	f000 f9bb 	bl	8008c4c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d008      	beq.n	80088f0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	681a      	ldr	r2, [r3, #0]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f042 020e 	orr.w	r2, r2, #14
 80088ec:	601a      	str	r2, [r3, #0]
 80088ee:	e00f      	b.n	8008910 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	681a      	ldr	r2, [r3, #0]
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f022 0204 	bic.w	r2, r2, #4
 80088fe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	681a      	ldr	r2, [r3, #0]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f042 020a 	orr.w	r2, r2, #10
 800890e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800891a:	2b00      	cmp	r3, #0
 800891c:	d007      	beq.n	800892e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008922:	681a      	ldr	r2, [r3, #0]
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008928:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800892c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008932:	2b00      	cmp	r3, #0
 8008934:	d007      	beq.n	8008946 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800893a:	681a      	ldr	r2, [r3, #0]
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008940:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008944:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	681a      	ldr	r2, [r3, #0]
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f042 0201 	orr.w	r2, r2, #1
 8008954:	601a      	str	r2, [r3, #0]
 8008956:	e005      	b.n	8008964 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	2200      	movs	r2, #0
 800895c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8008960:	2302      	movs	r3, #2
 8008962:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8008964:	7dfb      	ldrb	r3, [r7, #23]
}
 8008966:	4618      	mov	r0, r3
 8008968:	3718      	adds	r7, #24
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}

0800896e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800896e:	b480      	push	{r7}
 8008970:	b085      	sub	sp, #20
 8008972:	af00      	add	r7, sp, #0
 8008974:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008976:	2300      	movs	r3, #0
 8008978:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008980:	b2db      	uxtb	r3, r3
 8008982:	2b02      	cmp	r3, #2
 8008984:	d005      	beq.n	8008992 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	2204      	movs	r2, #4
 800898a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800898c:	2301      	movs	r3, #1
 800898e:	73fb      	strb	r3, [r7, #15]
 8008990:	e037      	b.n	8008a02 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f022 020e 	bic.w	r2, r2, #14
 80089a0:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80089b0:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	681a      	ldr	r2, [r3, #0]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f022 0201 	bic.w	r2, r2, #1
 80089c0:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089c6:	f003 021f 	and.w	r2, r3, #31
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089ce:	2101      	movs	r1, #1
 80089d0:	fa01 f202 	lsl.w	r2, r1, r2
 80089d4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80089de:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d00c      	beq.n	8008a02 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089ec:	681a      	ldr	r2, [r3, #0]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089f2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80089f6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80089fc:	687a      	ldr	r2, [r7, #4]
 80089fe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008a00:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2201      	movs	r2, #1
 8008a06:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8008a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a14:	4618      	mov	r0, r3
 8008a16:	3714      	adds	r7, #20
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr

08008a20 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	2b02      	cmp	r3, #2
 8008a36:	d00d      	beq.n	8008a54 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2204      	movs	r2, #4
 8008a3c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2201      	movs	r2, #1
 8008a42:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	73fb      	strb	r3, [r7, #15]
 8008a52:	e047      	b.n	8008ae4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	681a      	ldr	r2, [r3, #0]
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f022 020e 	bic.w	r2, r2, #14
 8008a62:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	681a      	ldr	r2, [r3, #0]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f022 0201 	bic.w	r2, r2, #1
 8008a72:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a78:	681a      	ldr	r2, [r3, #0]
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a7e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008a82:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a88:	f003 021f 	and.w	r2, r3, #31
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a90:	2101      	movs	r1, #1
 8008a92:	fa01 f202 	lsl.w	r2, r1, r2
 8008a96:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a9c:	687a      	ldr	r2, [r7, #4]
 8008a9e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008aa0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d00c      	beq.n	8008ac4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008aae:	681a      	ldr	r2, [r3, #0]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ab4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008ab8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008ac2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d003      	beq.n	8008ae4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ae0:	6878      	ldr	r0, [r7, #4]
 8008ae2:	4798      	blx	r3
    }
  }
  return status;
 8008ae4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3710      	adds	r7, #16
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}

08008aee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008aee:	b580      	push	{r7, lr}
 8008af0:	b084      	sub	sp, #16
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b0a:	f003 031f 	and.w	r3, r3, #31
 8008b0e:	2204      	movs	r2, #4
 8008b10:	409a      	lsls	r2, r3
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	4013      	ands	r3, r2
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d026      	beq.n	8008b68 <HAL_DMA_IRQHandler+0x7a>
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	f003 0304 	and.w	r3, r3, #4
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d021      	beq.n	8008b68 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f003 0320 	and.w	r3, r3, #32
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d107      	bne.n	8008b42 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	681a      	ldr	r2, [r3, #0]
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f022 0204 	bic.w	r2, r2, #4
 8008b40:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b46:	f003 021f 	and.w	r2, r3, #31
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b4e:	2104      	movs	r1, #4
 8008b50:	fa01 f202 	lsl.w	r2, r1, r2
 8008b54:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d071      	beq.n	8008c42 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8008b66:	e06c      	b.n	8008c42 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b6c:	f003 031f 	and.w	r3, r3, #31
 8008b70:	2202      	movs	r2, #2
 8008b72:	409a      	lsls	r2, r3
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	4013      	ands	r3, r2
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d02e      	beq.n	8008bda <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8008b7c:	68bb      	ldr	r3, [r7, #8]
 8008b7e:	f003 0302 	and.w	r3, r3, #2
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d029      	beq.n	8008bda <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f003 0320 	and.w	r3, r3, #32
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d10b      	bne.n	8008bac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	681a      	ldr	r2, [r3, #0]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	f022 020a 	bic.w	r2, r2, #10
 8008ba2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bb0:	f003 021f 	and.w	r2, r3, #31
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bb8:	2102      	movs	r1, #2
 8008bba:	fa01 f202 	lsl.w	r2, r1, r2
 8008bbe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d038      	beq.n	8008c42 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8008bd8:	e033      	b.n	8008c42 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bde:	f003 031f 	and.w	r3, r3, #31
 8008be2:	2208      	movs	r2, #8
 8008be4:	409a      	lsls	r2, r3
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	4013      	ands	r3, r2
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d02a      	beq.n	8008c44 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	f003 0308 	and.w	r3, r3, #8
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d025      	beq.n	8008c44 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	681a      	ldr	r2, [r3, #0]
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f022 020e 	bic.w	r2, r2, #14
 8008c06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c0c:	f003 021f 	and.w	r2, r3, #31
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c14:	2101      	movs	r1, #1
 8008c16:	fa01 f202 	lsl.w	r2, r1, r2
 8008c1a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2201      	movs	r2, #1
 8008c20:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2201      	movs	r2, #1
 8008c26:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d004      	beq.n	8008c44 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8008c42:	bf00      	nop
 8008c44:	bf00      	nop
}
 8008c46:	3710      	adds	r7, #16
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}

08008c4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b085      	sub	sp, #20
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	60f8      	str	r0, [r7, #12]
 8008c54:	60b9      	str	r1, [r7, #8]
 8008c56:	607a      	str	r2, [r7, #4]
 8008c58:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c5e:	68fa      	ldr	r2, [r7, #12]
 8008c60:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008c62:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d004      	beq.n	8008c76 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c70:	68fa      	ldr	r2, [r7, #12]
 8008c72:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8008c74:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c7a:	f003 021f 	and.w	r2, r3, #31
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c82:	2101      	movs	r1, #1
 8008c84:	fa01 f202 	lsl.w	r2, r1, r2
 8008c88:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	683a      	ldr	r2, [r7, #0]
 8008c90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	689b      	ldr	r3, [r3, #8]
 8008c96:	2b10      	cmp	r3, #16
 8008c98:	d108      	bne.n	8008cac <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	687a      	ldr	r2, [r7, #4]
 8008ca0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	68ba      	ldr	r2, [r7, #8]
 8008ca8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8008caa:	e007      	b.n	8008cbc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	68ba      	ldr	r2, [r7, #8]
 8008cb2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	687a      	ldr	r2, [r7, #4]
 8008cba:	60da      	str	r2, [r3, #12]
}
 8008cbc:	bf00      	nop
 8008cbe:	3714      	adds	r7, #20
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc6:	4770      	bx	lr

08008cc8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008cc8:	b480      	push	{r7}
 8008cca:	b087      	sub	sp, #28
 8008ccc:	af00      	add	r7, sp, #0
 8008cce:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	461a      	mov	r2, r3
 8008cd6:	4b16      	ldr	r3, [pc, #88]	@ (8008d30 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8008cd8:	429a      	cmp	r2, r3
 8008cda:	d802      	bhi.n	8008ce2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8008cdc:	4b15      	ldr	r3, [pc, #84]	@ (8008d34 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008cde:	617b      	str	r3, [r7, #20]
 8008ce0:	e001      	b.n	8008ce6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8008ce2:	4b15      	ldr	r3, [pc, #84]	@ (8008d38 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8008ce4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8008ce6:	697b      	ldr	r3, [r7, #20]
 8008ce8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	b2db      	uxtb	r3, r3
 8008cf0:	3b08      	subs	r3, #8
 8008cf2:	4a12      	ldr	r2, [pc, #72]	@ (8008d3c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8008cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8008cf8:	091b      	lsrs	r3, r3, #4
 8008cfa:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008d00:	089b      	lsrs	r3, r3, #2
 8008d02:	009a      	lsls	r2, r3, #2
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	4413      	add	r3, r2
 8008d08:	461a      	mov	r2, r3
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	4a0b      	ldr	r2, [pc, #44]	@ (8008d40 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8008d12:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	f003 031f 	and.w	r3, r3, #31
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	409a      	lsls	r2, r3
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8008d22:	bf00      	nop
 8008d24:	371c      	adds	r7, #28
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr
 8008d2e:	bf00      	nop
 8008d30:	40020407 	.word	0x40020407
 8008d34:	40020800 	.word	0x40020800
 8008d38:	40020820 	.word	0x40020820
 8008d3c:	cccccccd 	.word	0xcccccccd
 8008d40:	40020880 	.word	0x40020880

08008d44 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b085      	sub	sp, #20
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	685b      	ldr	r3, [r3, #4]
 8008d50:	b2db      	uxtb	r3, r3
 8008d52:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008d54:	68fa      	ldr	r2, [r7, #12]
 8008d56:	4b0b      	ldr	r3, [pc, #44]	@ (8008d84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8008d58:	4413      	add	r3, r2
 8008d5a:	009b      	lsls	r3, r3, #2
 8008d5c:	461a      	mov	r2, r3
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	4a08      	ldr	r2, [pc, #32]	@ (8008d88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8008d66:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	3b01      	subs	r3, #1
 8008d6c:	f003 031f 	and.w	r3, r3, #31
 8008d70:	2201      	movs	r2, #1
 8008d72:	409a      	lsls	r2, r3
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8008d78:	bf00      	nop
 8008d7a:	3714      	adds	r7, #20
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d82:	4770      	bx	lr
 8008d84:	1000823f 	.word	0x1000823f
 8008d88:	40020940 	.word	0x40020940

08008d8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b087      	sub	sp, #28
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
 8008d94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008d96:	2300      	movs	r3, #0
 8008d98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8008d9a:	e15a      	b.n	8009052 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	681a      	ldr	r2, [r3, #0]
 8008da0:	2101      	movs	r1, #1
 8008da2:	697b      	ldr	r3, [r7, #20]
 8008da4:	fa01 f303 	lsl.w	r3, r1, r3
 8008da8:	4013      	ands	r3, r2
 8008daa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	f000 814c 	beq.w	800904c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008db4:	683b      	ldr	r3, [r7, #0]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	f003 0303 	and.w	r3, r3, #3
 8008dbc:	2b01      	cmp	r3, #1
 8008dbe:	d005      	beq.n	8008dcc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	685b      	ldr	r3, [r3, #4]
 8008dc4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8008dc8:	2b02      	cmp	r3, #2
 8008dca:	d130      	bne.n	8008e2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	005b      	lsls	r3, r3, #1
 8008dd6:	2203      	movs	r2, #3
 8008dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8008ddc:	43db      	mvns	r3, r3
 8008dde:	693a      	ldr	r2, [r7, #16]
 8008de0:	4013      	ands	r3, r2
 8008de2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	68da      	ldr	r2, [r3, #12]
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	005b      	lsls	r3, r3, #1
 8008dec:	fa02 f303 	lsl.w	r3, r2, r3
 8008df0:	693a      	ldr	r2, [r7, #16]
 8008df2:	4313      	orrs	r3, r2
 8008df4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	693a      	ldr	r2, [r7, #16]
 8008dfa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008e02:	2201      	movs	r2, #1
 8008e04:	697b      	ldr	r3, [r7, #20]
 8008e06:	fa02 f303 	lsl.w	r3, r2, r3
 8008e0a:	43db      	mvns	r3, r3
 8008e0c:	693a      	ldr	r2, [r7, #16]
 8008e0e:	4013      	ands	r3, r2
 8008e10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	091b      	lsrs	r3, r3, #4
 8008e18:	f003 0201 	and.w	r2, r3, #1
 8008e1c:	697b      	ldr	r3, [r7, #20]
 8008e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e22:	693a      	ldr	r2, [r7, #16]
 8008e24:	4313      	orrs	r3, r2
 8008e26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	693a      	ldr	r2, [r7, #16]
 8008e2c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	f003 0303 	and.w	r3, r3, #3
 8008e36:	2b03      	cmp	r3, #3
 8008e38:	d017      	beq.n	8008e6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	68db      	ldr	r3, [r3, #12]
 8008e3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	005b      	lsls	r3, r3, #1
 8008e44:	2203      	movs	r2, #3
 8008e46:	fa02 f303 	lsl.w	r3, r2, r3
 8008e4a:	43db      	mvns	r3, r3
 8008e4c:	693a      	ldr	r2, [r7, #16]
 8008e4e:	4013      	ands	r3, r2
 8008e50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	689a      	ldr	r2, [r3, #8]
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	005b      	lsls	r3, r3, #1
 8008e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e5e:	693a      	ldr	r2, [r7, #16]
 8008e60:	4313      	orrs	r3, r2
 8008e62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	693a      	ldr	r2, [r7, #16]
 8008e68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	f003 0303 	and.w	r3, r3, #3
 8008e72:	2b02      	cmp	r3, #2
 8008e74:	d123      	bne.n	8008ebe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	08da      	lsrs	r2, r3, #3
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	3208      	adds	r2, #8
 8008e7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008e84:	697b      	ldr	r3, [r7, #20]
 8008e86:	f003 0307 	and.w	r3, r3, #7
 8008e8a:	009b      	lsls	r3, r3, #2
 8008e8c:	220f      	movs	r2, #15
 8008e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e92:	43db      	mvns	r3, r3
 8008e94:	693a      	ldr	r2, [r7, #16]
 8008e96:	4013      	ands	r3, r2
 8008e98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	691a      	ldr	r2, [r3, #16]
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	f003 0307 	and.w	r3, r3, #7
 8008ea4:	009b      	lsls	r3, r3, #2
 8008ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8008eaa:	693a      	ldr	r2, [r7, #16]
 8008eac:	4313      	orrs	r3, r2
 8008eae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	08da      	lsrs	r2, r3, #3
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	3208      	adds	r2, #8
 8008eb8:	6939      	ldr	r1, [r7, #16]
 8008eba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	005b      	lsls	r3, r3, #1
 8008ec8:	2203      	movs	r2, #3
 8008eca:	fa02 f303 	lsl.w	r3, r2, r3
 8008ece:	43db      	mvns	r3, r3
 8008ed0:	693a      	ldr	r2, [r7, #16]
 8008ed2:	4013      	ands	r3, r2
 8008ed4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	f003 0203 	and.w	r2, r3, #3
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	005b      	lsls	r3, r3, #1
 8008ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ee6:	693a      	ldr	r2, [r7, #16]
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	693a      	ldr	r2, [r7, #16]
 8008ef0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	685b      	ldr	r3, [r3, #4]
 8008ef6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	f000 80a6 	beq.w	800904c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008f00:	4b5b      	ldr	r3, [pc, #364]	@ (8009070 <HAL_GPIO_Init+0x2e4>)
 8008f02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f04:	4a5a      	ldr	r2, [pc, #360]	@ (8009070 <HAL_GPIO_Init+0x2e4>)
 8008f06:	f043 0301 	orr.w	r3, r3, #1
 8008f0a:	6613      	str	r3, [r2, #96]	@ 0x60
 8008f0c:	4b58      	ldr	r3, [pc, #352]	@ (8009070 <HAL_GPIO_Init+0x2e4>)
 8008f0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008f10:	f003 0301 	and.w	r3, r3, #1
 8008f14:	60bb      	str	r3, [r7, #8]
 8008f16:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008f18:	4a56      	ldr	r2, [pc, #344]	@ (8009074 <HAL_GPIO_Init+0x2e8>)
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	089b      	lsrs	r3, r3, #2
 8008f1e:	3302      	adds	r3, #2
 8008f20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008f24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	f003 0303 	and.w	r3, r3, #3
 8008f2c:	009b      	lsls	r3, r3, #2
 8008f2e:	220f      	movs	r2, #15
 8008f30:	fa02 f303 	lsl.w	r3, r2, r3
 8008f34:	43db      	mvns	r3, r3
 8008f36:	693a      	ldr	r2, [r7, #16]
 8008f38:	4013      	ands	r3, r2
 8008f3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8008f42:	d01f      	beq.n	8008f84 <HAL_GPIO_Init+0x1f8>
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	4a4c      	ldr	r2, [pc, #304]	@ (8009078 <HAL_GPIO_Init+0x2ec>)
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d019      	beq.n	8008f80 <HAL_GPIO_Init+0x1f4>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	4a4b      	ldr	r2, [pc, #300]	@ (800907c <HAL_GPIO_Init+0x2f0>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d013      	beq.n	8008f7c <HAL_GPIO_Init+0x1f0>
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	4a4a      	ldr	r2, [pc, #296]	@ (8009080 <HAL_GPIO_Init+0x2f4>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d00d      	beq.n	8008f78 <HAL_GPIO_Init+0x1ec>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	4a49      	ldr	r2, [pc, #292]	@ (8009084 <HAL_GPIO_Init+0x2f8>)
 8008f60:	4293      	cmp	r3, r2
 8008f62:	d007      	beq.n	8008f74 <HAL_GPIO_Init+0x1e8>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	4a48      	ldr	r2, [pc, #288]	@ (8009088 <HAL_GPIO_Init+0x2fc>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d101      	bne.n	8008f70 <HAL_GPIO_Init+0x1e4>
 8008f6c:	2305      	movs	r3, #5
 8008f6e:	e00a      	b.n	8008f86 <HAL_GPIO_Init+0x1fa>
 8008f70:	2306      	movs	r3, #6
 8008f72:	e008      	b.n	8008f86 <HAL_GPIO_Init+0x1fa>
 8008f74:	2304      	movs	r3, #4
 8008f76:	e006      	b.n	8008f86 <HAL_GPIO_Init+0x1fa>
 8008f78:	2303      	movs	r3, #3
 8008f7a:	e004      	b.n	8008f86 <HAL_GPIO_Init+0x1fa>
 8008f7c:	2302      	movs	r3, #2
 8008f7e:	e002      	b.n	8008f86 <HAL_GPIO_Init+0x1fa>
 8008f80:	2301      	movs	r3, #1
 8008f82:	e000      	b.n	8008f86 <HAL_GPIO_Init+0x1fa>
 8008f84:	2300      	movs	r3, #0
 8008f86:	697a      	ldr	r2, [r7, #20]
 8008f88:	f002 0203 	and.w	r2, r2, #3
 8008f8c:	0092      	lsls	r2, r2, #2
 8008f8e:	4093      	lsls	r3, r2
 8008f90:	693a      	ldr	r2, [r7, #16]
 8008f92:	4313      	orrs	r3, r2
 8008f94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008f96:	4937      	ldr	r1, [pc, #220]	@ (8009074 <HAL_GPIO_Init+0x2e8>)
 8008f98:	697b      	ldr	r3, [r7, #20]
 8008f9a:	089b      	lsrs	r3, r3, #2
 8008f9c:	3302      	adds	r3, #2
 8008f9e:	693a      	ldr	r2, [r7, #16]
 8008fa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008fa4:	4b39      	ldr	r3, [pc, #228]	@ (800908c <HAL_GPIO_Init+0x300>)
 8008fa6:	689b      	ldr	r3, [r3, #8]
 8008fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	43db      	mvns	r3, r3
 8008fae:	693a      	ldr	r2, [r7, #16]
 8008fb0:	4013      	ands	r3, r2
 8008fb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	685b      	ldr	r3, [r3, #4]
 8008fb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d003      	beq.n	8008fc8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8008fc0:	693a      	ldr	r2, [r7, #16]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008fc8:	4a30      	ldr	r2, [pc, #192]	@ (800908c <HAL_GPIO_Init+0x300>)
 8008fca:	693b      	ldr	r3, [r7, #16]
 8008fcc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008fce:	4b2f      	ldr	r3, [pc, #188]	@ (800908c <HAL_GPIO_Init+0x300>)
 8008fd0:	68db      	ldr	r3, [r3, #12]
 8008fd2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	43db      	mvns	r3, r3
 8008fd8:	693a      	ldr	r2, [r7, #16]
 8008fda:	4013      	ands	r3, r2
 8008fdc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	685b      	ldr	r3, [r3, #4]
 8008fe2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d003      	beq.n	8008ff2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8008fea:	693a      	ldr	r2, [r7, #16]
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	4313      	orrs	r3, r2
 8008ff0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008ff2:	4a26      	ldr	r2, [pc, #152]	@ (800908c <HAL_GPIO_Init+0x300>)
 8008ff4:	693b      	ldr	r3, [r7, #16]
 8008ff6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8008ff8:	4b24      	ldr	r3, [pc, #144]	@ (800908c <HAL_GPIO_Init+0x300>)
 8008ffa:	685b      	ldr	r3, [r3, #4]
 8008ffc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	43db      	mvns	r3, r3
 8009002:	693a      	ldr	r2, [r7, #16]
 8009004:	4013      	ands	r3, r2
 8009006:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009010:	2b00      	cmp	r3, #0
 8009012:	d003      	beq.n	800901c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8009014:	693a      	ldr	r2, [r7, #16]
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	4313      	orrs	r3, r2
 800901a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800901c:	4a1b      	ldr	r2, [pc, #108]	@ (800908c <HAL_GPIO_Init+0x300>)
 800901e:	693b      	ldr	r3, [r7, #16]
 8009020:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8009022:	4b1a      	ldr	r3, [pc, #104]	@ (800908c <HAL_GPIO_Init+0x300>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	43db      	mvns	r3, r3
 800902c:	693a      	ldr	r2, [r7, #16]
 800902e:	4013      	ands	r3, r2
 8009030:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800903a:	2b00      	cmp	r3, #0
 800903c:	d003      	beq.n	8009046 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800903e:	693a      	ldr	r2, [r7, #16]
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	4313      	orrs	r3, r2
 8009044:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009046:	4a11      	ldr	r2, [pc, #68]	@ (800908c <HAL_GPIO_Init+0x300>)
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800904c:	697b      	ldr	r3, [r7, #20]
 800904e:	3301      	adds	r3, #1
 8009050:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	681a      	ldr	r2, [r3, #0]
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	fa22 f303 	lsr.w	r3, r2, r3
 800905c:	2b00      	cmp	r3, #0
 800905e:	f47f ae9d 	bne.w	8008d9c <HAL_GPIO_Init+0x10>
  }
}
 8009062:	bf00      	nop
 8009064:	bf00      	nop
 8009066:	371c      	adds	r7, #28
 8009068:	46bd      	mov	sp, r7
 800906a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906e:	4770      	bx	lr
 8009070:	40021000 	.word	0x40021000
 8009074:	40010000 	.word	0x40010000
 8009078:	48000400 	.word	0x48000400
 800907c:	48000800 	.word	0x48000800
 8009080:	48000c00 	.word	0x48000c00
 8009084:	48001000 	.word	0x48001000
 8009088:	48001400 	.word	0x48001400
 800908c:	40010400 	.word	0x40010400

08009090 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8009090:	b480      	push	{r7}
 8009092:	b085      	sub	sp, #20
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	460b      	mov	r3, r1
 800909a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	691a      	ldr	r2, [r3, #16]
 80090a0:	887b      	ldrh	r3, [r7, #2]
 80090a2:	4013      	ands	r3, r2
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d002      	beq.n	80090ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80090a8:	2301      	movs	r3, #1
 80090aa:	73fb      	strb	r3, [r7, #15]
 80090ac:	e001      	b.n	80090b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80090ae:	2300      	movs	r3, #0
 80090b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80090b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3714      	adds	r7, #20
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr

080090c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	460b      	mov	r3, r1
 80090ca:	807b      	strh	r3, [r7, #2]
 80090cc:	4613      	mov	r3, r2
 80090ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80090d0:	787b      	ldrb	r3, [r7, #1]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d003      	beq.n	80090de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80090d6:	887a      	ldrh	r2, [r7, #2]
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80090dc:	e002      	b.n	80090e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80090de:	887a      	ldrh	r2, [r7, #2]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80090e4:	bf00      	nop
 80090e6:	370c      	adds	r7, #12
 80090e8:	46bd      	mov	sp, r7
 80090ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ee:	4770      	bx	lr

080090f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b082      	sub	sp, #8
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	4603      	mov	r3, r0
 80090f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80090fa:	4b08      	ldr	r3, [pc, #32]	@ (800911c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80090fc:	695a      	ldr	r2, [r3, #20]
 80090fe:	88fb      	ldrh	r3, [r7, #6]
 8009100:	4013      	ands	r3, r2
 8009102:	2b00      	cmp	r3, #0
 8009104:	d006      	beq.n	8009114 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009106:	4a05      	ldr	r2, [pc, #20]	@ (800911c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009108:	88fb      	ldrh	r3, [r7, #6]
 800910a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800910c:	88fb      	ldrh	r3, [r7, #6]
 800910e:	4618      	mov	r0, r3
 8009110:	f7fb fd84 	bl	8004c1c <HAL_GPIO_EXTI_Callback>
  }
}
 8009114:	bf00      	nop
 8009116:	3708      	adds	r7, #8
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}
 800911c:	40010400 	.word	0x40010400

08009120 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009120:	b480      	push	{r7}
 8009122:	b085      	sub	sp, #20
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d141      	bne.n	80091b2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800912e:	4b4b      	ldr	r3, [pc, #300]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009136:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800913a:	d131      	bne.n	80091a0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800913c:	4b47      	ldr	r3, [pc, #284]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800913e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009142:	4a46      	ldr	r2, [pc, #280]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009144:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009148:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800914c:	4b43      	ldr	r3, [pc, #268]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009154:	4a41      	ldr	r2, [pc, #260]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009156:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800915a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800915c:	4b40      	ldr	r3, [pc, #256]	@ (8009260 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	2232      	movs	r2, #50	@ 0x32
 8009162:	fb02 f303 	mul.w	r3, r2, r3
 8009166:	4a3f      	ldr	r2, [pc, #252]	@ (8009264 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009168:	fba2 2303 	umull	r2, r3, r2, r3
 800916c:	0c9b      	lsrs	r3, r3, #18
 800916e:	3301      	adds	r3, #1
 8009170:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009172:	e002      	b.n	800917a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	3b01      	subs	r3, #1
 8009178:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800917a:	4b38      	ldr	r3, [pc, #224]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800917c:	695b      	ldr	r3, [r3, #20]
 800917e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009182:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009186:	d102      	bne.n	800918e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d1f2      	bne.n	8009174 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800918e:	4b33      	ldr	r3, [pc, #204]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009190:	695b      	ldr	r3, [r3, #20]
 8009192:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009196:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800919a:	d158      	bne.n	800924e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800919c:	2303      	movs	r3, #3
 800919e:	e057      	b.n	8009250 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80091a0:	4b2e      	ldr	r3, [pc, #184]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091a6:	4a2d      	ldr	r2, [pc, #180]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80091ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80091b0:	e04d      	b.n	800924e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091b8:	d141      	bne.n	800923e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80091ba:	4b28      	ldr	r3, [pc, #160]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80091c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091c6:	d131      	bne.n	800922c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80091c8:	4b24      	ldr	r3, [pc, #144]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091ce:	4a23      	ldr	r2, [pc, #140]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80091d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80091d8:	4b20      	ldr	r3, [pc, #128]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80091e0:	4a1e      	ldr	r2, [pc, #120]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80091e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80091e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80091e8:	4b1d      	ldr	r3, [pc, #116]	@ (8009260 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	2232      	movs	r2, #50	@ 0x32
 80091ee:	fb02 f303 	mul.w	r3, r2, r3
 80091f2:	4a1c      	ldr	r2, [pc, #112]	@ (8009264 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80091f4:	fba2 2303 	umull	r2, r3, r2, r3
 80091f8:	0c9b      	lsrs	r3, r3, #18
 80091fa:	3301      	adds	r3, #1
 80091fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80091fe:	e002      	b.n	8009206 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	3b01      	subs	r3, #1
 8009204:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009206:	4b15      	ldr	r3, [pc, #84]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009208:	695b      	ldr	r3, [r3, #20]
 800920a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800920e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009212:	d102      	bne.n	800921a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d1f2      	bne.n	8009200 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800921a:	4b10      	ldr	r3, [pc, #64]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800921c:	695b      	ldr	r3, [r3, #20]
 800921e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009222:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009226:	d112      	bne.n	800924e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009228:	2303      	movs	r3, #3
 800922a:	e011      	b.n	8009250 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800922c:	4b0b      	ldr	r3, [pc, #44]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800922e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009232:	4a0a      	ldr	r2, [pc, #40]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009234:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009238:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800923c:	e007      	b.n	800924e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800923e:	4b07      	ldr	r3, [pc, #28]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009246:	4a05      	ldr	r2, [pc, #20]	@ (800925c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009248:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800924c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800924e:	2300      	movs	r3, #0
}
 8009250:	4618      	mov	r0, r3
 8009252:	3714      	adds	r7, #20
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr
 800925c:	40007000 	.word	0x40007000
 8009260:	200000f4 	.word	0x200000f4
 8009264:	431bde83 	.word	0x431bde83

08009268 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009268:	b480      	push	{r7}
 800926a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800926c:	4b05      	ldr	r3, [pc, #20]	@ (8009284 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800926e:	689b      	ldr	r3, [r3, #8]
 8009270:	4a04      	ldr	r2, [pc, #16]	@ (8009284 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009272:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009276:	6093      	str	r3, [r2, #8]
}
 8009278:	bf00      	nop
 800927a:	46bd      	mov	sp, r7
 800927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009280:	4770      	bx	lr
 8009282:	bf00      	nop
 8009284:	40007000 	.word	0x40007000

08009288 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b088      	sub	sp, #32
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d101      	bne.n	800929a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009296:	2301      	movs	r3, #1
 8009298:	e2fe      	b.n	8009898 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f003 0301 	and.w	r3, r3, #1
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d075      	beq.n	8009392 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80092a6:	4b97      	ldr	r3, [pc, #604]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80092a8:	689b      	ldr	r3, [r3, #8]
 80092aa:	f003 030c 	and.w	r3, r3, #12
 80092ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80092b0:	4b94      	ldr	r3, [pc, #592]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80092b2:	68db      	ldr	r3, [r3, #12]
 80092b4:	f003 0303 	and.w	r3, r3, #3
 80092b8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80092ba:	69bb      	ldr	r3, [r7, #24]
 80092bc:	2b0c      	cmp	r3, #12
 80092be:	d102      	bne.n	80092c6 <HAL_RCC_OscConfig+0x3e>
 80092c0:	697b      	ldr	r3, [r7, #20]
 80092c2:	2b03      	cmp	r3, #3
 80092c4:	d002      	beq.n	80092cc <HAL_RCC_OscConfig+0x44>
 80092c6:	69bb      	ldr	r3, [r7, #24]
 80092c8:	2b08      	cmp	r3, #8
 80092ca:	d10b      	bne.n	80092e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80092cc:	4b8d      	ldr	r3, [pc, #564]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d05b      	beq.n	8009390 <HAL_RCC_OscConfig+0x108>
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	685b      	ldr	r3, [r3, #4]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d157      	bne.n	8009390 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80092e0:	2301      	movs	r3, #1
 80092e2:	e2d9      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	685b      	ldr	r3, [r3, #4]
 80092e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80092ec:	d106      	bne.n	80092fc <HAL_RCC_OscConfig+0x74>
 80092ee:	4b85      	ldr	r3, [pc, #532]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	4a84      	ldr	r2, [pc, #528]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80092f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80092f8:	6013      	str	r3, [r2, #0]
 80092fa:	e01d      	b.n	8009338 <HAL_RCC_OscConfig+0xb0>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	685b      	ldr	r3, [r3, #4]
 8009300:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009304:	d10c      	bne.n	8009320 <HAL_RCC_OscConfig+0x98>
 8009306:	4b7f      	ldr	r3, [pc, #508]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4a7e      	ldr	r2, [pc, #504]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 800930c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009310:	6013      	str	r3, [r2, #0]
 8009312:	4b7c      	ldr	r3, [pc, #496]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4a7b      	ldr	r2, [pc, #492]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 8009318:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800931c:	6013      	str	r3, [r2, #0]
 800931e:	e00b      	b.n	8009338 <HAL_RCC_OscConfig+0xb0>
 8009320:	4b78      	ldr	r3, [pc, #480]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	4a77      	ldr	r2, [pc, #476]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 8009326:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800932a:	6013      	str	r3, [r2, #0]
 800932c:	4b75      	ldr	r3, [pc, #468]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a74      	ldr	r2, [pc, #464]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 8009332:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009336:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	685b      	ldr	r3, [r3, #4]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d013      	beq.n	8009368 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009340:	f7fd fc5e 	bl	8006c00 <HAL_GetTick>
 8009344:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009346:	e008      	b.n	800935a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009348:	f7fd fc5a 	bl	8006c00 <HAL_GetTick>
 800934c:	4602      	mov	r2, r0
 800934e:	693b      	ldr	r3, [r7, #16]
 8009350:	1ad3      	subs	r3, r2, r3
 8009352:	2b64      	cmp	r3, #100	@ 0x64
 8009354:	d901      	bls.n	800935a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009356:	2303      	movs	r3, #3
 8009358:	e29e      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800935a:	4b6a      	ldr	r3, [pc, #424]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009362:	2b00      	cmp	r3, #0
 8009364:	d0f0      	beq.n	8009348 <HAL_RCC_OscConfig+0xc0>
 8009366:	e014      	b.n	8009392 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009368:	f7fd fc4a 	bl	8006c00 <HAL_GetTick>
 800936c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800936e:	e008      	b.n	8009382 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009370:	f7fd fc46 	bl	8006c00 <HAL_GetTick>
 8009374:	4602      	mov	r2, r0
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	1ad3      	subs	r3, r2, r3
 800937a:	2b64      	cmp	r3, #100	@ 0x64
 800937c:	d901      	bls.n	8009382 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800937e:	2303      	movs	r3, #3
 8009380:	e28a      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009382:	4b60      	ldr	r3, [pc, #384]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800938a:	2b00      	cmp	r3, #0
 800938c:	d1f0      	bne.n	8009370 <HAL_RCC_OscConfig+0xe8>
 800938e:	e000      	b.n	8009392 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009390:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f003 0302 	and.w	r3, r3, #2
 800939a:	2b00      	cmp	r3, #0
 800939c:	d075      	beq.n	800948a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800939e:	4b59      	ldr	r3, [pc, #356]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80093a0:	689b      	ldr	r3, [r3, #8]
 80093a2:	f003 030c 	and.w	r3, r3, #12
 80093a6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80093a8:	4b56      	ldr	r3, [pc, #344]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80093aa:	68db      	ldr	r3, [r3, #12]
 80093ac:	f003 0303 	and.w	r3, r3, #3
 80093b0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80093b2:	69bb      	ldr	r3, [r7, #24]
 80093b4:	2b0c      	cmp	r3, #12
 80093b6:	d102      	bne.n	80093be <HAL_RCC_OscConfig+0x136>
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	2b02      	cmp	r3, #2
 80093bc:	d002      	beq.n	80093c4 <HAL_RCC_OscConfig+0x13c>
 80093be:	69bb      	ldr	r3, [r7, #24]
 80093c0:	2b04      	cmp	r3, #4
 80093c2:	d11f      	bne.n	8009404 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80093c4:	4b4f      	ldr	r3, [pc, #316]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d005      	beq.n	80093dc <HAL_RCC_OscConfig+0x154>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	68db      	ldr	r3, [r3, #12]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d101      	bne.n	80093dc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80093d8:	2301      	movs	r3, #1
 80093da:	e25d      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80093dc:	4b49      	ldr	r3, [pc, #292]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80093de:	685b      	ldr	r3, [r3, #4]
 80093e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	691b      	ldr	r3, [r3, #16]
 80093e8:	061b      	lsls	r3, r3, #24
 80093ea:	4946      	ldr	r1, [pc, #280]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80093ec:	4313      	orrs	r3, r2
 80093ee:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80093f0:	4b45      	ldr	r3, [pc, #276]	@ (8009508 <HAL_RCC_OscConfig+0x280>)
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	4618      	mov	r0, r3
 80093f6:	f7fd fbb7 	bl	8006b68 <HAL_InitTick>
 80093fa:	4603      	mov	r3, r0
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d043      	beq.n	8009488 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009400:	2301      	movs	r3, #1
 8009402:	e249      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	68db      	ldr	r3, [r3, #12]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d023      	beq.n	8009454 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800940c:	4b3d      	ldr	r3, [pc, #244]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4a3c      	ldr	r2, [pc, #240]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 8009412:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009416:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009418:	f7fd fbf2 	bl	8006c00 <HAL_GetTick>
 800941c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800941e:	e008      	b.n	8009432 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009420:	f7fd fbee 	bl	8006c00 <HAL_GetTick>
 8009424:	4602      	mov	r2, r0
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	1ad3      	subs	r3, r2, r3
 800942a:	2b02      	cmp	r3, #2
 800942c:	d901      	bls.n	8009432 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800942e:	2303      	movs	r3, #3
 8009430:	e232      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009432:	4b34      	ldr	r3, [pc, #208]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800943a:	2b00      	cmp	r3, #0
 800943c:	d0f0      	beq.n	8009420 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800943e:	4b31      	ldr	r3, [pc, #196]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 8009440:	685b      	ldr	r3, [r3, #4]
 8009442:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	691b      	ldr	r3, [r3, #16]
 800944a:	061b      	lsls	r3, r3, #24
 800944c:	492d      	ldr	r1, [pc, #180]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 800944e:	4313      	orrs	r3, r2
 8009450:	604b      	str	r3, [r1, #4]
 8009452:	e01a      	b.n	800948a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009454:	4b2b      	ldr	r3, [pc, #172]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	4a2a      	ldr	r2, [pc, #168]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 800945a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800945e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009460:	f7fd fbce 	bl	8006c00 <HAL_GetTick>
 8009464:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009466:	e008      	b.n	800947a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009468:	f7fd fbca 	bl	8006c00 <HAL_GetTick>
 800946c:	4602      	mov	r2, r0
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	1ad3      	subs	r3, r2, r3
 8009472:	2b02      	cmp	r3, #2
 8009474:	d901      	bls.n	800947a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009476:	2303      	movs	r3, #3
 8009478:	e20e      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800947a:	4b22      	ldr	r3, [pc, #136]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009482:	2b00      	cmp	r3, #0
 8009484:	d1f0      	bne.n	8009468 <HAL_RCC_OscConfig+0x1e0>
 8009486:	e000      	b.n	800948a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009488:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f003 0308 	and.w	r3, r3, #8
 8009492:	2b00      	cmp	r3, #0
 8009494:	d041      	beq.n	800951a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	695b      	ldr	r3, [r3, #20]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d01c      	beq.n	80094d8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800949e:	4b19      	ldr	r3, [pc, #100]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80094a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094a4:	4a17      	ldr	r2, [pc, #92]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80094a6:	f043 0301 	orr.w	r3, r3, #1
 80094aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094ae:	f7fd fba7 	bl	8006c00 <HAL_GetTick>
 80094b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80094b4:	e008      	b.n	80094c8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80094b6:	f7fd fba3 	bl	8006c00 <HAL_GetTick>
 80094ba:	4602      	mov	r2, r0
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	1ad3      	subs	r3, r2, r3
 80094c0:	2b02      	cmp	r3, #2
 80094c2:	d901      	bls.n	80094c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80094c4:	2303      	movs	r3, #3
 80094c6:	e1e7      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80094c8:	4b0e      	ldr	r3, [pc, #56]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80094ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094ce:	f003 0302 	and.w	r3, r3, #2
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d0ef      	beq.n	80094b6 <HAL_RCC_OscConfig+0x22e>
 80094d6:	e020      	b.n	800951a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80094d8:	4b0a      	ldr	r3, [pc, #40]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80094da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80094de:	4a09      	ldr	r2, [pc, #36]	@ (8009504 <HAL_RCC_OscConfig+0x27c>)
 80094e0:	f023 0301 	bic.w	r3, r3, #1
 80094e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094e8:	f7fd fb8a 	bl	8006c00 <HAL_GetTick>
 80094ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80094ee:	e00d      	b.n	800950c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80094f0:	f7fd fb86 	bl	8006c00 <HAL_GetTick>
 80094f4:	4602      	mov	r2, r0
 80094f6:	693b      	ldr	r3, [r7, #16]
 80094f8:	1ad3      	subs	r3, r2, r3
 80094fa:	2b02      	cmp	r3, #2
 80094fc:	d906      	bls.n	800950c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80094fe:	2303      	movs	r3, #3
 8009500:	e1ca      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
 8009502:	bf00      	nop
 8009504:	40021000 	.word	0x40021000
 8009508:	200000f8 	.word	0x200000f8
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800950c:	4b8c      	ldr	r3, [pc, #560]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 800950e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009512:	f003 0302 	and.w	r3, r3, #2
 8009516:	2b00      	cmp	r3, #0
 8009518:	d1ea      	bne.n	80094f0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f003 0304 	and.w	r3, r3, #4
 8009522:	2b00      	cmp	r3, #0
 8009524:	f000 80a6 	beq.w	8009674 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009528:	2300      	movs	r3, #0
 800952a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800952c:	4b84      	ldr	r3, [pc, #528]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 800952e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009530:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009534:	2b00      	cmp	r3, #0
 8009536:	d101      	bne.n	800953c <HAL_RCC_OscConfig+0x2b4>
 8009538:	2301      	movs	r3, #1
 800953a:	e000      	b.n	800953e <HAL_RCC_OscConfig+0x2b6>
 800953c:	2300      	movs	r3, #0
 800953e:	2b00      	cmp	r3, #0
 8009540:	d00d      	beq.n	800955e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009542:	4b7f      	ldr	r3, [pc, #508]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 8009544:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009546:	4a7e      	ldr	r2, [pc, #504]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 8009548:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800954c:	6593      	str	r3, [r2, #88]	@ 0x58
 800954e:	4b7c      	ldr	r3, [pc, #496]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 8009550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009552:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009556:	60fb      	str	r3, [r7, #12]
 8009558:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800955a:	2301      	movs	r3, #1
 800955c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800955e:	4b79      	ldr	r3, [pc, #484]	@ (8009744 <HAL_RCC_OscConfig+0x4bc>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009566:	2b00      	cmp	r3, #0
 8009568:	d118      	bne.n	800959c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800956a:	4b76      	ldr	r3, [pc, #472]	@ (8009744 <HAL_RCC_OscConfig+0x4bc>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a75      	ldr	r2, [pc, #468]	@ (8009744 <HAL_RCC_OscConfig+0x4bc>)
 8009570:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009574:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009576:	f7fd fb43 	bl	8006c00 <HAL_GetTick>
 800957a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800957c:	e008      	b.n	8009590 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800957e:	f7fd fb3f 	bl	8006c00 <HAL_GetTick>
 8009582:	4602      	mov	r2, r0
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	1ad3      	subs	r3, r2, r3
 8009588:	2b02      	cmp	r3, #2
 800958a:	d901      	bls.n	8009590 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800958c:	2303      	movs	r3, #3
 800958e:	e183      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009590:	4b6c      	ldr	r3, [pc, #432]	@ (8009744 <HAL_RCC_OscConfig+0x4bc>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009598:	2b00      	cmp	r3, #0
 800959a:	d0f0      	beq.n	800957e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	689b      	ldr	r3, [r3, #8]
 80095a0:	2b01      	cmp	r3, #1
 80095a2:	d108      	bne.n	80095b6 <HAL_RCC_OscConfig+0x32e>
 80095a4:	4b66      	ldr	r3, [pc, #408]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 80095a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095aa:	4a65      	ldr	r2, [pc, #404]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 80095ac:	f043 0301 	orr.w	r3, r3, #1
 80095b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80095b4:	e024      	b.n	8009600 <HAL_RCC_OscConfig+0x378>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	689b      	ldr	r3, [r3, #8]
 80095ba:	2b05      	cmp	r3, #5
 80095bc:	d110      	bne.n	80095e0 <HAL_RCC_OscConfig+0x358>
 80095be:	4b60      	ldr	r3, [pc, #384]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 80095c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095c4:	4a5e      	ldr	r2, [pc, #376]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 80095c6:	f043 0304 	orr.w	r3, r3, #4
 80095ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80095ce:	4b5c      	ldr	r3, [pc, #368]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 80095d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095d4:	4a5a      	ldr	r2, [pc, #360]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 80095d6:	f043 0301 	orr.w	r3, r3, #1
 80095da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80095de:	e00f      	b.n	8009600 <HAL_RCC_OscConfig+0x378>
 80095e0:	4b57      	ldr	r3, [pc, #348]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 80095e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095e6:	4a56      	ldr	r2, [pc, #344]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 80095e8:	f023 0301 	bic.w	r3, r3, #1
 80095ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80095f0:	4b53      	ldr	r3, [pc, #332]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 80095f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095f6:	4a52      	ldr	r2, [pc, #328]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 80095f8:	f023 0304 	bic.w	r3, r3, #4
 80095fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	689b      	ldr	r3, [r3, #8]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d016      	beq.n	8009636 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009608:	f7fd fafa 	bl	8006c00 <HAL_GetTick>
 800960c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800960e:	e00a      	b.n	8009626 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009610:	f7fd faf6 	bl	8006c00 <HAL_GetTick>
 8009614:	4602      	mov	r2, r0
 8009616:	693b      	ldr	r3, [r7, #16]
 8009618:	1ad3      	subs	r3, r2, r3
 800961a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800961e:	4293      	cmp	r3, r2
 8009620:	d901      	bls.n	8009626 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8009622:	2303      	movs	r3, #3
 8009624:	e138      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009626:	4b46      	ldr	r3, [pc, #280]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 8009628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800962c:	f003 0302 	and.w	r3, r3, #2
 8009630:	2b00      	cmp	r3, #0
 8009632:	d0ed      	beq.n	8009610 <HAL_RCC_OscConfig+0x388>
 8009634:	e015      	b.n	8009662 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009636:	f7fd fae3 	bl	8006c00 <HAL_GetTick>
 800963a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800963c:	e00a      	b.n	8009654 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800963e:	f7fd fadf 	bl	8006c00 <HAL_GetTick>
 8009642:	4602      	mov	r2, r0
 8009644:	693b      	ldr	r3, [r7, #16]
 8009646:	1ad3      	subs	r3, r2, r3
 8009648:	f241 3288 	movw	r2, #5000	@ 0x1388
 800964c:	4293      	cmp	r3, r2
 800964e:	d901      	bls.n	8009654 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8009650:	2303      	movs	r3, #3
 8009652:	e121      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009654:	4b3a      	ldr	r3, [pc, #232]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 8009656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800965a:	f003 0302 	and.w	r3, r3, #2
 800965e:	2b00      	cmp	r3, #0
 8009660:	d1ed      	bne.n	800963e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009662:	7ffb      	ldrb	r3, [r7, #31]
 8009664:	2b01      	cmp	r3, #1
 8009666:	d105      	bne.n	8009674 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009668:	4b35      	ldr	r3, [pc, #212]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 800966a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800966c:	4a34      	ldr	r2, [pc, #208]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 800966e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009672:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f003 0320 	and.w	r3, r3, #32
 800967c:	2b00      	cmp	r3, #0
 800967e:	d03c      	beq.n	80096fa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	699b      	ldr	r3, [r3, #24]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d01c      	beq.n	80096c2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009688:	4b2d      	ldr	r3, [pc, #180]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 800968a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800968e:	4a2c      	ldr	r2, [pc, #176]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 8009690:	f043 0301 	orr.w	r3, r3, #1
 8009694:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009698:	f7fd fab2 	bl	8006c00 <HAL_GetTick>
 800969c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800969e:	e008      	b.n	80096b2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80096a0:	f7fd faae 	bl	8006c00 <HAL_GetTick>
 80096a4:	4602      	mov	r2, r0
 80096a6:	693b      	ldr	r3, [r7, #16]
 80096a8:	1ad3      	subs	r3, r2, r3
 80096aa:	2b02      	cmp	r3, #2
 80096ac:	d901      	bls.n	80096b2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80096ae:	2303      	movs	r3, #3
 80096b0:	e0f2      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80096b2:	4b23      	ldr	r3, [pc, #140]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 80096b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80096b8:	f003 0302 	and.w	r3, r3, #2
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d0ef      	beq.n	80096a0 <HAL_RCC_OscConfig+0x418>
 80096c0:	e01b      	b.n	80096fa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80096c2:	4b1f      	ldr	r3, [pc, #124]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 80096c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80096c8:	4a1d      	ldr	r2, [pc, #116]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 80096ca:	f023 0301 	bic.w	r3, r3, #1
 80096ce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096d2:	f7fd fa95 	bl	8006c00 <HAL_GetTick>
 80096d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80096d8:	e008      	b.n	80096ec <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80096da:	f7fd fa91 	bl	8006c00 <HAL_GetTick>
 80096de:	4602      	mov	r2, r0
 80096e0:	693b      	ldr	r3, [r7, #16]
 80096e2:	1ad3      	subs	r3, r2, r3
 80096e4:	2b02      	cmp	r3, #2
 80096e6:	d901      	bls.n	80096ec <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80096e8:	2303      	movs	r3, #3
 80096ea:	e0d5      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80096ec:	4b14      	ldr	r3, [pc, #80]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 80096ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80096f2:	f003 0302 	and.w	r3, r3, #2
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d1ef      	bne.n	80096da <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	69db      	ldr	r3, [r3, #28]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	f000 80c9 	beq.w	8009896 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009704:	4b0e      	ldr	r3, [pc, #56]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 8009706:	689b      	ldr	r3, [r3, #8]
 8009708:	f003 030c 	and.w	r3, r3, #12
 800970c:	2b0c      	cmp	r3, #12
 800970e:	f000 8083 	beq.w	8009818 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	69db      	ldr	r3, [r3, #28]
 8009716:	2b02      	cmp	r3, #2
 8009718:	d15e      	bne.n	80097d8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800971a:	4b09      	ldr	r3, [pc, #36]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4a08      	ldr	r2, [pc, #32]	@ (8009740 <HAL_RCC_OscConfig+0x4b8>)
 8009720:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009724:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009726:	f7fd fa6b 	bl	8006c00 <HAL_GetTick>
 800972a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800972c:	e00c      	b.n	8009748 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800972e:	f7fd fa67 	bl	8006c00 <HAL_GetTick>
 8009732:	4602      	mov	r2, r0
 8009734:	693b      	ldr	r3, [r7, #16]
 8009736:	1ad3      	subs	r3, r2, r3
 8009738:	2b02      	cmp	r3, #2
 800973a:	d905      	bls.n	8009748 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800973c:	2303      	movs	r3, #3
 800973e:	e0ab      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
 8009740:	40021000 	.word	0x40021000
 8009744:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009748:	4b55      	ldr	r3, [pc, #340]	@ (80098a0 <HAL_RCC_OscConfig+0x618>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009750:	2b00      	cmp	r3, #0
 8009752:	d1ec      	bne.n	800972e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009754:	4b52      	ldr	r3, [pc, #328]	@ (80098a0 <HAL_RCC_OscConfig+0x618>)
 8009756:	68da      	ldr	r2, [r3, #12]
 8009758:	4b52      	ldr	r3, [pc, #328]	@ (80098a4 <HAL_RCC_OscConfig+0x61c>)
 800975a:	4013      	ands	r3, r2
 800975c:	687a      	ldr	r2, [r7, #4]
 800975e:	6a11      	ldr	r1, [r2, #32]
 8009760:	687a      	ldr	r2, [r7, #4]
 8009762:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009764:	3a01      	subs	r2, #1
 8009766:	0112      	lsls	r2, r2, #4
 8009768:	4311      	orrs	r1, r2
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800976e:	0212      	lsls	r2, r2, #8
 8009770:	4311      	orrs	r1, r2
 8009772:	687a      	ldr	r2, [r7, #4]
 8009774:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009776:	0852      	lsrs	r2, r2, #1
 8009778:	3a01      	subs	r2, #1
 800977a:	0552      	lsls	r2, r2, #21
 800977c:	4311      	orrs	r1, r2
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8009782:	0852      	lsrs	r2, r2, #1
 8009784:	3a01      	subs	r2, #1
 8009786:	0652      	lsls	r2, r2, #25
 8009788:	4311      	orrs	r1, r2
 800978a:	687a      	ldr	r2, [r7, #4]
 800978c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800978e:	06d2      	lsls	r2, r2, #27
 8009790:	430a      	orrs	r2, r1
 8009792:	4943      	ldr	r1, [pc, #268]	@ (80098a0 <HAL_RCC_OscConfig+0x618>)
 8009794:	4313      	orrs	r3, r2
 8009796:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009798:	4b41      	ldr	r3, [pc, #260]	@ (80098a0 <HAL_RCC_OscConfig+0x618>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4a40      	ldr	r2, [pc, #256]	@ (80098a0 <HAL_RCC_OscConfig+0x618>)
 800979e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80097a2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80097a4:	4b3e      	ldr	r3, [pc, #248]	@ (80098a0 <HAL_RCC_OscConfig+0x618>)
 80097a6:	68db      	ldr	r3, [r3, #12]
 80097a8:	4a3d      	ldr	r2, [pc, #244]	@ (80098a0 <HAL_RCC_OscConfig+0x618>)
 80097aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80097ae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097b0:	f7fd fa26 	bl	8006c00 <HAL_GetTick>
 80097b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80097b6:	e008      	b.n	80097ca <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80097b8:	f7fd fa22 	bl	8006c00 <HAL_GetTick>
 80097bc:	4602      	mov	r2, r0
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	1ad3      	subs	r3, r2, r3
 80097c2:	2b02      	cmp	r3, #2
 80097c4:	d901      	bls.n	80097ca <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80097c6:	2303      	movs	r3, #3
 80097c8:	e066      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80097ca:	4b35      	ldr	r3, [pc, #212]	@ (80098a0 <HAL_RCC_OscConfig+0x618>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d0f0      	beq.n	80097b8 <HAL_RCC_OscConfig+0x530>
 80097d6:	e05e      	b.n	8009896 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80097d8:	4b31      	ldr	r3, [pc, #196]	@ (80098a0 <HAL_RCC_OscConfig+0x618>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	4a30      	ldr	r2, [pc, #192]	@ (80098a0 <HAL_RCC_OscConfig+0x618>)
 80097de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80097e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097e4:	f7fd fa0c 	bl	8006c00 <HAL_GetTick>
 80097e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80097ea:	e008      	b.n	80097fe <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80097ec:	f7fd fa08 	bl	8006c00 <HAL_GetTick>
 80097f0:	4602      	mov	r2, r0
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	1ad3      	subs	r3, r2, r3
 80097f6:	2b02      	cmp	r3, #2
 80097f8:	d901      	bls.n	80097fe <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80097fa:	2303      	movs	r3, #3
 80097fc:	e04c      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80097fe:	4b28      	ldr	r3, [pc, #160]	@ (80098a0 <HAL_RCC_OscConfig+0x618>)
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009806:	2b00      	cmp	r3, #0
 8009808:	d1f0      	bne.n	80097ec <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800980a:	4b25      	ldr	r3, [pc, #148]	@ (80098a0 <HAL_RCC_OscConfig+0x618>)
 800980c:	68da      	ldr	r2, [r3, #12]
 800980e:	4924      	ldr	r1, [pc, #144]	@ (80098a0 <HAL_RCC_OscConfig+0x618>)
 8009810:	4b25      	ldr	r3, [pc, #148]	@ (80098a8 <HAL_RCC_OscConfig+0x620>)
 8009812:	4013      	ands	r3, r2
 8009814:	60cb      	str	r3, [r1, #12]
 8009816:	e03e      	b.n	8009896 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	69db      	ldr	r3, [r3, #28]
 800981c:	2b01      	cmp	r3, #1
 800981e:	d101      	bne.n	8009824 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009820:	2301      	movs	r3, #1
 8009822:	e039      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8009824:	4b1e      	ldr	r3, [pc, #120]	@ (80098a0 <HAL_RCC_OscConfig+0x618>)
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	f003 0203 	and.w	r2, r3, #3
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	6a1b      	ldr	r3, [r3, #32]
 8009834:	429a      	cmp	r2, r3
 8009836:	d12c      	bne.n	8009892 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009842:	3b01      	subs	r3, #1
 8009844:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009846:	429a      	cmp	r2, r3
 8009848:	d123      	bne.n	8009892 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009854:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009856:	429a      	cmp	r2, r3
 8009858:	d11b      	bne.n	8009892 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009864:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8009866:	429a      	cmp	r2, r3
 8009868:	d113      	bne.n	8009892 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800986a:	697b      	ldr	r3, [r7, #20]
 800986c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009874:	085b      	lsrs	r3, r3, #1
 8009876:	3b01      	subs	r3, #1
 8009878:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800987a:	429a      	cmp	r2, r3
 800987c:	d109      	bne.n	8009892 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800987e:	697b      	ldr	r3, [r7, #20]
 8009880:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009888:	085b      	lsrs	r3, r3, #1
 800988a:	3b01      	subs	r3, #1
 800988c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800988e:	429a      	cmp	r2, r3
 8009890:	d001      	beq.n	8009896 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8009892:	2301      	movs	r3, #1
 8009894:	e000      	b.n	8009898 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8009896:	2300      	movs	r3, #0
}
 8009898:	4618      	mov	r0, r3
 800989a:	3720      	adds	r7, #32
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}
 80098a0:	40021000 	.word	0x40021000
 80098a4:	019f800c 	.word	0x019f800c
 80098a8:	feeefffc 	.word	0xfeeefffc

080098ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b086      	sub	sp, #24
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80098b6:	2300      	movs	r3, #0
 80098b8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d101      	bne.n	80098c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80098c0:	2301      	movs	r3, #1
 80098c2:	e11e      	b.n	8009b02 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80098c4:	4b91      	ldr	r3, [pc, #580]	@ (8009b0c <HAL_RCC_ClockConfig+0x260>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f003 030f 	and.w	r3, r3, #15
 80098cc:	683a      	ldr	r2, [r7, #0]
 80098ce:	429a      	cmp	r2, r3
 80098d0:	d910      	bls.n	80098f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80098d2:	4b8e      	ldr	r3, [pc, #568]	@ (8009b0c <HAL_RCC_ClockConfig+0x260>)
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f023 020f 	bic.w	r2, r3, #15
 80098da:	498c      	ldr	r1, [pc, #560]	@ (8009b0c <HAL_RCC_ClockConfig+0x260>)
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	4313      	orrs	r3, r2
 80098e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80098e2:	4b8a      	ldr	r3, [pc, #552]	@ (8009b0c <HAL_RCC_ClockConfig+0x260>)
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f003 030f 	and.w	r3, r3, #15
 80098ea:	683a      	ldr	r2, [r7, #0]
 80098ec:	429a      	cmp	r2, r3
 80098ee:	d001      	beq.n	80098f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80098f0:	2301      	movs	r3, #1
 80098f2:	e106      	b.n	8009b02 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f003 0301 	and.w	r3, r3, #1
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d073      	beq.n	80099e8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	2b03      	cmp	r3, #3
 8009906:	d129      	bne.n	800995c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009908:	4b81      	ldr	r3, [pc, #516]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009910:	2b00      	cmp	r3, #0
 8009912:	d101      	bne.n	8009918 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8009914:	2301      	movs	r3, #1
 8009916:	e0f4      	b.n	8009b02 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009918:	f000 f99e 	bl	8009c58 <RCC_GetSysClockFreqFromPLLSource>
 800991c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	4a7c      	ldr	r2, [pc, #496]	@ (8009b14 <HAL_RCC_ClockConfig+0x268>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d93f      	bls.n	80099a6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8009926:	4b7a      	ldr	r3, [pc, #488]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009928:	689b      	ldr	r3, [r3, #8]
 800992a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800992e:	2b00      	cmp	r3, #0
 8009930:	d009      	beq.n	8009946 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800993a:	2b00      	cmp	r3, #0
 800993c:	d033      	beq.n	80099a6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8009942:	2b00      	cmp	r3, #0
 8009944:	d12f      	bne.n	80099a6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009946:	4b72      	ldr	r3, [pc, #456]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009948:	689b      	ldr	r3, [r3, #8]
 800994a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800994e:	4a70      	ldr	r2, [pc, #448]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009950:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009954:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8009956:	2380      	movs	r3, #128	@ 0x80
 8009958:	617b      	str	r3, [r7, #20]
 800995a:	e024      	b.n	80099a6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	2b02      	cmp	r3, #2
 8009962:	d107      	bne.n	8009974 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009964:	4b6a      	ldr	r3, [pc, #424]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800996c:	2b00      	cmp	r3, #0
 800996e:	d109      	bne.n	8009984 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009970:	2301      	movs	r3, #1
 8009972:	e0c6      	b.n	8009b02 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009974:	4b66      	ldr	r3, [pc, #408]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800997c:	2b00      	cmp	r3, #0
 800997e:	d101      	bne.n	8009984 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8009980:	2301      	movs	r3, #1
 8009982:	e0be      	b.n	8009b02 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8009984:	f000 f8ce 	bl	8009b24 <HAL_RCC_GetSysClockFreq>
 8009988:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800998a:	693b      	ldr	r3, [r7, #16]
 800998c:	4a61      	ldr	r2, [pc, #388]	@ (8009b14 <HAL_RCC_ClockConfig+0x268>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d909      	bls.n	80099a6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8009992:	4b5f      	ldr	r3, [pc, #380]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009994:	689b      	ldr	r3, [r3, #8]
 8009996:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800999a:	4a5d      	ldr	r2, [pc, #372]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 800999c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80099a0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80099a2:	2380      	movs	r3, #128	@ 0x80
 80099a4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80099a6:	4b5a      	ldr	r3, [pc, #360]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 80099a8:	689b      	ldr	r3, [r3, #8]
 80099aa:	f023 0203 	bic.w	r2, r3, #3
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	685b      	ldr	r3, [r3, #4]
 80099b2:	4957      	ldr	r1, [pc, #348]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 80099b4:	4313      	orrs	r3, r2
 80099b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80099b8:	f7fd f922 	bl	8006c00 <HAL_GetTick>
 80099bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099be:	e00a      	b.n	80099d6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80099c0:	f7fd f91e 	bl	8006c00 <HAL_GetTick>
 80099c4:	4602      	mov	r2, r0
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	1ad3      	subs	r3, r2, r3
 80099ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d901      	bls.n	80099d6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80099d2:	2303      	movs	r3, #3
 80099d4:	e095      	b.n	8009b02 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099d6:	4b4e      	ldr	r3, [pc, #312]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 80099d8:	689b      	ldr	r3, [r3, #8]
 80099da:	f003 020c 	and.w	r2, r3, #12
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	685b      	ldr	r3, [r3, #4]
 80099e2:	009b      	lsls	r3, r3, #2
 80099e4:	429a      	cmp	r2, r3
 80099e6:	d1eb      	bne.n	80099c0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f003 0302 	and.w	r3, r3, #2
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d023      	beq.n	8009a3c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	f003 0304 	and.w	r3, r3, #4
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d005      	beq.n	8009a0c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009a00:	4b43      	ldr	r3, [pc, #268]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009a02:	689b      	ldr	r3, [r3, #8]
 8009a04:	4a42      	ldr	r2, [pc, #264]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009a06:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009a0a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	f003 0308 	and.w	r3, r3, #8
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d007      	beq.n	8009a28 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009a18:	4b3d      	ldr	r3, [pc, #244]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009a1a:	689b      	ldr	r3, [r3, #8]
 8009a1c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009a20:	4a3b      	ldr	r2, [pc, #236]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009a22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009a26:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009a28:	4b39      	ldr	r3, [pc, #228]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009a2a:	689b      	ldr	r3, [r3, #8]
 8009a2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	4936      	ldr	r1, [pc, #216]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009a36:	4313      	orrs	r3, r2
 8009a38:	608b      	str	r3, [r1, #8]
 8009a3a:	e008      	b.n	8009a4e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	2b80      	cmp	r3, #128	@ 0x80
 8009a40:	d105      	bne.n	8009a4e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8009a42:	4b33      	ldr	r3, [pc, #204]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009a44:	689b      	ldr	r3, [r3, #8]
 8009a46:	4a32      	ldr	r2, [pc, #200]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009a48:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009a4c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009a4e:	4b2f      	ldr	r3, [pc, #188]	@ (8009b0c <HAL_RCC_ClockConfig+0x260>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f003 030f 	and.w	r3, r3, #15
 8009a56:	683a      	ldr	r2, [r7, #0]
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	d21d      	bcs.n	8009a98 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009a5c:	4b2b      	ldr	r3, [pc, #172]	@ (8009b0c <HAL_RCC_ClockConfig+0x260>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f023 020f 	bic.w	r2, r3, #15
 8009a64:	4929      	ldr	r1, [pc, #164]	@ (8009b0c <HAL_RCC_ClockConfig+0x260>)
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	4313      	orrs	r3, r2
 8009a6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8009a6c:	f7fd f8c8 	bl	8006c00 <HAL_GetTick>
 8009a70:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a72:	e00a      	b.n	8009a8a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009a74:	f7fd f8c4 	bl	8006c00 <HAL_GetTick>
 8009a78:	4602      	mov	r2, r0
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	1ad3      	subs	r3, r2, r3
 8009a7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a82:	4293      	cmp	r3, r2
 8009a84:	d901      	bls.n	8009a8a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8009a86:	2303      	movs	r3, #3
 8009a88:	e03b      	b.n	8009b02 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a8a:	4b20      	ldr	r3, [pc, #128]	@ (8009b0c <HAL_RCC_ClockConfig+0x260>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	f003 030f 	and.w	r3, r3, #15
 8009a92:	683a      	ldr	r2, [r7, #0]
 8009a94:	429a      	cmp	r2, r3
 8009a96:	d1ed      	bne.n	8009a74 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	f003 0304 	and.w	r3, r3, #4
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d008      	beq.n	8009ab6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009aa4:	4b1a      	ldr	r3, [pc, #104]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009aa6:	689b      	ldr	r3, [r3, #8]
 8009aa8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	68db      	ldr	r3, [r3, #12]
 8009ab0:	4917      	ldr	r1, [pc, #92]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f003 0308 	and.w	r3, r3, #8
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d009      	beq.n	8009ad6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009ac2:	4b13      	ldr	r3, [pc, #76]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	691b      	ldr	r3, [r3, #16]
 8009ace:	00db      	lsls	r3, r3, #3
 8009ad0:	490f      	ldr	r1, [pc, #60]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009ad6:	f000 f825 	bl	8009b24 <HAL_RCC_GetSysClockFreq>
 8009ada:	4602      	mov	r2, r0
 8009adc:	4b0c      	ldr	r3, [pc, #48]	@ (8009b10 <HAL_RCC_ClockConfig+0x264>)
 8009ade:	689b      	ldr	r3, [r3, #8]
 8009ae0:	091b      	lsrs	r3, r3, #4
 8009ae2:	f003 030f 	and.w	r3, r3, #15
 8009ae6:	490c      	ldr	r1, [pc, #48]	@ (8009b18 <HAL_RCC_ClockConfig+0x26c>)
 8009ae8:	5ccb      	ldrb	r3, [r1, r3]
 8009aea:	f003 031f 	and.w	r3, r3, #31
 8009aee:	fa22 f303 	lsr.w	r3, r2, r3
 8009af2:	4a0a      	ldr	r2, [pc, #40]	@ (8009b1c <HAL_RCC_ClockConfig+0x270>)
 8009af4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8009af6:	4b0a      	ldr	r3, [pc, #40]	@ (8009b20 <HAL_RCC_ClockConfig+0x274>)
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	4618      	mov	r0, r3
 8009afc:	f7fd f834 	bl	8006b68 <HAL_InitTick>
 8009b00:	4603      	mov	r3, r0
}
 8009b02:	4618      	mov	r0, r3
 8009b04:	3718      	adds	r7, #24
 8009b06:	46bd      	mov	sp, r7
 8009b08:	bd80      	pop	{r7, pc}
 8009b0a:	bf00      	nop
 8009b0c:	40022000 	.word	0x40022000
 8009b10:	40021000 	.word	0x40021000
 8009b14:	04c4b400 	.word	0x04c4b400
 8009b18:	08010098 	.word	0x08010098
 8009b1c:	200000f4 	.word	0x200000f4
 8009b20:	200000f8 	.word	0x200000f8

08009b24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b087      	sub	sp, #28
 8009b28:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009b2a:	4b2c      	ldr	r3, [pc, #176]	@ (8009bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b2c:	689b      	ldr	r3, [r3, #8]
 8009b2e:	f003 030c 	and.w	r3, r3, #12
 8009b32:	2b04      	cmp	r3, #4
 8009b34:	d102      	bne.n	8009b3c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009b36:	4b2a      	ldr	r3, [pc, #168]	@ (8009be0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009b38:	613b      	str	r3, [r7, #16]
 8009b3a:	e047      	b.n	8009bcc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009b3c:	4b27      	ldr	r3, [pc, #156]	@ (8009bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b3e:	689b      	ldr	r3, [r3, #8]
 8009b40:	f003 030c 	and.w	r3, r3, #12
 8009b44:	2b08      	cmp	r3, #8
 8009b46:	d102      	bne.n	8009b4e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009b48:	4b26      	ldr	r3, [pc, #152]	@ (8009be4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009b4a:	613b      	str	r3, [r7, #16]
 8009b4c:	e03e      	b.n	8009bcc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009b4e:	4b23      	ldr	r3, [pc, #140]	@ (8009bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b50:	689b      	ldr	r3, [r3, #8]
 8009b52:	f003 030c 	and.w	r3, r3, #12
 8009b56:	2b0c      	cmp	r3, #12
 8009b58:	d136      	bne.n	8009bc8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009b5a:	4b20      	ldr	r3, [pc, #128]	@ (8009bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b5c:	68db      	ldr	r3, [r3, #12]
 8009b5e:	f003 0303 	and.w	r3, r3, #3
 8009b62:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009b64:	4b1d      	ldr	r3, [pc, #116]	@ (8009bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b66:	68db      	ldr	r3, [r3, #12]
 8009b68:	091b      	lsrs	r3, r3, #4
 8009b6a:	f003 030f 	and.w	r3, r3, #15
 8009b6e:	3301      	adds	r3, #1
 8009b70:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	2b03      	cmp	r3, #3
 8009b76:	d10c      	bne.n	8009b92 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009b78:	4a1a      	ldr	r2, [pc, #104]	@ (8009be4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b80:	4a16      	ldr	r2, [pc, #88]	@ (8009bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b82:	68d2      	ldr	r2, [r2, #12]
 8009b84:	0a12      	lsrs	r2, r2, #8
 8009b86:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009b8a:	fb02 f303 	mul.w	r3, r2, r3
 8009b8e:	617b      	str	r3, [r7, #20]
      break;
 8009b90:	e00c      	b.n	8009bac <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009b92:	4a13      	ldr	r2, [pc, #76]	@ (8009be0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8009b94:	68bb      	ldr	r3, [r7, #8]
 8009b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b9a:	4a10      	ldr	r2, [pc, #64]	@ (8009bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8009b9c:	68d2      	ldr	r2, [r2, #12]
 8009b9e:	0a12      	lsrs	r2, r2, #8
 8009ba0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009ba4:	fb02 f303 	mul.w	r3, r2, r3
 8009ba8:	617b      	str	r3, [r7, #20]
      break;
 8009baa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009bac:	4b0b      	ldr	r3, [pc, #44]	@ (8009bdc <HAL_RCC_GetSysClockFreq+0xb8>)
 8009bae:	68db      	ldr	r3, [r3, #12]
 8009bb0:	0e5b      	lsrs	r3, r3, #25
 8009bb2:	f003 0303 	and.w	r3, r3, #3
 8009bb6:	3301      	adds	r3, #1
 8009bb8:	005b      	lsls	r3, r3, #1
 8009bba:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009bbc:	697a      	ldr	r2, [r7, #20]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bc4:	613b      	str	r3, [r7, #16]
 8009bc6:	e001      	b.n	8009bcc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009bc8:	2300      	movs	r3, #0
 8009bca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009bcc:	693b      	ldr	r3, [r7, #16]
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	371c      	adds	r7, #28
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd8:	4770      	bx	lr
 8009bda:	bf00      	nop
 8009bdc:	40021000 	.word	0x40021000
 8009be0:	00f42400 	.word	0x00f42400
 8009be4:	016e3600 	.word	0x016e3600

08009be8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009be8:	b480      	push	{r7}
 8009bea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009bec:	4b03      	ldr	r3, [pc, #12]	@ (8009bfc <HAL_RCC_GetHCLKFreq+0x14>)
 8009bee:	681b      	ldr	r3, [r3, #0]
}
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	46bd      	mov	sp, r7
 8009bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf8:	4770      	bx	lr
 8009bfa:	bf00      	nop
 8009bfc:	200000f4 	.word	0x200000f4

08009c00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8009c04:	f7ff fff0 	bl	8009be8 <HAL_RCC_GetHCLKFreq>
 8009c08:	4602      	mov	r2, r0
 8009c0a:	4b06      	ldr	r3, [pc, #24]	@ (8009c24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009c0c:	689b      	ldr	r3, [r3, #8]
 8009c0e:	0a1b      	lsrs	r3, r3, #8
 8009c10:	f003 0307 	and.w	r3, r3, #7
 8009c14:	4904      	ldr	r1, [pc, #16]	@ (8009c28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8009c16:	5ccb      	ldrb	r3, [r1, r3]
 8009c18:	f003 031f 	and.w	r3, r3, #31
 8009c1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c20:	4618      	mov	r0, r3
 8009c22:	bd80      	pop	{r7, pc}
 8009c24:	40021000 	.word	0x40021000
 8009c28:	080100a8 	.word	0x080100a8

08009c2c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009c2c:	b580      	push	{r7, lr}
 8009c2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009c30:	f7ff ffda 	bl	8009be8 <HAL_RCC_GetHCLKFreq>
 8009c34:	4602      	mov	r2, r0
 8009c36:	4b06      	ldr	r3, [pc, #24]	@ (8009c50 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009c38:	689b      	ldr	r3, [r3, #8]
 8009c3a:	0adb      	lsrs	r3, r3, #11
 8009c3c:	f003 0307 	and.w	r3, r3, #7
 8009c40:	4904      	ldr	r1, [pc, #16]	@ (8009c54 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009c42:	5ccb      	ldrb	r3, [r1, r3]
 8009c44:	f003 031f 	and.w	r3, r3, #31
 8009c48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	bd80      	pop	{r7, pc}
 8009c50:	40021000 	.word	0x40021000
 8009c54:	080100a8 	.word	0x080100a8

08009c58 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8009c58:	b480      	push	{r7}
 8009c5a:	b087      	sub	sp, #28
 8009c5c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009c5e:	4b1e      	ldr	r3, [pc, #120]	@ (8009cd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009c60:	68db      	ldr	r3, [r3, #12]
 8009c62:	f003 0303 	and.w	r3, r3, #3
 8009c66:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009c68:	4b1b      	ldr	r3, [pc, #108]	@ (8009cd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009c6a:	68db      	ldr	r3, [r3, #12]
 8009c6c:	091b      	lsrs	r3, r3, #4
 8009c6e:	f003 030f 	and.w	r3, r3, #15
 8009c72:	3301      	adds	r3, #1
 8009c74:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	2b03      	cmp	r3, #3
 8009c7a:	d10c      	bne.n	8009c96 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009c7c:	4a17      	ldr	r2, [pc, #92]	@ (8009cdc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c84:	4a14      	ldr	r2, [pc, #80]	@ (8009cd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009c86:	68d2      	ldr	r2, [r2, #12]
 8009c88:	0a12      	lsrs	r2, r2, #8
 8009c8a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009c8e:	fb02 f303 	mul.w	r3, r2, r3
 8009c92:	617b      	str	r3, [r7, #20]
    break;
 8009c94:	e00c      	b.n	8009cb0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009c96:	4a12      	ldr	r2, [pc, #72]	@ (8009ce0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c9e:	4a0e      	ldr	r2, [pc, #56]	@ (8009cd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009ca0:	68d2      	ldr	r2, [r2, #12]
 8009ca2:	0a12      	lsrs	r2, r2, #8
 8009ca4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009ca8:	fb02 f303 	mul.w	r3, r2, r3
 8009cac:	617b      	str	r3, [r7, #20]
    break;
 8009cae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009cb0:	4b09      	ldr	r3, [pc, #36]	@ (8009cd8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009cb2:	68db      	ldr	r3, [r3, #12]
 8009cb4:	0e5b      	lsrs	r3, r3, #25
 8009cb6:	f003 0303 	and.w	r3, r3, #3
 8009cba:	3301      	adds	r3, #1
 8009cbc:	005b      	lsls	r3, r3, #1
 8009cbe:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009cc0:	697a      	ldr	r2, [r7, #20]
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cc8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8009cca:	687b      	ldr	r3, [r7, #4]
}
 8009ccc:	4618      	mov	r0, r3
 8009cce:	371c      	adds	r7, #28
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd6:	4770      	bx	lr
 8009cd8:	40021000 	.word	0x40021000
 8009cdc:	016e3600 	.word	0x016e3600
 8009ce0:	00f42400 	.word	0x00f42400

08009ce4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b086      	sub	sp, #24
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009cec:	2300      	movs	r3, #0
 8009cee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	f000 8098 	beq.w	8009e32 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009d02:	2300      	movs	r3, #0
 8009d04:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009d06:	4b43      	ldr	r3, [pc, #268]	@ (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d10d      	bne.n	8009d2e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009d12:	4b40      	ldr	r3, [pc, #256]	@ (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d16:	4a3f      	ldr	r2, [pc, #252]	@ (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009d1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d1e:	4b3d      	ldr	r3, [pc, #244]	@ (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009d26:	60bb      	str	r3, [r7, #8]
 8009d28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009d2e:	4b3a      	ldr	r3, [pc, #232]	@ (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	4a39      	ldr	r2, [pc, #228]	@ (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009d34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d38:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009d3a:	f7fc ff61 	bl	8006c00 <HAL_GetTick>
 8009d3e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009d40:	e009      	b.n	8009d56 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d42:	f7fc ff5d 	bl	8006c00 <HAL_GetTick>
 8009d46:	4602      	mov	r2, r0
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	1ad3      	subs	r3, r2, r3
 8009d4c:	2b02      	cmp	r3, #2
 8009d4e:	d902      	bls.n	8009d56 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009d50:	2303      	movs	r3, #3
 8009d52:	74fb      	strb	r3, [r7, #19]
        break;
 8009d54:	e005      	b.n	8009d62 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009d56:	4b30      	ldr	r3, [pc, #192]	@ (8009e18 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d0ef      	beq.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009d62:	7cfb      	ldrb	r3, [r7, #19]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d159      	bne.n	8009e1c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009d68:	4b2a      	ldr	r3, [pc, #168]	@ (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d72:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009d74:	697b      	ldr	r3, [r7, #20]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d01e      	beq.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d7e:	697a      	ldr	r2, [r7, #20]
 8009d80:	429a      	cmp	r2, r3
 8009d82:	d019      	beq.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009d84:	4b23      	ldr	r3, [pc, #140]	@ (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d8e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009d90:	4b20      	ldr	r3, [pc, #128]	@ (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d96:	4a1f      	ldr	r2, [pc, #124]	@ (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009d98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009d9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009da0:	4b1c      	ldr	r3, [pc, #112]	@ (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009da6:	4a1b      	ldr	r2, [pc, #108]	@ (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009da8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009dac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009db0:	4a18      	ldr	r2, [pc, #96]	@ (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009db2:	697b      	ldr	r3, [r7, #20]
 8009db4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	f003 0301 	and.w	r3, r3, #1
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d016      	beq.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dc2:	f7fc ff1d 	bl	8006c00 <HAL_GetTick>
 8009dc6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009dc8:	e00b      	b.n	8009de2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009dca:	f7fc ff19 	bl	8006c00 <HAL_GetTick>
 8009dce:	4602      	mov	r2, r0
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	1ad3      	subs	r3, r2, r3
 8009dd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d902      	bls.n	8009de2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009ddc:	2303      	movs	r3, #3
 8009dde:	74fb      	strb	r3, [r7, #19]
            break;
 8009de0:	e006      	b.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009de2:	4b0c      	ldr	r3, [pc, #48]	@ (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009de8:	f003 0302 	and.w	r3, r3, #2
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d0ec      	beq.n	8009dca <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009df0:	7cfb      	ldrb	r3, [r7, #19]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d10b      	bne.n	8009e0e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009df6:	4b07      	ldr	r3, [pc, #28]	@ (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009dfc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e04:	4903      	ldr	r1, [pc, #12]	@ (8009e14 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009e06:	4313      	orrs	r3, r2
 8009e08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009e0c:	e008      	b.n	8009e20 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009e0e:	7cfb      	ldrb	r3, [r7, #19]
 8009e10:	74bb      	strb	r3, [r7, #18]
 8009e12:	e005      	b.n	8009e20 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009e14:	40021000 	.word	0x40021000
 8009e18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e1c:	7cfb      	ldrb	r3, [r7, #19]
 8009e1e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009e20:	7c7b      	ldrb	r3, [r7, #17]
 8009e22:	2b01      	cmp	r3, #1
 8009e24:	d105      	bne.n	8009e32 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009e26:	4ba7      	ldr	r3, [pc, #668]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e2a:	4aa6      	ldr	r2, [pc, #664]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e30:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	f003 0301 	and.w	r3, r3, #1
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d00a      	beq.n	8009e54 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009e3e:	4ba1      	ldr	r3, [pc, #644]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e44:	f023 0203 	bic.w	r2, r3, #3
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	685b      	ldr	r3, [r3, #4]
 8009e4c:	499d      	ldr	r1, [pc, #628]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e4e:	4313      	orrs	r3, r2
 8009e50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f003 0302 	and.w	r3, r3, #2
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d00a      	beq.n	8009e76 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009e60:	4b98      	ldr	r3, [pc, #608]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e66:	f023 020c 	bic.w	r2, r3, #12
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	689b      	ldr	r3, [r3, #8]
 8009e6e:	4995      	ldr	r1, [pc, #596]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e70:	4313      	orrs	r3, r2
 8009e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f003 0304 	and.w	r3, r3, #4
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d00a      	beq.n	8009e98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009e82:	4b90      	ldr	r3, [pc, #576]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e88:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	68db      	ldr	r3, [r3, #12]
 8009e90:	498c      	ldr	r1, [pc, #560]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e92:	4313      	orrs	r3, r2
 8009e94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	f003 0308 	and.w	r3, r3, #8
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d00a      	beq.n	8009eba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009ea4:	4b87      	ldr	r3, [pc, #540]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009eaa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	691b      	ldr	r3, [r3, #16]
 8009eb2:	4984      	ldr	r1, [pc, #528]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009eb4:	4313      	orrs	r3, r2
 8009eb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f003 0310 	and.w	r3, r3, #16
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d00a      	beq.n	8009edc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009ec6:	4b7f      	ldr	r3, [pc, #508]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ecc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	695b      	ldr	r3, [r3, #20]
 8009ed4:	497b      	ldr	r1, [pc, #492]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ed6:	4313      	orrs	r3, r2
 8009ed8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f003 0320 	and.w	r3, r3, #32
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d00a      	beq.n	8009efe <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009ee8:	4b76      	ldr	r3, [pc, #472]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009eee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	699b      	ldr	r3, [r3, #24]
 8009ef6:	4973      	ldr	r1, [pc, #460]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ef8:	4313      	orrs	r3, r2
 8009efa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d00a      	beq.n	8009f20 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009f0a:	4b6e      	ldr	r3, [pc, #440]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f10:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	69db      	ldr	r3, [r3, #28]
 8009f18:	496a      	ldr	r1, [pc, #424]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f1a:	4313      	orrs	r3, r2
 8009f1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d00a      	beq.n	8009f42 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009f2c:	4b65      	ldr	r3, [pc, #404]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f32:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6a1b      	ldr	r3, [r3, #32]
 8009f3a:	4962      	ldr	r1, [pc, #392]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f3c:	4313      	orrs	r3, r2
 8009f3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d00a      	beq.n	8009f64 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009f4e:	4b5d      	ldr	r3, [pc, #372]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f54:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f5c:	4959      	ldr	r1, [pc, #356]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f5e:	4313      	orrs	r3, r2
 8009f60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d00a      	beq.n	8009f86 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009f70:	4b54      	ldr	r3, [pc, #336]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009f76:	f023 0203 	bic.w	r2, r3, #3
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f7e:	4951      	ldr	r1, [pc, #324]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f80:	4313      	orrs	r3, r2
 8009f82:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d00a      	beq.n	8009fa8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009f92:	4b4c      	ldr	r3, [pc, #304]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f98:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fa0:	4948      	ldr	r1, [pc, #288]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009fa2:	4313      	orrs	r3, r2
 8009fa4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d015      	beq.n	8009fe0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009fb4:	4b43      	ldr	r3, [pc, #268]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fc2:	4940      	ldr	r1, [pc, #256]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009fc4:	4313      	orrs	r3, r2
 8009fc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009fd2:	d105      	bne.n	8009fe0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009fd4:	4b3b      	ldr	r3, [pc, #236]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009fd6:	68db      	ldr	r3, [r3, #12]
 8009fd8:	4a3a      	ldr	r2, [pc, #232]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009fda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009fde:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d015      	beq.n	800a018 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009fec:	4b35      	ldr	r3, [pc, #212]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ff2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ffa:	4932      	ldr	r1, [pc, #200]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ffc:	4313      	orrs	r3, r2
 8009ffe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a006:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a00a:	d105      	bne.n	800a018 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a00c:	4b2d      	ldr	r3, [pc, #180]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a00e:	68db      	ldr	r3, [r3, #12]
 800a010:	4a2c      	ldr	r2, [pc, #176]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a012:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a016:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a020:	2b00      	cmp	r3, #0
 800a022:	d015      	beq.n	800a050 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a024:	4b27      	ldr	r3, [pc, #156]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a026:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a02a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a032:	4924      	ldr	r1, [pc, #144]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a034:	4313      	orrs	r3, r2
 800a036:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a03e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a042:	d105      	bne.n	800a050 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a044:	4b1f      	ldr	r3, [pc, #124]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a046:	68db      	ldr	r3, [r3, #12]
 800a048:	4a1e      	ldr	r2, [pc, #120]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a04a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a04e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d015      	beq.n	800a088 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a05c:	4b19      	ldr	r3, [pc, #100]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a05e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a062:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a06a:	4916      	ldr	r1, [pc, #88]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a06c:	4313      	orrs	r3, r2
 800a06e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a076:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a07a:	d105      	bne.n	800a088 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a07c:	4b11      	ldr	r3, [pc, #68]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a07e:	68db      	ldr	r3, [r3, #12]
 800a080:	4a10      	ldr	r2, [pc, #64]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a082:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a086:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a090:	2b00      	cmp	r3, #0
 800a092:	d019      	beq.n	800a0c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a094:	4b0b      	ldr	r3, [pc, #44]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a09a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0a2:	4908      	ldr	r1, [pc, #32]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0a4:	4313      	orrs	r3, r2
 800a0a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a0b2:	d109      	bne.n	800a0c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a0b4:	4b03      	ldr	r3, [pc, #12]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0b6:	68db      	ldr	r3, [r3, #12]
 800a0b8:	4a02      	ldr	r2, [pc, #8]	@ (800a0c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a0ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a0be:	60d3      	str	r3, [r2, #12]
 800a0c0:	e002      	b.n	800a0c8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800a0c2:	bf00      	nop
 800a0c4:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d015      	beq.n	800a100 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800a0d4:	4b29      	ldr	r3, [pc, #164]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a0d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a0da:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0e2:	4926      	ldr	r1, [pc, #152]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a0e4:	4313      	orrs	r3, r2
 800a0e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a0f2:	d105      	bne.n	800a100 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a0f4:	4b21      	ldr	r3, [pc, #132]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a0f6:	68db      	ldr	r3, [r3, #12]
 800a0f8:	4a20      	ldr	r2, [pc, #128]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a0fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a0fe:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d015      	beq.n	800a138 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800a10c:	4b1b      	ldr	r3, [pc, #108]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a10e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a112:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a11a:	4918      	ldr	r1, [pc, #96]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a11c:	4313      	orrs	r3, r2
 800a11e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a126:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a12a:	d105      	bne.n	800a138 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a12c:	4b13      	ldr	r3, [pc, #76]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a12e:	68db      	ldr	r3, [r3, #12]
 800a130:	4a12      	ldr	r2, [pc, #72]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a132:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a136:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a140:	2b00      	cmp	r3, #0
 800a142:	d015      	beq.n	800a170 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800a144:	4b0d      	ldr	r3, [pc, #52]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a146:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a14a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a152:	490a      	ldr	r1, [pc, #40]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a154:	4313      	orrs	r3, r2
 800a156:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a15e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a162:	d105      	bne.n	800a170 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a164:	4b05      	ldr	r3, [pc, #20]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a166:	68db      	ldr	r3, [r3, #12]
 800a168:	4a04      	ldr	r2, [pc, #16]	@ (800a17c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800a16a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a16e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800a170:	7cbb      	ldrb	r3, [r7, #18]
}
 800a172:	4618      	mov	r0, r3
 800a174:	3718      	adds	r7, #24
 800a176:	46bd      	mov	sp, r7
 800a178:	bd80      	pop	{r7, pc}
 800a17a:	bf00      	nop
 800a17c:	40021000 	.word	0x40021000

0800a180 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b082      	sub	sp, #8
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d101      	bne.n	800a192 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a18e:	2301      	movs	r3, #1
 800a190:	e054      	b.n	800a23c <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a198:	b2db      	uxtb	r3, r3
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d111      	bne.n	800a1c2 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a1a6:	6878      	ldr	r0, [r7, #4]
 800a1a8:	f001 fee2 	bl	800bf70 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d102      	bne.n	800a1ba <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	4a23      	ldr	r2, [pc, #140]	@ (800a244 <HAL_TIM_Base_Init+0xc4>)
 800a1b8:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2202      	movs	r2, #2
 800a1c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	3304      	adds	r3, #4
 800a1d2:	4619      	mov	r1, r3
 800a1d4:	4610      	mov	r0, r2
 800a1d6:	f001 fa2b 	bl	800b630 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2201      	movs	r2, #1
 800a1de:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2201      	movs	r2, #1
 800a1e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2201      	movs	r2, #1
 800a1ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2201      	movs	r2, #1
 800a1f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2201      	movs	r2, #1
 800a1fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2201      	movs	r2, #1
 800a206:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2201      	movs	r2, #1
 800a20e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2201      	movs	r2, #1
 800a216:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2201      	movs	r2, #1
 800a21e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2201      	movs	r2, #1
 800a226:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2201      	movs	r2, #1
 800a22e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2201      	movs	r2, #1
 800a236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a23a:	2300      	movs	r3, #0
}
 800a23c:	4618      	mov	r0, r3
 800a23e:	3708      	adds	r7, #8
 800a240:	46bd      	mov	sp, r7
 800a242:	bd80      	pop	{r7, pc}
 800a244:	08006465 	.word	0x08006465

0800a248 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a248:	b480      	push	{r7}
 800a24a:	b085      	sub	sp, #20
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a256:	b2db      	uxtb	r3, r3
 800a258:	2b01      	cmp	r3, #1
 800a25a:	d001      	beq.n	800a260 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a25c:	2301      	movs	r3, #1
 800a25e:	e04c      	b.n	800a2fa <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2202      	movs	r2, #2
 800a264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4a26      	ldr	r2, [pc, #152]	@ (800a308 <HAL_TIM_Base_Start+0xc0>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	d022      	beq.n	800a2b8 <HAL_TIM_Base_Start+0x70>
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a27a:	d01d      	beq.n	800a2b8 <HAL_TIM_Base_Start+0x70>
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	4a22      	ldr	r2, [pc, #136]	@ (800a30c <HAL_TIM_Base_Start+0xc4>)
 800a282:	4293      	cmp	r3, r2
 800a284:	d018      	beq.n	800a2b8 <HAL_TIM_Base_Start+0x70>
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	4a21      	ldr	r2, [pc, #132]	@ (800a310 <HAL_TIM_Base_Start+0xc8>)
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d013      	beq.n	800a2b8 <HAL_TIM_Base_Start+0x70>
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	4a1f      	ldr	r2, [pc, #124]	@ (800a314 <HAL_TIM_Base_Start+0xcc>)
 800a296:	4293      	cmp	r3, r2
 800a298:	d00e      	beq.n	800a2b8 <HAL_TIM_Base_Start+0x70>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	4a1e      	ldr	r2, [pc, #120]	@ (800a318 <HAL_TIM_Base_Start+0xd0>)
 800a2a0:	4293      	cmp	r3, r2
 800a2a2:	d009      	beq.n	800a2b8 <HAL_TIM_Base_Start+0x70>
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	4a1c      	ldr	r2, [pc, #112]	@ (800a31c <HAL_TIM_Base_Start+0xd4>)
 800a2aa:	4293      	cmp	r3, r2
 800a2ac:	d004      	beq.n	800a2b8 <HAL_TIM_Base_Start+0x70>
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	4a1b      	ldr	r2, [pc, #108]	@ (800a320 <HAL_TIM_Base_Start+0xd8>)
 800a2b4:	4293      	cmp	r3, r2
 800a2b6:	d115      	bne.n	800a2e4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	689a      	ldr	r2, [r3, #8]
 800a2be:	4b19      	ldr	r3, [pc, #100]	@ (800a324 <HAL_TIM_Base_Start+0xdc>)
 800a2c0:	4013      	ands	r3, r2
 800a2c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	2b06      	cmp	r3, #6
 800a2c8:	d015      	beq.n	800a2f6 <HAL_TIM_Base_Start+0xae>
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a2d0:	d011      	beq.n	800a2f6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	681a      	ldr	r2, [r3, #0]
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f042 0201 	orr.w	r2, r2, #1
 800a2e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2e2:	e008      	b.n	800a2f6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	681a      	ldr	r2, [r3, #0]
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	f042 0201 	orr.w	r2, r2, #1
 800a2f2:	601a      	str	r2, [r3, #0]
 800a2f4:	e000      	b.n	800a2f8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a2f8:	2300      	movs	r3, #0
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3714      	adds	r7, #20
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr
 800a306:	bf00      	nop
 800a308:	40012c00 	.word	0x40012c00
 800a30c:	40000400 	.word	0x40000400
 800a310:	40000800 	.word	0x40000800
 800a314:	40000c00 	.word	0x40000c00
 800a318:	40013400 	.word	0x40013400
 800a31c:	40014000 	.word	0x40014000
 800a320:	40015000 	.word	0x40015000
 800a324:	00010007 	.word	0x00010007

0800a328 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a328:	b480      	push	{r7}
 800a32a:	b085      	sub	sp, #20
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a336:	b2db      	uxtb	r3, r3
 800a338:	2b01      	cmp	r3, #1
 800a33a:	d001      	beq.n	800a340 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a33c:	2301      	movs	r3, #1
 800a33e:	e054      	b.n	800a3ea <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	2202      	movs	r2, #2
 800a344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	68da      	ldr	r2, [r3, #12]
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	f042 0201 	orr.w	r2, r2, #1
 800a356:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4a26      	ldr	r2, [pc, #152]	@ (800a3f8 <HAL_TIM_Base_Start_IT+0xd0>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d022      	beq.n	800a3a8 <HAL_TIM_Base_Start_IT+0x80>
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a36a:	d01d      	beq.n	800a3a8 <HAL_TIM_Base_Start_IT+0x80>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	4a22      	ldr	r2, [pc, #136]	@ (800a3fc <HAL_TIM_Base_Start_IT+0xd4>)
 800a372:	4293      	cmp	r3, r2
 800a374:	d018      	beq.n	800a3a8 <HAL_TIM_Base_Start_IT+0x80>
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	4a21      	ldr	r2, [pc, #132]	@ (800a400 <HAL_TIM_Base_Start_IT+0xd8>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d013      	beq.n	800a3a8 <HAL_TIM_Base_Start_IT+0x80>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	4a1f      	ldr	r2, [pc, #124]	@ (800a404 <HAL_TIM_Base_Start_IT+0xdc>)
 800a386:	4293      	cmp	r3, r2
 800a388:	d00e      	beq.n	800a3a8 <HAL_TIM_Base_Start_IT+0x80>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	4a1e      	ldr	r2, [pc, #120]	@ (800a408 <HAL_TIM_Base_Start_IT+0xe0>)
 800a390:	4293      	cmp	r3, r2
 800a392:	d009      	beq.n	800a3a8 <HAL_TIM_Base_Start_IT+0x80>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	4a1c      	ldr	r2, [pc, #112]	@ (800a40c <HAL_TIM_Base_Start_IT+0xe4>)
 800a39a:	4293      	cmp	r3, r2
 800a39c:	d004      	beq.n	800a3a8 <HAL_TIM_Base_Start_IT+0x80>
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	4a1b      	ldr	r2, [pc, #108]	@ (800a410 <HAL_TIM_Base_Start_IT+0xe8>)
 800a3a4:	4293      	cmp	r3, r2
 800a3a6:	d115      	bne.n	800a3d4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	689a      	ldr	r2, [r3, #8]
 800a3ae:	4b19      	ldr	r3, [pc, #100]	@ (800a414 <HAL_TIM_Base_Start_IT+0xec>)
 800a3b0:	4013      	ands	r3, r2
 800a3b2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	2b06      	cmp	r3, #6
 800a3b8:	d015      	beq.n	800a3e6 <HAL_TIM_Base_Start_IT+0xbe>
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3c0:	d011      	beq.n	800a3e6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	681a      	ldr	r2, [r3, #0]
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f042 0201 	orr.w	r2, r2, #1
 800a3d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3d2:	e008      	b.n	800a3e6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	681a      	ldr	r2, [r3, #0]
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f042 0201 	orr.w	r2, r2, #1
 800a3e2:	601a      	str	r2, [r3, #0]
 800a3e4:	e000      	b.n	800a3e8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3e6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a3e8:	2300      	movs	r3, #0
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3714      	adds	r7, #20
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f4:	4770      	bx	lr
 800a3f6:	bf00      	nop
 800a3f8:	40012c00 	.word	0x40012c00
 800a3fc:	40000400 	.word	0x40000400
 800a400:	40000800 	.word	0x40000800
 800a404:	40000c00 	.word	0x40000c00
 800a408:	40013400 	.word	0x40013400
 800a40c:	40014000 	.word	0x40014000
 800a410:	40015000 	.word	0x40015000
 800a414:	00010007 	.word	0x00010007

0800a418 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b082      	sub	sp, #8
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2b00      	cmp	r3, #0
 800a424:	d101      	bne.n	800a42a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a426:	2301      	movs	r3, #1
 800a428:	e054      	b.n	800a4d4 <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a430:	b2db      	uxtb	r3, r3
 800a432:	2b00      	cmp	r3, #0
 800a434:	d111      	bne.n	800a45a <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2200      	movs	r2, #0
 800a43a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	f001 fd96 	bl	800bf70 <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d102      	bne.n	800a452 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	4a23      	ldr	r2, [pc, #140]	@ (800a4dc <HAL_TIM_PWM_Init+0xc4>)
 800a450:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2202      	movs	r2, #2
 800a45e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681a      	ldr	r2, [r3, #0]
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	3304      	adds	r3, #4
 800a46a:	4619      	mov	r1, r3
 800a46c:	4610      	mov	r0, r2
 800a46e:	f001 f8df 	bl	800b630 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2201      	movs	r2, #1
 800a476:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	2201      	movs	r2, #1
 800a47e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	2201      	movs	r2, #1
 800a486:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2201      	movs	r2, #1
 800a48e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2201      	movs	r2, #1
 800a496:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	2201      	movs	r2, #1
 800a49e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	2201      	movs	r2, #1
 800a4a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2201      	movs	r2, #1
 800a4ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	2201      	movs	r2, #1
 800a4b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	2201      	movs	r2, #1
 800a4be:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	2201      	movs	r2, #1
 800a4c6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2201      	movs	r2, #1
 800a4ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a4d2:	2300      	movs	r3, #0
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	3708      	adds	r7, #8
 800a4d8:	46bd      	mov	sp, r7
 800a4da:	bd80      	pop	{r7, pc}
 800a4dc:	08006419 	.word	0x08006419

0800a4e0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b084      	sub	sp, #16
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
 800a4e8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d109      	bne.n	800a504 <HAL_TIM_PWM_Start+0x24>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a4f6:	b2db      	uxtb	r3, r3
 800a4f8:	2b01      	cmp	r3, #1
 800a4fa:	bf14      	ite	ne
 800a4fc:	2301      	movne	r3, #1
 800a4fe:	2300      	moveq	r3, #0
 800a500:	b2db      	uxtb	r3, r3
 800a502:	e03c      	b.n	800a57e <HAL_TIM_PWM_Start+0x9e>
 800a504:	683b      	ldr	r3, [r7, #0]
 800a506:	2b04      	cmp	r3, #4
 800a508:	d109      	bne.n	800a51e <HAL_TIM_PWM_Start+0x3e>
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a510:	b2db      	uxtb	r3, r3
 800a512:	2b01      	cmp	r3, #1
 800a514:	bf14      	ite	ne
 800a516:	2301      	movne	r3, #1
 800a518:	2300      	moveq	r3, #0
 800a51a:	b2db      	uxtb	r3, r3
 800a51c:	e02f      	b.n	800a57e <HAL_TIM_PWM_Start+0x9e>
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	2b08      	cmp	r3, #8
 800a522:	d109      	bne.n	800a538 <HAL_TIM_PWM_Start+0x58>
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a52a:	b2db      	uxtb	r3, r3
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	bf14      	ite	ne
 800a530:	2301      	movne	r3, #1
 800a532:	2300      	moveq	r3, #0
 800a534:	b2db      	uxtb	r3, r3
 800a536:	e022      	b.n	800a57e <HAL_TIM_PWM_Start+0x9e>
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	2b0c      	cmp	r3, #12
 800a53c:	d109      	bne.n	800a552 <HAL_TIM_PWM_Start+0x72>
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a544:	b2db      	uxtb	r3, r3
 800a546:	2b01      	cmp	r3, #1
 800a548:	bf14      	ite	ne
 800a54a:	2301      	movne	r3, #1
 800a54c:	2300      	moveq	r3, #0
 800a54e:	b2db      	uxtb	r3, r3
 800a550:	e015      	b.n	800a57e <HAL_TIM_PWM_Start+0x9e>
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	2b10      	cmp	r3, #16
 800a556:	d109      	bne.n	800a56c <HAL_TIM_PWM_Start+0x8c>
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a55e:	b2db      	uxtb	r3, r3
 800a560:	2b01      	cmp	r3, #1
 800a562:	bf14      	ite	ne
 800a564:	2301      	movne	r3, #1
 800a566:	2300      	moveq	r3, #0
 800a568:	b2db      	uxtb	r3, r3
 800a56a:	e008      	b.n	800a57e <HAL_TIM_PWM_Start+0x9e>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a572:	b2db      	uxtb	r3, r3
 800a574:	2b01      	cmp	r3, #1
 800a576:	bf14      	ite	ne
 800a578:	2301      	movne	r3, #1
 800a57a:	2300      	moveq	r3, #0
 800a57c:	b2db      	uxtb	r3, r3
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d001      	beq.n	800a586 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a582:	2301      	movs	r3, #1
 800a584:	e0a6      	b.n	800a6d4 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d104      	bne.n	800a596 <HAL_TIM_PWM_Start+0xb6>
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2202      	movs	r2, #2
 800a590:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a594:	e023      	b.n	800a5de <HAL_TIM_PWM_Start+0xfe>
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	2b04      	cmp	r3, #4
 800a59a:	d104      	bne.n	800a5a6 <HAL_TIM_PWM_Start+0xc6>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2202      	movs	r2, #2
 800a5a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a5a4:	e01b      	b.n	800a5de <HAL_TIM_PWM_Start+0xfe>
 800a5a6:	683b      	ldr	r3, [r7, #0]
 800a5a8:	2b08      	cmp	r3, #8
 800a5aa:	d104      	bne.n	800a5b6 <HAL_TIM_PWM_Start+0xd6>
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2202      	movs	r2, #2
 800a5b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a5b4:	e013      	b.n	800a5de <HAL_TIM_PWM_Start+0xfe>
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	2b0c      	cmp	r3, #12
 800a5ba:	d104      	bne.n	800a5c6 <HAL_TIM_PWM_Start+0xe6>
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2202      	movs	r2, #2
 800a5c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a5c4:	e00b      	b.n	800a5de <HAL_TIM_PWM_Start+0xfe>
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	2b10      	cmp	r3, #16
 800a5ca:	d104      	bne.n	800a5d6 <HAL_TIM_PWM_Start+0xf6>
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	2202      	movs	r2, #2
 800a5d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a5d4:	e003      	b.n	800a5de <HAL_TIM_PWM_Start+0xfe>
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	2202      	movs	r2, #2
 800a5da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	2201      	movs	r2, #1
 800a5e4:	6839      	ldr	r1, [r7, #0]
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	f001 fc9c 	bl	800bf24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	4a3a      	ldr	r2, [pc, #232]	@ (800a6dc <HAL_TIM_PWM_Start+0x1fc>)
 800a5f2:	4293      	cmp	r3, r2
 800a5f4:	d018      	beq.n	800a628 <HAL_TIM_PWM_Start+0x148>
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	4a39      	ldr	r2, [pc, #228]	@ (800a6e0 <HAL_TIM_PWM_Start+0x200>)
 800a5fc:	4293      	cmp	r3, r2
 800a5fe:	d013      	beq.n	800a628 <HAL_TIM_PWM_Start+0x148>
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	4a37      	ldr	r2, [pc, #220]	@ (800a6e4 <HAL_TIM_PWM_Start+0x204>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d00e      	beq.n	800a628 <HAL_TIM_PWM_Start+0x148>
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	4a36      	ldr	r2, [pc, #216]	@ (800a6e8 <HAL_TIM_PWM_Start+0x208>)
 800a610:	4293      	cmp	r3, r2
 800a612:	d009      	beq.n	800a628 <HAL_TIM_PWM_Start+0x148>
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	4a34      	ldr	r2, [pc, #208]	@ (800a6ec <HAL_TIM_PWM_Start+0x20c>)
 800a61a:	4293      	cmp	r3, r2
 800a61c:	d004      	beq.n	800a628 <HAL_TIM_PWM_Start+0x148>
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	4a33      	ldr	r2, [pc, #204]	@ (800a6f0 <HAL_TIM_PWM_Start+0x210>)
 800a624:	4293      	cmp	r3, r2
 800a626:	d101      	bne.n	800a62c <HAL_TIM_PWM_Start+0x14c>
 800a628:	2301      	movs	r3, #1
 800a62a:	e000      	b.n	800a62e <HAL_TIM_PWM_Start+0x14e>
 800a62c:	2300      	movs	r3, #0
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d007      	beq.n	800a642 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a640:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4a25      	ldr	r2, [pc, #148]	@ (800a6dc <HAL_TIM_PWM_Start+0x1fc>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d022      	beq.n	800a692 <HAL_TIM_PWM_Start+0x1b2>
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a654:	d01d      	beq.n	800a692 <HAL_TIM_PWM_Start+0x1b2>
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4a26      	ldr	r2, [pc, #152]	@ (800a6f4 <HAL_TIM_PWM_Start+0x214>)
 800a65c:	4293      	cmp	r3, r2
 800a65e:	d018      	beq.n	800a692 <HAL_TIM_PWM_Start+0x1b2>
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	4a24      	ldr	r2, [pc, #144]	@ (800a6f8 <HAL_TIM_PWM_Start+0x218>)
 800a666:	4293      	cmp	r3, r2
 800a668:	d013      	beq.n	800a692 <HAL_TIM_PWM_Start+0x1b2>
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	4a23      	ldr	r2, [pc, #140]	@ (800a6fc <HAL_TIM_PWM_Start+0x21c>)
 800a670:	4293      	cmp	r3, r2
 800a672:	d00e      	beq.n	800a692 <HAL_TIM_PWM_Start+0x1b2>
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	4a19      	ldr	r2, [pc, #100]	@ (800a6e0 <HAL_TIM_PWM_Start+0x200>)
 800a67a:	4293      	cmp	r3, r2
 800a67c:	d009      	beq.n	800a692 <HAL_TIM_PWM_Start+0x1b2>
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	4a18      	ldr	r2, [pc, #96]	@ (800a6e4 <HAL_TIM_PWM_Start+0x204>)
 800a684:	4293      	cmp	r3, r2
 800a686:	d004      	beq.n	800a692 <HAL_TIM_PWM_Start+0x1b2>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	4a18      	ldr	r2, [pc, #96]	@ (800a6f0 <HAL_TIM_PWM_Start+0x210>)
 800a68e:	4293      	cmp	r3, r2
 800a690:	d115      	bne.n	800a6be <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	689a      	ldr	r2, [r3, #8]
 800a698:	4b19      	ldr	r3, [pc, #100]	@ (800a700 <HAL_TIM_PWM_Start+0x220>)
 800a69a:	4013      	ands	r3, r2
 800a69c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	2b06      	cmp	r3, #6
 800a6a2:	d015      	beq.n	800a6d0 <HAL_TIM_PWM_Start+0x1f0>
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a6aa:	d011      	beq.n	800a6d0 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	681a      	ldr	r2, [r3, #0]
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f042 0201 	orr.w	r2, r2, #1
 800a6ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a6bc:	e008      	b.n	800a6d0 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	681a      	ldr	r2, [r3, #0]
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f042 0201 	orr.w	r2, r2, #1
 800a6cc:	601a      	str	r2, [r3, #0]
 800a6ce:	e000      	b.n	800a6d2 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a6d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a6d2:	2300      	movs	r3, #0
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3710      	adds	r7, #16
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}
 800a6dc:	40012c00 	.word	0x40012c00
 800a6e0:	40013400 	.word	0x40013400
 800a6e4:	40014000 	.word	0x40014000
 800a6e8:	40014400 	.word	0x40014400
 800a6ec:	40014800 	.word	0x40014800
 800a6f0:	40015000 	.word	0x40015000
 800a6f4:	40000400 	.word	0x40000400
 800a6f8:	40000800 	.word	0x40000800
 800a6fc:	40000c00 	.word	0x40000c00
 800a700:	00010007 	.word	0x00010007

0800a704 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b082      	sub	sp, #8
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
 800a70c:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d101      	bne.n	800a718 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 800a714:	2301      	movs	r3, #1
 800a716:	e04c      	b.n	800a7b2 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a71e:	b2db      	uxtb	r3, r3
 800a720:	2b00      	cmp	r3, #0
 800a722:	d111      	bne.n	800a748 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	2200      	movs	r2, #0
 800a728:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a72c:	6878      	ldr	r0, [r7, #4]
 800a72e:	f001 fc1f 	bl	800bf70 <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a736:	2b00      	cmp	r3, #0
 800a738:	d102      	bne.n	800a740 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	4a1f      	ldr	r2, [pc, #124]	@ (800a7bc <HAL_TIM_OnePulse_Init+0xb8>)
 800a73e:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2202      	movs	r2, #2
 800a74c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	681a      	ldr	r2, [r3, #0]
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	3304      	adds	r3, #4
 800a758:	4619      	mov	r1, r3
 800a75a:	4610      	mov	r0, r2
 800a75c:	f000 ff68 	bl	800b630 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	681a      	ldr	r2, [r3, #0]
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f022 0208 	bic.w	r2, r2, #8
 800a76e:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	6819      	ldr	r1, [r3, #0]
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	683a      	ldr	r2, [r7, #0]
 800a77c:	430a      	orrs	r2, r1
 800a77e:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2201      	movs	r2, #1
 800a784:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2201      	movs	r2, #1
 800a78c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	2201      	movs	r2, #1
 800a794:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2201      	movs	r2, #1
 800a79c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2201      	movs	r2, #1
 800a7a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a7b0:	2300      	movs	r3, #0
}
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	3708      	adds	r7, #8
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}
 800a7ba:	bf00      	nop
 800a7bc:	0800a7c1 	.word	0x0800a7c1

0800a7c0 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800a7c0:	b480      	push	{r7}
 800a7c2:	b083      	sub	sp, #12
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 800a7c8:	bf00      	nop
 800a7ca:	370c      	adds	r7, #12
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d2:	4770      	bx	lr

0800a7d4 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b084      	sub	sp, #16
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
 800a7dc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a7e4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a7ec:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a7f4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a7fc:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a7fe:	7bfb      	ldrb	r3, [r7, #15]
 800a800:	2b01      	cmp	r3, #1
 800a802:	d108      	bne.n	800a816 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800a804:	7bbb      	ldrb	r3, [r7, #14]
 800a806:	2b01      	cmp	r3, #1
 800a808:	d105      	bne.n	800a816 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800a80a:	7b7b      	ldrb	r3, [r7, #13]
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d102      	bne.n	800a816 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800a810:	7b3b      	ldrb	r3, [r7, #12]
 800a812:	2b01      	cmp	r3, #1
 800a814:	d001      	beq.n	800a81a <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 800a816:	2301      	movs	r3, #1
 800a818:	e059      	b.n	800a8ce <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2202      	movs	r2, #2
 800a81e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2202      	movs	r2, #2
 800a826:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2202      	movs	r2, #2
 800a82e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2202      	movs	r2, #2
 800a836:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	68da      	ldr	r2, [r3, #12]
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f042 0202 	orr.w	r2, r2, #2
 800a848:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	68da      	ldr	r2, [r3, #12]
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	f042 0204 	orr.w	r2, r2, #4
 800a858:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	2201      	movs	r2, #1
 800a860:	2100      	movs	r1, #0
 800a862:	4618      	mov	r0, r3
 800a864:	f001 fb5e 	bl	800bf24 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	2201      	movs	r2, #1
 800a86e:	2104      	movs	r1, #4
 800a870:	4618      	mov	r0, r3
 800a872:	f001 fb57 	bl	800bf24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	4a17      	ldr	r2, [pc, #92]	@ (800a8d8 <HAL_TIM_OnePulse_Start_IT+0x104>)
 800a87c:	4293      	cmp	r3, r2
 800a87e:	d018      	beq.n	800a8b2 <HAL_TIM_OnePulse_Start_IT+0xde>
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	4a15      	ldr	r2, [pc, #84]	@ (800a8dc <HAL_TIM_OnePulse_Start_IT+0x108>)
 800a886:	4293      	cmp	r3, r2
 800a888:	d013      	beq.n	800a8b2 <HAL_TIM_OnePulse_Start_IT+0xde>
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	4a14      	ldr	r2, [pc, #80]	@ (800a8e0 <HAL_TIM_OnePulse_Start_IT+0x10c>)
 800a890:	4293      	cmp	r3, r2
 800a892:	d00e      	beq.n	800a8b2 <HAL_TIM_OnePulse_Start_IT+0xde>
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	4a12      	ldr	r2, [pc, #72]	@ (800a8e4 <HAL_TIM_OnePulse_Start_IT+0x110>)
 800a89a:	4293      	cmp	r3, r2
 800a89c:	d009      	beq.n	800a8b2 <HAL_TIM_OnePulse_Start_IT+0xde>
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	4a11      	ldr	r2, [pc, #68]	@ (800a8e8 <HAL_TIM_OnePulse_Start_IT+0x114>)
 800a8a4:	4293      	cmp	r3, r2
 800a8a6:	d004      	beq.n	800a8b2 <HAL_TIM_OnePulse_Start_IT+0xde>
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	4a0f      	ldr	r2, [pc, #60]	@ (800a8ec <HAL_TIM_OnePulse_Start_IT+0x118>)
 800a8ae:	4293      	cmp	r3, r2
 800a8b0:	d101      	bne.n	800a8b6 <HAL_TIM_OnePulse_Start_IT+0xe2>
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	e000      	b.n	800a8b8 <HAL_TIM_OnePulse_Start_IT+0xe4>
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d007      	beq.n	800a8cc <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a8ca:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800a8cc:	2300      	movs	r3, #0
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	3710      	adds	r7, #16
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	bd80      	pop	{r7, pc}
 800a8d6:	bf00      	nop
 800a8d8:	40012c00 	.word	0x40012c00
 800a8dc:	40013400 	.word	0x40013400
 800a8e0:	40014000 	.word	0x40014000
 800a8e4:	40014400 	.word	0x40014400
 800a8e8:	40014800 	.word	0x40014800
 800a8ec:	40015000 	.word	0x40015000

0800a8f0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b086      	sub	sp, #24
 800a8f4:	af00      	add	r7, sp, #0
 800a8f6:	6078      	str	r0, [r7, #4]
 800a8f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d101      	bne.n	800a904 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800a900:	2301      	movs	r3, #1
 800a902:	e0a2      	b.n	800aa4a <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a90a:	b2db      	uxtb	r3, r3
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d111      	bne.n	800a934 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	2200      	movs	r2, #0
 800a914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f001 fb29 	bl	800bf70 <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a922:	2b00      	cmp	r3, #0
 800a924:	d102      	bne.n	800a92c <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	4a4a      	ldr	r2, [pc, #296]	@ (800aa54 <HAL_TIM_Encoder_Init+0x164>)
 800a92a:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a930:	6878      	ldr	r0, [r7, #4]
 800a932:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	2202      	movs	r2, #2
 800a938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	689b      	ldr	r3, [r3, #8]
 800a942:	687a      	ldr	r2, [r7, #4]
 800a944:	6812      	ldr	r2, [r2, #0]
 800a946:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800a94a:	f023 0307 	bic.w	r3, r3, #7
 800a94e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681a      	ldr	r2, [r3, #0]
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	3304      	adds	r3, #4
 800a958:	4619      	mov	r1, r3
 800a95a:	4610      	mov	r0, r2
 800a95c:	f000 fe68 	bl	800b630 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	689b      	ldr	r3, [r3, #8]
 800a966:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	699b      	ldr	r3, [r3, #24]
 800a96e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	6a1b      	ldr	r3, [r3, #32]
 800a976:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	697a      	ldr	r2, [r7, #20]
 800a97e:	4313      	orrs	r3, r2
 800a980:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800a982:	693b      	ldr	r3, [r7, #16]
 800a984:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a988:	f023 0303 	bic.w	r3, r3, #3
 800a98c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	689a      	ldr	r2, [r3, #8]
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	699b      	ldr	r3, [r3, #24]
 800a996:	021b      	lsls	r3, r3, #8
 800a998:	4313      	orrs	r3, r2
 800a99a:	693a      	ldr	r2, [r7, #16]
 800a99c:	4313      	orrs	r3, r2
 800a99e:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800a9a0:	693b      	ldr	r3, [r7, #16]
 800a9a2:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800a9a6:	f023 030c 	bic.w	r3, r3, #12
 800a9aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800a9ac:	693b      	ldr	r3, [r7, #16]
 800a9ae:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a9b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a9b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	68da      	ldr	r2, [r3, #12]
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	69db      	ldr	r3, [r3, #28]
 800a9c0:	021b      	lsls	r3, r3, #8
 800a9c2:	4313      	orrs	r3, r2
 800a9c4:	693a      	ldr	r2, [r7, #16]
 800a9c6:	4313      	orrs	r3, r2
 800a9c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800a9ca:	683b      	ldr	r3, [r7, #0]
 800a9cc:	691b      	ldr	r3, [r3, #16]
 800a9ce:	011a      	lsls	r2, r3, #4
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	6a1b      	ldr	r3, [r3, #32]
 800a9d4:	031b      	lsls	r3, r3, #12
 800a9d6:	4313      	orrs	r3, r2
 800a9d8:	693a      	ldr	r2, [r7, #16]
 800a9da:	4313      	orrs	r3, r2
 800a9dc:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800a9e4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800a9ec:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	685a      	ldr	r2, [r3, #4]
 800a9f2:	683b      	ldr	r3, [r7, #0]
 800a9f4:	695b      	ldr	r3, [r3, #20]
 800a9f6:	011b      	lsls	r3, r3, #4
 800a9f8:	4313      	orrs	r3, r2
 800a9fa:	68fa      	ldr	r2, [r7, #12]
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	697a      	ldr	r2, [r7, #20]
 800aa06:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	693a      	ldr	r2, [r7, #16]
 800aa0e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	68fa      	ldr	r2, [r7, #12]
 800aa16:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2201      	movs	r2, #1
 800aa1c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2201      	movs	r2, #1
 800aa24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2201      	movs	r2, #1
 800aa2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	2201      	movs	r2, #1
 800aa34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2201      	movs	r2, #1
 800aa44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aa48:	2300      	movs	r3, #0
}
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	3718      	adds	r7, #24
 800aa4e:	46bd      	mov	sp, r7
 800aa50:	bd80      	pop	{r7, pc}
 800aa52:	bf00      	nop
 800aa54:	08006535 	.word	0x08006535

0800aa58 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b084      	sub	sp, #16
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
 800aa60:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800aa68:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800aa70:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800aa78:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aa80:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d110      	bne.n	800aaaa <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800aa88:	7bfb      	ldrb	r3, [r7, #15]
 800aa8a:	2b01      	cmp	r3, #1
 800aa8c:	d102      	bne.n	800aa94 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800aa8e:	7b7b      	ldrb	r3, [r7, #13]
 800aa90:	2b01      	cmp	r3, #1
 800aa92:	d001      	beq.n	800aa98 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800aa94:	2301      	movs	r3, #1
 800aa96:	e069      	b.n	800ab6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2202      	movs	r2, #2
 800aa9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2202      	movs	r2, #2
 800aaa4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aaa8:	e031      	b.n	800ab0e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800aaaa:	683b      	ldr	r3, [r7, #0]
 800aaac:	2b04      	cmp	r3, #4
 800aaae:	d110      	bne.n	800aad2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800aab0:	7bbb      	ldrb	r3, [r7, #14]
 800aab2:	2b01      	cmp	r3, #1
 800aab4:	d102      	bne.n	800aabc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800aab6:	7b3b      	ldrb	r3, [r7, #12]
 800aab8:	2b01      	cmp	r3, #1
 800aaba:	d001      	beq.n	800aac0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800aabc:	2301      	movs	r3, #1
 800aabe:	e055      	b.n	800ab6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2202      	movs	r2, #2
 800aac4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2202      	movs	r2, #2
 800aacc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aad0:	e01d      	b.n	800ab0e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800aad2:	7bfb      	ldrb	r3, [r7, #15]
 800aad4:	2b01      	cmp	r3, #1
 800aad6:	d108      	bne.n	800aaea <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800aad8:	7bbb      	ldrb	r3, [r7, #14]
 800aada:	2b01      	cmp	r3, #1
 800aadc:	d105      	bne.n	800aaea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800aade:	7b7b      	ldrb	r3, [r7, #13]
 800aae0:	2b01      	cmp	r3, #1
 800aae2:	d102      	bne.n	800aaea <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800aae4:	7b3b      	ldrb	r3, [r7, #12]
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d001      	beq.n	800aaee <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800aaea:	2301      	movs	r3, #1
 800aaec:	e03e      	b.n	800ab6c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	2202      	movs	r2, #2
 800aaf2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	2202      	movs	r2, #2
 800aafa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	2202      	movs	r2, #2
 800ab02:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	2202      	movs	r2, #2
 800ab0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800ab0e:	683b      	ldr	r3, [r7, #0]
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d003      	beq.n	800ab1c <HAL_TIM_Encoder_Start+0xc4>
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	2b04      	cmp	r3, #4
 800ab18:	d008      	beq.n	800ab2c <HAL_TIM_Encoder_Start+0xd4>
 800ab1a:	e00f      	b.n	800ab3c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	681b      	ldr	r3, [r3, #0]
 800ab20:	2201      	movs	r2, #1
 800ab22:	2100      	movs	r1, #0
 800ab24:	4618      	mov	r0, r3
 800ab26:	f001 f9fd 	bl	800bf24 <TIM_CCxChannelCmd>
      break;
 800ab2a:	e016      	b.n	800ab5a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	2201      	movs	r2, #1
 800ab32:	2104      	movs	r1, #4
 800ab34:	4618      	mov	r0, r3
 800ab36:	f001 f9f5 	bl	800bf24 <TIM_CCxChannelCmd>
      break;
 800ab3a:	e00e      	b.n	800ab5a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	2201      	movs	r2, #1
 800ab42:	2100      	movs	r1, #0
 800ab44:	4618      	mov	r0, r3
 800ab46:	f001 f9ed 	bl	800bf24 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	2201      	movs	r2, #1
 800ab50:	2104      	movs	r1, #4
 800ab52:	4618      	mov	r0, r3
 800ab54:	f001 f9e6 	bl	800bf24 <TIM_CCxChannelCmd>
      break;
 800ab58:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	681a      	ldr	r2, [r3, #0]
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f042 0201 	orr.w	r2, r2, #1
 800ab68:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ab6a:	2300      	movs	r3, #0
}
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	3710      	adds	r7, #16
 800ab70:	46bd      	mov	sp, r7
 800ab72:	bd80      	pop	{r7, pc}

0800ab74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b084      	sub	sp, #16
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	68db      	ldr	r3, [r3, #12]
 800ab82:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	691b      	ldr	r3, [r3, #16]
 800ab8a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	f003 0302 	and.w	r3, r3, #2
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d026      	beq.n	800abe4 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	f003 0302 	and.w	r3, r3, #2
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d021      	beq.n	800abe4 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	f06f 0202 	mvn.w	r2, #2
 800aba8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	2201      	movs	r2, #1
 800abae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	699b      	ldr	r3, [r3, #24]
 800abb6:	f003 0303 	and.w	r3, r3, #3
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d005      	beq.n	800abca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800abc4:	6878      	ldr	r0, [r7, #4]
 800abc6:	4798      	blx	r3
 800abc8:	e009      	b.n	800abde <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800abd0:	6878      	ldr	r0, [r7, #4]
 800abd2:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2200      	movs	r2, #0
 800abe2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	f003 0304 	and.w	r3, r3, #4
 800abea:	2b00      	cmp	r3, #0
 800abec:	d026      	beq.n	800ac3c <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	f003 0304 	and.w	r3, r3, #4
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d021      	beq.n	800ac3c <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	f06f 0204 	mvn.w	r2, #4
 800ac00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2202      	movs	r2, #2
 800ac06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	699b      	ldr	r3, [r3, #24]
 800ac0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d005      	beq.n	800ac22 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ac1c:	6878      	ldr	r0, [r7, #4]
 800ac1e:	4798      	blx	r3
 800ac20:	e009      	b.n	800ac36 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ac28:	6878      	ldr	r0, [r7, #4]
 800ac2a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ac32:	6878      	ldr	r0, [r7, #4]
 800ac34:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	2200      	movs	r2, #0
 800ac3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	f003 0308 	and.w	r3, r3, #8
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d026      	beq.n	800ac94 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	f003 0308 	and.w	r3, r3, #8
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d021      	beq.n	800ac94 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	f06f 0208 	mvn.w	r2, #8
 800ac58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	2204      	movs	r2, #4
 800ac5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	69db      	ldr	r3, [r3, #28]
 800ac66:	f003 0303 	and.w	r3, r3, #3
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d005      	beq.n	800ac7a <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	4798      	blx	r3
 800ac78:	e009      	b.n	800ac8e <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2200      	movs	r2, #0
 800ac92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ac94:	68bb      	ldr	r3, [r7, #8]
 800ac96:	f003 0310 	and.w	r3, r3, #16
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d026      	beq.n	800acec <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	f003 0310 	and.w	r3, r3, #16
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d021      	beq.n	800acec <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	f06f 0210 	mvn.w	r2, #16
 800acb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2208      	movs	r2, #8
 800acb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	69db      	ldr	r3, [r3, #28]
 800acbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d005      	beq.n	800acd2 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	4798      	blx	r3
 800acd0:	e009      	b.n	800ace6 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800acd8:	6878      	ldr	r0, [r7, #4]
 800acda:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2200      	movs	r2, #0
 800acea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	f003 0301 	and.w	r3, r3, #1
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d00e      	beq.n	800ad14 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	f003 0301 	and.w	r3, r3, #1
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d009      	beq.n	800ad14 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f06f 0201 	mvn.w	r2, #1
 800ad08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ad10:	6878      	ldr	r0, [r7, #4]
 800ad12:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ad14:	68bb      	ldr	r3, [r7, #8]
 800ad16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d104      	bne.n	800ad28 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800ad1e:	68bb      	ldr	r3, [r7, #8]
 800ad20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d00e      	beq.n	800ad46 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d009      	beq.n	800ad46 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800ad3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800ad42:	6878      	ldr	r0, [r7, #4]
 800ad44:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d00e      	beq.n	800ad6e <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d009      	beq.n	800ad6e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ad62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800ad6a:	6878      	ldr	r0, [r7, #4]
 800ad6c:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ad6e:	68bb      	ldr	r3, [r7, #8]
 800ad70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d00e      	beq.n	800ad96 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d009      	beq.n	800ad96 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ad8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ad92:	6878      	ldr	r0, [r7, #4]
 800ad94:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	f003 0320 	and.w	r3, r3, #32
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d00e      	beq.n	800adbe <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	f003 0320 	and.w	r3, r3, #32
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d009      	beq.n	800adbe <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f06f 0220 	mvn.w	r2, #32
 800adb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800adba:	6878      	ldr	r0, [r7, #4]
 800adbc:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d00e      	beq.n	800ade6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800adce:	2b00      	cmp	r3, #0
 800add0:	d009      	beq.n	800ade6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800adda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800ade6:	68bb      	ldr	r3, [r7, #8]
 800ade8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800adec:	2b00      	cmp	r3, #0
 800adee:	d00e      	beq.n	800ae0e <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d009      	beq.n	800ae0e <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800ae02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d00e      	beq.n	800ae36 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d009      	beq.n	800ae36 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800ae2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800ae36:	68bb      	ldr	r3, [r7, #8]
 800ae38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d00e      	beq.n	800ae5e <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d009      	beq.n	800ae5e <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800ae52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ae5e:	bf00      	nop
 800ae60:	3710      	adds	r7, #16
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bd80      	pop	{r7, pc}
	...

0800ae68 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b086      	sub	sp, #24
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	60f8      	str	r0, [r7, #12]
 800ae70:	60b9      	str	r1, [r7, #8]
 800ae72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ae74:	2300      	movs	r3, #0
 800ae76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ae7e:	2b01      	cmp	r3, #1
 800ae80:	d101      	bne.n	800ae86 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800ae82:	2302      	movs	r3, #2
 800ae84:	e0ff      	b.n	800b086 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	2201      	movs	r2, #1
 800ae8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2b14      	cmp	r3, #20
 800ae92:	f200 80f0 	bhi.w	800b076 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800ae96:	a201      	add	r2, pc, #4	@ (adr r2, 800ae9c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800ae98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae9c:	0800aef1 	.word	0x0800aef1
 800aea0:	0800b077 	.word	0x0800b077
 800aea4:	0800b077 	.word	0x0800b077
 800aea8:	0800b077 	.word	0x0800b077
 800aeac:	0800af31 	.word	0x0800af31
 800aeb0:	0800b077 	.word	0x0800b077
 800aeb4:	0800b077 	.word	0x0800b077
 800aeb8:	0800b077 	.word	0x0800b077
 800aebc:	0800af73 	.word	0x0800af73
 800aec0:	0800b077 	.word	0x0800b077
 800aec4:	0800b077 	.word	0x0800b077
 800aec8:	0800b077 	.word	0x0800b077
 800aecc:	0800afb3 	.word	0x0800afb3
 800aed0:	0800b077 	.word	0x0800b077
 800aed4:	0800b077 	.word	0x0800b077
 800aed8:	0800b077 	.word	0x0800b077
 800aedc:	0800aff5 	.word	0x0800aff5
 800aee0:	0800b077 	.word	0x0800b077
 800aee4:	0800b077 	.word	0x0800b077
 800aee8:	0800b077 	.word	0x0800b077
 800aeec:	0800b035 	.word	0x0800b035
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	68b9      	ldr	r1, [r7, #8]
 800aef6:	4618      	mov	r0, r3
 800aef8:	f000 fc4e 	bl	800b798 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	699a      	ldr	r2, [r3, #24]
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	f042 0208 	orr.w	r2, r2, #8
 800af0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	699a      	ldr	r2, [r3, #24]
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	f022 0204 	bic.w	r2, r2, #4
 800af1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	6999      	ldr	r1, [r3, #24]
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	691a      	ldr	r2, [r3, #16]
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	430a      	orrs	r2, r1
 800af2c:	619a      	str	r2, [r3, #24]
      break;
 800af2e:	e0a5      	b.n	800b07c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	68b9      	ldr	r1, [r7, #8]
 800af36:	4618      	mov	r0, r3
 800af38:	f000 fcc8 	bl	800b8cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	699a      	ldr	r2, [r3, #24]
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800af4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	699a      	ldr	r2, [r3, #24]
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800af5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	6999      	ldr	r1, [r3, #24]
 800af62:	68bb      	ldr	r3, [r7, #8]
 800af64:	691b      	ldr	r3, [r3, #16]
 800af66:	021a      	lsls	r2, r3, #8
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	430a      	orrs	r2, r1
 800af6e:	619a      	str	r2, [r3, #24]
      break;
 800af70:	e084      	b.n	800b07c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	68b9      	ldr	r1, [r7, #8]
 800af78:	4618      	mov	r0, r3
 800af7a:	f000 fd3b 	bl	800b9f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	69da      	ldr	r2, [r3, #28]
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	f042 0208 	orr.w	r2, r2, #8
 800af8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	69da      	ldr	r2, [r3, #28]
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	f022 0204 	bic.w	r2, r2, #4
 800af9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	69d9      	ldr	r1, [r3, #28]
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	691a      	ldr	r2, [r3, #16]
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	430a      	orrs	r2, r1
 800afae:	61da      	str	r2, [r3, #28]
      break;
 800afb0:	e064      	b.n	800b07c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	68b9      	ldr	r1, [r7, #8]
 800afb8:	4618      	mov	r0, r3
 800afba:	f000 fdad 	bl	800bb18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	69da      	ldr	r2, [r3, #28]
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800afcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	69da      	ldr	r2, [r3, #28]
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800afdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	69d9      	ldr	r1, [r3, #28]
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	691b      	ldr	r3, [r3, #16]
 800afe8:	021a      	lsls	r2, r3, #8
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	430a      	orrs	r2, r1
 800aff0:	61da      	str	r2, [r3, #28]
      break;
 800aff2:	e043      	b.n	800b07c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	68b9      	ldr	r1, [r7, #8]
 800affa:	4618      	mov	r0, r3
 800affc:	f000 fe20 	bl	800bc40 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	f042 0208 	orr.w	r2, r2, #8
 800b00e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	f022 0204 	bic.w	r2, r2, #4
 800b01e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b026:	68bb      	ldr	r3, [r7, #8]
 800b028:	691a      	ldr	r2, [r3, #16]
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	430a      	orrs	r2, r1
 800b030:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b032:	e023      	b.n	800b07c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	68b9      	ldr	r1, [r7, #8]
 800b03a:	4618      	mov	r0, r3
 800b03c:	f000 fe6a 	bl	800bd14 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b04e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b05e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	691b      	ldr	r3, [r3, #16]
 800b06a:	021a      	lsls	r2, r3, #8
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	430a      	orrs	r2, r1
 800b072:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800b074:	e002      	b.n	800b07c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b076:	2301      	movs	r3, #1
 800b078:	75fb      	strb	r3, [r7, #23]
      break;
 800b07a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	2200      	movs	r2, #0
 800b080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b084:	7dfb      	ldrb	r3, [r7, #23]
}
 800b086:	4618      	mov	r0, r3
 800b088:	3718      	adds	r7, #24
 800b08a:	46bd      	mov	sp, r7
 800b08c:	bd80      	pop	{r7, pc}
 800b08e:	bf00      	nop

0800b090 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b084      	sub	sp, #16
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
 800b098:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b09a:	2300      	movs	r3, #0
 800b09c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b0a4:	2b01      	cmp	r3, #1
 800b0a6:	d101      	bne.n	800b0ac <HAL_TIM_ConfigClockSource+0x1c>
 800b0a8:	2302      	movs	r3, #2
 800b0aa:	e0f6      	b.n	800b29a <HAL_TIM_ConfigClockSource+0x20a>
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	2201      	movs	r2, #1
 800b0b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	2202      	movs	r2, #2
 800b0b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	689b      	ldr	r3, [r3, #8]
 800b0c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b0c4:	68bb      	ldr	r3, [r7, #8]
 800b0c6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800b0ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800b0ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b0d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	68ba      	ldr	r2, [r7, #8]
 800b0de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b0e0:	683b      	ldr	r3, [r7, #0]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	4a6f      	ldr	r2, [pc, #444]	@ (800b2a4 <HAL_TIM_ConfigClockSource+0x214>)
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	f000 80c1 	beq.w	800b26e <HAL_TIM_ConfigClockSource+0x1de>
 800b0ec:	4a6d      	ldr	r2, [pc, #436]	@ (800b2a4 <HAL_TIM_ConfigClockSource+0x214>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	f200 80c6 	bhi.w	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b0f4:	4a6c      	ldr	r2, [pc, #432]	@ (800b2a8 <HAL_TIM_ConfigClockSource+0x218>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	f000 80b9 	beq.w	800b26e <HAL_TIM_ConfigClockSource+0x1de>
 800b0fc:	4a6a      	ldr	r2, [pc, #424]	@ (800b2a8 <HAL_TIM_ConfigClockSource+0x218>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	f200 80be 	bhi.w	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b104:	4a69      	ldr	r2, [pc, #420]	@ (800b2ac <HAL_TIM_ConfigClockSource+0x21c>)
 800b106:	4293      	cmp	r3, r2
 800b108:	f000 80b1 	beq.w	800b26e <HAL_TIM_ConfigClockSource+0x1de>
 800b10c:	4a67      	ldr	r2, [pc, #412]	@ (800b2ac <HAL_TIM_ConfigClockSource+0x21c>)
 800b10e:	4293      	cmp	r3, r2
 800b110:	f200 80b6 	bhi.w	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b114:	4a66      	ldr	r2, [pc, #408]	@ (800b2b0 <HAL_TIM_ConfigClockSource+0x220>)
 800b116:	4293      	cmp	r3, r2
 800b118:	f000 80a9 	beq.w	800b26e <HAL_TIM_ConfigClockSource+0x1de>
 800b11c:	4a64      	ldr	r2, [pc, #400]	@ (800b2b0 <HAL_TIM_ConfigClockSource+0x220>)
 800b11e:	4293      	cmp	r3, r2
 800b120:	f200 80ae 	bhi.w	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b124:	4a63      	ldr	r2, [pc, #396]	@ (800b2b4 <HAL_TIM_ConfigClockSource+0x224>)
 800b126:	4293      	cmp	r3, r2
 800b128:	f000 80a1 	beq.w	800b26e <HAL_TIM_ConfigClockSource+0x1de>
 800b12c:	4a61      	ldr	r2, [pc, #388]	@ (800b2b4 <HAL_TIM_ConfigClockSource+0x224>)
 800b12e:	4293      	cmp	r3, r2
 800b130:	f200 80a6 	bhi.w	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b134:	4a60      	ldr	r2, [pc, #384]	@ (800b2b8 <HAL_TIM_ConfigClockSource+0x228>)
 800b136:	4293      	cmp	r3, r2
 800b138:	f000 8099 	beq.w	800b26e <HAL_TIM_ConfigClockSource+0x1de>
 800b13c:	4a5e      	ldr	r2, [pc, #376]	@ (800b2b8 <HAL_TIM_ConfigClockSource+0x228>)
 800b13e:	4293      	cmp	r3, r2
 800b140:	f200 809e 	bhi.w	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b144:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b148:	f000 8091 	beq.w	800b26e <HAL_TIM_ConfigClockSource+0x1de>
 800b14c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800b150:	f200 8096 	bhi.w	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b154:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b158:	f000 8089 	beq.w	800b26e <HAL_TIM_ConfigClockSource+0x1de>
 800b15c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b160:	f200 808e 	bhi.w	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b164:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b168:	d03e      	beq.n	800b1e8 <HAL_TIM_ConfigClockSource+0x158>
 800b16a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b16e:	f200 8087 	bhi.w	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b172:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b176:	f000 8086 	beq.w	800b286 <HAL_TIM_ConfigClockSource+0x1f6>
 800b17a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b17e:	d87f      	bhi.n	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b180:	2b70      	cmp	r3, #112	@ 0x70
 800b182:	d01a      	beq.n	800b1ba <HAL_TIM_ConfigClockSource+0x12a>
 800b184:	2b70      	cmp	r3, #112	@ 0x70
 800b186:	d87b      	bhi.n	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b188:	2b60      	cmp	r3, #96	@ 0x60
 800b18a:	d050      	beq.n	800b22e <HAL_TIM_ConfigClockSource+0x19e>
 800b18c:	2b60      	cmp	r3, #96	@ 0x60
 800b18e:	d877      	bhi.n	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b190:	2b50      	cmp	r3, #80	@ 0x50
 800b192:	d03c      	beq.n	800b20e <HAL_TIM_ConfigClockSource+0x17e>
 800b194:	2b50      	cmp	r3, #80	@ 0x50
 800b196:	d873      	bhi.n	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b198:	2b40      	cmp	r3, #64	@ 0x40
 800b19a:	d058      	beq.n	800b24e <HAL_TIM_ConfigClockSource+0x1be>
 800b19c:	2b40      	cmp	r3, #64	@ 0x40
 800b19e:	d86f      	bhi.n	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b1a0:	2b30      	cmp	r3, #48	@ 0x30
 800b1a2:	d064      	beq.n	800b26e <HAL_TIM_ConfigClockSource+0x1de>
 800b1a4:	2b30      	cmp	r3, #48	@ 0x30
 800b1a6:	d86b      	bhi.n	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b1a8:	2b20      	cmp	r3, #32
 800b1aa:	d060      	beq.n	800b26e <HAL_TIM_ConfigClockSource+0x1de>
 800b1ac:	2b20      	cmp	r3, #32
 800b1ae:	d867      	bhi.n	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d05c      	beq.n	800b26e <HAL_TIM_ConfigClockSource+0x1de>
 800b1b4:	2b10      	cmp	r3, #16
 800b1b6:	d05a      	beq.n	800b26e <HAL_TIM_ConfigClockSource+0x1de>
 800b1b8:	e062      	b.n	800b280 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b1c6:	683b      	ldr	r3, [r7, #0]
 800b1c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b1ca:	f000 fe8b 	bl	800bee4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	689b      	ldr	r3, [r3, #8]
 800b1d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b1d6:	68bb      	ldr	r3, [r7, #8]
 800b1d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b1dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	68ba      	ldr	r2, [r7, #8]
 800b1e4:	609a      	str	r2, [r3, #8]
      break;
 800b1e6:	e04f      	b.n	800b288 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b1f8:	f000 fe74 	bl	800bee4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	689a      	ldr	r2, [r3, #8]
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b20a:	609a      	str	r2, [r3, #8]
      break;
 800b20c:	e03c      	b.n	800b288 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b21a:	461a      	mov	r2, r3
 800b21c:	f000 fde6 	bl	800bdec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	2150      	movs	r1, #80	@ 0x50
 800b226:	4618      	mov	r0, r3
 800b228:	f000 fe3f 	bl	800beaa <TIM_ITRx_SetConfig>
      break;
 800b22c:	e02c      	b.n	800b288 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b23a:	461a      	mov	r2, r3
 800b23c:	f000 fe05 	bl	800be4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	2160      	movs	r1, #96	@ 0x60
 800b246:	4618      	mov	r0, r3
 800b248:	f000 fe2f 	bl	800beaa <TIM_ITRx_SetConfig>
      break;
 800b24c:	e01c      	b.n	800b288 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b25a:	461a      	mov	r2, r3
 800b25c:	f000 fdc6 	bl	800bdec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	2140      	movs	r1, #64	@ 0x40
 800b266:	4618      	mov	r0, r3
 800b268:	f000 fe1f 	bl	800beaa <TIM_ITRx_SetConfig>
      break;
 800b26c:	e00c      	b.n	800b288 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681a      	ldr	r2, [r3, #0]
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	4619      	mov	r1, r3
 800b278:	4610      	mov	r0, r2
 800b27a:	f000 fe16 	bl	800beaa <TIM_ITRx_SetConfig>
      break;
 800b27e:	e003      	b.n	800b288 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800b280:	2301      	movs	r3, #1
 800b282:	73fb      	strb	r3, [r7, #15]
      break;
 800b284:	e000      	b.n	800b288 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800b286:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	2201      	movs	r2, #1
 800b28c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2200      	movs	r2, #0
 800b294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b298:	7bfb      	ldrb	r3, [r7, #15]
}
 800b29a:	4618      	mov	r0, r3
 800b29c:	3710      	adds	r7, #16
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}
 800b2a2:	bf00      	nop
 800b2a4:	00100070 	.word	0x00100070
 800b2a8:	00100060 	.word	0x00100060
 800b2ac:	00100050 	.word	0x00100050
 800b2b0:	00100040 	.word	0x00100040
 800b2b4:	00100030 	.word	0x00100030
 800b2b8:	00100020 	.word	0x00100020

0800b2bc <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b083      	sub	sp, #12
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800b2c4:	bf00      	nop
 800b2c6:	370c      	adds	r7, #12
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ce:	4770      	bx	lr

0800b2d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b2d0:	b480      	push	{r7}
 800b2d2:	b083      	sub	sp, #12
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b2d8:	bf00      	nop
 800b2da:	370c      	adds	r7, #12
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e2:	4770      	bx	lr

0800b2e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b2e4:	b480      	push	{r7}
 800b2e6:	b083      	sub	sp, #12
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b2ec:	bf00      	nop
 800b2ee:	370c      	adds	r7, #12
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f6:	4770      	bx	lr

0800b2f8 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	b083      	sub	sp, #12
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800b300:	bf00      	nop
 800b302:	370c      	adds	r7, #12
 800b304:	46bd      	mov	sp, r7
 800b306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b30a:	4770      	bx	lr

0800b30c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b30c:	b480      	push	{r7}
 800b30e:	b083      	sub	sp, #12
 800b310:	af00      	add	r7, sp, #0
 800b312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b314:	bf00      	nop
 800b316:	370c      	adds	r7, #12
 800b318:	46bd      	mov	sp, r7
 800b31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31e:	4770      	bx	lr

0800b320 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b320:	b480      	push	{r7}
 800b322:	b083      	sub	sp, #12
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800b328:	bf00      	nop
 800b32a:	370c      	adds	r7, #12
 800b32c:	46bd      	mov	sp, r7
 800b32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b332:	4770      	bx	lr

0800b334 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b334:	b480      	push	{r7}
 800b336:	b083      	sub	sp, #12
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b33c:	bf00      	nop
 800b33e:	370c      	adds	r7, #12
 800b340:	46bd      	mov	sp, r7
 800b342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b346:	4770      	bx	lr

0800b348 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800b348:	b480      	push	{r7}
 800b34a:	b083      	sub	sp, #12
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800b350:	bf00      	nop
 800b352:	370c      	adds	r7, #12
 800b354:	46bd      	mov	sp, r7
 800b356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35a:	4770      	bx	lr

0800b35c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800b35c:	b480      	push	{r7}
 800b35e:	b083      	sub	sp, #12
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800b364:	bf00      	nop
 800b366:	370c      	adds	r7, #12
 800b368:	46bd      	mov	sp, r7
 800b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36e:	4770      	bx	lr

0800b370 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800b370:	b480      	push	{r7}
 800b372:	b087      	sub	sp, #28
 800b374:	af00      	add	r7, sp, #0
 800b376:	60f8      	str	r0, [r7, #12]
 800b378:	460b      	mov	r3, r1
 800b37a:	607a      	str	r2, [r7, #4]
 800b37c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800b37e:	2300      	movs	r3, #0
 800b380:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d101      	bne.n	800b38c <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800b388:	2301      	movs	r3, #1
 800b38a:	e14a      	b.n	800b622 <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b392:	b2db      	uxtb	r3, r3
 800b394:	2b01      	cmp	r3, #1
 800b396:	f040 80dd 	bne.w	800b554 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 800b39a:	7afb      	ldrb	r3, [r7, #11]
 800b39c:	2b1f      	cmp	r3, #31
 800b39e:	f200 80d6 	bhi.w	800b54e <HAL_TIM_RegisterCallback+0x1de>
 800b3a2:	a201      	add	r2, pc, #4	@ (adr r2, 800b3a8 <HAL_TIM_RegisterCallback+0x38>)
 800b3a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3a8:	0800b429 	.word	0x0800b429
 800b3ac:	0800b431 	.word	0x0800b431
 800b3b0:	0800b439 	.word	0x0800b439
 800b3b4:	0800b441 	.word	0x0800b441
 800b3b8:	0800b449 	.word	0x0800b449
 800b3bc:	0800b451 	.word	0x0800b451
 800b3c0:	0800b459 	.word	0x0800b459
 800b3c4:	0800b461 	.word	0x0800b461
 800b3c8:	0800b469 	.word	0x0800b469
 800b3cc:	0800b471 	.word	0x0800b471
 800b3d0:	0800b479 	.word	0x0800b479
 800b3d4:	0800b481 	.word	0x0800b481
 800b3d8:	0800b489 	.word	0x0800b489
 800b3dc:	0800b491 	.word	0x0800b491
 800b3e0:	0800b49b 	.word	0x0800b49b
 800b3e4:	0800b4a5 	.word	0x0800b4a5
 800b3e8:	0800b4af 	.word	0x0800b4af
 800b3ec:	0800b4b9 	.word	0x0800b4b9
 800b3f0:	0800b4c3 	.word	0x0800b4c3
 800b3f4:	0800b4cd 	.word	0x0800b4cd
 800b3f8:	0800b4d7 	.word	0x0800b4d7
 800b3fc:	0800b4e1 	.word	0x0800b4e1
 800b400:	0800b4eb 	.word	0x0800b4eb
 800b404:	0800b4f5 	.word	0x0800b4f5
 800b408:	0800b4ff 	.word	0x0800b4ff
 800b40c:	0800b509 	.word	0x0800b509
 800b410:	0800b513 	.word	0x0800b513
 800b414:	0800b51d 	.word	0x0800b51d
 800b418:	0800b527 	.word	0x0800b527
 800b41c:	0800b531 	.word	0x0800b531
 800b420:	0800b53b 	.word	0x0800b53b
 800b424:	0800b545 	.word	0x0800b545
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	687a      	ldr	r2, [r7, #4]
 800b42c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800b42e:	e0f7      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	687a      	ldr	r2, [r7, #4]
 800b434:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800b436:	e0f3      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	687a      	ldr	r2, [r7, #4]
 800b43c:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800b43e:	e0ef      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	687a      	ldr	r2, [r7, #4]
 800b444:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800b446:	e0eb      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	687a      	ldr	r2, [r7, #4]
 800b44c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800b44e:	e0e7      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	687a      	ldr	r2, [r7, #4]
 800b454:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800b456:	e0e3      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	687a      	ldr	r2, [r7, #4]
 800b45c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800b45e:	e0df      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	687a      	ldr	r2, [r7, #4]
 800b464:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800b466:	e0db      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	687a      	ldr	r2, [r7, #4]
 800b46c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800b46e:	e0d7      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	687a      	ldr	r2, [r7, #4]
 800b474:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800b476:	e0d3      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	687a      	ldr	r2, [r7, #4]
 800b47c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800b47e:	e0cf      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	687a      	ldr	r2, [r7, #4]
 800b484:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800b486:	e0cb      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	687a      	ldr	r2, [r7, #4]
 800b48c:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800b48e:	e0c7      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	687a      	ldr	r2, [r7, #4]
 800b494:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800b498:	e0c2      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	687a      	ldr	r2, [r7, #4]
 800b49e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 800b4a2:	e0bd      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	687a      	ldr	r2, [r7, #4]
 800b4a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 800b4ac:	e0b8      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	687a      	ldr	r2, [r7, #4]
 800b4b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 800b4b6:	e0b3      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	687a      	ldr	r2, [r7, #4]
 800b4bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 800b4c0:	e0ae      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	687a      	ldr	r2, [r7, #4]
 800b4c6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800b4ca:	e0a9      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	687a      	ldr	r2, [r7, #4]
 800b4d0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800b4d4:	e0a4      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	687a      	ldr	r2, [r7, #4]
 800b4da:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800b4de:	e09f      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	687a      	ldr	r2, [r7, #4]
 800b4e4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800b4e8:	e09a      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	687a      	ldr	r2, [r7, #4]
 800b4ee:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800b4f2:	e095      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	687a      	ldr	r2, [r7, #4]
 800b4f8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800b4fc:	e090      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	687a      	ldr	r2, [r7, #4]
 800b502:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800b506:	e08b      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	687a      	ldr	r2, [r7, #4]
 800b50c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800b510:	e086      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	687a      	ldr	r2, [r7, #4]
 800b516:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800b51a:	e081      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	687a      	ldr	r2, [r7, #4]
 800b520:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800b524:	e07c      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	687a      	ldr	r2, [r7, #4]
 800b52a:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800b52e:	e077      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	687a      	ldr	r2, [r7, #4]
 800b534:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 800b538:	e072      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	687a      	ldr	r2, [r7, #4]
 800b53e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800b542:	e06d      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	687a      	ldr	r2, [r7, #4]
 800b548:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800b54c:	e068      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800b54e:	2301      	movs	r3, #1
 800b550:	75fb      	strb	r3, [r7, #23]
        break;
 800b552:	e065      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b55a:	b2db      	uxtb	r3, r3
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d15d      	bne.n	800b61c <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800b560:	7afb      	ldrb	r3, [r7, #11]
 800b562:	2b0d      	cmp	r3, #13
 800b564:	d857      	bhi.n	800b616 <HAL_TIM_RegisterCallback+0x2a6>
 800b566:	a201      	add	r2, pc, #4	@ (adr r2, 800b56c <HAL_TIM_RegisterCallback+0x1fc>)
 800b568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b56c:	0800b5a5 	.word	0x0800b5a5
 800b570:	0800b5ad 	.word	0x0800b5ad
 800b574:	0800b5b5 	.word	0x0800b5b5
 800b578:	0800b5bd 	.word	0x0800b5bd
 800b57c:	0800b5c5 	.word	0x0800b5c5
 800b580:	0800b5cd 	.word	0x0800b5cd
 800b584:	0800b5d5 	.word	0x0800b5d5
 800b588:	0800b5dd 	.word	0x0800b5dd
 800b58c:	0800b5e5 	.word	0x0800b5e5
 800b590:	0800b5ed 	.word	0x0800b5ed
 800b594:	0800b5f5 	.word	0x0800b5f5
 800b598:	0800b5fd 	.word	0x0800b5fd
 800b59c:	0800b605 	.word	0x0800b605
 800b5a0:	0800b60d 	.word	0x0800b60d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	687a      	ldr	r2, [r7, #4]
 800b5a8:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800b5aa:	e039      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	687a      	ldr	r2, [r7, #4]
 800b5b0:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 800b5b2:	e035      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	687a      	ldr	r2, [r7, #4]
 800b5b8:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800b5ba:	e031      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	687a      	ldr	r2, [r7, #4]
 800b5c0:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 800b5c2:	e02d      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	687a      	ldr	r2, [r7, #4]
 800b5c8:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800b5ca:	e029      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800b5cc:	68fb      	ldr	r3, [r7, #12]
 800b5ce:	687a      	ldr	r2, [r7, #4]
 800b5d0:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 800b5d2:	e025      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	687a      	ldr	r2, [r7, #4]
 800b5d8:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800b5da:	e021      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	687a      	ldr	r2, [r7, #4]
 800b5e0:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 800b5e2:	e01d      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	687a      	ldr	r2, [r7, #4]
 800b5e8:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800b5ea:	e019      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	687a      	ldr	r2, [r7, #4]
 800b5f0:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800b5f2:	e015      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	687a      	ldr	r2, [r7, #4]
 800b5f8:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800b5fa:	e011      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	687a      	ldr	r2, [r7, #4]
 800b600:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800b602:	e00d      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800b604:	68fb      	ldr	r3, [r7, #12]
 800b606:	687a      	ldr	r2, [r7, #4]
 800b608:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 800b60a:	e009      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	687a      	ldr	r2, [r7, #4]
 800b610:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 800b614:	e004      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800b616:	2301      	movs	r3, #1
 800b618:	75fb      	strb	r3, [r7, #23]
        break;
 800b61a:	e001      	b.n	800b620 <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800b61c:	2301      	movs	r3, #1
 800b61e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800b620:	7dfb      	ldrb	r3, [r7, #23]
}
 800b622:	4618      	mov	r0, r3
 800b624:	371c      	adds	r7, #28
 800b626:	46bd      	mov	sp, r7
 800b628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62c:	4770      	bx	lr
 800b62e:	bf00      	nop

0800b630 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b630:	b480      	push	{r7}
 800b632:	b085      	sub	sp, #20
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
 800b638:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	4a4c      	ldr	r2, [pc, #304]	@ (800b774 <TIM_Base_SetConfig+0x144>)
 800b644:	4293      	cmp	r3, r2
 800b646:	d017      	beq.n	800b678 <TIM_Base_SetConfig+0x48>
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b64e:	d013      	beq.n	800b678 <TIM_Base_SetConfig+0x48>
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	4a49      	ldr	r2, [pc, #292]	@ (800b778 <TIM_Base_SetConfig+0x148>)
 800b654:	4293      	cmp	r3, r2
 800b656:	d00f      	beq.n	800b678 <TIM_Base_SetConfig+0x48>
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	4a48      	ldr	r2, [pc, #288]	@ (800b77c <TIM_Base_SetConfig+0x14c>)
 800b65c:	4293      	cmp	r3, r2
 800b65e:	d00b      	beq.n	800b678 <TIM_Base_SetConfig+0x48>
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	4a47      	ldr	r2, [pc, #284]	@ (800b780 <TIM_Base_SetConfig+0x150>)
 800b664:	4293      	cmp	r3, r2
 800b666:	d007      	beq.n	800b678 <TIM_Base_SetConfig+0x48>
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	4a46      	ldr	r2, [pc, #280]	@ (800b784 <TIM_Base_SetConfig+0x154>)
 800b66c:	4293      	cmp	r3, r2
 800b66e:	d003      	beq.n	800b678 <TIM_Base_SetConfig+0x48>
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	4a45      	ldr	r2, [pc, #276]	@ (800b788 <TIM_Base_SetConfig+0x158>)
 800b674:	4293      	cmp	r3, r2
 800b676:	d108      	bne.n	800b68a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b67e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	685b      	ldr	r3, [r3, #4]
 800b684:	68fa      	ldr	r2, [r7, #12]
 800b686:	4313      	orrs	r3, r2
 800b688:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	4a39      	ldr	r2, [pc, #228]	@ (800b774 <TIM_Base_SetConfig+0x144>)
 800b68e:	4293      	cmp	r3, r2
 800b690:	d023      	beq.n	800b6da <TIM_Base_SetConfig+0xaa>
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b698:	d01f      	beq.n	800b6da <TIM_Base_SetConfig+0xaa>
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	4a36      	ldr	r2, [pc, #216]	@ (800b778 <TIM_Base_SetConfig+0x148>)
 800b69e:	4293      	cmp	r3, r2
 800b6a0:	d01b      	beq.n	800b6da <TIM_Base_SetConfig+0xaa>
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	4a35      	ldr	r2, [pc, #212]	@ (800b77c <TIM_Base_SetConfig+0x14c>)
 800b6a6:	4293      	cmp	r3, r2
 800b6a8:	d017      	beq.n	800b6da <TIM_Base_SetConfig+0xaa>
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	4a34      	ldr	r2, [pc, #208]	@ (800b780 <TIM_Base_SetConfig+0x150>)
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	d013      	beq.n	800b6da <TIM_Base_SetConfig+0xaa>
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	4a33      	ldr	r2, [pc, #204]	@ (800b784 <TIM_Base_SetConfig+0x154>)
 800b6b6:	4293      	cmp	r3, r2
 800b6b8:	d00f      	beq.n	800b6da <TIM_Base_SetConfig+0xaa>
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	4a33      	ldr	r2, [pc, #204]	@ (800b78c <TIM_Base_SetConfig+0x15c>)
 800b6be:	4293      	cmp	r3, r2
 800b6c0:	d00b      	beq.n	800b6da <TIM_Base_SetConfig+0xaa>
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	4a32      	ldr	r2, [pc, #200]	@ (800b790 <TIM_Base_SetConfig+0x160>)
 800b6c6:	4293      	cmp	r3, r2
 800b6c8:	d007      	beq.n	800b6da <TIM_Base_SetConfig+0xaa>
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	4a31      	ldr	r2, [pc, #196]	@ (800b794 <TIM_Base_SetConfig+0x164>)
 800b6ce:	4293      	cmp	r3, r2
 800b6d0:	d003      	beq.n	800b6da <TIM_Base_SetConfig+0xaa>
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	4a2c      	ldr	r2, [pc, #176]	@ (800b788 <TIM_Base_SetConfig+0x158>)
 800b6d6:	4293      	cmp	r3, r2
 800b6d8:	d108      	bne.n	800b6ec <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b6e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	68db      	ldr	r3, [r3, #12]
 800b6e6:	68fa      	ldr	r2, [r7, #12]
 800b6e8:	4313      	orrs	r3, r2
 800b6ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	695b      	ldr	r3, [r3, #20]
 800b6f6:	4313      	orrs	r3, r2
 800b6f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	68fa      	ldr	r2, [r7, #12]
 800b6fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b700:	683b      	ldr	r3, [r7, #0]
 800b702:	689a      	ldr	r2, [r3, #8]
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b708:	683b      	ldr	r3, [r7, #0]
 800b70a:	681a      	ldr	r2, [r3, #0]
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	4a18      	ldr	r2, [pc, #96]	@ (800b774 <TIM_Base_SetConfig+0x144>)
 800b714:	4293      	cmp	r3, r2
 800b716:	d013      	beq.n	800b740 <TIM_Base_SetConfig+0x110>
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	4a1a      	ldr	r2, [pc, #104]	@ (800b784 <TIM_Base_SetConfig+0x154>)
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d00f      	beq.n	800b740 <TIM_Base_SetConfig+0x110>
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	4a1a      	ldr	r2, [pc, #104]	@ (800b78c <TIM_Base_SetConfig+0x15c>)
 800b724:	4293      	cmp	r3, r2
 800b726:	d00b      	beq.n	800b740 <TIM_Base_SetConfig+0x110>
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	4a19      	ldr	r2, [pc, #100]	@ (800b790 <TIM_Base_SetConfig+0x160>)
 800b72c:	4293      	cmp	r3, r2
 800b72e:	d007      	beq.n	800b740 <TIM_Base_SetConfig+0x110>
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	4a18      	ldr	r2, [pc, #96]	@ (800b794 <TIM_Base_SetConfig+0x164>)
 800b734:	4293      	cmp	r3, r2
 800b736:	d003      	beq.n	800b740 <TIM_Base_SetConfig+0x110>
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	4a13      	ldr	r2, [pc, #76]	@ (800b788 <TIM_Base_SetConfig+0x158>)
 800b73c:	4293      	cmp	r3, r2
 800b73e:	d103      	bne.n	800b748 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	691a      	ldr	r2, [r3, #16]
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	2201      	movs	r2, #1
 800b74c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	691b      	ldr	r3, [r3, #16]
 800b752:	f003 0301 	and.w	r3, r3, #1
 800b756:	2b01      	cmp	r3, #1
 800b758:	d105      	bne.n	800b766 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	691b      	ldr	r3, [r3, #16]
 800b75e:	f023 0201 	bic.w	r2, r3, #1
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	611a      	str	r2, [r3, #16]
  }
}
 800b766:	bf00      	nop
 800b768:	3714      	adds	r7, #20
 800b76a:	46bd      	mov	sp, r7
 800b76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b770:	4770      	bx	lr
 800b772:	bf00      	nop
 800b774:	40012c00 	.word	0x40012c00
 800b778:	40000400 	.word	0x40000400
 800b77c:	40000800 	.word	0x40000800
 800b780:	40000c00 	.word	0x40000c00
 800b784:	40013400 	.word	0x40013400
 800b788:	40015000 	.word	0x40015000
 800b78c:	40014000 	.word	0x40014000
 800b790:	40014400 	.word	0x40014400
 800b794:	40014800 	.word	0x40014800

0800b798 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b798:	b480      	push	{r7}
 800b79a:	b087      	sub	sp, #28
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	6078      	str	r0, [r7, #4]
 800b7a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	6a1b      	ldr	r3, [r3, #32]
 800b7a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	6a1b      	ldr	r3, [r3, #32]
 800b7ac:	f023 0201 	bic.w	r2, r3, #1
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	685b      	ldr	r3, [r3, #4]
 800b7b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	699b      	ldr	r3, [r3, #24]
 800b7be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b7c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b7ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	f023 0303 	bic.w	r3, r3, #3
 800b7d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	68fa      	ldr	r2, [r7, #12]
 800b7da:	4313      	orrs	r3, r2
 800b7dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b7de:	697b      	ldr	r3, [r7, #20]
 800b7e0:	f023 0302 	bic.w	r3, r3, #2
 800b7e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b7e6:	683b      	ldr	r3, [r7, #0]
 800b7e8:	689b      	ldr	r3, [r3, #8]
 800b7ea:	697a      	ldr	r2, [r7, #20]
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	4a30      	ldr	r2, [pc, #192]	@ (800b8b4 <TIM_OC1_SetConfig+0x11c>)
 800b7f4:	4293      	cmp	r3, r2
 800b7f6:	d013      	beq.n	800b820 <TIM_OC1_SetConfig+0x88>
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	4a2f      	ldr	r2, [pc, #188]	@ (800b8b8 <TIM_OC1_SetConfig+0x120>)
 800b7fc:	4293      	cmp	r3, r2
 800b7fe:	d00f      	beq.n	800b820 <TIM_OC1_SetConfig+0x88>
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	4a2e      	ldr	r2, [pc, #184]	@ (800b8bc <TIM_OC1_SetConfig+0x124>)
 800b804:	4293      	cmp	r3, r2
 800b806:	d00b      	beq.n	800b820 <TIM_OC1_SetConfig+0x88>
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	4a2d      	ldr	r2, [pc, #180]	@ (800b8c0 <TIM_OC1_SetConfig+0x128>)
 800b80c:	4293      	cmp	r3, r2
 800b80e:	d007      	beq.n	800b820 <TIM_OC1_SetConfig+0x88>
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	4a2c      	ldr	r2, [pc, #176]	@ (800b8c4 <TIM_OC1_SetConfig+0x12c>)
 800b814:	4293      	cmp	r3, r2
 800b816:	d003      	beq.n	800b820 <TIM_OC1_SetConfig+0x88>
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	4a2b      	ldr	r2, [pc, #172]	@ (800b8c8 <TIM_OC1_SetConfig+0x130>)
 800b81c:	4293      	cmp	r3, r2
 800b81e:	d10c      	bne.n	800b83a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b820:	697b      	ldr	r3, [r7, #20]
 800b822:	f023 0308 	bic.w	r3, r3, #8
 800b826:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	68db      	ldr	r3, [r3, #12]
 800b82c:	697a      	ldr	r2, [r7, #20]
 800b82e:	4313      	orrs	r3, r2
 800b830:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b832:	697b      	ldr	r3, [r7, #20]
 800b834:	f023 0304 	bic.w	r3, r3, #4
 800b838:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	4a1d      	ldr	r2, [pc, #116]	@ (800b8b4 <TIM_OC1_SetConfig+0x11c>)
 800b83e:	4293      	cmp	r3, r2
 800b840:	d013      	beq.n	800b86a <TIM_OC1_SetConfig+0xd2>
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	4a1c      	ldr	r2, [pc, #112]	@ (800b8b8 <TIM_OC1_SetConfig+0x120>)
 800b846:	4293      	cmp	r3, r2
 800b848:	d00f      	beq.n	800b86a <TIM_OC1_SetConfig+0xd2>
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	4a1b      	ldr	r2, [pc, #108]	@ (800b8bc <TIM_OC1_SetConfig+0x124>)
 800b84e:	4293      	cmp	r3, r2
 800b850:	d00b      	beq.n	800b86a <TIM_OC1_SetConfig+0xd2>
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	4a1a      	ldr	r2, [pc, #104]	@ (800b8c0 <TIM_OC1_SetConfig+0x128>)
 800b856:	4293      	cmp	r3, r2
 800b858:	d007      	beq.n	800b86a <TIM_OC1_SetConfig+0xd2>
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	4a19      	ldr	r2, [pc, #100]	@ (800b8c4 <TIM_OC1_SetConfig+0x12c>)
 800b85e:	4293      	cmp	r3, r2
 800b860:	d003      	beq.n	800b86a <TIM_OC1_SetConfig+0xd2>
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	4a18      	ldr	r2, [pc, #96]	@ (800b8c8 <TIM_OC1_SetConfig+0x130>)
 800b866:	4293      	cmp	r3, r2
 800b868:	d111      	bne.n	800b88e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b86a:	693b      	ldr	r3, [r7, #16]
 800b86c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b870:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b872:	693b      	ldr	r3, [r7, #16]
 800b874:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b878:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	695b      	ldr	r3, [r3, #20]
 800b87e:	693a      	ldr	r2, [r7, #16]
 800b880:	4313      	orrs	r3, r2
 800b882:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	699b      	ldr	r3, [r3, #24]
 800b888:	693a      	ldr	r2, [r7, #16]
 800b88a:	4313      	orrs	r3, r2
 800b88c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	693a      	ldr	r2, [r7, #16]
 800b892:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	68fa      	ldr	r2, [r7, #12]
 800b898:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	685a      	ldr	r2, [r3, #4]
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	697a      	ldr	r2, [r7, #20]
 800b8a6:	621a      	str	r2, [r3, #32]
}
 800b8a8:	bf00      	nop
 800b8aa:	371c      	adds	r7, #28
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b2:	4770      	bx	lr
 800b8b4:	40012c00 	.word	0x40012c00
 800b8b8:	40013400 	.word	0x40013400
 800b8bc:	40014000 	.word	0x40014000
 800b8c0:	40014400 	.word	0x40014400
 800b8c4:	40014800 	.word	0x40014800
 800b8c8:	40015000 	.word	0x40015000

0800b8cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b8cc:	b480      	push	{r7}
 800b8ce:	b087      	sub	sp, #28
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
 800b8d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	6a1b      	ldr	r3, [r3, #32]
 800b8da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	6a1b      	ldr	r3, [r3, #32]
 800b8e0:	f023 0210 	bic.w	r2, r3, #16
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	685b      	ldr	r3, [r3, #4]
 800b8ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	699b      	ldr	r3, [r3, #24]
 800b8f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b8fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b8fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b906:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b908:	683b      	ldr	r3, [r7, #0]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	021b      	lsls	r3, r3, #8
 800b90e:	68fa      	ldr	r2, [r7, #12]
 800b910:	4313      	orrs	r3, r2
 800b912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b914:	697b      	ldr	r3, [r7, #20]
 800b916:	f023 0320 	bic.w	r3, r3, #32
 800b91a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	689b      	ldr	r3, [r3, #8]
 800b920:	011b      	lsls	r3, r3, #4
 800b922:	697a      	ldr	r2, [r7, #20]
 800b924:	4313      	orrs	r3, r2
 800b926:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	4a2c      	ldr	r2, [pc, #176]	@ (800b9dc <TIM_OC2_SetConfig+0x110>)
 800b92c:	4293      	cmp	r3, r2
 800b92e:	d007      	beq.n	800b940 <TIM_OC2_SetConfig+0x74>
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	4a2b      	ldr	r2, [pc, #172]	@ (800b9e0 <TIM_OC2_SetConfig+0x114>)
 800b934:	4293      	cmp	r3, r2
 800b936:	d003      	beq.n	800b940 <TIM_OC2_SetConfig+0x74>
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	4a2a      	ldr	r2, [pc, #168]	@ (800b9e4 <TIM_OC2_SetConfig+0x118>)
 800b93c:	4293      	cmp	r3, r2
 800b93e:	d10d      	bne.n	800b95c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b946:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b948:	683b      	ldr	r3, [r7, #0]
 800b94a:	68db      	ldr	r3, [r3, #12]
 800b94c:	011b      	lsls	r3, r3, #4
 800b94e:	697a      	ldr	r2, [r7, #20]
 800b950:	4313      	orrs	r3, r2
 800b952:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b954:	697b      	ldr	r3, [r7, #20]
 800b956:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b95a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	4a1f      	ldr	r2, [pc, #124]	@ (800b9dc <TIM_OC2_SetConfig+0x110>)
 800b960:	4293      	cmp	r3, r2
 800b962:	d013      	beq.n	800b98c <TIM_OC2_SetConfig+0xc0>
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	4a1e      	ldr	r2, [pc, #120]	@ (800b9e0 <TIM_OC2_SetConfig+0x114>)
 800b968:	4293      	cmp	r3, r2
 800b96a:	d00f      	beq.n	800b98c <TIM_OC2_SetConfig+0xc0>
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	4a1e      	ldr	r2, [pc, #120]	@ (800b9e8 <TIM_OC2_SetConfig+0x11c>)
 800b970:	4293      	cmp	r3, r2
 800b972:	d00b      	beq.n	800b98c <TIM_OC2_SetConfig+0xc0>
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	4a1d      	ldr	r2, [pc, #116]	@ (800b9ec <TIM_OC2_SetConfig+0x120>)
 800b978:	4293      	cmp	r3, r2
 800b97a:	d007      	beq.n	800b98c <TIM_OC2_SetConfig+0xc0>
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	4a1c      	ldr	r2, [pc, #112]	@ (800b9f0 <TIM_OC2_SetConfig+0x124>)
 800b980:	4293      	cmp	r3, r2
 800b982:	d003      	beq.n	800b98c <TIM_OC2_SetConfig+0xc0>
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	4a17      	ldr	r2, [pc, #92]	@ (800b9e4 <TIM_OC2_SetConfig+0x118>)
 800b988:	4293      	cmp	r3, r2
 800b98a:	d113      	bne.n	800b9b4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b98c:	693b      	ldr	r3, [r7, #16]
 800b98e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b992:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b994:	693b      	ldr	r3, [r7, #16]
 800b996:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b99a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b99c:	683b      	ldr	r3, [r7, #0]
 800b99e:	695b      	ldr	r3, [r3, #20]
 800b9a0:	009b      	lsls	r3, r3, #2
 800b9a2:	693a      	ldr	r2, [r7, #16]
 800b9a4:	4313      	orrs	r3, r2
 800b9a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b9a8:	683b      	ldr	r3, [r7, #0]
 800b9aa:	699b      	ldr	r3, [r3, #24]
 800b9ac:	009b      	lsls	r3, r3, #2
 800b9ae:	693a      	ldr	r2, [r7, #16]
 800b9b0:	4313      	orrs	r3, r2
 800b9b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	693a      	ldr	r2, [r7, #16]
 800b9b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	68fa      	ldr	r2, [r7, #12]
 800b9be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	685a      	ldr	r2, [r3, #4]
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	697a      	ldr	r2, [r7, #20]
 800b9cc:	621a      	str	r2, [r3, #32]
}
 800b9ce:	bf00      	nop
 800b9d0:	371c      	adds	r7, #28
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d8:	4770      	bx	lr
 800b9da:	bf00      	nop
 800b9dc:	40012c00 	.word	0x40012c00
 800b9e0:	40013400 	.word	0x40013400
 800b9e4:	40015000 	.word	0x40015000
 800b9e8:	40014000 	.word	0x40014000
 800b9ec:	40014400 	.word	0x40014400
 800b9f0:	40014800 	.word	0x40014800

0800b9f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b9f4:	b480      	push	{r7}
 800b9f6:	b087      	sub	sp, #28
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	6078      	str	r0, [r7, #4]
 800b9fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	6a1b      	ldr	r3, [r3, #32]
 800ba02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	6a1b      	ldr	r3, [r3, #32]
 800ba08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	685b      	ldr	r3, [r3, #4]
 800ba14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	69db      	ldr	r3, [r3, #28]
 800ba1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ba22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	f023 0303 	bic.w	r3, r3, #3
 800ba2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ba30:	683b      	ldr	r3, [r7, #0]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	68fa      	ldr	r2, [r7, #12]
 800ba36:	4313      	orrs	r3, r2
 800ba38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ba3a:	697b      	ldr	r3, [r7, #20]
 800ba3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ba40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ba42:	683b      	ldr	r3, [r7, #0]
 800ba44:	689b      	ldr	r3, [r3, #8]
 800ba46:	021b      	lsls	r3, r3, #8
 800ba48:	697a      	ldr	r2, [r7, #20]
 800ba4a:	4313      	orrs	r3, r2
 800ba4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	4a2b      	ldr	r2, [pc, #172]	@ (800bb00 <TIM_OC3_SetConfig+0x10c>)
 800ba52:	4293      	cmp	r3, r2
 800ba54:	d007      	beq.n	800ba66 <TIM_OC3_SetConfig+0x72>
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	4a2a      	ldr	r2, [pc, #168]	@ (800bb04 <TIM_OC3_SetConfig+0x110>)
 800ba5a:	4293      	cmp	r3, r2
 800ba5c:	d003      	beq.n	800ba66 <TIM_OC3_SetConfig+0x72>
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	4a29      	ldr	r2, [pc, #164]	@ (800bb08 <TIM_OC3_SetConfig+0x114>)
 800ba62:	4293      	cmp	r3, r2
 800ba64:	d10d      	bne.n	800ba82 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ba66:	697b      	ldr	r3, [r7, #20]
 800ba68:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ba6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	68db      	ldr	r3, [r3, #12]
 800ba72:	021b      	lsls	r3, r3, #8
 800ba74:	697a      	ldr	r2, [r7, #20]
 800ba76:	4313      	orrs	r3, r2
 800ba78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ba7a:	697b      	ldr	r3, [r7, #20]
 800ba7c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ba80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	4a1e      	ldr	r2, [pc, #120]	@ (800bb00 <TIM_OC3_SetConfig+0x10c>)
 800ba86:	4293      	cmp	r3, r2
 800ba88:	d013      	beq.n	800bab2 <TIM_OC3_SetConfig+0xbe>
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	4a1d      	ldr	r2, [pc, #116]	@ (800bb04 <TIM_OC3_SetConfig+0x110>)
 800ba8e:	4293      	cmp	r3, r2
 800ba90:	d00f      	beq.n	800bab2 <TIM_OC3_SetConfig+0xbe>
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	4a1d      	ldr	r2, [pc, #116]	@ (800bb0c <TIM_OC3_SetConfig+0x118>)
 800ba96:	4293      	cmp	r3, r2
 800ba98:	d00b      	beq.n	800bab2 <TIM_OC3_SetConfig+0xbe>
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	4a1c      	ldr	r2, [pc, #112]	@ (800bb10 <TIM_OC3_SetConfig+0x11c>)
 800ba9e:	4293      	cmp	r3, r2
 800baa0:	d007      	beq.n	800bab2 <TIM_OC3_SetConfig+0xbe>
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	4a1b      	ldr	r2, [pc, #108]	@ (800bb14 <TIM_OC3_SetConfig+0x120>)
 800baa6:	4293      	cmp	r3, r2
 800baa8:	d003      	beq.n	800bab2 <TIM_OC3_SetConfig+0xbe>
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	4a16      	ldr	r2, [pc, #88]	@ (800bb08 <TIM_OC3_SetConfig+0x114>)
 800baae:	4293      	cmp	r3, r2
 800bab0:	d113      	bne.n	800bada <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800bab2:	693b      	ldr	r3, [r7, #16]
 800bab4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bab8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800baba:	693b      	ldr	r3, [r7, #16]
 800babc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bac0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	695b      	ldr	r3, [r3, #20]
 800bac6:	011b      	lsls	r3, r3, #4
 800bac8:	693a      	ldr	r2, [r7, #16]
 800baca:	4313      	orrs	r3, r2
 800bacc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800bace:	683b      	ldr	r3, [r7, #0]
 800bad0:	699b      	ldr	r3, [r3, #24]
 800bad2:	011b      	lsls	r3, r3, #4
 800bad4:	693a      	ldr	r2, [r7, #16]
 800bad6:	4313      	orrs	r3, r2
 800bad8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	693a      	ldr	r2, [r7, #16]
 800bade:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	68fa      	ldr	r2, [r7, #12]
 800bae4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800bae6:	683b      	ldr	r3, [r7, #0]
 800bae8:	685a      	ldr	r2, [r3, #4]
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	697a      	ldr	r2, [r7, #20]
 800baf2:	621a      	str	r2, [r3, #32]
}
 800baf4:	bf00      	nop
 800baf6:	371c      	adds	r7, #28
 800baf8:	46bd      	mov	sp, r7
 800bafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafe:	4770      	bx	lr
 800bb00:	40012c00 	.word	0x40012c00
 800bb04:	40013400 	.word	0x40013400
 800bb08:	40015000 	.word	0x40015000
 800bb0c:	40014000 	.word	0x40014000
 800bb10:	40014400 	.word	0x40014400
 800bb14:	40014800 	.word	0x40014800

0800bb18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800bb18:	b480      	push	{r7}
 800bb1a:	b087      	sub	sp, #28
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
 800bb20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	6a1b      	ldr	r3, [r3, #32]
 800bb26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	6a1b      	ldr	r3, [r3, #32]
 800bb2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	685b      	ldr	r3, [r3, #4]
 800bb38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	69db      	ldr	r3, [r3, #28]
 800bb3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bb46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bb4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bb52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bb54:	683b      	ldr	r3, [r7, #0]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	021b      	lsls	r3, r3, #8
 800bb5a:	68fa      	ldr	r2, [r7, #12]
 800bb5c:	4313      	orrs	r3, r2
 800bb5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800bb60:	697b      	ldr	r3, [r7, #20]
 800bb62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bb66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	689b      	ldr	r3, [r3, #8]
 800bb6c:	031b      	lsls	r3, r3, #12
 800bb6e:	697a      	ldr	r2, [r7, #20]
 800bb70:	4313      	orrs	r3, r2
 800bb72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	4a2c      	ldr	r2, [pc, #176]	@ (800bc28 <TIM_OC4_SetConfig+0x110>)
 800bb78:	4293      	cmp	r3, r2
 800bb7a:	d007      	beq.n	800bb8c <TIM_OC4_SetConfig+0x74>
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	4a2b      	ldr	r2, [pc, #172]	@ (800bc2c <TIM_OC4_SetConfig+0x114>)
 800bb80:	4293      	cmp	r3, r2
 800bb82:	d003      	beq.n	800bb8c <TIM_OC4_SetConfig+0x74>
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	4a2a      	ldr	r2, [pc, #168]	@ (800bc30 <TIM_OC4_SetConfig+0x118>)
 800bb88:	4293      	cmp	r3, r2
 800bb8a:	d10d      	bne.n	800bba8 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800bb8c:	697b      	ldr	r3, [r7, #20]
 800bb8e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800bb92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	68db      	ldr	r3, [r3, #12]
 800bb98:	031b      	lsls	r3, r3, #12
 800bb9a:	697a      	ldr	r2, [r7, #20]
 800bb9c:	4313      	orrs	r3, r2
 800bb9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800bba0:	697b      	ldr	r3, [r7, #20]
 800bba2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bba6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	4a1f      	ldr	r2, [pc, #124]	@ (800bc28 <TIM_OC4_SetConfig+0x110>)
 800bbac:	4293      	cmp	r3, r2
 800bbae:	d013      	beq.n	800bbd8 <TIM_OC4_SetConfig+0xc0>
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	4a1e      	ldr	r2, [pc, #120]	@ (800bc2c <TIM_OC4_SetConfig+0x114>)
 800bbb4:	4293      	cmp	r3, r2
 800bbb6:	d00f      	beq.n	800bbd8 <TIM_OC4_SetConfig+0xc0>
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	4a1e      	ldr	r2, [pc, #120]	@ (800bc34 <TIM_OC4_SetConfig+0x11c>)
 800bbbc:	4293      	cmp	r3, r2
 800bbbe:	d00b      	beq.n	800bbd8 <TIM_OC4_SetConfig+0xc0>
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	4a1d      	ldr	r2, [pc, #116]	@ (800bc38 <TIM_OC4_SetConfig+0x120>)
 800bbc4:	4293      	cmp	r3, r2
 800bbc6:	d007      	beq.n	800bbd8 <TIM_OC4_SetConfig+0xc0>
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	4a1c      	ldr	r2, [pc, #112]	@ (800bc3c <TIM_OC4_SetConfig+0x124>)
 800bbcc:	4293      	cmp	r3, r2
 800bbce:	d003      	beq.n	800bbd8 <TIM_OC4_SetConfig+0xc0>
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	4a17      	ldr	r2, [pc, #92]	@ (800bc30 <TIM_OC4_SetConfig+0x118>)
 800bbd4:	4293      	cmp	r3, r2
 800bbd6:	d113      	bne.n	800bc00 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800bbd8:	693b      	ldr	r3, [r7, #16]
 800bbda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bbde:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800bbe0:	693b      	ldr	r3, [r7, #16]
 800bbe2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800bbe6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	695b      	ldr	r3, [r3, #20]
 800bbec:	019b      	lsls	r3, r3, #6
 800bbee:	693a      	ldr	r2, [r7, #16]
 800bbf0:	4313      	orrs	r3, r2
 800bbf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	699b      	ldr	r3, [r3, #24]
 800bbf8:	019b      	lsls	r3, r3, #6
 800bbfa:	693a      	ldr	r2, [r7, #16]
 800bbfc:	4313      	orrs	r3, r2
 800bbfe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	693a      	ldr	r2, [r7, #16]
 800bc04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	68fa      	ldr	r2, [r7, #12]
 800bc0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800bc0c:	683b      	ldr	r3, [r7, #0]
 800bc0e:	685a      	ldr	r2, [r3, #4]
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	697a      	ldr	r2, [r7, #20]
 800bc18:	621a      	str	r2, [r3, #32]
}
 800bc1a:	bf00      	nop
 800bc1c:	371c      	adds	r7, #28
 800bc1e:	46bd      	mov	sp, r7
 800bc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc24:	4770      	bx	lr
 800bc26:	bf00      	nop
 800bc28:	40012c00 	.word	0x40012c00
 800bc2c:	40013400 	.word	0x40013400
 800bc30:	40015000 	.word	0x40015000
 800bc34:	40014000 	.word	0x40014000
 800bc38:	40014400 	.word	0x40014400
 800bc3c:	40014800 	.word	0x40014800

0800bc40 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bc40:	b480      	push	{r7}
 800bc42:	b087      	sub	sp, #28
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
 800bc48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	6a1b      	ldr	r3, [r3, #32]
 800bc4e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	6a1b      	ldr	r3, [r3, #32]
 800bc54:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	685b      	ldr	r3, [r3, #4]
 800bc60:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bc6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bc72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800bc74:	683b      	ldr	r3, [r7, #0]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	68fa      	ldr	r2, [r7, #12]
 800bc7a:	4313      	orrs	r3, r2
 800bc7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800bc7e:	693b      	ldr	r3, [r7, #16]
 800bc80:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800bc84:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800bc86:	683b      	ldr	r3, [r7, #0]
 800bc88:	689b      	ldr	r3, [r3, #8]
 800bc8a:	041b      	lsls	r3, r3, #16
 800bc8c:	693a      	ldr	r2, [r7, #16]
 800bc8e:	4313      	orrs	r3, r2
 800bc90:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	4a19      	ldr	r2, [pc, #100]	@ (800bcfc <TIM_OC5_SetConfig+0xbc>)
 800bc96:	4293      	cmp	r3, r2
 800bc98:	d013      	beq.n	800bcc2 <TIM_OC5_SetConfig+0x82>
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	4a18      	ldr	r2, [pc, #96]	@ (800bd00 <TIM_OC5_SetConfig+0xc0>)
 800bc9e:	4293      	cmp	r3, r2
 800bca0:	d00f      	beq.n	800bcc2 <TIM_OC5_SetConfig+0x82>
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	4a17      	ldr	r2, [pc, #92]	@ (800bd04 <TIM_OC5_SetConfig+0xc4>)
 800bca6:	4293      	cmp	r3, r2
 800bca8:	d00b      	beq.n	800bcc2 <TIM_OC5_SetConfig+0x82>
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	4a16      	ldr	r2, [pc, #88]	@ (800bd08 <TIM_OC5_SetConfig+0xc8>)
 800bcae:	4293      	cmp	r3, r2
 800bcb0:	d007      	beq.n	800bcc2 <TIM_OC5_SetConfig+0x82>
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	4a15      	ldr	r2, [pc, #84]	@ (800bd0c <TIM_OC5_SetConfig+0xcc>)
 800bcb6:	4293      	cmp	r3, r2
 800bcb8:	d003      	beq.n	800bcc2 <TIM_OC5_SetConfig+0x82>
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	4a14      	ldr	r2, [pc, #80]	@ (800bd10 <TIM_OC5_SetConfig+0xd0>)
 800bcbe:	4293      	cmp	r3, r2
 800bcc0:	d109      	bne.n	800bcd6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800bcc2:	697b      	ldr	r3, [r7, #20]
 800bcc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bcc8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	695b      	ldr	r3, [r3, #20]
 800bcce:	021b      	lsls	r3, r3, #8
 800bcd0:	697a      	ldr	r2, [r7, #20]
 800bcd2:	4313      	orrs	r3, r2
 800bcd4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	697a      	ldr	r2, [r7, #20]
 800bcda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	68fa      	ldr	r2, [r7, #12]
 800bce0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800bce2:	683b      	ldr	r3, [r7, #0]
 800bce4:	685a      	ldr	r2, [r3, #4]
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	693a      	ldr	r2, [r7, #16]
 800bcee:	621a      	str	r2, [r3, #32]
}
 800bcf0:	bf00      	nop
 800bcf2:	371c      	adds	r7, #28
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfa:	4770      	bx	lr
 800bcfc:	40012c00 	.word	0x40012c00
 800bd00:	40013400 	.word	0x40013400
 800bd04:	40014000 	.word	0x40014000
 800bd08:	40014400 	.word	0x40014400
 800bd0c:	40014800 	.word	0x40014800
 800bd10:	40015000 	.word	0x40015000

0800bd14 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800bd14:	b480      	push	{r7}
 800bd16:	b087      	sub	sp, #28
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
 800bd1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	6a1b      	ldr	r3, [r3, #32]
 800bd22:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	6a1b      	ldr	r3, [r3, #32]
 800bd28:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	685b      	ldr	r3, [r3, #4]
 800bd34:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bd42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bd46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800bd48:	683b      	ldr	r3, [r7, #0]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	021b      	lsls	r3, r3, #8
 800bd4e:	68fa      	ldr	r2, [r7, #12]
 800bd50:	4313      	orrs	r3, r2
 800bd52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800bd54:	693b      	ldr	r3, [r7, #16]
 800bd56:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bd5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	689b      	ldr	r3, [r3, #8]
 800bd60:	051b      	lsls	r3, r3, #20
 800bd62:	693a      	ldr	r2, [r7, #16]
 800bd64:	4313      	orrs	r3, r2
 800bd66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	4a1a      	ldr	r2, [pc, #104]	@ (800bdd4 <TIM_OC6_SetConfig+0xc0>)
 800bd6c:	4293      	cmp	r3, r2
 800bd6e:	d013      	beq.n	800bd98 <TIM_OC6_SetConfig+0x84>
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	4a19      	ldr	r2, [pc, #100]	@ (800bdd8 <TIM_OC6_SetConfig+0xc4>)
 800bd74:	4293      	cmp	r3, r2
 800bd76:	d00f      	beq.n	800bd98 <TIM_OC6_SetConfig+0x84>
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	4a18      	ldr	r2, [pc, #96]	@ (800bddc <TIM_OC6_SetConfig+0xc8>)
 800bd7c:	4293      	cmp	r3, r2
 800bd7e:	d00b      	beq.n	800bd98 <TIM_OC6_SetConfig+0x84>
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	4a17      	ldr	r2, [pc, #92]	@ (800bde0 <TIM_OC6_SetConfig+0xcc>)
 800bd84:	4293      	cmp	r3, r2
 800bd86:	d007      	beq.n	800bd98 <TIM_OC6_SetConfig+0x84>
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	4a16      	ldr	r2, [pc, #88]	@ (800bde4 <TIM_OC6_SetConfig+0xd0>)
 800bd8c:	4293      	cmp	r3, r2
 800bd8e:	d003      	beq.n	800bd98 <TIM_OC6_SetConfig+0x84>
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	4a15      	ldr	r2, [pc, #84]	@ (800bde8 <TIM_OC6_SetConfig+0xd4>)
 800bd94:	4293      	cmp	r3, r2
 800bd96:	d109      	bne.n	800bdac <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800bd98:	697b      	ldr	r3, [r7, #20]
 800bd9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800bd9e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800bda0:	683b      	ldr	r3, [r7, #0]
 800bda2:	695b      	ldr	r3, [r3, #20]
 800bda4:	029b      	lsls	r3, r3, #10
 800bda6:	697a      	ldr	r2, [r7, #20]
 800bda8:	4313      	orrs	r3, r2
 800bdaa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	697a      	ldr	r2, [r7, #20]
 800bdb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	68fa      	ldr	r2, [r7, #12]
 800bdb6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800bdb8:	683b      	ldr	r3, [r7, #0]
 800bdba:	685a      	ldr	r2, [r3, #4]
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	693a      	ldr	r2, [r7, #16]
 800bdc4:	621a      	str	r2, [r3, #32]
}
 800bdc6:	bf00      	nop
 800bdc8:	371c      	adds	r7, #28
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd0:	4770      	bx	lr
 800bdd2:	bf00      	nop
 800bdd4:	40012c00 	.word	0x40012c00
 800bdd8:	40013400 	.word	0x40013400
 800bddc:	40014000 	.word	0x40014000
 800bde0:	40014400 	.word	0x40014400
 800bde4:	40014800 	.word	0x40014800
 800bde8:	40015000 	.word	0x40015000

0800bdec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bdec:	b480      	push	{r7}
 800bdee:	b087      	sub	sp, #28
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	60f8      	str	r0, [r7, #12]
 800bdf4:	60b9      	str	r1, [r7, #8]
 800bdf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	6a1b      	ldr	r3, [r3, #32]
 800bdfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	6a1b      	ldr	r3, [r3, #32]
 800be02:	f023 0201 	bic.w	r2, r3, #1
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	699b      	ldr	r3, [r3, #24]
 800be0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800be10:	693b      	ldr	r3, [r7, #16]
 800be12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800be16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	011b      	lsls	r3, r3, #4
 800be1c:	693a      	ldr	r2, [r7, #16]
 800be1e:	4313      	orrs	r3, r2
 800be20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800be22:	697b      	ldr	r3, [r7, #20]
 800be24:	f023 030a 	bic.w	r3, r3, #10
 800be28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800be2a:	697a      	ldr	r2, [r7, #20]
 800be2c:	68bb      	ldr	r3, [r7, #8]
 800be2e:	4313      	orrs	r3, r2
 800be30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	693a      	ldr	r2, [r7, #16]
 800be36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	697a      	ldr	r2, [r7, #20]
 800be3c:	621a      	str	r2, [r3, #32]
}
 800be3e:	bf00      	nop
 800be40:	371c      	adds	r7, #28
 800be42:	46bd      	mov	sp, r7
 800be44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be48:	4770      	bx	lr

0800be4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800be4a:	b480      	push	{r7}
 800be4c:	b087      	sub	sp, #28
 800be4e:	af00      	add	r7, sp, #0
 800be50:	60f8      	str	r0, [r7, #12]
 800be52:	60b9      	str	r1, [r7, #8]
 800be54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	6a1b      	ldr	r3, [r3, #32]
 800be5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	6a1b      	ldr	r3, [r3, #32]
 800be60:	f023 0210 	bic.w	r2, r3, #16
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	699b      	ldr	r3, [r3, #24]
 800be6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800be6e:	693b      	ldr	r3, [r7, #16]
 800be70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800be74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	031b      	lsls	r3, r3, #12
 800be7a:	693a      	ldr	r2, [r7, #16]
 800be7c:	4313      	orrs	r3, r2
 800be7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800be80:	697b      	ldr	r3, [r7, #20]
 800be82:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800be86:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800be88:	68bb      	ldr	r3, [r7, #8]
 800be8a:	011b      	lsls	r3, r3, #4
 800be8c:	697a      	ldr	r2, [r7, #20]
 800be8e:	4313      	orrs	r3, r2
 800be90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	693a      	ldr	r2, [r7, #16]
 800be96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	697a      	ldr	r2, [r7, #20]
 800be9c:	621a      	str	r2, [r3, #32]
}
 800be9e:	bf00      	nop
 800bea0:	371c      	adds	r7, #28
 800bea2:	46bd      	mov	sp, r7
 800bea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bea8:	4770      	bx	lr

0800beaa <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800beaa:	b480      	push	{r7}
 800beac:	b085      	sub	sp, #20
 800beae:	af00      	add	r7, sp, #0
 800beb0:	6078      	str	r0, [r7, #4]
 800beb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	689b      	ldr	r3, [r3, #8]
 800beb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800bec0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bec4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bec6:	683a      	ldr	r2, [r7, #0]
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	4313      	orrs	r3, r2
 800becc:	f043 0307 	orr.w	r3, r3, #7
 800bed0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	68fa      	ldr	r2, [r7, #12]
 800bed6:	609a      	str	r2, [r3, #8]
}
 800bed8:	bf00      	nop
 800beda:	3714      	adds	r7, #20
 800bedc:	46bd      	mov	sp, r7
 800bede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee2:	4770      	bx	lr

0800bee4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bee4:	b480      	push	{r7}
 800bee6:	b087      	sub	sp, #28
 800bee8:	af00      	add	r7, sp, #0
 800beea:	60f8      	str	r0, [r7, #12]
 800beec:	60b9      	str	r1, [r7, #8]
 800beee:	607a      	str	r2, [r7, #4]
 800bef0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	689b      	ldr	r3, [r3, #8]
 800bef6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bef8:	697b      	ldr	r3, [r7, #20]
 800befa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800befe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bf00:	683b      	ldr	r3, [r7, #0]
 800bf02:	021a      	lsls	r2, r3, #8
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	431a      	orrs	r2, r3
 800bf08:	68bb      	ldr	r3, [r7, #8]
 800bf0a:	4313      	orrs	r3, r2
 800bf0c:	697a      	ldr	r2, [r7, #20]
 800bf0e:	4313      	orrs	r3, r2
 800bf10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	697a      	ldr	r2, [r7, #20]
 800bf16:	609a      	str	r2, [r3, #8]
}
 800bf18:	bf00      	nop
 800bf1a:	371c      	adds	r7, #28
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf22:	4770      	bx	lr

0800bf24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bf24:	b480      	push	{r7}
 800bf26:	b087      	sub	sp, #28
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	60f8      	str	r0, [r7, #12]
 800bf2c:	60b9      	str	r1, [r7, #8]
 800bf2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bf30:	68bb      	ldr	r3, [r7, #8]
 800bf32:	f003 031f 	and.w	r3, r3, #31
 800bf36:	2201      	movs	r2, #1
 800bf38:	fa02 f303 	lsl.w	r3, r2, r3
 800bf3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	6a1a      	ldr	r2, [r3, #32]
 800bf42:	697b      	ldr	r3, [r7, #20]
 800bf44:	43db      	mvns	r3, r3
 800bf46:	401a      	ands	r2, r3
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	6a1a      	ldr	r2, [r3, #32]
 800bf50:	68bb      	ldr	r3, [r7, #8]
 800bf52:	f003 031f 	and.w	r3, r3, #31
 800bf56:	6879      	ldr	r1, [r7, #4]
 800bf58:	fa01 f303 	lsl.w	r3, r1, r3
 800bf5c:	431a      	orrs	r2, r3
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	621a      	str	r2, [r3, #32]
}
 800bf62:	bf00      	nop
 800bf64:	371c      	adds	r7, #28
 800bf66:	46bd      	mov	sp, r7
 800bf68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6c:	4770      	bx	lr
	...

0800bf70 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800bf70:	b480      	push	{r7}
 800bf72:	b083      	sub	sp, #12
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	4a26      	ldr	r2, [pc, #152]	@ (800c014 <TIM_ResetCallback+0xa4>)
 800bf7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	4a25      	ldr	r2, [pc, #148]	@ (800c018 <TIM_ResetCallback+0xa8>)
 800bf84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	4a24      	ldr	r2, [pc, #144]	@ (800c01c <TIM_ResetCallback+0xac>)
 800bf8c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	4a23      	ldr	r2, [pc, #140]	@ (800c020 <TIM_ResetCallback+0xb0>)
 800bf94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	4a22      	ldr	r2, [pc, #136]	@ (800c024 <TIM_ResetCallback+0xb4>)
 800bf9c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	4a21      	ldr	r2, [pc, #132]	@ (800c028 <TIM_ResetCallback+0xb8>)
 800bfa4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	4a20      	ldr	r2, [pc, #128]	@ (800c02c <TIM_ResetCallback+0xbc>)
 800bfac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	4a1f      	ldr	r2, [pc, #124]	@ (800c030 <TIM_ResetCallback+0xc0>)
 800bfb4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	4a1e      	ldr	r2, [pc, #120]	@ (800c034 <TIM_ResetCallback+0xc4>)
 800bfbc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	4a1d      	ldr	r2, [pc, #116]	@ (800c038 <TIM_ResetCallback+0xc8>)
 800bfc4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	4a1c      	ldr	r2, [pc, #112]	@ (800c03c <TIM_ResetCallback+0xcc>)
 800bfcc:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	4a1b      	ldr	r2, [pc, #108]	@ (800c040 <TIM_ResetCallback+0xd0>)
 800bfd4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	4a1a      	ldr	r2, [pc, #104]	@ (800c044 <TIM_ResetCallback+0xd4>)
 800bfdc:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	4a19      	ldr	r2, [pc, #100]	@ (800c048 <TIM_ResetCallback+0xd8>)
 800bfe4:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	4a18      	ldr	r2, [pc, #96]	@ (800c04c <TIM_ResetCallback+0xdc>)
 800bfec:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	4a17      	ldr	r2, [pc, #92]	@ (800c050 <TIM_ResetCallback+0xe0>)
 800bff4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	4a16      	ldr	r2, [pc, #88]	@ (800c054 <TIM_ResetCallback+0xe4>)
 800bffc:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	4a15      	ldr	r2, [pc, #84]	@ (800c058 <TIM_ResetCallback+0xe8>)
 800c004:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 800c008:	bf00      	nop
 800c00a:	370c      	adds	r7, #12
 800c00c:	46bd      	mov	sp, r7
 800c00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c012:	4770      	bx	lr
 800c014:	08004c61 	.word	0x08004c61
 800c018:	0800b2bd 	.word	0x0800b2bd
 800c01c:	0800b335 	.word	0x0800b335
 800c020:	0800b349 	.word	0x0800b349
 800c024:	0800b2e5 	.word	0x0800b2e5
 800c028:	0800b2f9 	.word	0x0800b2f9
 800c02c:	0800b2d1 	.word	0x0800b2d1
 800c030:	0800b30d 	.word	0x0800b30d
 800c034:	0800b321 	.word	0x0800b321
 800c038:	0800b35d 	.word	0x0800b35d
 800c03c:	0800c2b1 	.word	0x0800c2b1
 800c040:	0800c2c5 	.word	0x0800c2c5
 800c044:	0800c2d9 	.word	0x0800c2d9
 800c048:	0800c2ed 	.word	0x0800c2ed
 800c04c:	0800c301 	.word	0x0800c301
 800c050:	0800c315 	.word	0x0800c315
 800c054:	0800c329 	.word	0x0800c329
 800c058:	0800c33d 	.word	0x0800c33d

0800c05c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c05c:	b480      	push	{r7}
 800c05e:	b085      	sub	sp, #20
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
 800c064:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c06c:	2b01      	cmp	r3, #1
 800c06e:	d101      	bne.n	800c074 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c070:	2302      	movs	r3, #2
 800c072:	e074      	b.n	800c15e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	2201      	movs	r2, #1
 800c078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	2202      	movs	r2, #2
 800c080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	685b      	ldr	r3, [r3, #4]
 800c08a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	689b      	ldr	r3, [r3, #8]
 800c092:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	4a34      	ldr	r2, [pc, #208]	@ (800c16c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d009      	beq.n	800c0b2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	4a33      	ldr	r2, [pc, #204]	@ (800c170 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c0a4:	4293      	cmp	r3, r2
 800c0a6:	d004      	beq.n	800c0b2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	4a31      	ldr	r2, [pc, #196]	@ (800c174 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c0ae:	4293      	cmp	r3, r2
 800c0b0:	d108      	bne.n	800c0c4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c0b8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c0ba:	683b      	ldr	r3, [r7, #0]
 800c0bc:	685b      	ldr	r3, [r3, #4]
 800c0be:	68fa      	ldr	r2, [r7, #12]
 800c0c0:	4313      	orrs	r3, r2
 800c0c2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800c0ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	68fa      	ldr	r2, [r7, #12]
 800c0d6:	4313      	orrs	r3, r2
 800c0d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	68fa      	ldr	r2, [r7, #12]
 800c0e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	4a21      	ldr	r2, [pc, #132]	@ (800c16c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800c0e8:	4293      	cmp	r3, r2
 800c0ea:	d022      	beq.n	800c132 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0f4:	d01d      	beq.n	800c132 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	4a1f      	ldr	r2, [pc, #124]	@ (800c178 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800c0fc:	4293      	cmp	r3, r2
 800c0fe:	d018      	beq.n	800c132 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	4a1d      	ldr	r2, [pc, #116]	@ (800c17c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800c106:	4293      	cmp	r3, r2
 800c108:	d013      	beq.n	800c132 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	4a1c      	ldr	r2, [pc, #112]	@ (800c180 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800c110:	4293      	cmp	r3, r2
 800c112:	d00e      	beq.n	800c132 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	4a15      	ldr	r2, [pc, #84]	@ (800c170 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c11a:	4293      	cmp	r3, r2
 800c11c:	d009      	beq.n	800c132 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	4a18      	ldr	r2, [pc, #96]	@ (800c184 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800c124:	4293      	cmp	r3, r2
 800c126:	d004      	beq.n	800c132 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	4a11      	ldr	r2, [pc, #68]	@ (800c174 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c12e:	4293      	cmp	r3, r2
 800c130:	d10c      	bne.n	800c14c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c132:	68bb      	ldr	r3, [r7, #8]
 800c134:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c138:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c13a:	683b      	ldr	r3, [r7, #0]
 800c13c:	689b      	ldr	r3, [r3, #8]
 800c13e:	68ba      	ldr	r2, [r7, #8]
 800c140:	4313      	orrs	r3, r2
 800c142:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	68ba      	ldr	r2, [r7, #8]
 800c14a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	2201      	movs	r2, #1
 800c150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	2200      	movs	r2, #0
 800c158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c15c:	2300      	movs	r3, #0
}
 800c15e:	4618      	mov	r0, r3
 800c160:	3714      	adds	r7, #20
 800c162:	46bd      	mov	sp, r7
 800c164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c168:	4770      	bx	lr
 800c16a:	bf00      	nop
 800c16c:	40012c00 	.word	0x40012c00
 800c170:	40013400 	.word	0x40013400
 800c174:	40015000 	.word	0x40015000
 800c178:	40000400 	.word	0x40000400
 800c17c:	40000800 	.word	0x40000800
 800c180:	40000c00 	.word	0x40000c00
 800c184:	40014000 	.word	0x40014000

0800c188 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800c188:	b480      	push	{r7}
 800c18a:	b085      	sub	sp, #20
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
 800c190:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800c192:	2300      	movs	r3, #0
 800c194:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c19c:	2b01      	cmp	r3, #1
 800c19e:	d101      	bne.n	800c1a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800c1a0:	2302      	movs	r3, #2
 800c1a2:	e078      	b.n	800c296 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	2201      	movs	r2, #1
 800c1a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800c1b2:	683b      	ldr	r3, [r7, #0]
 800c1b4:	68db      	ldr	r3, [r3, #12]
 800c1b6:	4313      	orrs	r3, r2
 800c1b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800c1c0:	683b      	ldr	r3, [r7, #0]
 800c1c2:	689b      	ldr	r3, [r3, #8]
 800c1c4:	4313      	orrs	r3, r2
 800c1c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800c1ce:	683b      	ldr	r3, [r7, #0]
 800c1d0:	685b      	ldr	r3, [r3, #4]
 800c1d2:	4313      	orrs	r3, r2
 800c1d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800c1dc:	683b      	ldr	r3, [r7, #0]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	4313      	orrs	r3, r2
 800c1e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	691b      	ldr	r3, [r3, #16]
 800c1ee:	4313      	orrs	r3, r2
 800c1f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800c1f8:	683b      	ldr	r3, [r7, #0]
 800c1fa:	695b      	ldr	r3, [r3, #20]
 800c1fc:	4313      	orrs	r3, r2
 800c1fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800c206:	683b      	ldr	r3, [r7, #0]
 800c208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c20a:	4313      	orrs	r3, r2
 800c20c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	699b      	ldr	r3, [r3, #24]
 800c218:	041b      	lsls	r3, r3, #16
 800c21a:	4313      	orrs	r3, r2
 800c21c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	69db      	ldr	r3, [r3, #28]
 800c228:	4313      	orrs	r3, r2
 800c22a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	4a1c      	ldr	r2, [pc, #112]	@ (800c2a4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800c232:	4293      	cmp	r3, r2
 800c234:	d009      	beq.n	800c24a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	4a1b      	ldr	r2, [pc, #108]	@ (800c2a8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800c23c:	4293      	cmp	r3, r2
 800c23e:	d004      	beq.n	800c24a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	4a19      	ldr	r2, [pc, #100]	@ (800c2ac <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800c246:	4293      	cmp	r3, r2
 800c248:	d11c      	bne.n	800c284 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800c250:	683b      	ldr	r3, [r7, #0]
 800c252:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c254:	051b      	lsls	r3, r3, #20
 800c256:	4313      	orrs	r3, r2
 800c258:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	6a1b      	ldr	r3, [r3, #32]
 800c264:	4313      	orrs	r3, r2
 800c266:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800c26e:	683b      	ldr	r3, [r7, #0]
 800c270:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c272:	4313      	orrs	r3, r2
 800c274:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c280:	4313      	orrs	r3, r2
 800c282:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	68fa      	ldr	r2, [r7, #12]
 800c28a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	2200      	movs	r2, #0
 800c290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c294:	2300      	movs	r3, #0
}
 800c296:	4618      	mov	r0, r3
 800c298:	3714      	adds	r7, #20
 800c29a:	46bd      	mov	sp, r7
 800c29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2a0:	4770      	bx	lr
 800c2a2:	bf00      	nop
 800c2a4:	40012c00 	.word	0x40012c00
 800c2a8:	40013400 	.word	0x40013400
 800c2ac:	40015000 	.word	0x40015000

0800c2b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c2b0:	b480      	push	{r7}
 800c2b2:	b083      	sub	sp, #12
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c2b8:	bf00      	nop
 800c2ba:	370c      	adds	r7, #12
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c2:	4770      	bx	lr

0800c2c4 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800c2c4:	b480      	push	{r7}
 800c2c6:	b083      	sub	sp, #12
 800c2c8:	af00      	add	r7, sp, #0
 800c2ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800c2cc:	bf00      	nop
 800c2ce:	370c      	adds	r7, #12
 800c2d0:	46bd      	mov	sp, r7
 800c2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d6:	4770      	bx	lr

0800c2d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c2d8:	b480      	push	{r7}
 800c2da:	b083      	sub	sp, #12
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c2e0:	bf00      	nop
 800c2e2:	370c      	adds	r7, #12
 800c2e4:	46bd      	mov	sp, r7
 800c2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ea:	4770      	bx	lr

0800c2ec <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c2ec:	b480      	push	{r7}
 800c2ee:	b083      	sub	sp, #12
 800c2f0:	af00      	add	r7, sp, #0
 800c2f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c2f4:	bf00      	nop
 800c2f6:	370c      	adds	r7, #12
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fe:	4770      	bx	lr

0800c300 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800c300:	b480      	push	{r7}
 800c302:	b083      	sub	sp, #12
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800c308:	bf00      	nop
 800c30a:	370c      	adds	r7, #12
 800c30c:	46bd      	mov	sp, r7
 800c30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c312:	4770      	bx	lr

0800c314 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800c314:	b480      	push	{r7}
 800c316:	b083      	sub	sp, #12
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800c31c:	bf00      	nop
 800c31e:	370c      	adds	r7, #12
 800c320:	46bd      	mov	sp, r7
 800c322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c326:	4770      	bx	lr

0800c328 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800c328:	b480      	push	{r7}
 800c32a:	b083      	sub	sp, #12
 800c32c:	af00      	add	r7, sp, #0
 800c32e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800c330:	bf00      	nop
 800c332:	370c      	adds	r7, #12
 800c334:	46bd      	mov	sp, r7
 800c336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33a:	4770      	bx	lr

0800c33c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800c33c:	b480      	push	{r7}
 800c33e:	b083      	sub	sp, #12
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800c344:	bf00      	nop
 800c346:	370c      	adds	r7, #12
 800c348:	46bd      	mov	sp, r7
 800c34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34e:	4770      	bx	lr

0800c350 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c350:	b580      	push	{r7, lr}
 800c352:	b082      	sub	sp, #8
 800c354:	af00      	add	r7, sp, #0
 800c356:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d101      	bne.n	800c362 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c35e:	2301      	movs	r3, #1
 800c360:	e050      	b.n	800c404 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d114      	bne.n	800c396 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	2200      	movs	r2, #0
 800c370:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f000 fd5b 	bl	800ce30 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800c380:	2b00      	cmp	r3, #0
 800c382:	d103      	bne.n	800c38c <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	4a21      	ldr	r2, [pc, #132]	@ (800c40c <HAL_UART_Init+0xbc>)
 800c388:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800c392:	6878      	ldr	r0, [r7, #4]
 800c394:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	2224      	movs	r2, #36	@ 0x24
 800c39a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	681a      	ldr	r2, [r3, #0]
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	f022 0201 	bic.w	r2, r2, #1
 800c3ac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d002      	beq.n	800c3bc <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 800c3b6:	6878      	ldr	r0, [r7, #4]
 800c3b8:	f001 f888 	bl	800d4cc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c3bc:	6878      	ldr	r0, [r7, #4]
 800c3be:	f000 fd89 	bl	800ced4 <UART_SetConfig>
 800c3c2:	4603      	mov	r3, r0
 800c3c4:	2b01      	cmp	r3, #1
 800c3c6:	d101      	bne.n	800c3cc <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 800c3c8:	2301      	movs	r3, #1
 800c3ca:	e01b      	b.n	800c404 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	685a      	ldr	r2, [r3, #4]
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800c3da:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	689a      	ldr	r2, [r3, #8]
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800c3ea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	681a      	ldr	r2, [r3, #0]
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	f042 0201 	orr.w	r2, r2, #1
 800c3fa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c3fc:	6878      	ldr	r0, [r7, #4]
 800c3fe:	f001 f907 	bl	800d610 <UART_CheckIdleState>
 800c402:	4603      	mov	r3, r0
}
 800c404:	4618      	mov	r0, r3
 800c406:	3708      	adds	r7, #8
 800c408:	46bd      	mov	sp, r7
 800c40a:	bd80      	pop	{r7, pc}
 800c40c:	08006825 	.word	0x08006825

0800c410 <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800c410:	b480      	push	{r7}
 800c412:	b087      	sub	sp, #28
 800c414:	af00      	add	r7, sp, #0
 800c416:	60f8      	str	r0, [r7, #12]
 800c418:	460b      	mov	r3, r1
 800c41a:	607a      	str	r2, [r7, #4]
 800c41c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800c41e:	2300      	movs	r3, #0
 800c420:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d109      	bne.n	800c43c <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800c428:	68fb      	ldr	r3, [r7, #12]
 800c42a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c42e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 800c438:	2301      	movs	r3, #1
 800c43a:	e09c      	b.n	800c576 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c442:	2b20      	cmp	r3, #32
 800c444:	d16c      	bne.n	800c520 <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800c446:	7afb      	ldrb	r3, [r7, #11]
 800c448:	2b0c      	cmp	r3, #12
 800c44a:	d85e      	bhi.n	800c50a <HAL_UART_RegisterCallback+0xfa>
 800c44c:	a201      	add	r2, pc, #4	@ (adr r2, 800c454 <HAL_UART_RegisterCallback+0x44>)
 800c44e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c452:	bf00      	nop
 800c454:	0800c489 	.word	0x0800c489
 800c458:	0800c493 	.word	0x0800c493
 800c45c:	0800c49d 	.word	0x0800c49d
 800c460:	0800c4a7 	.word	0x0800c4a7
 800c464:	0800c4b1 	.word	0x0800c4b1
 800c468:	0800c4bb 	.word	0x0800c4bb
 800c46c:	0800c4c5 	.word	0x0800c4c5
 800c470:	0800c4cf 	.word	0x0800c4cf
 800c474:	0800c4d9 	.word	0x0800c4d9
 800c478:	0800c4e3 	.word	0x0800c4e3
 800c47c:	0800c4ed 	.word	0x0800c4ed
 800c480:	0800c4f7 	.word	0x0800c4f7
 800c484:	0800c501 	.word	0x0800c501
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	687a      	ldr	r2, [r7, #4]
 800c48c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 800c490:	e070      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	687a      	ldr	r2, [r7, #4]
 800c496:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 800c49a:	e06b      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	687a      	ldr	r2, [r7, #4]
 800c4a0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 800c4a4:	e066      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	687a      	ldr	r2, [r7, #4]
 800c4aa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 800c4ae:	e061      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	687a      	ldr	r2, [r7, #4]
 800c4b4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800c4b8:	e05c      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	687a      	ldr	r2, [r7, #4]
 800c4be:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 800c4c2:	e057      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	687a      	ldr	r2, [r7, #4]
 800c4c8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 800c4cc:	e052      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	687a      	ldr	r2, [r7, #4]
 800c4d2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800c4d6:	e04d      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	687a      	ldr	r2, [r7, #4]
 800c4dc:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 800c4e0:	e048      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	687a      	ldr	r2, [r7, #4]
 800c4e6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 800c4ea:	e043      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	687a      	ldr	r2, [r7, #4]
 800c4f0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800c4f4:	e03e      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	687a      	ldr	r2, [r7, #4]
 800c4fa:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800c4fe:	e039      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	687a      	ldr	r2, [r7, #4]
 800c504:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800c508:	e034      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c510:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800c51a:	2301      	movs	r3, #1
 800c51c:	75fb      	strb	r3, [r7, #23]
        break;
 800c51e:	e029      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800c520:	68fb      	ldr	r3, [r7, #12]
 800c522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c526:	2b00      	cmp	r3, #0
 800c528:	d11a      	bne.n	800c560 <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 800c52a:	7afb      	ldrb	r3, [r7, #11]
 800c52c:	2b0b      	cmp	r3, #11
 800c52e:	d002      	beq.n	800c536 <HAL_UART_RegisterCallback+0x126>
 800c530:	2b0c      	cmp	r3, #12
 800c532:	d005      	beq.n	800c540 <HAL_UART_RegisterCallback+0x130>
 800c534:	e009      	b.n	800c54a <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	687a      	ldr	r2, [r7, #4]
 800c53a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800c53e:	e019      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	687a      	ldr	r2, [r7, #4]
 800c544:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 800c548:	e014      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c550:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 800c55a:	2301      	movs	r3, #1
 800c55c:	75fb      	strb	r3, [r7, #23]
        break;
 800c55e:	e009      	b.n	800c574 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c566:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800c570:	2301      	movs	r3, #1
 800c572:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800c574:	7dfb      	ldrb	r3, [r7, #23]
}
 800c576:	4618      	mov	r0, r3
 800c578:	371c      	adds	r7, #28
 800c57a:	46bd      	mov	sp, r7
 800c57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c580:	4770      	bx	lr
 800c582:	bf00      	nop

0800c584 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b08a      	sub	sp, #40	@ 0x28
 800c588:	af00      	add	r7, sp, #0
 800c58a:	60f8      	str	r0, [r7, #12]
 800c58c:	60b9      	str	r1, [r7, #8]
 800c58e:	4613      	mov	r3, r2
 800c590:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c598:	2b20      	cmp	r3, #32
 800c59a:	d137      	bne.n	800c60c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800c59c:	68bb      	ldr	r3, [r7, #8]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d002      	beq.n	800c5a8 <HAL_UART_Receive_DMA+0x24>
 800c5a2:	88fb      	ldrh	r3, [r7, #6]
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d101      	bne.n	800c5ac <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800c5a8:	2301      	movs	r3, #1
 800c5aa:	e030      	b.n	800c60e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	4a18      	ldr	r2, [pc, #96]	@ (800c618 <HAL_UART_Receive_DMA+0x94>)
 800c5b8:	4293      	cmp	r3, r2
 800c5ba:	d01f      	beq.n	800c5fc <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	685b      	ldr	r3, [r3, #4]
 800c5c2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d018      	beq.n	800c5fc <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5d0:	697b      	ldr	r3, [r7, #20]
 800c5d2:	e853 3f00 	ldrex	r3, [r3]
 800c5d6:	613b      	str	r3, [r7, #16]
   return(result);
 800c5d8:	693b      	ldr	r3, [r7, #16]
 800c5da:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c5de:	627b      	str	r3, [r7, #36]	@ 0x24
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	461a      	mov	r2, r3
 800c5e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5e8:	623b      	str	r3, [r7, #32]
 800c5ea:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5ec:	69f9      	ldr	r1, [r7, #28]
 800c5ee:	6a3a      	ldr	r2, [r7, #32]
 800c5f0:	e841 2300 	strex	r3, r2, [r1]
 800c5f4:	61bb      	str	r3, [r7, #24]
   return(result);
 800c5f6:	69bb      	ldr	r3, [r7, #24]
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d1e6      	bne.n	800c5ca <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800c5fc:	88fb      	ldrh	r3, [r7, #6]
 800c5fe:	461a      	mov	r2, r3
 800c600:	68b9      	ldr	r1, [r7, #8]
 800c602:	68f8      	ldr	r0, [r7, #12]
 800c604:	f001 f91c 	bl	800d840 <UART_Start_Receive_DMA>
 800c608:	4603      	mov	r3, r0
 800c60a:	e000      	b.n	800c60e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c60c:	2302      	movs	r3, #2
  }
}
 800c60e:	4618      	mov	r0, r3
 800c610:	3728      	adds	r7, #40	@ 0x28
 800c612:	46bd      	mov	sp, r7
 800c614:	bd80      	pop	{r7, pc}
 800c616:	bf00      	nop
 800c618:	40008000 	.word	0x40008000

0800c61c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b0ba      	sub	sp, #232	@ 0xe8
 800c620:	af00      	add	r7, sp, #0
 800c622:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	69db      	ldr	r3, [r3, #28]
 800c62a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	681b      	ldr	r3, [r3, #0]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	689b      	ldr	r3, [r3, #8]
 800c63e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c642:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800c646:	f640 030f 	movw	r3, #2063	@ 0x80f
 800c64a:	4013      	ands	r3, r2
 800c64c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800c650:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c654:	2b00      	cmp	r3, #0
 800c656:	d11b      	bne.n	800c690 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c658:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c65c:	f003 0320 	and.w	r3, r3, #32
 800c660:	2b00      	cmp	r3, #0
 800c662:	d015      	beq.n	800c690 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c664:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c668:	f003 0320 	and.w	r3, r3, #32
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d105      	bne.n	800c67c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c670:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d009      	beq.n	800c690 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c680:	2b00      	cmp	r3, #0
 800c682:	f000 8312 	beq.w	800ccaa <HAL_UART_IRQHandler+0x68e>
      {
        huart->RxISR(huart);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c68a:	6878      	ldr	r0, [r7, #4]
 800c68c:	4798      	blx	r3
      }
      return;
 800c68e:	e30c      	b.n	800ccaa <HAL_UART_IRQHandler+0x68e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800c690:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800c694:	2b00      	cmp	r3, #0
 800c696:	f000 8129 	beq.w	800c8ec <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800c69a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c69e:	4b90      	ldr	r3, [pc, #576]	@ (800c8e0 <HAL_UART_IRQHandler+0x2c4>)
 800c6a0:	4013      	ands	r3, r2
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d106      	bne.n	800c6b4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800c6a6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800c6aa:	4b8e      	ldr	r3, [pc, #568]	@ (800c8e4 <HAL_UART_IRQHandler+0x2c8>)
 800c6ac:	4013      	ands	r3, r2
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	f000 811c 	beq.w	800c8ec <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c6b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6b8:	f003 0301 	and.w	r3, r3, #1
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d011      	beq.n	800c6e4 <HAL_UART_IRQHandler+0xc8>
 800c6c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c6c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d00b      	beq.n	800c6e4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	2201      	movs	r2, #1
 800c6d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c6da:	f043 0201 	orr.w	r2, r3, #1
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c6e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c6e8:	f003 0302 	and.w	r3, r3, #2
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d011      	beq.n	800c714 <HAL_UART_IRQHandler+0xf8>
 800c6f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c6f4:	f003 0301 	and.w	r3, r3, #1
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d00b      	beq.n	800c714 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	2202      	movs	r2, #2
 800c702:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c70a:	f043 0204 	orr.w	r2, r3, #4
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c714:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c718:	f003 0304 	and.w	r3, r3, #4
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d011      	beq.n	800c744 <HAL_UART_IRQHandler+0x128>
 800c720:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c724:	f003 0301 	and.w	r3, r3, #1
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d00b      	beq.n	800c744 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	2204      	movs	r2, #4
 800c732:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c73a:	f043 0202 	orr.w	r2, r3, #2
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c744:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c748:	f003 0308 	and.w	r3, r3, #8
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d017      	beq.n	800c780 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c750:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c754:	f003 0320 	and.w	r3, r3, #32
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d105      	bne.n	800c768 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800c75c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800c760:	4b5f      	ldr	r3, [pc, #380]	@ (800c8e0 <HAL_UART_IRQHandler+0x2c4>)
 800c762:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800c764:	2b00      	cmp	r3, #0
 800c766:	d00b      	beq.n	800c780 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	2208      	movs	r2, #8
 800c76e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c776:	f043 0208 	orr.w	r2, r3, #8
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c780:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c784:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d012      	beq.n	800c7b2 <HAL_UART_IRQHandler+0x196>
 800c78c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c790:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c794:	2b00      	cmp	r3, #0
 800c796:	d00c      	beq.n	800c7b2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c7a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7a8:	f043 0220 	orr.w	r2, r3, #32
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	f000 8278 	beq.w	800ccae <HAL_UART_IRQHandler+0x692>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800c7be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c7c2:	f003 0320 	and.w	r3, r3, #32
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d013      	beq.n	800c7f2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800c7ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c7ce:	f003 0320 	and.w	r3, r3, #32
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d105      	bne.n	800c7e2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800c7d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c7da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d007      	beq.n	800c7f2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d003      	beq.n	800c7f2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c7ee:	6878      	ldr	r0, [r7, #4]
 800c7f0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c7f8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	689b      	ldr	r3, [r3, #8]
 800c802:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c806:	2b40      	cmp	r3, #64	@ 0x40
 800c808:	d005      	beq.n	800c816 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c80a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800c80e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c812:	2b00      	cmp	r3, #0
 800c814:	d058      	beq.n	800c8c8 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c816:	6878      	ldr	r0, [r7, #4]
 800c818:	f001 f8f9 	bl	800da0e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	689b      	ldr	r3, [r3, #8]
 800c822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c826:	2b40      	cmp	r3, #64	@ 0x40
 800c828:	d148      	bne.n	800c8bc <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	3308      	adds	r3, #8
 800c830:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c834:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c838:	e853 3f00 	ldrex	r3, [r3]
 800c83c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800c840:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c844:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c848:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	3308      	adds	r3, #8
 800c852:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800c856:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800c85a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c85e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800c862:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800c866:	e841 2300 	strex	r3, r2, [r1]
 800c86a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800c86e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c872:	2b00      	cmp	r3, #0
 800c874:	d1d9      	bne.n	800c82a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d017      	beq.n	800c8b0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c886:	4a18      	ldr	r2, [pc, #96]	@ (800c8e8 <HAL_UART_IRQHandler+0x2cc>)
 800c888:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c890:	4618      	mov	r0, r3
 800c892:	f7fc f8c5 	bl	8008a20 <HAL_DMA_Abort_IT>
 800c896:	4603      	mov	r3, r0
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d01f      	beq.n	800c8dc <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c8a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8a4:	687a      	ldr	r2, [r7, #4]
 800c8a6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800c8aa:	4610      	mov	r0, r2
 800c8ac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c8ae:	e015      	b.n	800c8dc <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c8b6:	6878      	ldr	r0, [r7, #4]
 800c8b8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c8ba:	e00f      	b.n	800c8dc <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c8c2:	6878      	ldr	r0, [r7, #4]
 800c8c4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c8c6:	e009      	b.n	800c8dc <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c8ce:	6878      	ldr	r0, [r7, #4]
 800c8d0:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	2200      	movs	r2, #0
 800c8d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c8da:	e1e8      	b.n	800ccae <HAL_UART_IRQHandler+0x692>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c8dc:	bf00      	nop
    return;
 800c8de:	e1e6      	b.n	800ccae <HAL_UART_IRQHandler+0x692>
 800c8e0:	10000001 	.word	0x10000001
 800c8e4:	04000120 	.word	0x04000120
 800c8e8:	0800dcd9 	.word	0x0800dcd9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c8f0:	2b01      	cmp	r3, #1
 800c8f2:	f040 8176 	bne.w	800cbe2 <HAL_UART_IRQHandler+0x5c6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c8f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c8fa:	f003 0310 	and.w	r3, r3, #16
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	f000 816f 	beq.w	800cbe2 <HAL_UART_IRQHandler+0x5c6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c908:	f003 0310 	and.w	r3, r3, #16
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	f000 8168 	beq.w	800cbe2 <HAL_UART_IRQHandler+0x5c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	2210      	movs	r2, #16
 800c918:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	689b      	ldr	r3, [r3, #8]
 800c920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c924:	2b40      	cmp	r3, #64	@ 0x40
 800c926:	f040 80dc 	bne.w	800cae2 <HAL_UART_IRQHandler+0x4c6>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	685b      	ldr	r3, [r3, #4]
 800c934:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c938:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	f000 80b1 	beq.w	800caa4 <HAL_UART_IRQHandler+0x488>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c948:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c94c:	429a      	cmp	r2, r3
 800c94e:	f080 80a9 	bcs.w	800caa4 <HAL_UART_IRQHandler+0x488>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c958:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	f003 0320 	and.w	r3, r3, #32
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	f040 8087 	bne.w	800ca7e <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c978:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c97c:	e853 3f00 	ldrex	r3, [r3]
 800c980:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c984:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c988:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c98c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	461a      	mov	r2, r3
 800c996:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c99a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c99e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c9a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c9aa:	e841 2300 	strex	r3, r2, [r1]
 800c9ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c9b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d1da      	bne.n	800c970 <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	3308      	adds	r3, #8
 800c9c0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c9c4:	e853 3f00 	ldrex	r3, [r3]
 800c9c8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c9ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c9cc:	f023 0301 	bic.w	r3, r3, #1
 800c9d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	3308      	adds	r3, #8
 800c9da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c9de:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c9e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9e4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c9e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c9ea:	e841 2300 	strex	r3, r2, [r1]
 800c9ee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c9f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d1e1      	bne.n	800c9ba <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	3308      	adds	r3, #8
 800c9fc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ca00:	e853 3f00 	ldrex	r3, [r3]
 800ca04:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ca06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ca08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ca0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	3308      	adds	r3, #8
 800ca16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ca1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ca1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca1e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ca20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ca22:	e841 2300 	strex	r3, r2, [r1]
 800ca26:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ca28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d1e3      	bne.n	800c9f6 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	2220      	movs	r2, #32
 800ca32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	2200      	movs	r2, #0
 800ca3a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca44:	e853 3f00 	ldrex	r3, [r3]
 800ca48:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ca4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca4c:	f023 0310 	bic.w	r3, r3, #16
 800ca50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	461a      	mov	r2, r3
 800ca5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ca5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ca60:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ca64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ca66:	e841 2300 	strex	r3, r2, [r1]
 800ca6a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ca6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d1e4      	bne.n	800ca3c <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca78:	4618      	mov	r0, r3
 800ca7a:	f7fb ff78 	bl	800896e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	2202      	movs	r2, #2
 800ca82:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800ca8a:	687a      	ldr	r2, [r7, #4]
 800ca8c:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 800ca90:	687a      	ldr	r2, [r7, #4]
 800ca92:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 800ca96:	b292      	uxth	r2, r2
 800ca98:	1a8a      	subs	r2, r1, r2
 800ca9a:	b292      	uxth	r2, r2
 800ca9c:	4611      	mov	r1, r2
 800ca9e:	6878      	ldr	r0, [r7, #4]
 800caa0:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800caa2:	e106      	b.n	800ccb2 <HAL_UART_IRQHandler+0x696>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800caaa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800caae:	429a      	cmp	r2, r3
 800cab0:	f040 80ff 	bne.w	800ccb2 <HAL_UART_IRQHandler+0x696>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	f003 0320 	and.w	r3, r3, #32
 800cac2:	2b20      	cmp	r3, #32
 800cac4:	f040 80f5 	bne.w	800ccb2 <HAL_UART_IRQHandler+0x696>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2202      	movs	r2, #2
 800cacc:	671a      	str	r2, [r3, #112]	@ 0x70
            huart->RxEventCallback(huart, huart->RxXferSize);
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800cad4:	687a      	ldr	r2, [r7, #4]
 800cad6:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800cada:	4611      	mov	r1, r2
 800cadc:	6878      	ldr	r0, [r7, #4]
 800cade:	4798      	blx	r3
      return;
 800cae0:	e0e7      	b.n	800ccb2 <HAL_UART_IRQHandler+0x696>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800caee:	b29b      	uxth	r3, r3
 800caf0:	1ad3      	subs	r3, r2, r3
 800caf2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cafc:	b29b      	uxth	r3, r3
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	f000 80d9 	beq.w	800ccb6 <HAL_UART_IRQHandler+0x69a>
          && (nb_rx_data > 0U))
 800cb04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	f000 80d4 	beq.w	800ccb6 <HAL_UART_IRQHandler+0x69a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb16:	e853 3f00 	ldrex	r3, [r3]
 800cb1a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cb1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cb22:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	461a      	mov	r2, r3
 800cb2c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800cb30:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb32:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb34:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cb36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cb38:	e841 2300 	strex	r3, r2, [r1]
 800cb3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cb3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d1e4      	bne.n	800cb0e <HAL_UART_IRQHandler+0x4f2>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	3308      	adds	r3, #8
 800cb4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb4e:	e853 3f00 	ldrex	r3, [r3]
 800cb52:	623b      	str	r3, [r7, #32]
   return(result);
 800cb54:	6a3b      	ldr	r3, [r7, #32]
 800cb56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cb5a:	f023 0301 	bic.w	r3, r3, #1
 800cb5e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	3308      	adds	r3, #8
 800cb68:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800cb6c:	633a      	str	r2, [r7, #48]	@ 0x30
 800cb6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cb72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cb74:	e841 2300 	strex	r3, r2, [r1]
 800cb78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cb7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	d1e1      	bne.n	800cb44 <HAL_UART_IRQHandler+0x528>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	2220      	movs	r2, #32
 800cb84:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	2200      	movs	r2, #0
 800cb92:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb9a:	693b      	ldr	r3, [r7, #16]
 800cb9c:	e853 3f00 	ldrex	r3, [r3]
 800cba0:	60fb      	str	r3, [r7, #12]
   return(result);
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	f023 0310 	bic.w	r3, r3, #16
 800cba8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	461a      	mov	r2, r3
 800cbb2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800cbb6:	61fb      	str	r3, [r7, #28]
 800cbb8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbba:	69b9      	ldr	r1, [r7, #24]
 800cbbc:	69fa      	ldr	r2, [r7, #28]
 800cbbe:	e841 2300 	strex	r3, r2, [r1]
 800cbc2:	617b      	str	r3, [r7, #20]
   return(result);
 800cbc4:	697b      	ldr	r3, [r7, #20]
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d1e4      	bne.n	800cb94 <HAL_UART_IRQHandler+0x578>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	2202      	movs	r2, #2
 800cbce:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800cbd6:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 800cbda:	4611      	mov	r1, r2
 800cbdc:	6878      	ldr	r0, [r7, #4]
 800cbde:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800cbe0:	e069      	b.n	800ccb6 <HAL_UART_IRQHandler+0x69a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800cbe2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cbe6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d010      	beq.n	800cc10 <HAL_UART_IRQHandler+0x5f4>
 800cbee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cbf2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d00a      	beq.n	800cc10 <HAL_UART_IRQHandler+0x5f4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800cc02:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cc0a:	6878      	ldr	r0, [r7, #4]
 800cc0c:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cc0e:	e055      	b.n	800ccbc <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800cc10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d014      	beq.n	800cc46 <HAL_UART_IRQHandler+0x62a>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800cc1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d105      	bne.n	800cc34 <HAL_UART_IRQHandler+0x618>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800cc28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800cc2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d008      	beq.n	800cc46 <HAL_UART_IRQHandler+0x62a>
  {
    if (huart->TxISR != NULL)
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d03e      	beq.n	800ccba <HAL_UART_IRQHandler+0x69e>
    {
      huart->TxISR(huart);
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cc40:	6878      	ldr	r0, [r7, #4]
 800cc42:	4798      	blx	r3
    }
    return;
 800cc44:	e039      	b.n	800ccba <HAL_UART_IRQHandler+0x69e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800cc46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d009      	beq.n	800cc66 <HAL_UART_IRQHandler+0x64a>
 800cc52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d003      	beq.n	800cc66 <HAL_UART_IRQHandler+0x64a>
  {
    UART_EndTransmit_IT(huart);
 800cc5e:	6878      	ldr	r0, [r7, #4]
 800cc60:	f001 f84e 	bl	800dd00 <UART_EndTransmit_IT>
    return;
 800cc64:	e02a      	b.n	800ccbc <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800cc66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d00b      	beq.n	800cc8a <HAL_UART_IRQHandler+0x66e>
 800cc72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc76:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d005      	beq.n	800cc8a <HAL_UART_IRQHandler+0x66e>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800cc84:	6878      	ldr	r0, [r7, #4]
 800cc86:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cc88:	e018      	b.n	800ccbc <HAL_UART_IRQHandler+0x6a0>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800cc8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800cc8e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d012      	beq.n	800ccbc <HAL_UART_IRQHandler+0x6a0>
 800cc96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	da0e      	bge.n	800ccbc <HAL_UART_IRQHandler+0x6a0>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800cca4:	6878      	ldr	r0, [r7, #4]
 800cca6:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800cca8:	e008      	b.n	800ccbc <HAL_UART_IRQHandler+0x6a0>
      return;
 800ccaa:	bf00      	nop
 800ccac:	e006      	b.n	800ccbc <HAL_UART_IRQHandler+0x6a0>
    return;
 800ccae:	bf00      	nop
 800ccb0:	e004      	b.n	800ccbc <HAL_UART_IRQHandler+0x6a0>
      return;
 800ccb2:	bf00      	nop
 800ccb4:	e002      	b.n	800ccbc <HAL_UART_IRQHandler+0x6a0>
      return;
 800ccb6:	bf00      	nop
 800ccb8:	e000      	b.n	800ccbc <HAL_UART_IRQHandler+0x6a0>
    return;
 800ccba:	bf00      	nop
  }
}
 800ccbc:	37e8      	adds	r7, #232	@ 0xe8
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	bd80      	pop	{r7, pc}
 800ccc2:	bf00      	nop

0800ccc4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ccc4:	b480      	push	{r7}
 800ccc6:	b083      	sub	sp, #12
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800cccc:	bf00      	nop
 800ccce:	370c      	adds	r7, #12
 800ccd0:	46bd      	mov	sp, r7
 800ccd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd6:	4770      	bx	lr

0800ccd8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ccd8:	b480      	push	{r7}
 800ccda:	b083      	sub	sp, #12
 800ccdc:	af00      	add	r7, sp, #0
 800ccde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800cce0:	bf00      	nop
 800cce2:	370c      	adds	r7, #12
 800cce4:	46bd      	mov	sp, r7
 800cce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccea:	4770      	bx	lr

0800ccec <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ccec:	b480      	push	{r7}
 800ccee:	b083      	sub	sp, #12
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800ccf4:	bf00      	nop
 800ccf6:	370c      	adds	r7, #12
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfe:	4770      	bx	lr

0800cd00 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800cd00:	b480      	push	{r7}
 800cd02:	b083      	sub	sp, #12
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800cd08:	bf00      	nop
 800cd0a:	370c      	adds	r7, #12
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd12:	4770      	bx	lr

0800cd14 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800cd14:	b480      	push	{r7}
 800cd16:	b083      	sub	sp, #12
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800cd1c:	bf00      	nop
 800cd1e:	370c      	adds	r7, #12
 800cd20:	46bd      	mov	sp, r7
 800cd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd26:	4770      	bx	lr

0800cd28 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800cd28:	b480      	push	{r7}
 800cd2a:	b083      	sub	sp, #12
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800cd30:	bf00      	nop
 800cd32:	370c      	adds	r7, #12
 800cd34:	46bd      	mov	sp, r7
 800cd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd3a:	4770      	bx	lr

0800cd3c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800cd3c:	b480      	push	{r7}
 800cd3e:	b083      	sub	sp, #12
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800cd44:	bf00      	nop
 800cd46:	370c      	adds	r7, #12
 800cd48:	46bd      	mov	sp, r7
 800cd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4e:	4770      	bx	lr

0800cd50 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800cd50:	b480      	push	{r7}
 800cd52:	b083      	sub	sp, #12
 800cd54:	af00      	add	r7, sp, #0
 800cd56:	6078      	str	r0, [r7, #4]
 800cd58:	460b      	mov	r3, r1
 800cd5a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800cd5c:	bf00      	nop
 800cd5e:	370c      	adds	r7, #12
 800cd60:	46bd      	mov	sp, r7
 800cd62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd66:	4770      	bx	lr

0800cd68 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 800cd68:	b480      	push	{r7}
 800cd6a:	b083      	sub	sp, #12
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
 800cd70:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	4a09      	ldr	r2, [pc, #36]	@ (800cd9c <HAL_UART_ReceiverTimeout_Config+0x34>)
 800cd78:	4293      	cmp	r3, r2
 800cd7a:	d009      	beq.n	800cd90 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	695b      	ldr	r3, [r3, #20]
 800cd82:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	683a      	ldr	r2, [r7, #0]
 800cd8c:	430a      	orrs	r2, r1
 800cd8e:	615a      	str	r2, [r3, #20]
  }
}
 800cd90:	bf00      	nop
 800cd92:	370c      	adds	r7, #12
 800cd94:	46bd      	mov	sp, r7
 800cd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9a:	4770      	bx	lr
 800cd9c:	40008000 	.word	0x40008000

0800cda0 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 800cda0:	b480      	push	{r7}
 800cda2:	b083      	sub	sp, #12
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	4a18      	ldr	r2, [pc, #96]	@ (800ce10 <HAL_UART_EnableReceiverTimeout+0x70>)
 800cdae:	4293      	cmp	r3, r2
 800cdb0:	d027      	beq.n	800ce02 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cdb8:	2b20      	cmp	r3, #32
 800cdba:	d120      	bne.n	800cdfe <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cdc2:	2b01      	cmp	r3, #1
 800cdc4:	d101      	bne.n	800cdca <HAL_UART_EnableReceiverTimeout+0x2a>
 800cdc6:	2302      	movs	r3, #2
 800cdc8:	e01c      	b.n	800ce04 <HAL_UART_EnableReceiverTimeout+0x64>
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	2201      	movs	r2, #1
 800cdce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2224      	movs	r2, #36	@ 0x24
 800cdd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	685a      	ldr	r2, [r3, #4]
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800cde8:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	2220      	movs	r2, #32
 800cdee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	2200      	movs	r2, #0
 800cdf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	e002      	b.n	800ce04 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 800cdfe:	2302      	movs	r3, #2
 800ce00:	e000      	b.n	800ce04 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 800ce02:	2301      	movs	r3, #1
  }
}
 800ce04:	4618      	mov	r0, r3
 800ce06:	370c      	adds	r7, #12
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0e:	4770      	bx	lr
 800ce10:	40008000 	.word	0x40008000

0800ce14 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800ce14:	b480      	push	{r7}
 800ce16:	b083      	sub	sp, #12
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800ce22:	4618      	mov	r0, r3
 800ce24:	370c      	adds	r7, #12
 800ce26:	46bd      	mov	sp, r7
 800ce28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2c:	4770      	bx	lr
	...

0800ce30 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800ce30:	b480      	push	{r7}
 800ce32:	b083      	sub	sp, #12
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	4a1a      	ldr	r2, [pc, #104]	@ (800cea4 <UART_InitCallbacksToDefault+0x74>)
 800ce3c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	4a19      	ldr	r2, [pc, #100]	@ (800cea8 <UART_InitCallbacksToDefault+0x78>)
 800ce44:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	4a18      	ldr	r2, [pc, #96]	@ (800ceac <UART_InitCallbacksToDefault+0x7c>)
 800ce4c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	4a17      	ldr	r2, [pc, #92]	@ (800ceb0 <UART_InitCallbacksToDefault+0x80>)
 800ce54:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	4a16      	ldr	r2, [pc, #88]	@ (800ceb4 <UART_InitCallbacksToDefault+0x84>)
 800ce5c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	4a15      	ldr	r2, [pc, #84]	@ (800ceb8 <UART_InitCallbacksToDefault+0x88>)
 800ce64:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	4a14      	ldr	r2, [pc, #80]	@ (800cebc <UART_InitCallbacksToDefault+0x8c>)
 800ce6c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	4a13      	ldr	r2, [pc, #76]	@ (800cec0 <UART_InitCallbacksToDefault+0x90>)
 800ce74:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	4a12      	ldr	r2, [pc, #72]	@ (800cec4 <UART_InitCallbacksToDefault+0x94>)
 800ce7c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	4a11      	ldr	r2, [pc, #68]	@ (800cec8 <UART_InitCallbacksToDefault+0x98>)
 800ce84:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	4a10      	ldr	r2, [pc, #64]	@ (800cecc <UART_InitCallbacksToDefault+0x9c>)
 800ce8c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	4a0f      	ldr	r2, [pc, #60]	@ (800ced0 <UART_InitCallbacksToDefault+0xa0>)
 800ce94:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800ce98:	bf00      	nop
 800ce9a:	370c      	adds	r7, #12
 800ce9c:	46bd      	mov	sp, r7
 800ce9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea2:	4770      	bx	lr
 800cea4:	0800ccd9 	.word	0x0800ccd9
 800cea8:	0800ccc5 	.word	0x0800ccc5
 800ceac:	0800cced 	.word	0x0800cced
 800ceb0:	08004c4d 	.word	0x08004c4d
 800ceb4:	0800cd01 	.word	0x0800cd01
 800ceb8:	0800cd15 	.word	0x0800cd15
 800cebc:	0800cd29 	.word	0x0800cd29
 800cec0:	0800cd3d 	.word	0x0800cd3d
 800cec4:	0800dd5b 	.word	0x0800dd5b
 800cec8:	0800dd6f 	.word	0x0800dd6f
 800cecc:	0800dd83 	.word	0x0800dd83
 800ced0:	0800cd51 	.word	0x0800cd51

0800ced4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ced4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ced8:	b08c      	sub	sp, #48	@ 0x30
 800ceda:	af00      	add	r7, sp, #0
 800cedc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800cede:	2300      	movs	r3, #0
 800cee0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cee4:	697b      	ldr	r3, [r7, #20]
 800cee6:	689a      	ldr	r2, [r3, #8]
 800cee8:	697b      	ldr	r3, [r7, #20]
 800ceea:	691b      	ldr	r3, [r3, #16]
 800ceec:	431a      	orrs	r2, r3
 800ceee:	697b      	ldr	r3, [r7, #20]
 800cef0:	695b      	ldr	r3, [r3, #20]
 800cef2:	431a      	orrs	r2, r3
 800cef4:	697b      	ldr	r3, [r7, #20]
 800cef6:	69db      	ldr	r3, [r3, #28]
 800cef8:	4313      	orrs	r3, r2
 800cefa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cefc:	697b      	ldr	r3, [r7, #20]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	681a      	ldr	r2, [r3, #0]
 800cf02:	4baa      	ldr	r3, [pc, #680]	@ (800d1ac <UART_SetConfig+0x2d8>)
 800cf04:	4013      	ands	r3, r2
 800cf06:	697a      	ldr	r2, [r7, #20]
 800cf08:	6812      	ldr	r2, [r2, #0]
 800cf0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cf0c:	430b      	orrs	r3, r1
 800cf0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cf10:	697b      	ldr	r3, [r7, #20]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	685b      	ldr	r3, [r3, #4]
 800cf16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800cf1a:	697b      	ldr	r3, [r7, #20]
 800cf1c:	68da      	ldr	r2, [r3, #12]
 800cf1e:	697b      	ldr	r3, [r7, #20]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	430a      	orrs	r2, r1
 800cf24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800cf26:	697b      	ldr	r3, [r7, #20]
 800cf28:	699b      	ldr	r3, [r3, #24]
 800cf2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800cf2c:	697b      	ldr	r3, [r7, #20]
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	4a9f      	ldr	r2, [pc, #636]	@ (800d1b0 <UART_SetConfig+0x2dc>)
 800cf32:	4293      	cmp	r3, r2
 800cf34:	d004      	beq.n	800cf40 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800cf36:	697b      	ldr	r3, [r7, #20]
 800cf38:	6a1b      	ldr	r3, [r3, #32]
 800cf3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cf3c:	4313      	orrs	r3, r2
 800cf3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800cf40:	697b      	ldr	r3, [r7, #20]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	689b      	ldr	r3, [r3, #8]
 800cf46:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800cf4a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800cf4e:	697a      	ldr	r2, [r7, #20]
 800cf50:	6812      	ldr	r2, [r2, #0]
 800cf52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cf54:	430b      	orrs	r3, r1
 800cf56:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800cf58:	697b      	ldr	r3, [r7, #20]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cf5e:	f023 010f 	bic.w	r1, r3, #15
 800cf62:	697b      	ldr	r3, [r7, #20]
 800cf64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800cf66:	697b      	ldr	r3, [r7, #20]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	430a      	orrs	r2, r1
 800cf6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800cf6e:	697b      	ldr	r3, [r7, #20]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	4a90      	ldr	r2, [pc, #576]	@ (800d1b4 <UART_SetConfig+0x2e0>)
 800cf74:	4293      	cmp	r3, r2
 800cf76:	d125      	bne.n	800cfc4 <UART_SetConfig+0xf0>
 800cf78:	4b8f      	ldr	r3, [pc, #572]	@ (800d1b8 <UART_SetConfig+0x2e4>)
 800cf7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf7e:	f003 0303 	and.w	r3, r3, #3
 800cf82:	2b03      	cmp	r3, #3
 800cf84:	d81a      	bhi.n	800cfbc <UART_SetConfig+0xe8>
 800cf86:	a201      	add	r2, pc, #4	@ (adr r2, 800cf8c <UART_SetConfig+0xb8>)
 800cf88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf8c:	0800cf9d 	.word	0x0800cf9d
 800cf90:	0800cfad 	.word	0x0800cfad
 800cf94:	0800cfa5 	.word	0x0800cfa5
 800cf98:	0800cfb5 	.word	0x0800cfb5
 800cf9c:	2301      	movs	r3, #1
 800cf9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfa2:	e116      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800cfa4:	2302      	movs	r3, #2
 800cfa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfaa:	e112      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800cfac:	2304      	movs	r3, #4
 800cfae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfb2:	e10e      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800cfb4:	2308      	movs	r3, #8
 800cfb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfba:	e10a      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800cfbc:	2310      	movs	r3, #16
 800cfbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800cfc2:	e106      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800cfc4:	697b      	ldr	r3, [r7, #20]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	4a7c      	ldr	r2, [pc, #496]	@ (800d1bc <UART_SetConfig+0x2e8>)
 800cfca:	4293      	cmp	r3, r2
 800cfcc:	d138      	bne.n	800d040 <UART_SetConfig+0x16c>
 800cfce:	4b7a      	ldr	r3, [pc, #488]	@ (800d1b8 <UART_SetConfig+0x2e4>)
 800cfd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cfd4:	f003 030c 	and.w	r3, r3, #12
 800cfd8:	2b0c      	cmp	r3, #12
 800cfda:	d82d      	bhi.n	800d038 <UART_SetConfig+0x164>
 800cfdc:	a201      	add	r2, pc, #4	@ (adr r2, 800cfe4 <UART_SetConfig+0x110>)
 800cfde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfe2:	bf00      	nop
 800cfe4:	0800d019 	.word	0x0800d019
 800cfe8:	0800d039 	.word	0x0800d039
 800cfec:	0800d039 	.word	0x0800d039
 800cff0:	0800d039 	.word	0x0800d039
 800cff4:	0800d029 	.word	0x0800d029
 800cff8:	0800d039 	.word	0x0800d039
 800cffc:	0800d039 	.word	0x0800d039
 800d000:	0800d039 	.word	0x0800d039
 800d004:	0800d021 	.word	0x0800d021
 800d008:	0800d039 	.word	0x0800d039
 800d00c:	0800d039 	.word	0x0800d039
 800d010:	0800d039 	.word	0x0800d039
 800d014:	0800d031 	.word	0x0800d031
 800d018:	2300      	movs	r3, #0
 800d01a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d01e:	e0d8      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d020:	2302      	movs	r3, #2
 800d022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d026:	e0d4      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d028:	2304      	movs	r3, #4
 800d02a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d02e:	e0d0      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d030:	2308      	movs	r3, #8
 800d032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d036:	e0cc      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d038:	2310      	movs	r3, #16
 800d03a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d03e:	e0c8      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d040:	697b      	ldr	r3, [r7, #20]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	4a5e      	ldr	r2, [pc, #376]	@ (800d1c0 <UART_SetConfig+0x2ec>)
 800d046:	4293      	cmp	r3, r2
 800d048:	d125      	bne.n	800d096 <UART_SetConfig+0x1c2>
 800d04a:	4b5b      	ldr	r3, [pc, #364]	@ (800d1b8 <UART_SetConfig+0x2e4>)
 800d04c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d050:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800d054:	2b30      	cmp	r3, #48	@ 0x30
 800d056:	d016      	beq.n	800d086 <UART_SetConfig+0x1b2>
 800d058:	2b30      	cmp	r3, #48	@ 0x30
 800d05a:	d818      	bhi.n	800d08e <UART_SetConfig+0x1ba>
 800d05c:	2b20      	cmp	r3, #32
 800d05e:	d00a      	beq.n	800d076 <UART_SetConfig+0x1a2>
 800d060:	2b20      	cmp	r3, #32
 800d062:	d814      	bhi.n	800d08e <UART_SetConfig+0x1ba>
 800d064:	2b00      	cmp	r3, #0
 800d066:	d002      	beq.n	800d06e <UART_SetConfig+0x19a>
 800d068:	2b10      	cmp	r3, #16
 800d06a:	d008      	beq.n	800d07e <UART_SetConfig+0x1aa>
 800d06c:	e00f      	b.n	800d08e <UART_SetConfig+0x1ba>
 800d06e:	2300      	movs	r3, #0
 800d070:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d074:	e0ad      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d076:	2302      	movs	r3, #2
 800d078:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d07c:	e0a9      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d07e:	2304      	movs	r3, #4
 800d080:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d084:	e0a5      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d086:	2308      	movs	r3, #8
 800d088:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d08c:	e0a1      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d08e:	2310      	movs	r3, #16
 800d090:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d094:	e09d      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d096:	697b      	ldr	r3, [r7, #20]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	4a4a      	ldr	r2, [pc, #296]	@ (800d1c4 <UART_SetConfig+0x2f0>)
 800d09c:	4293      	cmp	r3, r2
 800d09e:	d125      	bne.n	800d0ec <UART_SetConfig+0x218>
 800d0a0:	4b45      	ldr	r3, [pc, #276]	@ (800d1b8 <UART_SetConfig+0x2e4>)
 800d0a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d0a6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800d0aa:	2bc0      	cmp	r3, #192	@ 0xc0
 800d0ac:	d016      	beq.n	800d0dc <UART_SetConfig+0x208>
 800d0ae:	2bc0      	cmp	r3, #192	@ 0xc0
 800d0b0:	d818      	bhi.n	800d0e4 <UART_SetConfig+0x210>
 800d0b2:	2b80      	cmp	r3, #128	@ 0x80
 800d0b4:	d00a      	beq.n	800d0cc <UART_SetConfig+0x1f8>
 800d0b6:	2b80      	cmp	r3, #128	@ 0x80
 800d0b8:	d814      	bhi.n	800d0e4 <UART_SetConfig+0x210>
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d002      	beq.n	800d0c4 <UART_SetConfig+0x1f0>
 800d0be:	2b40      	cmp	r3, #64	@ 0x40
 800d0c0:	d008      	beq.n	800d0d4 <UART_SetConfig+0x200>
 800d0c2:	e00f      	b.n	800d0e4 <UART_SetConfig+0x210>
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d0ca:	e082      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d0cc:	2302      	movs	r3, #2
 800d0ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d0d2:	e07e      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d0d4:	2304      	movs	r3, #4
 800d0d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d0da:	e07a      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d0dc:	2308      	movs	r3, #8
 800d0de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d0e2:	e076      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d0e4:	2310      	movs	r3, #16
 800d0e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d0ea:	e072      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d0ec:	697b      	ldr	r3, [r7, #20]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	4a35      	ldr	r2, [pc, #212]	@ (800d1c8 <UART_SetConfig+0x2f4>)
 800d0f2:	4293      	cmp	r3, r2
 800d0f4:	d12a      	bne.n	800d14c <UART_SetConfig+0x278>
 800d0f6:	4b30      	ldr	r3, [pc, #192]	@ (800d1b8 <UART_SetConfig+0x2e4>)
 800d0f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d0fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d100:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d104:	d01a      	beq.n	800d13c <UART_SetConfig+0x268>
 800d106:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d10a:	d81b      	bhi.n	800d144 <UART_SetConfig+0x270>
 800d10c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d110:	d00c      	beq.n	800d12c <UART_SetConfig+0x258>
 800d112:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d116:	d815      	bhi.n	800d144 <UART_SetConfig+0x270>
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d003      	beq.n	800d124 <UART_SetConfig+0x250>
 800d11c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d120:	d008      	beq.n	800d134 <UART_SetConfig+0x260>
 800d122:	e00f      	b.n	800d144 <UART_SetConfig+0x270>
 800d124:	2300      	movs	r3, #0
 800d126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d12a:	e052      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d12c:	2302      	movs	r3, #2
 800d12e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d132:	e04e      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d134:	2304      	movs	r3, #4
 800d136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d13a:	e04a      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d13c:	2308      	movs	r3, #8
 800d13e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d142:	e046      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d144:	2310      	movs	r3, #16
 800d146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d14a:	e042      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d14c:	697b      	ldr	r3, [r7, #20]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	4a17      	ldr	r2, [pc, #92]	@ (800d1b0 <UART_SetConfig+0x2dc>)
 800d152:	4293      	cmp	r3, r2
 800d154:	d13a      	bne.n	800d1cc <UART_SetConfig+0x2f8>
 800d156:	4b18      	ldr	r3, [pc, #96]	@ (800d1b8 <UART_SetConfig+0x2e4>)
 800d158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d15c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800d160:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d164:	d01a      	beq.n	800d19c <UART_SetConfig+0x2c8>
 800d166:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d16a:	d81b      	bhi.n	800d1a4 <UART_SetConfig+0x2d0>
 800d16c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d170:	d00c      	beq.n	800d18c <UART_SetConfig+0x2b8>
 800d172:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d176:	d815      	bhi.n	800d1a4 <UART_SetConfig+0x2d0>
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d003      	beq.n	800d184 <UART_SetConfig+0x2b0>
 800d17c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d180:	d008      	beq.n	800d194 <UART_SetConfig+0x2c0>
 800d182:	e00f      	b.n	800d1a4 <UART_SetConfig+0x2d0>
 800d184:	2300      	movs	r3, #0
 800d186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d18a:	e022      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d18c:	2302      	movs	r3, #2
 800d18e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d192:	e01e      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d194:	2304      	movs	r3, #4
 800d196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d19a:	e01a      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d19c:	2308      	movs	r3, #8
 800d19e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d1a2:	e016      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d1a4:	2310      	movs	r3, #16
 800d1a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d1aa:	e012      	b.n	800d1d2 <UART_SetConfig+0x2fe>
 800d1ac:	cfff69f3 	.word	0xcfff69f3
 800d1b0:	40008000 	.word	0x40008000
 800d1b4:	40013800 	.word	0x40013800
 800d1b8:	40021000 	.word	0x40021000
 800d1bc:	40004400 	.word	0x40004400
 800d1c0:	40004800 	.word	0x40004800
 800d1c4:	40004c00 	.word	0x40004c00
 800d1c8:	40005000 	.word	0x40005000
 800d1cc:	2310      	movs	r3, #16
 800d1ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d1d2:	697b      	ldr	r3, [r7, #20]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	4aae      	ldr	r2, [pc, #696]	@ (800d490 <UART_SetConfig+0x5bc>)
 800d1d8:	4293      	cmp	r3, r2
 800d1da:	f040 8097 	bne.w	800d30c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d1de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d1e2:	2b08      	cmp	r3, #8
 800d1e4:	d823      	bhi.n	800d22e <UART_SetConfig+0x35a>
 800d1e6:	a201      	add	r2, pc, #4	@ (adr r2, 800d1ec <UART_SetConfig+0x318>)
 800d1e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1ec:	0800d211 	.word	0x0800d211
 800d1f0:	0800d22f 	.word	0x0800d22f
 800d1f4:	0800d219 	.word	0x0800d219
 800d1f8:	0800d22f 	.word	0x0800d22f
 800d1fc:	0800d21f 	.word	0x0800d21f
 800d200:	0800d22f 	.word	0x0800d22f
 800d204:	0800d22f 	.word	0x0800d22f
 800d208:	0800d22f 	.word	0x0800d22f
 800d20c:	0800d227 	.word	0x0800d227
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d210:	f7fc fcf6 	bl	8009c00 <HAL_RCC_GetPCLK1Freq>
 800d214:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d216:	e010      	b.n	800d23a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d218:	4b9e      	ldr	r3, [pc, #632]	@ (800d494 <UART_SetConfig+0x5c0>)
 800d21a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d21c:	e00d      	b.n	800d23a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d21e:	f7fc fc81 	bl	8009b24 <HAL_RCC_GetSysClockFreq>
 800d222:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d224:	e009      	b.n	800d23a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d226:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d22a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d22c:	e005      	b.n	800d23a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800d22e:	2300      	movs	r3, #0
 800d230:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d232:	2301      	movs	r3, #1
 800d234:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d238:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d23a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	f000 8130 	beq.w	800d4a2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800d242:	697b      	ldr	r3, [r7, #20]
 800d244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d246:	4a94      	ldr	r2, [pc, #592]	@ (800d498 <UART_SetConfig+0x5c4>)
 800d248:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d24c:	461a      	mov	r2, r3
 800d24e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d250:	fbb3 f3f2 	udiv	r3, r3, r2
 800d254:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d256:	697b      	ldr	r3, [r7, #20]
 800d258:	685a      	ldr	r2, [r3, #4]
 800d25a:	4613      	mov	r3, r2
 800d25c:	005b      	lsls	r3, r3, #1
 800d25e:	4413      	add	r3, r2
 800d260:	69ba      	ldr	r2, [r7, #24]
 800d262:	429a      	cmp	r2, r3
 800d264:	d305      	bcc.n	800d272 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800d266:	697b      	ldr	r3, [r7, #20]
 800d268:	685b      	ldr	r3, [r3, #4]
 800d26a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800d26c:	69ba      	ldr	r2, [r7, #24]
 800d26e:	429a      	cmp	r2, r3
 800d270:	d903      	bls.n	800d27a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800d272:	2301      	movs	r3, #1
 800d274:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d278:	e113      	b.n	800d4a2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d27a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d27c:	2200      	movs	r2, #0
 800d27e:	60bb      	str	r3, [r7, #8]
 800d280:	60fa      	str	r2, [r7, #12]
 800d282:	697b      	ldr	r3, [r7, #20]
 800d284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d286:	4a84      	ldr	r2, [pc, #528]	@ (800d498 <UART_SetConfig+0x5c4>)
 800d288:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d28c:	b29b      	uxth	r3, r3
 800d28e:	2200      	movs	r2, #0
 800d290:	603b      	str	r3, [r7, #0]
 800d292:	607a      	str	r2, [r7, #4]
 800d294:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d298:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800d29c:	f7f3 fcaa 	bl	8000bf4 <__aeabi_uldivmod>
 800d2a0:	4602      	mov	r2, r0
 800d2a2:	460b      	mov	r3, r1
 800d2a4:	4610      	mov	r0, r2
 800d2a6:	4619      	mov	r1, r3
 800d2a8:	f04f 0200 	mov.w	r2, #0
 800d2ac:	f04f 0300 	mov.w	r3, #0
 800d2b0:	020b      	lsls	r3, r1, #8
 800d2b2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d2b6:	0202      	lsls	r2, r0, #8
 800d2b8:	6979      	ldr	r1, [r7, #20]
 800d2ba:	6849      	ldr	r1, [r1, #4]
 800d2bc:	0849      	lsrs	r1, r1, #1
 800d2be:	2000      	movs	r0, #0
 800d2c0:	460c      	mov	r4, r1
 800d2c2:	4605      	mov	r5, r0
 800d2c4:	eb12 0804 	adds.w	r8, r2, r4
 800d2c8:	eb43 0905 	adc.w	r9, r3, r5
 800d2cc:	697b      	ldr	r3, [r7, #20]
 800d2ce:	685b      	ldr	r3, [r3, #4]
 800d2d0:	2200      	movs	r2, #0
 800d2d2:	469a      	mov	sl, r3
 800d2d4:	4693      	mov	fp, r2
 800d2d6:	4652      	mov	r2, sl
 800d2d8:	465b      	mov	r3, fp
 800d2da:	4640      	mov	r0, r8
 800d2dc:	4649      	mov	r1, r9
 800d2de:	f7f3 fc89 	bl	8000bf4 <__aeabi_uldivmod>
 800d2e2:	4602      	mov	r2, r0
 800d2e4:	460b      	mov	r3, r1
 800d2e6:	4613      	mov	r3, r2
 800d2e8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d2ea:	6a3b      	ldr	r3, [r7, #32]
 800d2ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d2f0:	d308      	bcc.n	800d304 <UART_SetConfig+0x430>
 800d2f2:	6a3b      	ldr	r3, [r7, #32]
 800d2f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d2f8:	d204      	bcs.n	800d304 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800d2fa:	697b      	ldr	r3, [r7, #20]
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	6a3a      	ldr	r2, [r7, #32]
 800d300:	60da      	str	r2, [r3, #12]
 800d302:	e0ce      	b.n	800d4a2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800d304:	2301      	movs	r3, #1
 800d306:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d30a:	e0ca      	b.n	800d4a2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d30c:	697b      	ldr	r3, [r7, #20]
 800d30e:	69db      	ldr	r3, [r3, #28]
 800d310:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d314:	d166      	bne.n	800d3e4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800d316:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d31a:	2b08      	cmp	r3, #8
 800d31c:	d827      	bhi.n	800d36e <UART_SetConfig+0x49a>
 800d31e:	a201      	add	r2, pc, #4	@ (adr r2, 800d324 <UART_SetConfig+0x450>)
 800d320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d324:	0800d349 	.word	0x0800d349
 800d328:	0800d351 	.word	0x0800d351
 800d32c:	0800d359 	.word	0x0800d359
 800d330:	0800d36f 	.word	0x0800d36f
 800d334:	0800d35f 	.word	0x0800d35f
 800d338:	0800d36f 	.word	0x0800d36f
 800d33c:	0800d36f 	.word	0x0800d36f
 800d340:	0800d36f 	.word	0x0800d36f
 800d344:	0800d367 	.word	0x0800d367
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d348:	f7fc fc5a 	bl	8009c00 <HAL_RCC_GetPCLK1Freq>
 800d34c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d34e:	e014      	b.n	800d37a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d350:	f7fc fc6c 	bl	8009c2c <HAL_RCC_GetPCLK2Freq>
 800d354:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d356:	e010      	b.n	800d37a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d358:	4b4e      	ldr	r3, [pc, #312]	@ (800d494 <UART_SetConfig+0x5c0>)
 800d35a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d35c:	e00d      	b.n	800d37a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d35e:	f7fc fbe1 	bl	8009b24 <HAL_RCC_GetSysClockFreq>
 800d362:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d364:	e009      	b.n	800d37a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d366:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d36a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d36c:	e005      	b.n	800d37a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800d36e:	2300      	movs	r3, #0
 800d370:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d372:	2301      	movs	r3, #1
 800d374:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d378:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d37a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	f000 8090 	beq.w	800d4a2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d382:	697b      	ldr	r3, [r7, #20]
 800d384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d386:	4a44      	ldr	r2, [pc, #272]	@ (800d498 <UART_SetConfig+0x5c4>)
 800d388:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d38c:	461a      	mov	r2, r3
 800d38e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d390:	fbb3 f3f2 	udiv	r3, r3, r2
 800d394:	005a      	lsls	r2, r3, #1
 800d396:	697b      	ldr	r3, [r7, #20]
 800d398:	685b      	ldr	r3, [r3, #4]
 800d39a:	085b      	lsrs	r3, r3, #1
 800d39c:	441a      	add	r2, r3
 800d39e:	697b      	ldr	r3, [r7, #20]
 800d3a0:	685b      	ldr	r3, [r3, #4]
 800d3a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800d3a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d3a8:	6a3b      	ldr	r3, [r7, #32]
 800d3aa:	2b0f      	cmp	r3, #15
 800d3ac:	d916      	bls.n	800d3dc <UART_SetConfig+0x508>
 800d3ae:	6a3b      	ldr	r3, [r7, #32]
 800d3b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d3b4:	d212      	bcs.n	800d3dc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d3b6:	6a3b      	ldr	r3, [r7, #32]
 800d3b8:	b29b      	uxth	r3, r3
 800d3ba:	f023 030f 	bic.w	r3, r3, #15
 800d3be:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d3c0:	6a3b      	ldr	r3, [r7, #32]
 800d3c2:	085b      	lsrs	r3, r3, #1
 800d3c4:	b29b      	uxth	r3, r3
 800d3c6:	f003 0307 	and.w	r3, r3, #7
 800d3ca:	b29a      	uxth	r2, r3
 800d3cc:	8bfb      	ldrh	r3, [r7, #30]
 800d3ce:	4313      	orrs	r3, r2
 800d3d0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800d3d2:	697b      	ldr	r3, [r7, #20]
 800d3d4:	681b      	ldr	r3, [r3, #0]
 800d3d6:	8bfa      	ldrh	r2, [r7, #30]
 800d3d8:	60da      	str	r2, [r3, #12]
 800d3da:	e062      	b.n	800d4a2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800d3dc:	2301      	movs	r3, #1
 800d3de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800d3e2:	e05e      	b.n	800d4a2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d3e4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d3e8:	2b08      	cmp	r3, #8
 800d3ea:	d828      	bhi.n	800d43e <UART_SetConfig+0x56a>
 800d3ec:	a201      	add	r2, pc, #4	@ (adr r2, 800d3f4 <UART_SetConfig+0x520>)
 800d3ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3f2:	bf00      	nop
 800d3f4:	0800d419 	.word	0x0800d419
 800d3f8:	0800d421 	.word	0x0800d421
 800d3fc:	0800d429 	.word	0x0800d429
 800d400:	0800d43f 	.word	0x0800d43f
 800d404:	0800d42f 	.word	0x0800d42f
 800d408:	0800d43f 	.word	0x0800d43f
 800d40c:	0800d43f 	.word	0x0800d43f
 800d410:	0800d43f 	.word	0x0800d43f
 800d414:	0800d437 	.word	0x0800d437
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d418:	f7fc fbf2 	bl	8009c00 <HAL_RCC_GetPCLK1Freq>
 800d41c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d41e:	e014      	b.n	800d44a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d420:	f7fc fc04 	bl	8009c2c <HAL_RCC_GetPCLK2Freq>
 800d424:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d426:	e010      	b.n	800d44a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d428:	4b1a      	ldr	r3, [pc, #104]	@ (800d494 <UART_SetConfig+0x5c0>)
 800d42a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d42c:	e00d      	b.n	800d44a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d42e:	f7fc fb79 	bl	8009b24 <HAL_RCC_GetSysClockFreq>
 800d432:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d434:	e009      	b.n	800d44a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d436:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d43a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d43c:	e005      	b.n	800d44a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800d43e:	2300      	movs	r3, #0
 800d440:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d442:	2301      	movs	r3, #1
 800d444:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800d448:	bf00      	nop
    }

    if (pclk != 0U)
 800d44a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d028      	beq.n	800d4a2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800d450:	697b      	ldr	r3, [r7, #20]
 800d452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d454:	4a10      	ldr	r2, [pc, #64]	@ (800d498 <UART_SetConfig+0x5c4>)
 800d456:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d45a:	461a      	mov	r2, r3
 800d45c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d45e:	fbb3 f2f2 	udiv	r2, r3, r2
 800d462:	697b      	ldr	r3, [r7, #20]
 800d464:	685b      	ldr	r3, [r3, #4]
 800d466:	085b      	lsrs	r3, r3, #1
 800d468:	441a      	add	r2, r3
 800d46a:	697b      	ldr	r3, [r7, #20]
 800d46c:	685b      	ldr	r3, [r3, #4]
 800d46e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d472:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d474:	6a3b      	ldr	r3, [r7, #32]
 800d476:	2b0f      	cmp	r3, #15
 800d478:	d910      	bls.n	800d49c <UART_SetConfig+0x5c8>
 800d47a:	6a3b      	ldr	r3, [r7, #32]
 800d47c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d480:	d20c      	bcs.n	800d49c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800d482:	6a3b      	ldr	r3, [r7, #32]
 800d484:	b29a      	uxth	r2, r3
 800d486:	697b      	ldr	r3, [r7, #20]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	60da      	str	r2, [r3, #12]
 800d48c:	e009      	b.n	800d4a2 <UART_SetConfig+0x5ce>
 800d48e:	bf00      	nop
 800d490:	40008000 	.word	0x40008000
 800d494:	00f42400 	.word	0x00f42400
 800d498:	080100b0 	.word	0x080100b0
      }
      else
      {
        ret = HAL_ERROR;
 800d49c:	2301      	movs	r3, #1
 800d49e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800d4a2:	697b      	ldr	r3, [r7, #20]
 800d4a4:	2201      	movs	r2, #1
 800d4a6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800d4aa:	697b      	ldr	r3, [r7, #20]
 800d4ac:	2201      	movs	r2, #1
 800d4ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d4b2:	697b      	ldr	r3, [r7, #20]
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800d4b8:	697b      	ldr	r3, [r7, #20]
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800d4be:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	3730      	adds	r7, #48	@ 0x30
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800d4cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d4cc:	b480      	push	{r7}
 800d4ce:	b083      	sub	sp, #12
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4d8:	f003 0308 	and.w	r3, r3, #8
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d00a      	beq.n	800d4f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	685b      	ldr	r3, [r3, #4]
 800d4e6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	430a      	orrs	r2, r1
 800d4f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4fa:	f003 0301 	and.w	r3, r3, #1
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d00a      	beq.n	800d518 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	685b      	ldr	r3, [r3, #4]
 800d508:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	430a      	orrs	r2, r1
 800d516:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d51c:	f003 0302 	and.w	r3, r3, #2
 800d520:	2b00      	cmp	r3, #0
 800d522:	d00a      	beq.n	800d53a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	685b      	ldr	r3, [r3, #4]
 800d52a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	430a      	orrs	r2, r1
 800d538:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d53e:	f003 0304 	and.w	r3, r3, #4
 800d542:	2b00      	cmp	r3, #0
 800d544:	d00a      	beq.n	800d55c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	685b      	ldr	r3, [r3, #4]
 800d54c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	681b      	ldr	r3, [r3, #0]
 800d558:	430a      	orrs	r2, r1
 800d55a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d560:	f003 0310 	and.w	r3, r3, #16
 800d564:	2b00      	cmp	r3, #0
 800d566:	d00a      	beq.n	800d57e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	689b      	ldr	r3, [r3, #8]
 800d56e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	430a      	orrs	r2, r1
 800d57c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d582:	f003 0320 	and.w	r3, r3, #32
 800d586:	2b00      	cmp	r3, #0
 800d588:	d00a      	beq.n	800d5a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	689b      	ldr	r3, [r3, #8]
 800d590:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	430a      	orrs	r2, r1
 800d59e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d01a      	beq.n	800d5e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	685b      	ldr	r3, [r3, #4]
 800d5b2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	430a      	orrs	r2, r1
 800d5c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d5ca:	d10a      	bne.n	800d5e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	685b      	ldr	r3, [r3, #4]
 800d5d2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	430a      	orrs	r2, r1
 800d5e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d5e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d00a      	beq.n	800d604 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	685b      	ldr	r3, [r3, #4]
 800d5f4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	430a      	orrs	r2, r1
 800d602:	605a      	str	r2, [r3, #4]
  }
}
 800d604:	bf00      	nop
 800d606:	370c      	adds	r7, #12
 800d608:	46bd      	mov	sp, r7
 800d60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60e:	4770      	bx	lr

0800d610 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b098      	sub	sp, #96	@ 0x60
 800d614:	af02      	add	r7, sp, #8
 800d616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2200      	movs	r2, #0
 800d61c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d620:	f7f9 faee 	bl	8006c00 <HAL_GetTick>
 800d624:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	f003 0308 	and.w	r3, r3, #8
 800d630:	2b08      	cmp	r3, #8
 800d632:	d12f      	bne.n	800d694 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d634:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d638:	9300      	str	r3, [sp, #0]
 800d63a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d63c:	2200      	movs	r2, #0
 800d63e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d642:	6878      	ldr	r0, [r7, #4]
 800d644:	f000 f88e 	bl	800d764 <UART_WaitOnFlagUntilTimeout>
 800d648:	4603      	mov	r3, r0
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d022      	beq.n	800d694 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d656:	e853 3f00 	ldrex	r3, [r3]
 800d65a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d65c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d65e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d662:	653b      	str	r3, [r7, #80]	@ 0x50
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	461a      	mov	r2, r3
 800d66a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d66c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d66e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d670:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d672:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d674:	e841 2300 	strex	r3, r2, [r1]
 800d678:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d67a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d1e6      	bne.n	800d64e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	2220      	movs	r2, #32
 800d684:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	2200      	movs	r2, #0
 800d68c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d690:	2303      	movs	r3, #3
 800d692:	e063      	b.n	800d75c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	f003 0304 	and.w	r3, r3, #4
 800d69e:	2b04      	cmp	r3, #4
 800d6a0:	d149      	bne.n	800d736 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d6a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d6a6:	9300      	str	r3, [sp, #0]
 800d6a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d6b0:	6878      	ldr	r0, [r7, #4]
 800d6b2:	f000 f857 	bl	800d764 <UART_WaitOnFlagUntilTimeout>
 800d6b6:	4603      	mov	r3, r0
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d03c      	beq.n	800d736 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	681b      	ldr	r3, [r3, #0]
 800d6c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6c4:	e853 3f00 	ldrex	r3, [r3]
 800d6c8:	623b      	str	r3, [r7, #32]
   return(result);
 800d6ca:	6a3b      	ldr	r3, [r7, #32]
 800d6cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d6d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	681b      	ldr	r3, [r3, #0]
 800d6d6:	461a      	mov	r2, r3
 800d6d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d6da:	633b      	str	r3, [r7, #48]	@ 0x30
 800d6dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d6e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d6e2:	e841 2300 	strex	r3, r2, [r1]
 800d6e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d6e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d1e6      	bne.n	800d6bc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	3308      	adds	r3, #8
 800d6f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6f6:	693b      	ldr	r3, [r7, #16]
 800d6f8:	e853 3f00 	ldrex	r3, [r3]
 800d6fc:	60fb      	str	r3, [r7, #12]
   return(result);
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	f023 0301 	bic.w	r3, r3, #1
 800d704:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	3308      	adds	r3, #8
 800d70c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d70e:	61fa      	str	r2, [r7, #28]
 800d710:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d712:	69b9      	ldr	r1, [r7, #24]
 800d714:	69fa      	ldr	r2, [r7, #28]
 800d716:	e841 2300 	strex	r3, r2, [r1]
 800d71a:	617b      	str	r3, [r7, #20]
   return(result);
 800d71c:	697b      	ldr	r3, [r7, #20]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d1e5      	bne.n	800d6ee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	2220      	movs	r2, #32
 800d726:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	2200      	movs	r2, #0
 800d72e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d732:	2303      	movs	r3, #3
 800d734:	e012      	b.n	800d75c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	2220      	movs	r2, #32
 800d73a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	2220      	movs	r2, #32
 800d742:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	2200      	movs	r2, #0
 800d74a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	2200      	movs	r2, #0
 800d750:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	2200      	movs	r2, #0
 800d756:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d75a:	2300      	movs	r3, #0
}
 800d75c:	4618      	mov	r0, r3
 800d75e:	3758      	adds	r7, #88	@ 0x58
 800d760:	46bd      	mov	sp, r7
 800d762:	bd80      	pop	{r7, pc}

0800d764 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d764:	b580      	push	{r7, lr}
 800d766:	b084      	sub	sp, #16
 800d768:	af00      	add	r7, sp, #0
 800d76a:	60f8      	str	r0, [r7, #12]
 800d76c:	60b9      	str	r1, [r7, #8]
 800d76e:	603b      	str	r3, [r7, #0]
 800d770:	4613      	mov	r3, r2
 800d772:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d774:	e04f      	b.n	800d816 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d776:	69bb      	ldr	r3, [r7, #24]
 800d778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d77c:	d04b      	beq.n	800d816 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d77e:	f7f9 fa3f 	bl	8006c00 <HAL_GetTick>
 800d782:	4602      	mov	r2, r0
 800d784:	683b      	ldr	r3, [r7, #0]
 800d786:	1ad3      	subs	r3, r2, r3
 800d788:	69ba      	ldr	r2, [r7, #24]
 800d78a:	429a      	cmp	r2, r3
 800d78c:	d302      	bcc.n	800d794 <UART_WaitOnFlagUntilTimeout+0x30>
 800d78e:	69bb      	ldr	r3, [r7, #24]
 800d790:	2b00      	cmp	r3, #0
 800d792:	d101      	bne.n	800d798 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d794:	2303      	movs	r3, #3
 800d796:	e04e      	b.n	800d836 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	f003 0304 	and.w	r3, r3, #4
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d037      	beq.n	800d816 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d7a6:	68bb      	ldr	r3, [r7, #8]
 800d7a8:	2b80      	cmp	r3, #128	@ 0x80
 800d7aa:	d034      	beq.n	800d816 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d7ac:	68bb      	ldr	r3, [r7, #8]
 800d7ae:	2b40      	cmp	r3, #64	@ 0x40
 800d7b0:	d031      	beq.n	800d816 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	69db      	ldr	r3, [r3, #28]
 800d7b8:	f003 0308 	and.w	r3, r3, #8
 800d7bc:	2b08      	cmp	r3, #8
 800d7be:	d110      	bne.n	800d7e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	2208      	movs	r2, #8
 800d7c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d7c8:	68f8      	ldr	r0, [r7, #12]
 800d7ca:	f000 f920 	bl	800da0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	2208      	movs	r2, #8
 800d7d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	2200      	movs	r2, #0
 800d7da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d7de:	2301      	movs	r3, #1
 800d7e0:	e029      	b.n	800d836 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	69db      	ldr	r3, [r3, #28]
 800d7e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d7ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d7f0:	d111      	bne.n	800d816 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d7fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d7fc:	68f8      	ldr	r0, [r7, #12]
 800d7fe:	f000 f906 	bl	800da0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	2220      	movs	r2, #32
 800d806:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	2200      	movs	r2, #0
 800d80e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d812:	2303      	movs	r3, #3
 800d814:	e00f      	b.n	800d836 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d816:	68fb      	ldr	r3, [r7, #12]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	69da      	ldr	r2, [r3, #28]
 800d81c:	68bb      	ldr	r3, [r7, #8]
 800d81e:	4013      	ands	r3, r2
 800d820:	68ba      	ldr	r2, [r7, #8]
 800d822:	429a      	cmp	r2, r3
 800d824:	bf0c      	ite	eq
 800d826:	2301      	moveq	r3, #1
 800d828:	2300      	movne	r3, #0
 800d82a:	b2db      	uxtb	r3, r3
 800d82c:	461a      	mov	r2, r3
 800d82e:	79fb      	ldrb	r3, [r7, #7]
 800d830:	429a      	cmp	r2, r3
 800d832:	d0a0      	beq.n	800d776 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d834:	2300      	movs	r3, #0
}
 800d836:	4618      	mov	r0, r3
 800d838:	3710      	adds	r7, #16
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}
	...

0800d840 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d840:	b580      	push	{r7, lr}
 800d842:	b096      	sub	sp, #88	@ 0x58
 800d844:	af00      	add	r7, sp, #0
 800d846:	60f8      	str	r0, [r7, #12]
 800d848:	60b9      	str	r1, [r7, #8]
 800d84a:	4613      	mov	r3, r2
 800d84c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	68ba      	ldr	r2, [r7, #8]
 800d852:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	88fa      	ldrh	r2, [r7, #6]
 800d858:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	2200      	movs	r2, #0
 800d860:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	2222      	movs	r2, #34	@ 0x22
 800d868:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d872:	2b00      	cmp	r3, #0
 800d874:	d02d      	beq.n	800d8d2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d87c:	4a40      	ldr	r2, [pc, #256]	@ (800d980 <UART_Start_Receive_DMA+0x140>)
 800d87e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d886:	4a3f      	ldr	r2, [pc, #252]	@ (800d984 <UART_Start_Receive_DMA+0x144>)
 800d888:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d890:	4a3d      	ldr	r2, [pc, #244]	@ (800d988 <UART_Start_Receive_DMA+0x148>)
 800d892:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d89a:	2200      	movs	r2, #0
 800d89c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	3324      	adds	r3, #36	@ 0x24
 800d8aa:	4619      	mov	r1, r3
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d8b0:	461a      	mov	r2, r3
 800d8b2:	88fb      	ldrh	r3, [r7, #6]
 800d8b4:	f7fa ffe0 	bl	8008878 <HAL_DMA_Start_IT>
 800d8b8:	4603      	mov	r3, r0
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d009      	beq.n	800d8d2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	2210      	movs	r2, #16
 800d8c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	2220      	movs	r2, #32
 800d8ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800d8ce:	2301      	movs	r3, #1
 800d8d0:	e051      	b.n	800d976 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	691b      	ldr	r3, [r3, #16]
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d018      	beq.n	800d90c <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8e2:	e853 3f00 	ldrex	r3, [r3]
 800d8e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d8e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d8ee:	657b      	str	r3, [r7, #84]	@ 0x54
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	461a      	mov	r2, r3
 800d8f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d8f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d8fa:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8fc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d8fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d900:	e841 2300 	strex	r3, r2, [r1]
 800d904:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d906:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d1e6      	bne.n	800d8da <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	681b      	ldr	r3, [r3, #0]
 800d910:	3308      	adds	r3, #8
 800d912:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d916:	e853 3f00 	ldrex	r3, [r3]
 800d91a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d91c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d91e:	f043 0301 	orr.w	r3, r3, #1
 800d922:	653b      	str	r3, [r7, #80]	@ 0x50
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	3308      	adds	r3, #8
 800d92a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d92c:	637a      	str	r2, [r7, #52]	@ 0x34
 800d92e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d930:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d932:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d934:	e841 2300 	strex	r3, r2, [r1]
 800d938:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d93a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d1e5      	bne.n	800d90c <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	3308      	adds	r3, #8
 800d946:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d948:	697b      	ldr	r3, [r7, #20]
 800d94a:	e853 3f00 	ldrex	r3, [r3]
 800d94e:	613b      	str	r3, [r7, #16]
   return(result);
 800d950:	693b      	ldr	r3, [r7, #16]
 800d952:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d956:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	3308      	adds	r3, #8
 800d95e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d960:	623a      	str	r2, [r7, #32]
 800d962:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d964:	69f9      	ldr	r1, [r7, #28]
 800d966:	6a3a      	ldr	r2, [r7, #32]
 800d968:	e841 2300 	strex	r3, r2, [r1]
 800d96c:	61bb      	str	r3, [r7, #24]
   return(result);
 800d96e:	69bb      	ldr	r3, [r7, #24]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d1e5      	bne.n	800d940 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800d974:	2300      	movs	r3, #0
}
 800d976:	4618      	mov	r0, r3
 800d978:	3758      	adds	r7, #88	@ 0x58
 800d97a:	46bd      	mov	sp, r7
 800d97c:	bd80      	pop	{r7, pc}
 800d97e:	bf00      	nop
 800d980:	0800dadb 	.word	0x0800dadb
 800d984:	0800dc0f 	.word	0x0800dc0f
 800d988:	0800dc55 	.word	0x0800dc55

0800d98c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d98c:	b480      	push	{r7}
 800d98e:	b08f      	sub	sp, #60	@ 0x3c
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d99a:	6a3b      	ldr	r3, [r7, #32]
 800d99c:	e853 3f00 	ldrex	r3, [r3]
 800d9a0:	61fb      	str	r3, [r7, #28]
   return(result);
 800d9a2:	69fb      	ldr	r3, [r7, #28]
 800d9a4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d9a8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	461a      	mov	r2, r3
 800d9b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d9b4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d9b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d9ba:	e841 2300 	strex	r3, r2, [r1]
 800d9be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d9c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d1e6      	bne.n	800d994 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	3308      	adds	r3, #8
 800d9cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9ce:	68fb      	ldr	r3, [r7, #12]
 800d9d0:	e853 3f00 	ldrex	r3, [r3]
 800d9d4:	60bb      	str	r3, [r7, #8]
   return(result);
 800d9d6:	68bb      	ldr	r3, [r7, #8]
 800d9d8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800d9dc:	633b      	str	r3, [r7, #48]	@ 0x30
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	3308      	adds	r3, #8
 800d9e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d9e6:	61ba      	str	r2, [r7, #24]
 800d9e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9ea:	6979      	ldr	r1, [r7, #20]
 800d9ec:	69ba      	ldr	r2, [r7, #24]
 800d9ee:	e841 2300 	strex	r3, r2, [r1]
 800d9f2:	613b      	str	r3, [r7, #16]
   return(result);
 800d9f4:	693b      	ldr	r3, [r7, #16]
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d1e5      	bne.n	800d9c6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	2220      	movs	r2, #32
 800d9fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800da02:	bf00      	nop
 800da04:	373c      	adds	r7, #60	@ 0x3c
 800da06:	46bd      	mov	sp, r7
 800da08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da0c:	4770      	bx	lr

0800da0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800da0e:	b480      	push	{r7}
 800da10:	b095      	sub	sp, #84	@ 0x54
 800da12:	af00      	add	r7, sp, #0
 800da14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	681b      	ldr	r3, [r3, #0]
 800da1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da1e:	e853 3f00 	ldrex	r3, [r3]
 800da22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800da24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800da2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	461a      	mov	r2, r3
 800da32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800da34:	643b      	str	r3, [r7, #64]	@ 0x40
 800da36:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800da3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800da3c:	e841 2300 	strex	r3, r2, [r1]
 800da40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800da42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da44:	2b00      	cmp	r3, #0
 800da46:	d1e6      	bne.n	800da16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	3308      	adds	r3, #8
 800da4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da50:	6a3b      	ldr	r3, [r7, #32]
 800da52:	e853 3f00 	ldrex	r3, [r3]
 800da56:	61fb      	str	r3, [r7, #28]
   return(result);
 800da58:	69fb      	ldr	r3, [r7, #28]
 800da5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800da5e:	f023 0301 	bic.w	r3, r3, #1
 800da62:	64bb      	str	r3, [r7, #72]	@ 0x48
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	3308      	adds	r3, #8
 800da6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800da6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800da6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800da72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800da74:	e841 2300 	strex	r3, r2, [r1]
 800da78:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800da7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d1e3      	bne.n	800da48 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da84:	2b01      	cmp	r3, #1
 800da86:	d118      	bne.n	800daba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	e853 3f00 	ldrex	r3, [r3]
 800da94:	60bb      	str	r3, [r7, #8]
   return(result);
 800da96:	68bb      	ldr	r3, [r7, #8]
 800da98:	f023 0310 	bic.w	r3, r3, #16
 800da9c:	647b      	str	r3, [r7, #68]	@ 0x44
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	461a      	mov	r2, r3
 800daa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800daa6:	61bb      	str	r3, [r7, #24]
 800daa8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daaa:	6979      	ldr	r1, [r7, #20]
 800daac:	69ba      	ldr	r2, [r7, #24]
 800daae:	e841 2300 	strex	r3, r2, [r1]
 800dab2:	613b      	str	r3, [r7, #16]
   return(result);
 800dab4:	693b      	ldr	r3, [r7, #16]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d1e6      	bne.n	800da88 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	2220      	movs	r2, #32
 800dabe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	2200      	movs	r2, #0
 800dac6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	2200      	movs	r2, #0
 800dacc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800dace:	bf00      	nop
 800dad0:	3754      	adds	r7, #84	@ 0x54
 800dad2:	46bd      	mov	sp, r7
 800dad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad8:	4770      	bx	lr

0800dada <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800dada:	b580      	push	{r7, lr}
 800dadc:	b09c      	sub	sp, #112	@ 0x70
 800dade:	af00      	add	r7, sp, #0
 800dae0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dae6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	f003 0320 	and.w	r3, r3, #32
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d171      	bne.n	800dbda <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800daf6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800daf8:	2200      	movs	r2, #0
 800dafa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dafe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db06:	e853 3f00 	ldrex	r3, [r3]
 800db0a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800db0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800db0e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800db12:	66bb      	str	r3, [r7, #104]	@ 0x68
 800db14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	461a      	mov	r2, r3
 800db1a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800db1c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800db1e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db20:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800db22:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800db24:	e841 2300 	strex	r3, r2, [r1]
 800db28:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800db2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d1e6      	bne.n	800dafe <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800db30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	3308      	adds	r3, #8
 800db36:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800db3a:	e853 3f00 	ldrex	r3, [r3]
 800db3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800db40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db42:	f023 0301 	bic.w	r3, r3, #1
 800db46:	667b      	str	r3, [r7, #100]	@ 0x64
 800db48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db4a:	681b      	ldr	r3, [r3, #0]
 800db4c:	3308      	adds	r3, #8
 800db4e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800db50:	647a      	str	r2, [r7, #68]	@ 0x44
 800db52:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800db56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800db58:	e841 2300 	strex	r3, r2, [r1]
 800db5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800db5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800db60:	2b00      	cmp	r3, #0
 800db62:	d1e5      	bne.n	800db30 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800db64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	3308      	adds	r3, #8
 800db6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db6e:	e853 3f00 	ldrex	r3, [r3]
 800db72:	623b      	str	r3, [r7, #32]
   return(result);
 800db74:	6a3b      	ldr	r3, [r7, #32]
 800db76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800db7a:	663b      	str	r3, [r7, #96]	@ 0x60
 800db7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	3308      	adds	r3, #8
 800db82:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800db84:	633a      	str	r2, [r7, #48]	@ 0x30
 800db86:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800db8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800db8c:	e841 2300 	strex	r3, r2, [r1]
 800db90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800db92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db94:	2b00      	cmp	r3, #0
 800db96:	d1e5      	bne.n	800db64 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800db98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db9a:	2220      	movs	r2, #32
 800db9c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dba0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dba2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dba4:	2b01      	cmp	r3, #1
 800dba6:	d118      	bne.n	800dbda <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dba8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbae:	693b      	ldr	r3, [r7, #16]
 800dbb0:	e853 3f00 	ldrex	r3, [r3]
 800dbb4:	60fb      	str	r3, [r7, #12]
   return(result);
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	f023 0310 	bic.w	r3, r3, #16
 800dbbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dbbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	461a      	mov	r2, r3
 800dbc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dbc6:	61fb      	str	r3, [r7, #28]
 800dbc8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbca:	69b9      	ldr	r1, [r7, #24]
 800dbcc:	69fa      	ldr	r2, [r7, #28]
 800dbce:	e841 2300 	strex	r3, r2, [r1]
 800dbd2:	617b      	str	r3, [r7, #20]
   return(result);
 800dbd4:	697b      	ldr	r3, [r7, #20]
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d1e6      	bne.n	800dba8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dbda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dbdc:	2200      	movs	r2, #0
 800dbde:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dbe0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dbe2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dbe4:	2b01      	cmp	r3, #1
 800dbe6:	d109      	bne.n	800dbfc <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800dbe8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dbea:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800dbee:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800dbf0:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800dbf4:	4611      	mov	r1, r2
 800dbf6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800dbf8:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800dbfa:	e004      	b.n	800dc06 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800dbfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dbfe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800dc02:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800dc04:	4798      	blx	r3
}
 800dc06:	bf00      	nop
 800dc08:	3770      	adds	r7, #112	@ 0x70
 800dc0a:	46bd      	mov	sp, r7
 800dc0c:	bd80      	pop	{r7, pc}

0800dc0e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800dc0e:	b580      	push	{r7, lr}
 800dc10:	b084      	sub	sp, #16
 800dc12:	af00      	add	r7, sp, #0
 800dc14:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc1a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	2201      	movs	r2, #1
 800dc20:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dc26:	2b01      	cmp	r3, #1
 800dc28:	d10b      	bne.n	800dc42 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800dc30:	68fa      	ldr	r2, [r7, #12]
 800dc32:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800dc36:	0852      	lsrs	r2, r2, #1
 800dc38:	b292      	uxth	r2, r2
 800dc3a:	4611      	mov	r1, r2
 800dc3c:	68f8      	ldr	r0, [r7, #12]
 800dc3e:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800dc40:	e004      	b.n	800dc4c <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800dc48:	68f8      	ldr	r0, [r7, #12]
 800dc4a:	4798      	blx	r3
}
 800dc4c:	bf00      	nop
 800dc4e:	3710      	adds	r7, #16
 800dc50:	46bd      	mov	sp, r7
 800dc52:	bd80      	pop	{r7, pc}

0800dc54 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b086      	sub	sp, #24
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc60:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800dc62:	697b      	ldr	r3, [r7, #20]
 800dc64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc68:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800dc6a:	697b      	ldr	r3, [r7, #20]
 800dc6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dc70:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800dc72:	697b      	ldr	r3, [r7, #20]
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	689b      	ldr	r3, [r3, #8]
 800dc78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dc7c:	2b80      	cmp	r3, #128	@ 0x80
 800dc7e:	d109      	bne.n	800dc94 <UART_DMAError+0x40>
 800dc80:	693b      	ldr	r3, [r7, #16]
 800dc82:	2b21      	cmp	r3, #33	@ 0x21
 800dc84:	d106      	bne.n	800dc94 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800dc86:	697b      	ldr	r3, [r7, #20]
 800dc88:	2200      	movs	r2, #0
 800dc8a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800dc8e:	6978      	ldr	r0, [r7, #20]
 800dc90:	f7ff fe7c 	bl	800d98c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800dc94:	697b      	ldr	r3, [r7, #20]
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	689b      	ldr	r3, [r3, #8]
 800dc9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc9e:	2b40      	cmp	r3, #64	@ 0x40
 800dca0:	d109      	bne.n	800dcb6 <UART_DMAError+0x62>
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	2b22      	cmp	r3, #34	@ 0x22
 800dca6:	d106      	bne.n	800dcb6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800dca8:	697b      	ldr	r3, [r7, #20]
 800dcaa:	2200      	movs	r2, #0
 800dcac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800dcb0:	6978      	ldr	r0, [r7, #20]
 800dcb2:	f7ff feac 	bl	800da0e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800dcb6:	697b      	ldr	r3, [r7, #20]
 800dcb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dcbc:	f043 0210 	orr.w	r2, r3, #16
 800dcc0:	697b      	ldr	r3, [r7, #20]
 800dcc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800dcc6:	697b      	ldr	r3, [r7, #20]
 800dcc8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dccc:	6978      	ldr	r0, [r7, #20]
 800dcce:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dcd0:	bf00      	nop
 800dcd2:	3718      	adds	r7, #24
 800dcd4:	46bd      	mov	sp, r7
 800dcd6:	bd80      	pop	{r7, pc}

0800dcd8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800dcd8:	b580      	push	{r7, lr}
 800dcda:	b084      	sub	sp, #16
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dce4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800dce6:	68fb      	ldr	r3, [r7, #12]
 800dce8:	2200      	movs	r2, #0
 800dcea:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800dcf4:	68f8      	ldr	r0, [r7, #12]
 800dcf6:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dcf8:	bf00      	nop
 800dcfa:	3710      	adds	r7, #16
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	bd80      	pop	{r7, pc}

0800dd00 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800dd00:	b580      	push	{r7, lr}
 800dd02:	b088      	sub	sp, #32
 800dd04:	af00      	add	r7, sp, #0
 800dd06:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	e853 3f00 	ldrex	r3, [r3]
 800dd14:	60bb      	str	r3, [r7, #8]
   return(result);
 800dd16:	68bb      	ldr	r3, [r7, #8]
 800dd18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dd1c:	61fb      	str	r3, [r7, #28]
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	461a      	mov	r2, r3
 800dd24:	69fb      	ldr	r3, [r7, #28]
 800dd26:	61bb      	str	r3, [r7, #24]
 800dd28:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd2a:	6979      	ldr	r1, [r7, #20]
 800dd2c:	69ba      	ldr	r2, [r7, #24]
 800dd2e:	e841 2300 	strex	r3, r2, [r1]
 800dd32:	613b      	str	r3, [r7, #16]
   return(result);
 800dd34:	693b      	ldr	r3, [r7, #16]
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d1e6      	bne.n	800dd08 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	2220      	movs	r2, #32
 800dd3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	2200      	movs	r2, #0
 800dd46:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dd4e:	6878      	ldr	r0, [r7, #4]
 800dd50:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800dd52:	bf00      	nop
 800dd54:	3720      	adds	r7, #32
 800dd56:	46bd      	mov	sp, r7
 800dd58:	bd80      	pop	{r7, pc}

0800dd5a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800dd5a:	b480      	push	{r7}
 800dd5c:	b083      	sub	sp, #12
 800dd5e:	af00      	add	r7, sp, #0
 800dd60:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800dd62:	bf00      	nop
 800dd64:	370c      	adds	r7, #12
 800dd66:	46bd      	mov	sp, r7
 800dd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd6c:	4770      	bx	lr

0800dd6e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800dd6e:	b480      	push	{r7}
 800dd70:	b083      	sub	sp, #12
 800dd72:	af00      	add	r7, sp, #0
 800dd74:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800dd76:	bf00      	nop
 800dd78:	370c      	adds	r7, #12
 800dd7a:	46bd      	mov	sp, r7
 800dd7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd80:	4770      	bx	lr

0800dd82 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800dd82:	b480      	push	{r7}
 800dd84:	b083      	sub	sp, #12
 800dd86:	af00      	add	r7, sp, #0
 800dd88:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800dd8a:	bf00      	nop
 800dd8c:	370c      	adds	r7, #12
 800dd8e:	46bd      	mov	sp, r7
 800dd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd94:	4770      	bx	lr

0800dd96 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800dd96:	b480      	push	{r7}
 800dd98:	b085      	sub	sp, #20
 800dd9a:	af00      	add	r7, sp, #0
 800dd9c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800dda4:	2b01      	cmp	r3, #1
 800dda6:	d101      	bne.n	800ddac <HAL_UARTEx_DisableFifoMode+0x16>
 800dda8:	2302      	movs	r3, #2
 800ddaa:	e027      	b.n	800ddfc <HAL_UARTEx_DisableFifoMode+0x66>
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	2201      	movs	r2, #1
 800ddb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	2224      	movs	r2, #36	@ 0x24
 800ddb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	681a      	ldr	r2, [r3, #0]
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	f022 0201 	bic.w	r2, r2, #1
 800ddd2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ddda:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	2200      	movs	r2, #0
 800dde0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	68fa      	ldr	r2, [r7, #12]
 800dde8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	2220      	movs	r2, #32
 800ddee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ddfa:	2300      	movs	r3, #0
}
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	3714      	adds	r7, #20
 800de00:	46bd      	mov	sp, r7
 800de02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de06:	4770      	bx	lr

0800de08 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b084      	sub	sp, #16
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	6078      	str	r0, [r7, #4]
 800de10:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800de18:	2b01      	cmp	r3, #1
 800de1a:	d101      	bne.n	800de20 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800de1c:	2302      	movs	r3, #2
 800de1e:	e02d      	b.n	800de7c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	2201      	movs	r2, #1
 800de24:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	2224      	movs	r2, #36	@ 0x24
 800de2c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	681a      	ldr	r2, [r3, #0]
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	f022 0201 	bic.w	r2, r2, #1
 800de46:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	689b      	ldr	r3, [r3, #8]
 800de4e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	683a      	ldr	r2, [r7, #0]
 800de58:	430a      	orrs	r2, r1
 800de5a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800de5c:	6878      	ldr	r0, [r7, #4]
 800de5e:	f000 f84f 	bl	800df00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	68fa      	ldr	r2, [r7, #12]
 800de68:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	2220      	movs	r2, #32
 800de6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	2200      	movs	r2, #0
 800de76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800de7a:	2300      	movs	r3, #0
}
 800de7c:	4618      	mov	r0, r3
 800de7e:	3710      	adds	r7, #16
 800de80:	46bd      	mov	sp, r7
 800de82:	bd80      	pop	{r7, pc}

0800de84 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800de84:	b580      	push	{r7, lr}
 800de86:	b084      	sub	sp, #16
 800de88:	af00      	add	r7, sp, #0
 800de8a:	6078      	str	r0, [r7, #4]
 800de8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800de94:	2b01      	cmp	r3, #1
 800de96:	d101      	bne.n	800de9c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800de98:	2302      	movs	r3, #2
 800de9a:	e02d      	b.n	800def8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	2201      	movs	r2, #1
 800dea0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2224      	movs	r2, #36	@ 0x24
 800dea8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	681b      	ldr	r3, [r3, #0]
 800deb8:	681a      	ldr	r2, [r3, #0]
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	f022 0201 	bic.w	r2, r2, #1
 800dec2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	689b      	ldr	r3, [r3, #8]
 800deca:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	683a      	ldr	r2, [r7, #0]
 800ded4:	430a      	orrs	r2, r1
 800ded6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ded8:	6878      	ldr	r0, [r7, #4]
 800deda:	f000 f811 	bl	800df00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	68fa      	ldr	r2, [r7, #12]
 800dee4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	2220      	movs	r2, #32
 800deea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	2200      	movs	r2, #0
 800def2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800def6:	2300      	movs	r3, #0
}
 800def8:	4618      	mov	r0, r3
 800defa:	3710      	adds	r7, #16
 800defc:	46bd      	mov	sp, r7
 800defe:	bd80      	pop	{r7, pc}

0800df00 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800df00:	b480      	push	{r7}
 800df02:	b085      	sub	sp, #20
 800df04:	af00      	add	r7, sp, #0
 800df06:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d108      	bne.n	800df22 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	2201      	movs	r2, #1
 800df14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	2201      	movs	r2, #1
 800df1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800df20:	e031      	b.n	800df86 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800df22:	2308      	movs	r3, #8
 800df24:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800df26:	2308      	movs	r3, #8
 800df28:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	689b      	ldr	r3, [r3, #8]
 800df30:	0e5b      	lsrs	r3, r3, #25
 800df32:	b2db      	uxtb	r3, r3
 800df34:	f003 0307 	and.w	r3, r3, #7
 800df38:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	689b      	ldr	r3, [r3, #8]
 800df40:	0f5b      	lsrs	r3, r3, #29
 800df42:	b2db      	uxtb	r3, r3
 800df44:	f003 0307 	and.w	r3, r3, #7
 800df48:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800df4a:	7bbb      	ldrb	r3, [r7, #14]
 800df4c:	7b3a      	ldrb	r2, [r7, #12]
 800df4e:	4911      	ldr	r1, [pc, #68]	@ (800df94 <UARTEx_SetNbDataToProcess+0x94>)
 800df50:	5c8a      	ldrb	r2, [r1, r2]
 800df52:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800df56:	7b3a      	ldrb	r2, [r7, #12]
 800df58:	490f      	ldr	r1, [pc, #60]	@ (800df98 <UARTEx_SetNbDataToProcess+0x98>)
 800df5a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800df5c:	fb93 f3f2 	sdiv	r3, r3, r2
 800df60:	b29a      	uxth	r2, r3
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800df68:	7bfb      	ldrb	r3, [r7, #15]
 800df6a:	7b7a      	ldrb	r2, [r7, #13]
 800df6c:	4909      	ldr	r1, [pc, #36]	@ (800df94 <UARTEx_SetNbDataToProcess+0x94>)
 800df6e:	5c8a      	ldrb	r2, [r1, r2]
 800df70:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800df74:	7b7a      	ldrb	r2, [r7, #13]
 800df76:	4908      	ldr	r1, [pc, #32]	@ (800df98 <UARTEx_SetNbDataToProcess+0x98>)
 800df78:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800df7a:	fb93 f3f2 	sdiv	r3, r3, r2
 800df7e:	b29a      	uxth	r2, r3
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800df86:	bf00      	nop
 800df88:	3714      	adds	r7, #20
 800df8a:	46bd      	mov	sp, r7
 800df8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df90:	4770      	bx	lr
 800df92:	bf00      	nop
 800df94:	080100c8 	.word	0x080100c8
 800df98:	080100d0 	.word	0x080100d0

0800df9c <arm_mat_add_f32>:
#else
arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800df9c:	b480      	push	{r7}
 800df9e:	b08b      	sub	sp, #44	@ 0x2c
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	60f8      	str	r0, [r7, #12]
 800dfa4:	60b9      	str	r1, [r7, #8]
 800dfa6:	607a      	str	r2, [r7, #4]
  float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	685b      	ldr	r3, [r3, #4]
 800dfac:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 800dfae:	68bb      	ldr	r3, [r7, #8]
 800dfb0:	685b      	ldr	r3, [r3, #4]
 800dfb2:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	685b      	ldr	r3, [r3, #4]
 800dfb8:	61fb      	str	r3, [r7, #28]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 800dfba:	68fb      	ldr	r3, [r7, #12]
 800dfbc:	881b      	ldrh	r3, [r3, #0]
 800dfbe:	461a      	mov	r2, r3
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	885b      	ldrh	r3, [r3, #2]
 800dfc4:	fb02 f303 	mul.w	r3, r2, r3
 800dfc8:	617b      	str	r3, [r7, #20]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800dfca:	697b      	ldr	r3, [r7, #20]
 800dfcc:	61bb      	str	r3, [r7, #24]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800dfce:	e013      	b.n	800dff8 <arm_mat_add_f32+0x5c>
    {
      /* C(m,n) = A(m,n) + B(m,n) */

      /* Add and store result in destination buffer. */
      *pOut++ = *pInA++ + *pInB++;
 800dfd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfd2:	1d1a      	adds	r2, r3, #4
 800dfd4:	627a      	str	r2, [r7, #36]	@ 0x24
 800dfd6:	ed93 7a00 	vldr	s14, [r3]
 800dfda:	6a3b      	ldr	r3, [r7, #32]
 800dfdc:	1d1a      	adds	r2, r3, #4
 800dfde:	623a      	str	r2, [r7, #32]
 800dfe0:	edd3 7a00 	vldr	s15, [r3]
 800dfe4:	69fb      	ldr	r3, [r7, #28]
 800dfe6:	1d1a      	adds	r2, r3, #4
 800dfe8:	61fa      	str	r2, [r7, #28]
 800dfea:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dfee:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800dff2:	69bb      	ldr	r3, [r7, #24]
 800dff4:	3b01      	subs	r3, #1
 800dff6:	61bb      	str	r3, [r7, #24]
    while (blkCnt > 0U)
 800dff8:	69bb      	ldr	r3, [r7, #24]
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d1e8      	bne.n	800dfd0 <arm_mat_add_f32+0x34>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800dffe:	2300      	movs	r3, #0
 800e000:	74fb      	strb	r3, [r7, #19]
  }

  /* Return to application */
  return (status);
 800e002:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 800e006:	4618      	mov	r0, r3
 800e008:	372c      	adds	r7, #44	@ 0x2c
 800e00a:	46bd      	mov	sp, r7
 800e00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e010:	4770      	bx	lr

0800e012 <arm_mat_init_f32>:
void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData)
{
 800e012:	b480      	push	{r7}
 800e014:	b085      	sub	sp, #20
 800e016:	af00      	add	r7, sp, #0
 800e018:	60f8      	str	r0, [r7, #12]
 800e01a:	607b      	str	r3, [r7, #4]
 800e01c:	460b      	mov	r3, r1
 800e01e:	817b      	strh	r3, [r7, #10]
 800e020:	4613      	mov	r3, r2
 800e022:	813b      	strh	r3, [r7, #8]
  /* Assign Number of Rows */
  S->numRows = nRows;
 800e024:	68fb      	ldr	r3, [r7, #12]
 800e026:	897a      	ldrh	r2, [r7, #10]
 800e028:	801a      	strh	r2, [r3, #0]

  /* Assign Number of Columns */
  S->numCols = nColumns;
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	893a      	ldrh	r2, [r7, #8]
 800e02e:	805a      	strh	r2, [r3, #2]

  /* Assign Data pointer */
  S->pData = pData;
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	687a      	ldr	r2, [r7, #4]
 800e034:	605a      	str	r2, [r3, #4]
}
 800e036:	bf00      	nop
 800e038:	3714      	adds	r7, #20
 800e03a:	46bd      	mov	sp, r7
 800e03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e040:	4770      	bx	lr

0800e042 <arm_mat_mult_f32>:
 */
arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
        arm_matrix_instance_f32 * pDst)
{
 800e042:	b480      	push	{r7}
 800e044:	b093      	sub	sp, #76	@ 0x4c
 800e046:	af00      	add	r7, sp, #0
 800e048:	60f8      	str	r0, [r7, #12]
 800e04a:	60b9      	str	r1, [r7, #8]
 800e04c:	607a      	str	r2, [r7, #4]
  float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	685b      	ldr	r3, [r3, #4]
 800e052:	647b      	str	r3, [r7, #68]	@ 0x44
  float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 800e054:	68bb      	ldr	r3, [r7, #8]
 800e056:	685b      	ldr	r3, [r3, #4]
 800e058:	643b      	str	r3, [r7, #64]	@ 0x40
  float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	685b      	ldr	r3, [r3, #4]
 800e05e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 800e060:	68bb      	ldr	r3, [r7, #8]
 800e062:	685b      	ldr	r3, [r3, #4]
 800e064:	623b      	str	r3, [r7, #32]
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	685b      	ldr	r3, [r3, #4]
 800e06a:	61fb      	str	r3, [r7, #28]
  float32_t *px;                                 /* Temporary output data matrix pointer */
  float32_t sum;                                 /* Accumulator */
  uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	881b      	ldrh	r3, [r3, #0]
 800e070:	837b      	strh	r3, [r7, #26]
  uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 800e072:	68bb      	ldr	r3, [r7, #8]
 800e074:	885b      	ldrh	r3, [r3, #2]
 800e076:	833b      	strh	r3, [r7, #24]
  uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	885b      	ldrh	r3, [r3, #2]
 800e07c:	82fb      	strh	r3, [r7, #22]
  uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 800e07e:	2300      	movs	r3, #0
 800e080:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e082:	8b7b      	ldrh	r3, [r7, #26]
 800e084:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB */
    /* row loop */
    do
    {
      /* Output pointer is set to starting address of row being processed */
      px = pOut + i;
 800e086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e088:	009b      	lsls	r3, r3, #2
 800e08a:	69fa      	ldr	r2, [r7, #28]
 800e08c:	4413      	add	r3, r2
 800e08e:	63bb      	str	r3, [r7, #56]	@ 0x38

      /* For every row wise process, column loop counter is to be initiated */
      col = numColsB;
 800e090:	8b3b      	ldrh	r3, [r7, #24]
 800e092:	633b      	str	r3, [r7, #48]	@ 0x30

      /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
      pIn2 = pSrcB->pData;
 800e094:	68bb      	ldr	r3, [r7, #8]
 800e096:	685b      	ldr	r3, [r3, #4]
 800e098:	643b      	str	r3, [r7, #64]	@ 0x40

      /* column loop */
      do
      {
        /* Set the variable sum, that acts as accumulator, to zero */
        sum = 0.0f;
 800e09a:	f04f 0300 	mov.w	r3, #0
 800e09e:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Initialize pointer pIn1 to point to starting address of column being processed */
        pIn1 = pInA;
 800e0a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0a2:	647b      	str	r3, [r7, #68]	@ 0x44
        colCnt = numColsA % 0x4U;

#else

        /* Initialize cntCnt with number of columns */
        colCnt = numColsA;
 800e0a4:	8afb      	ldrh	r3, [r7, #22]
 800e0a6:	627b      	str	r3, [r7, #36]	@ 0x24

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

        while (colCnt > 0U)
 800e0a8:	e017      	b.n	800e0da <arm_mat_mult_f32+0x98>
        {
          /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */

          /* Perform the multiply-accumulates */
          sum += *pIn1++ * *pIn2;
 800e0aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e0ac:	1d1a      	adds	r2, r3, #4
 800e0ae:	647a      	str	r2, [r7, #68]	@ 0x44
 800e0b0:	ed93 7a00 	vldr	s14, [r3]
 800e0b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0b6:	edd3 7a00 	vldr	s15, [r3]
 800e0ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e0be:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800e0c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e0c6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
          pIn2 += numColsB;
 800e0ca:	8b3b      	ldrh	r3, [r7, #24]
 800e0cc:	009b      	lsls	r3, r3, #2
 800e0ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e0d0:	4413      	add	r3, r2
 800e0d2:	643b      	str	r3, [r7, #64]	@ 0x40

          /* Decrement loop counter */
          colCnt--;
 800e0d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0d6:	3b01      	subs	r3, #1
 800e0d8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (colCnt > 0U)
 800e0da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0dc:	2b00      	cmp	r3, #0
 800e0de:	d1e4      	bne.n	800e0aa <arm_mat_mult_f32+0x68>
        }

        /* Store result in destination buffer */
        *px++ = sum;
 800e0e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0e2:	1d1a      	adds	r2, r3, #4
 800e0e4:	63ba      	str	r2, [r7, #56]	@ 0x38
 800e0e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e0e8:	601a      	str	r2, [r3, #0]

        /* Decrement column loop counter */
        col--;
 800e0ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0ec:	3b01      	subs	r3, #1
 800e0ee:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Update pointer pIn2 to point to starting address of next column */
        pIn2 = pInB + (numColsB - col);
 800e0f0:	8b3a      	ldrh	r2, [r7, #24]
 800e0f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e0f4:	1ad3      	subs	r3, r2, r3
 800e0f6:	009b      	lsls	r3, r3, #2
 800e0f8:	6a3a      	ldr	r2, [r7, #32]
 800e0fa:	4413      	add	r3, r2
 800e0fc:	643b      	str	r3, [r7, #64]	@ 0x40

      } while (col > 0U);
 800e0fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e100:	2b00      	cmp	r3, #0
 800e102:	d1ca      	bne.n	800e09a <arm_mat_mult_f32+0x58>

      /* Update pointer pInA to point to starting address of next row */
      i = i + numColsB;
 800e104:	8b3b      	ldrh	r3, [r7, #24]
 800e106:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e108:	4413      	add	r3, r2
 800e10a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pInA = pInA + numColsA;
 800e10c:	8afb      	ldrh	r3, [r7, #22]
 800e10e:	009b      	lsls	r3, r3, #2
 800e110:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e112:	4413      	add	r3, r2
 800e114:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Decrement row loop counter */
      row--;
 800e116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e118:	3b01      	subs	r3, #1
 800e11a:	62bb      	str	r3, [r7, #40]	@ 0x28

    } while (row > 0U);
 800e11c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d1b1      	bne.n	800e086 <arm_mat_mult_f32+0x44>

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800e122:	2300      	movs	r3, #0
 800e124:	757b      	strb	r3, [r7, #21]
  }

  /* Return to application */
  return (status);
 800e126:	f997 3015 	ldrsb.w	r3, [r7, #21]
}
 800e12a:	4618      	mov	r0, r3
 800e12c:	374c      	adds	r7, #76	@ 0x4c
 800e12e:	46bd      	mov	sp, r7
 800e130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e134:	4770      	bx	lr

0800e136 <arm_mat_scale_f32>:
#else
arm_status arm_mat_scale_f32(
  const arm_matrix_instance_f32 * pSrc,
        float32_t                 scale,
        arm_matrix_instance_f32 * pDst)
{
 800e136:	b480      	push	{r7}
 800e138:	b08b      	sub	sp, #44	@ 0x2c
 800e13a:	af00      	add	r7, sp, #0
 800e13c:	60f8      	str	r0, [r7, #12]
 800e13e:	ed87 0a02 	vstr	s0, [r7, #8]
 800e142:	6079      	str	r1, [r7, #4]
  float32_t *pIn = pSrc->pData;                  /* Input data matrix pointer */
 800e144:	68fb      	ldr	r3, [r7, #12]
 800e146:	685b      	ldr	r3, [r3, #4]
 800e148:	627b      	str	r3, [r7, #36]	@ 0x24
  float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	685b      	ldr	r3, [r3, #4]
 800e14e:	623b      	str	r3, [r7, #32]

#endif /* #ifdef ARM_MATH_MATRIX_CHECK */

  {
    /* Total number of samples in input matrix */
    numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	881b      	ldrh	r3, [r3, #0]
 800e154:	461a      	mov	r2, r3
 800e156:	68fb      	ldr	r3, [r7, #12]
 800e158:	885b      	ldrh	r3, [r3, #2]
 800e15a:	fb02 f303 	mul.w	r3, r2, r3
 800e15e:	61bb      	str	r3, [r7, #24]
    blkCnt = numSamples % 0x4U;

#else

    /* Initialize blkCnt with number of samples */
    blkCnt = numSamples;
 800e160:	69bb      	ldr	r3, [r7, #24]
 800e162:	61fb      	str	r3, [r7, #28]

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

    while (blkCnt > 0U)
 800e164:	e010      	b.n	800e188 <arm_mat_scale_f32+0x52>
    {
      /* C(m,n) = A(m,n) * scale */

      /* Scale and store result in destination buffer. */
      *pOut++ = (*pIn++) * scale;
 800e166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e168:	1d1a      	adds	r2, r3, #4
 800e16a:	627a      	str	r2, [r7, #36]	@ 0x24
 800e16c:	ed93 7a00 	vldr	s14, [r3]
 800e170:	6a3b      	ldr	r3, [r7, #32]
 800e172:	1d1a      	adds	r2, r3, #4
 800e174:	623a      	str	r2, [r7, #32]
 800e176:	edd7 7a02 	vldr	s15, [r7, #8]
 800e17a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e17e:	edc3 7a00 	vstr	s15, [r3]

      /* Decrement loop counter */
      blkCnt--;
 800e182:	69fb      	ldr	r3, [r7, #28]
 800e184:	3b01      	subs	r3, #1
 800e186:	61fb      	str	r3, [r7, #28]
    while (blkCnt > 0U)
 800e188:	69fb      	ldr	r3, [r7, #28]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d1eb      	bne.n	800e166 <arm_mat_scale_f32+0x30>
    }

    /* Set status as ARM_MATH_SUCCESS */
    status = ARM_MATH_SUCCESS;
 800e18e:	2300      	movs	r3, #0
 800e190:	75fb      	strb	r3, [r7, #23]
  }

  /* Return to application */
  return (status);
 800e192:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e196:	4618      	mov	r0, r3
 800e198:	372c      	adds	r7, #44	@ 0x2c
 800e19a:	46bd      	mov	sp, r7
 800e19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a0:	4770      	bx	lr
	...

0800e1a4 <malloc>:
 800e1a4:	4b02      	ldr	r3, [pc, #8]	@ (800e1b0 <malloc+0xc>)
 800e1a6:	4601      	mov	r1, r0
 800e1a8:	6818      	ldr	r0, [r3, #0]
 800e1aa:	f000 b825 	b.w	800e1f8 <_malloc_r>
 800e1ae:	bf00      	nop
 800e1b0:	20000100 	.word	0x20000100

0800e1b4 <sbrk_aligned>:
 800e1b4:	b570      	push	{r4, r5, r6, lr}
 800e1b6:	4e0f      	ldr	r6, [pc, #60]	@ (800e1f4 <sbrk_aligned+0x40>)
 800e1b8:	460c      	mov	r4, r1
 800e1ba:	6831      	ldr	r1, [r6, #0]
 800e1bc:	4605      	mov	r5, r0
 800e1be:	b911      	cbnz	r1, 800e1c6 <sbrk_aligned+0x12>
 800e1c0:	f000 f8ae 	bl	800e320 <_sbrk_r>
 800e1c4:	6030      	str	r0, [r6, #0]
 800e1c6:	4621      	mov	r1, r4
 800e1c8:	4628      	mov	r0, r5
 800e1ca:	f000 f8a9 	bl	800e320 <_sbrk_r>
 800e1ce:	1c43      	adds	r3, r0, #1
 800e1d0:	d103      	bne.n	800e1da <sbrk_aligned+0x26>
 800e1d2:	f04f 34ff 	mov.w	r4, #4294967295
 800e1d6:	4620      	mov	r0, r4
 800e1d8:	bd70      	pop	{r4, r5, r6, pc}
 800e1da:	1cc4      	adds	r4, r0, #3
 800e1dc:	f024 0403 	bic.w	r4, r4, #3
 800e1e0:	42a0      	cmp	r0, r4
 800e1e2:	d0f8      	beq.n	800e1d6 <sbrk_aligned+0x22>
 800e1e4:	1a21      	subs	r1, r4, r0
 800e1e6:	4628      	mov	r0, r5
 800e1e8:	f000 f89a 	bl	800e320 <_sbrk_r>
 800e1ec:	3001      	adds	r0, #1
 800e1ee:	d1f2      	bne.n	800e1d6 <sbrk_aligned+0x22>
 800e1f0:	e7ef      	b.n	800e1d2 <sbrk_aligned+0x1e>
 800e1f2:	bf00      	nop
 800e1f4:	2000208c 	.word	0x2000208c

0800e1f8 <_malloc_r>:
 800e1f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1fc:	1ccd      	adds	r5, r1, #3
 800e1fe:	f025 0503 	bic.w	r5, r5, #3
 800e202:	3508      	adds	r5, #8
 800e204:	2d0c      	cmp	r5, #12
 800e206:	bf38      	it	cc
 800e208:	250c      	movcc	r5, #12
 800e20a:	2d00      	cmp	r5, #0
 800e20c:	4606      	mov	r6, r0
 800e20e:	db01      	blt.n	800e214 <_malloc_r+0x1c>
 800e210:	42a9      	cmp	r1, r5
 800e212:	d904      	bls.n	800e21e <_malloc_r+0x26>
 800e214:	230c      	movs	r3, #12
 800e216:	6033      	str	r3, [r6, #0]
 800e218:	2000      	movs	r0, #0
 800e21a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e21e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e2f4 <_malloc_r+0xfc>
 800e222:	f000 f869 	bl	800e2f8 <__malloc_lock>
 800e226:	f8d8 3000 	ldr.w	r3, [r8]
 800e22a:	461c      	mov	r4, r3
 800e22c:	bb44      	cbnz	r4, 800e280 <_malloc_r+0x88>
 800e22e:	4629      	mov	r1, r5
 800e230:	4630      	mov	r0, r6
 800e232:	f7ff ffbf 	bl	800e1b4 <sbrk_aligned>
 800e236:	1c43      	adds	r3, r0, #1
 800e238:	4604      	mov	r4, r0
 800e23a:	d158      	bne.n	800e2ee <_malloc_r+0xf6>
 800e23c:	f8d8 4000 	ldr.w	r4, [r8]
 800e240:	4627      	mov	r7, r4
 800e242:	2f00      	cmp	r7, #0
 800e244:	d143      	bne.n	800e2ce <_malloc_r+0xd6>
 800e246:	2c00      	cmp	r4, #0
 800e248:	d04b      	beq.n	800e2e2 <_malloc_r+0xea>
 800e24a:	6823      	ldr	r3, [r4, #0]
 800e24c:	4639      	mov	r1, r7
 800e24e:	4630      	mov	r0, r6
 800e250:	eb04 0903 	add.w	r9, r4, r3
 800e254:	f000 f864 	bl	800e320 <_sbrk_r>
 800e258:	4581      	cmp	r9, r0
 800e25a:	d142      	bne.n	800e2e2 <_malloc_r+0xea>
 800e25c:	6821      	ldr	r1, [r4, #0]
 800e25e:	1a6d      	subs	r5, r5, r1
 800e260:	4629      	mov	r1, r5
 800e262:	4630      	mov	r0, r6
 800e264:	f7ff ffa6 	bl	800e1b4 <sbrk_aligned>
 800e268:	3001      	adds	r0, #1
 800e26a:	d03a      	beq.n	800e2e2 <_malloc_r+0xea>
 800e26c:	6823      	ldr	r3, [r4, #0]
 800e26e:	442b      	add	r3, r5
 800e270:	6023      	str	r3, [r4, #0]
 800e272:	f8d8 3000 	ldr.w	r3, [r8]
 800e276:	685a      	ldr	r2, [r3, #4]
 800e278:	bb62      	cbnz	r2, 800e2d4 <_malloc_r+0xdc>
 800e27a:	f8c8 7000 	str.w	r7, [r8]
 800e27e:	e00f      	b.n	800e2a0 <_malloc_r+0xa8>
 800e280:	6822      	ldr	r2, [r4, #0]
 800e282:	1b52      	subs	r2, r2, r5
 800e284:	d420      	bmi.n	800e2c8 <_malloc_r+0xd0>
 800e286:	2a0b      	cmp	r2, #11
 800e288:	d917      	bls.n	800e2ba <_malloc_r+0xc2>
 800e28a:	1961      	adds	r1, r4, r5
 800e28c:	42a3      	cmp	r3, r4
 800e28e:	6025      	str	r5, [r4, #0]
 800e290:	bf18      	it	ne
 800e292:	6059      	strne	r1, [r3, #4]
 800e294:	6863      	ldr	r3, [r4, #4]
 800e296:	bf08      	it	eq
 800e298:	f8c8 1000 	streq.w	r1, [r8]
 800e29c:	5162      	str	r2, [r4, r5]
 800e29e:	604b      	str	r3, [r1, #4]
 800e2a0:	4630      	mov	r0, r6
 800e2a2:	f000 f82f 	bl	800e304 <__malloc_unlock>
 800e2a6:	f104 000b 	add.w	r0, r4, #11
 800e2aa:	1d23      	adds	r3, r4, #4
 800e2ac:	f020 0007 	bic.w	r0, r0, #7
 800e2b0:	1ac2      	subs	r2, r0, r3
 800e2b2:	bf1c      	itt	ne
 800e2b4:	1a1b      	subne	r3, r3, r0
 800e2b6:	50a3      	strne	r3, [r4, r2]
 800e2b8:	e7af      	b.n	800e21a <_malloc_r+0x22>
 800e2ba:	6862      	ldr	r2, [r4, #4]
 800e2bc:	42a3      	cmp	r3, r4
 800e2be:	bf0c      	ite	eq
 800e2c0:	f8c8 2000 	streq.w	r2, [r8]
 800e2c4:	605a      	strne	r2, [r3, #4]
 800e2c6:	e7eb      	b.n	800e2a0 <_malloc_r+0xa8>
 800e2c8:	4623      	mov	r3, r4
 800e2ca:	6864      	ldr	r4, [r4, #4]
 800e2cc:	e7ae      	b.n	800e22c <_malloc_r+0x34>
 800e2ce:	463c      	mov	r4, r7
 800e2d0:	687f      	ldr	r7, [r7, #4]
 800e2d2:	e7b6      	b.n	800e242 <_malloc_r+0x4a>
 800e2d4:	461a      	mov	r2, r3
 800e2d6:	685b      	ldr	r3, [r3, #4]
 800e2d8:	42a3      	cmp	r3, r4
 800e2da:	d1fb      	bne.n	800e2d4 <_malloc_r+0xdc>
 800e2dc:	2300      	movs	r3, #0
 800e2de:	6053      	str	r3, [r2, #4]
 800e2e0:	e7de      	b.n	800e2a0 <_malloc_r+0xa8>
 800e2e2:	230c      	movs	r3, #12
 800e2e4:	6033      	str	r3, [r6, #0]
 800e2e6:	4630      	mov	r0, r6
 800e2e8:	f000 f80c 	bl	800e304 <__malloc_unlock>
 800e2ec:	e794      	b.n	800e218 <_malloc_r+0x20>
 800e2ee:	6005      	str	r5, [r0, #0]
 800e2f0:	e7d6      	b.n	800e2a0 <_malloc_r+0xa8>
 800e2f2:	bf00      	nop
 800e2f4:	20002090 	.word	0x20002090

0800e2f8 <__malloc_lock>:
 800e2f8:	4801      	ldr	r0, [pc, #4]	@ (800e300 <__malloc_lock+0x8>)
 800e2fa:	f000 b84b 	b.w	800e394 <__retarget_lock_acquire_recursive>
 800e2fe:	bf00      	nop
 800e300:	200021d0 	.word	0x200021d0

0800e304 <__malloc_unlock>:
 800e304:	4801      	ldr	r0, [pc, #4]	@ (800e30c <__malloc_unlock+0x8>)
 800e306:	f000 b846 	b.w	800e396 <__retarget_lock_release_recursive>
 800e30a:	bf00      	nop
 800e30c:	200021d0 	.word	0x200021d0

0800e310 <memset>:
 800e310:	4402      	add	r2, r0
 800e312:	4603      	mov	r3, r0
 800e314:	4293      	cmp	r3, r2
 800e316:	d100      	bne.n	800e31a <memset+0xa>
 800e318:	4770      	bx	lr
 800e31a:	f803 1b01 	strb.w	r1, [r3], #1
 800e31e:	e7f9      	b.n	800e314 <memset+0x4>

0800e320 <_sbrk_r>:
 800e320:	b538      	push	{r3, r4, r5, lr}
 800e322:	4d06      	ldr	r5, [pc, #24]	@ (800e33c <_sbrk_r+0x1c>)
 800e324:	2300      	movs	r3, #0
 800e326:	4604      	mov	r4, r0
 800e328:	4608      	mov	r0, r1
 800e32a:	602b      	str	r3, [r5, #0]
 800e32c:	f7f7 fd62 	bl	8005df4 <_sbrk>
 800e330:	1c43      	adds	r3, r0, #1
 800e332:	d102      	bne.n	800e33a <_sbrk_r+0x1a>
 800e334:	682b      	ldr	r3, [r5, #0]
 800e336:	b103      	cbz	r3, 800e33a <_sbrk_r+0x1a>
 800e338:	6023      	str	r3, [r4, #0]
 800e33a:	bd38      	pop	{r3, r4, r5, pc}
 800e33c:	200021cc 	.word	0x200021cc

0800e340 <__errno>:
 800e340:	4b01      	ldr	r3, [pc, #4]	@ (800e348 <__errno+0x8>)
 800e342:	6818      	ldr	r0, [r3, #0]
 800e344:	4770      	bx	lr
 800e346:	bf00      	nop
 800e348:	20000100 	.word	0x20000100

0800e34c <__libc_init_array>:
 800e34c:	b570      	push	{r4, r5, r6, lr}
 800e34e:	4d0d      	ldr	r5, [pc, #52]	@ (800e384 <__libc_init_array+0x38>)
 800e350:	4c0d      	ldr	r4, [pc, #52]	@ (800e388 <__libc_init_array+0x3c>)
 800e352:	1b64      	subs	r4, r4, r5
 800e354:	10a4      	asrs	r4, r4, #2
 800e356:	2600      	movs	r6, #0
 800e358:	42a6      	cmp	r6, r4
 800e35a:	d109      	bne.n	800e370 <__libc_init_array+0x24>
 800e35c:	4d0b      	ldr	r5, [pc, #44]	@ (800e38c <__libc_init_array+0x40>)
 800e35e:	4c0c      	ldr	r4, [pc, #48]	@ (800e390 <__libc_init_array+0x44>)
 800e360:	f001 fe86 	bl	8010070 <_init>
 800e364:	1b64      	subs	r4, r4, r5
 800e366:	10a4      	asrs	r4, r4, #2
 800e368:	2600      	movs	r6, #0
 800e36a:	42a6      	cmp	r6, r4
 800e36c:	d105      	bne.n	800e37a <__libc_init_array+0x2e>
 800e36e:	bd70      	pop	{r4, r5, r6, pc}
 800e370:	f855 3b04 	ldr.w	r3, [r5], #4
 800e374:	4798      	blx	r3
 800e376:	3601      	adds	r6, #1
 800e378:	e7ee      	b.n	800e358 <__libc_init_array+0xc>
 800e37a:	f855 3b04 	ldr.w	r3, [r5], #4
 800e37e:	4798      	blx	r3
 800e380:	3601      	adds	r6, #1
 800e382:	e7f2      	b.n	800e36a <__libc_init_array+0x1e>
 800e384:	08010690 	.word	0x08010690
 800e388:	08010690 	.word	0x08010690
 800e38c:	08010690 	.word	0x08010690
 800e390:	08010694 	.word	0x08010694

0800e394 <__retarget_lock_acquire_recursive>:
 800e394:	4770      	bx	lr

0800e396 <__retarget_lock_release_recursive>:
 800e396:	4770      	bx	lr

0800e398 <memcpy>:
 800e398:	440a      	add	r2, r1
 800e39a:	4291      	cmp	r1, r2
 800e39c:	f100 33ff 	add.w	r3, r0, #4294967295
 800e3a0:	d100      	bne.n	800e3a4 <memcpy+0xc>
 800e3a2:	4770      	bx	lr
 800e3a4:	b510      	push	{r4, lr}
 800e3a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e3aa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e3ae:	4291      	cmp	r1, r2
 800e3b0:	d1f9      	bne.n	800e3a6 <memcpy+0xe>
 800e3b2:	bd10      	pop	{r4, pc}
 800e3b4:	0000      	movs	r0, r0
	...

0800e3b8 <sin>:
 800e3b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e3ba:	ec53 2b10 	vmov	r2, r3, d0
 800e3be:	4826      	ldr	r0, [pc, #152]	@ (800e458 <sin+0xa0>)
 800e3c0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e3c4:	4281      	cmp	r1, r0
 800e3c6:	d807      	bhi.n	800e3d8 <sin+0x20>
 800e3c8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800e450 <sin+0x98>
 800e3cc:	2000      	movs	r0, #0
 800e3ce:	b005      	add	sp, #20
 800e3d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e3d4:	f000 b9d8 	b.w	800e788 <__kernel_sin>
 800e3d8:	4820      	ldr	r0, [pc, #128]	@ (800e45c <sin+0xa4>)
 800e3da:	4281      	cmp	r1, r0
 800e3dc:	d908      	bls.n	800e3f0 <sin+0x38>
 800e3de:	4610      	mov	r0, r2
 800e3e0:	4619      	mov	r1, r3
 800e3e2:	f7f1 ff1d 	bl	8000220 <__aeabi_dsub>
 800e3e6:	ec41 0b10 	vmov	d0, r0, r1
 800e3ea:	b005      	add	sp, #20
 800e3ec:	f85d fb04 	ldr.w	pc, [sp], #4
 800e3f0:	4668      	mov	r0, sp
 800e3f2:	f000 fa85 	bl	800e900 <__ieee754_rem_pio2>
 800e3f6:	f000 0003 	and.w	r0, r0, #3
 800e3fa:	2801      	cmp	r0, #1
 800e3fc:	d00c      	beq.n	800e418 <sin+0x60>
 800e3fe:	2802      	cmp	r0, #2
 800e400:	d011      	beq.n	800e426 <sin+0x6e>
 800e402:	b9e8      	cbnz	r0, 800e440 <sin+0x88>
 800e404:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e408:	ed9d 0b00 	vldr	d0, [sp]
 800e40c:	2001      	movs	r0, #1
 800e40e:	f000 f9bb 	bl	800e788 <__kernel_sin>
 800e412:	ec51 0b10 	vmov	r0, r1, d0
 800e416:	e7e6      	b.n	800e3e6 <sin+0x2e>
 800e418:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e41c:	ed9d 0b00 	vldr	d0, [sp]
 800e420:	f000 f8ea 	bl	800e5f8 <__kernel_cos>
 800e424:	e7f5      	b.n	800e412 <sin+0x5a>
 800e426:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e42a:	ed9d 0b00 	vldr	d0, [sp]
 800e42e:	2001      	movs	r0, #1
 800e430:	f000 f9aa 	bl	800e788 <__kernel_sin>
 800e434:	ec53 2b10 	vmov	r2, r3, d0
 800e438:	4610      	mov	r0, r2
 800e43a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800e43e:	e7d2      	b.n	800e3e6 <sin+0x2e>
 800e440:	ed9d 1b02 	vldr	d1, [sp, #8]
 800e444:	ed9d 0b00 	vldr	d0, [sp]
 800e448:	f000 f8d6 	bl	800e5f8 <__kernel_cos>
 800e44c:	e7f2      	b.n	800e434 <sin+0x7c>
 800e44e:	bf00      	nop
	...
 800e458:	3fe921fb 	.word	0x3fe921fb
 800e45c:	7fefffff 	.word	0x7fefffff

0800e460 <fmodf>:
 800e460:	b508      	push	{r3, lr}
 800e462:	ed2d 8b02 	vpush	{d8}
 800e466:	eef0 8a40 	vmov.f32	s17, s0
 800e46a:	eeb0 8a60 	vmov.f32	s16, s1
 800e46e:	f000 fceb 	bl	800ee48 <__ieee754_fmodf>
 800e472:	eef4 8a48 	vcmp.f32	s17, s16
 800e476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e47a:	d60c      	bvs.n	800e496 <fmodf+0x36>
 800e47c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800e49c <fmodf+0x3c>
 800e480:	eeb4 8a68 	vcmp.f32	s16, s17
 800e484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e488:	d105      	bne.n	800e496 <fmodf+0x36>
 800e48a:	f7ff ff59 	bl	800e340 <__errno>
 800e48e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800e492:	2321      	movs	r3, #33	@ 0x21
 800e494:	6003      	str	r3, [r0, #0]
 800e496:	ecbd 8b02 	vpop	{d8}
 800e49a:	bd08      	pop	{r3, pc}
 800e49c:	00000000 	.word	0x00000000

0800e4a0 <sqrtf>:
 800e4a0:	b508      	push	{r3, lr}
 800e4a2:	ed2d 8b02 	vpush	{d8}
 800e4a6:	eeb0 8a40 	vmov.f32	s16, s0
 800e4aa:	f000 f8a1 	bl	800e5f0 <__ieee754_sqrtf>
 800e4ae:	eeb4 8a48 	vcmp.f32	s16, s16
 800e4b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4b6:	d60c      	bvs.n	800e4d2 <sqrtf+0x32>
 800e4b8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800e4d8 <sqrtf+0x38>
 800e4bc:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e4c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4c4:	d505      	bpl.n	800e4d2 <sqrtf+0x32>
 800e4c6:	f7ff ff3b 	bl	800e340 <__errno>
 800e4ca:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800e4ce:	2321      	movs	r3, #33	@ 0x21
 800e4d0:	6003      	str	r3, [r0, #0]
 800e4d2:	ecbd 8b02 	vpop	{d8}
 800e4d6:	bd08      	pop	{r3, pc}
 800e4d8:	00000000 	.word	0x00000000

0800e4dc <cosf>:
 800e4dc:	ee10 3a10 	vmov	r3, s0
 800e4e0:	b507      	push	{r0, r1, r2, lr}
 800e4e2:	4a1e      	ldr	r2, [pc, #120]	@ (800e55c <cosf+0x80>)
 800e4e4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e4e8:	4293      	cmp	r3, r2
 800e4ea:	d806      	bhi.n	800e4fa <cosf+0x1e>
 800e4ec:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800e560 <cosf+0x84>
 800e4f0:	b003      	add	sp, #12
 800e4f2:	f85d eb04 	ldr.w	lr, [sp], #4
 800e4f6:	f000 bc07 	b.w	800ed08 <__kernel_cosf>
 800e4fa:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e4fe:	d304      	bcc.n	800e50a <cosf+0x2e>
 800e500:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e504:	b003      	add	sp, #12
 800e506:	f85d fb04 	ldr.w	pc, [sp], #4
 800e50a:	4668      	mov	r0, sp
 800e50c:	f000 fd1e 	bl	800ef4c <__ieee754_rem_pio2f>
 800e510:	f000 0003 	and.w	r0, r0, #3
 800e514:	2801      	cmp	r0, #1
 800e516:	d009      	beq.n	800e52c <cosf+0x50>
 800e518:	2802      	cmp	r0, #2
 800e51a:	d010      	beq.n	800e53e <cosf+0x62>
 800e51c:	b9b0      	cbnz	r0, 800e54c <cosf+0x70>
 800e51e:	eddd 0a01 	vldr	s1, [sp, #4]
 800e522:	ed9d 0a00 	vldr	s0, [sp]
 800e526:	f000 fbef 	bl	800ed08 <__kernel_cosf>
 800e52a:	e7eb      	b.n	800e504 <cosf+0x28>
 800e52c:	eddd 0a01 	vldr	s1, [sp, #4]
 800e530:	ed9d 0a00 	vldr	s0, [sp]
 800e534:	f000 fc40 	bl	800edb8 <__kernel_sinf>
 800e538:	eeb1 0a40 	vneg.f32	s0, s0
 800e53c:	e7e2      	b.n	800e504 <cosf+0x28>
 800e53e:	eddd 0a01 	vldr	s1, [sp, #4]
 800e542:	ed9d 0a00 	vldr	s0, [sp]
 800e546:	f000 fbdf 	bl	800ed08 <__kernel_cosf>
 800e54a:	e7f5      	b.n	800e538 <cosf+0x5c>
 800e54c:	eddd 0a01 	vldr	s1, [sp, #4]
 800e550:	ed9d 0a00 	vldr	s0, [sp]
 800e554:	2001      	movs	r0, #1
 800e556:	f000 fc2f 	bl	800edb8 <__kernel_sinf>
 800e55a:	e7d3      	b.n	800e504 <cosf+0x28>
 800e55c:	3f490fd8 	.word	0x3f490fd8
 800e560:	00000000 	.word	0x00000000

0800e564 <sinf>:
 800e564:	ee10 3a10 	vmov	r3, s0
 800e568:	b507      	push	{r0, r1, r2, lr}
 800e56a:	4a1f      	ldr	r2, [pc, #124]	@ (800e5e8 <sinf+0x84>)
 800e56c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e570:	4293      	cmp	r3, r2
 800e572:	d807      	bhi.n	800e584 <sinf+0x20>
 800e574:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800e5ec <sinf+0x88>
 800e578:	2000      	movs	r0, #0
 800e57a:	b003      	add	sp, #12
 800e57c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e580:	f000 bc1a 	b.w	800edb8 <__kernel_sinf>
 800e584:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e588:	d304      	bcc.n	800e594 <sinf+0x30>
 800e58a:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e58e:	b003      	add	sp, #12
 800e590:	f85d fb04 	ldr.w	pc, [sp], #4
 800e594:	4668      	mov	r0, sp
 800e596:	f000 fcd9 	bl	800ef4c <__ieee754_rem_pio2f>
 800e59a:	f000 0003 	and.w	r0, r0, #3
 800e59e:	2801      	cmp	r0, #1
 800e5a0:	d00a      	beq.n	800e5b8 <sinf+0x54>
 800e5a2:	2802      	cmp	r0, #2
 800e5a4:	d00f      	beq.n	800e5c6 <sinf+0x62>
 800e5a6:	b9c0      	cbnz	r0, 800e5da <sinf+0x76>
 800e5a8:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5ac:	ed9d 0a00 	vldr	s0, [sp]
 800e5b0:	2001      	movs	r0, #1
 800e5b2:	f000 fc01 	bl	800edb8 <__kernel_sinf>
 800e5b6:	e7ea      	b.n	800e58e <sinf+0x2a>
 800e5b8:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5bc:	ed9d 0a00 	vldr	s0, [sp]
 800e5c0:	f000 fba2 	bl	800ed08 <__kernel_cosf>
 800e5c4:	e7e3      	b.n	800e58e <sinf+0x2a>
 800e5c6:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5ca:	ed9d 0a00 	vldr	s0, [sp]
 800e5ce:	2001      	movs	r0, #1
 800e5d0:	f000 fbf2 	bl	800edb8 <__kernel_sinf>
 800e5d4:	eeb1 0a40 	vneg.f32	s0, s0
 800e5d8:	e7d9      	b.n	800e58e <sinf+0x2a>
 800e5da:	eddd 0a01 	vldr	s1, [sp, #4]
 800e5de:	ed9d 0a00 	vldr	s0, [sp]
 800e5e2:	f000 fb91 	bl	800ed08 <__kernel_cosf>
 800e5e6:	e7f5      	b.n	800e5d4 <sinf+0x70>
 800e5e8:	3f490fd8 	.word	0x3f490fd8
 800e5ec:	00000000 	.word	0x00000000

0800e5f0 <__ieee754_sqrtf>:
 800e5f0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e5f4:	4770      	bx	lr
	...

0800e5f8 <__kernel_cos>:
 800e5f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5fc:	ec57 6b10 	vmov	r6, r7, d0
 800e600:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800e604:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800e608:	ed8d 1b00 	vstr	d1, [sp]
 800e60c:	d206      	bcs.n	800e61c <__kernel_cos+0x24>
 800e60e:	4630      	mov	r0, r6
 800e610:	4639      	mov	r1, r7
 800e612:	f7f2 fa57 	bl	8000ac4 <__aeabi_d2iz>
 800e616:	2800      	cmp	r0, #0
 800e618:	f000 8088 	beq.w	800e72c <__kernel_cos+0x134>
 800e61c:	4632      	mov	r2, r6
 800e61e:	463b      	mov	r3, r7
 800e620:	4630      	mov	r0, r6
 800e622:	4639      	mov	r1, r7
 800e624:	f7f1 ffb4 	bl	8000590 <__aeabi_dmul>
 800e628:	4b51      	ldr	r3, [pc, #324]	@ (800e770 <__kernel_cos+0x178>)
 800e62a:	2200      	movs	r2, #0
 800e62c:	4604      	mov	r4, r0
 800e62e:	460d      	mov	r5, r1
 800e630:	f7f1 ffae 	bl	8000590 <__aeabi_dmul>
 800e634:	a340      	add	r3, pc, #256	@ (adr r3, 800e738 <__kernel_cos+0x140>)
 800e636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e63a:	4682      	mov	sl, r0
 800e63c:	468b      	mov	fp, r1
 800e63e:	4620      	mov	r0, r4
 800e640:	4629      	mov	r1, r5
 800e642:	f7f1 ffa5 	bl	8000590 <__aeabi_dmul>
 800e646:	a33e      	add	r3, pc, #248	@ (adr r3, 800e740 <__kernel_cos+0x148>)
 800e648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e64c:	f7f1 fdea 	bl	8000224 <__adddf3>
 800e650:	4622      	mov	r2, r4
 800e652:	462b      	mov	r3, r5
 800e654:	f7f1 ff9c 	bl	8000590 <__aeabi_dmul>
 800e658:	a33b      	add	r3, pc, #236	@ (adr r3, 800e748 <__kernel_cos+0x150>)
 800e65a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e65e:	f7f1 fddf 	bl	8000220 <__aeabi_dsub>
 800e662:	4622      	mov	r2, r4
 800e664:	462b      	mov	r3, r5
 800e666:	f7f1 ff93 	bl	8000590 <__aeabi_dmul>
 800e66a:	a339      	add	r3, pc, #228	@ (adr r3, 800e750 <__kernel_cos+0x158>)
 800e66c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e670:	f7f1 fdd8 	bl	8000224 <__adddf3>
 800e674:	4622      	mov	r2, r4
 800e676:	462b      	mov	r3, r5
 800e678:	f7f1 ff8a 	bl	8000590 <__aeabi_dmul>
 800e67c:	a336      	add	r3, pc, #216	@ (adr r3, 800e758 <__kernel_cos+0x160>)
 800e67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e682:	f7f1 fdcd 	bl	8000220 <__aeabi_dsub>
 800e686:	4622      	mov	r2, r4
 800e688:	462b      	mov	r3, r5
 800e68a:	f7f1 ff81 	bl	8000590 <__aeabi_dmul>
 800e68e:	a334      	add	r3, pc, #208	@ (adr r3, 800e760 <__kernel_cos+0x168>)
 800e690:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e694:	f7f1 fdc6 	bl	8000224 <__adddf3>
 800e698:	4622      	mov	r2, r4
 800e69a:	462b      	mov	r3, r5
 800e69c:	f7f1 ff78 	bl	8000590 <__aeabi_dmul>
 800e6a0:	4622      	mov	r2, r4
 800e6a2:	462b      	mov	r3, r5
 800e6a4:	f7f1 ff74 	bl	8000590 <__aeabi_dmul>
 800e6a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e6ac:	4604      	mov	r4, r0
 800e6ae:	460d      	mov	r5, r1
 800e6b0:	4630      	mov	r0, r6
 800e6b2:	4639      	mov	r1, r7
 800e6b4:	f7f1 ff6c 	bl	8000590 <__aeabi_dmul>
 800e6b8:	460b      	mov	r3, r1
 800e6ba:	4602      	mov	r2, r0
 800e6bc:	4629      	mov	r1, r5
 800e6be:	4620      	mov	r0, r4
 800e6c0:	f7f1 fdae 	bl	8000220 <__aeabi_dsub>
 800e6c4:	4b2b      	ldr	r3, [pc, #172]	@ (800e774 <__kernel_cos+0x17c>)
 800e6c6:	4598      	cmp	r8, r3
 800e6c8:	4606      	mov	r6, r0
 800e6ca:	460f      	mov	r7, r1
 800e6cc:	d810      	bhi.n	800e6f0 <__kernel_cos+0xf8>
 800e6ce:	4602      	mov	r2, r0
 800e6d0:	460b      	mov	r3, r1
 800e6d2:	4650      	mov	r0, sl
 800e6d4:	4659      	mov	r1, fp
 800e6d6:	f7f1 fda3 	bl	8000220 <__aeabi_dsub>
 800e6da:	460b      	mov	r3, r1
 800e6dc:	4926      	ldr	r1, [pc, #152]	@ (800e778 <__kernel_cos+0x180>)
 800e6de:	4602      	mov	r2, r0
 800e6e0:	2000      	movs	r0, #0
 800e6e2:	f7f1 fd9d 	bl	8000220 <__aeabi_dsub>
 800e6e6:	ec41 0b10 	vmov	d0, r0, r1
 800e6ea:	b003      	add	sp, #12
 800e6ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6f0:	4b22      	ldr	r3, [pc, #136]	@ (800e77c <__kernel_cos+0x184>)
 800e6f2:	4921      	ldr	r1, [pc, #132]	@ (800e778 <__kernel_cos+0x180>)
 800e6f4:	4598      	cmp	r8, r3
 800e6f6:	bf8c      	ite	hi
 800e6f8:	4d21      	ldrhi	r5, [pc, #132]	@ (800e780 <__kernel_cos+0x188>)
 800e6fa:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800e6fe:	2400      	movs	r4, #0
 800e700:	4622      	mov	r2, r4
 800e702:	462b      	mov	r3, r5
 800e704:	2000      	movs	r0, #0
 800e706:	f7f1 fd8b 	bl	8000220 <__aeabi_dsub>
 800e70a:	4622      	mov	r2, r4
 800e70c:	4680      	mov	r8, r0
 800e70e:	4689      	mov	r9, r1
 800e710:	462b      	mov	r3, r5
 800e712:	4650      	mov	r0, sl
 800e714:	4659      	mov	r1, fp
 800e716:	f7f1 fd83 	bl	8000220 <__aeabi_dsub>
 800e71a:	4632      	mov	r2, r6
 800e71c:	463b      	mov	r3, r7
 800e71e:	f7f1 fd7f 	bl	8000220 <__aeabi_dsub>
 800e722:	4602      	mov	r2, r0
 800e724:	460b      	mov	r3, r1
 800e726:	4640      	mov	r0, r8
 800e728:	4649      	mov	r1, r9
 800e72a:	e7da      	b.n	800e6e2 <__kernel_cos+0xea>
 800e72c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800e768 <__kernel_cos+0x170>
 800e730:	e7db      	b.n	800e6ea <__kernel_cos+0xf2>
 800e732:	bf00      	nop
 800e734:	f3af 8000 	nop.w
 800e738:	be8838d4 	.word	0xbe8838d4
 800e73c:	bda8fae9 	.word	0xbda8fae9
 800e740:	bdb4b1c4 	.word	0xbdb4b1c4
 800e744:	3e21ee9e 	.word	0x3e21ee9e
 800e748:	809c52ad 	.word	0x809c52ad
 800e74c:	3e927e4f 	.word	0x3e927e4f
 800e750:	19cb1590 	.word	0x19cb1590
 800e754:	3efa01a0 	.word	0x3efa01a0
 800e758:	16c15177 	.word	0x16c15177
 800e75c:	3f56c16c 	.word	0x3f56c16c
 800e760:	5555554c 	.word	0x5555554c
 800e764:	3fa55555 	.word	0x3fa55555
 800e768:	00000000 	.word	0x00000000
 800e76c:	3ff00000 	.word	0x3ff00000
 800e770:	3fe00000 	.word	0x3fe00000
 800e774:	3fd33332 	.word	0x3fd33332
 800e778:	3ff00000 	.word	0x3ff00000
 800e77c:	3fe90000 	.word	0x3fe90000
 800e780:	3fd20000 	.word	0x3fd20000
 800e784:	00000000 	.word	0x00000000

0800e788 <__kernel_sin>:
 800e788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e78c:	ec55 4b10 	vmov	r4, r5, d0
 800e790:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800e794:	b085      	sub	sp, #20
 800e796:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800e79a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800e79e:	4680      	mov	r8, r0
 800e7a0:	d205      	bcs.n	800e7ae <__kernel_sin+0x26>
 800e7a2:	4620      	mov	r0, r4
 800e7a4:	4629      	mov	r1, r5
 800e7a6:	f7f2 f98d 	bl	8000ac4 <__aeabi_d2iz>
 800e7aa:	2800      	cmp	r0, #0
 800e7ac:	d052      	beq.n	800e854 <__kernel_sin+0xcc>
 800e7ae:	4622      	mov	r2, r4
 800e7b0:	462b      	mov	r3, r5
 800e7b2:	4620      	mov	r0, r4
 800e7b4:	4629      	mov	r1, r5
 800e7b6:	f7f1 feeb 	bl	8000590 <__aeabi_dmul>
 800e7ba:	4682      	mov	sl, r0
 800e7bc:	468b      	mov	fp, r1
 800e7be:	4602      	mov	r2, r0
 800e7c0:	460b      	mov	r3, r1
 800e7c2:	4620      	mov	r0, r4
 800e7c4:	4629      	mov	r1, r5
 800e7c6:	f7f1 fee3 	bl	8000590 <__aeabi_dmul>
 800e7ca:	a342      	add	r3, pc, #264	@ (adr r3, 800e8d4 <__kernel_sin+0x14c>)
 800e7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7d0:	e9cd 0100 	strd	r0, r1, [sp]
 800e7d4:	4650      	mov	r0, sl
 800e7d6:	4659      	mov	r1, fp
 800e7d8:	f7f1 feda 	bl	8000590 <__aeabi_dmul>
 800e7dc:	a33f      	add	r3, pc, #252	@ (adr r3, 800e8dc <__kernel_sin+0x154>)
 800e7de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7e2:	f7f1 fd1d 	bl	8000220 <__aeabi_dsub>
 800e7e6:	4652      	mov	r2, sl
 800e7e8:	465b      	mov	r3, fp
 800e7ea:	f7f1 fed1 	bl	8000590 <__aeabi_dmul>
 800e7ee:	a33d      	add	r3, pc, #244	@ (adr r3, 800e8e4 <__kernel_sin+0x15c>)
 800e7f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7f4:	f7f1 fd16 	bl	8000224 <__adddf3>
 800e7f8:	4652      	mov	r2, sl
 800e7fa:	465b      	mov	r3, fp
 800e7fc:	f7f1 fec8 	bl	8000590 <__aeabi_dmul>
 800e800:	a33a      	add	r3, pc, #232	@ (adr r3, 800e8ec <__kernel_sin+0x164>)
 800e802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e806:	f7f1 fd0b 	bl	8000220 <__aeabi_dsub>
 800e80a:	4652      	mov	r2, sl
 800e80c:	465b      	mov	r3, fp
 800e80e:	f7f1 febf 	bl	8000590 <__aeabi_dmul>
 800e812:	a338      	add	r3, pc, #224	@ (adr r3, 800e8f4 <__kernel_sin+0x16c>)
 800e814:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e818:	f7f1 fd04 	bl	8000224 <__adddf3>
 800e81c:	4606      	mov	r6, r0
 800e81e:	460f      	mov	r7, r1
 800e820:	f1b8 0f00 	cmp.w	r8, #0
 800e824:	d11b      	bne.n	800e85e <__kernel_sin+0xd6>
 800e826:	4602      	mov	r2, r0
 800e828:	460b      	mov	r3, r1
 800e82a:	4650      	mov	r0, sl
 800e82c:	4659      	mov	r1, fp
 800e82e:	f7f1 feaf 	bl	8000590 <__aeabi_dmul>
 800e832:	a325      	add	r3, pc, #148	@ (adr r3, 800e8c8 <__kernel_sin+0x140>)
 800e834:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e838:	f7f1 fcf2 	bl	8000220 <__aeabi_dsub>
 800e83c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e840:	f7f1 fea6 	bl	8000590 <__aeabi_dmul>
 800e844:	4602      	mov	r2, r0
 800e846:	460b      	mov	r3, r1
 800e848:	4620      	mov	r0, r4
 800e84a:	4629      	mov	r1, r5
 800e84c:	f7f1 fcea 	bl	8000224 <__adddf3>
 800e850:	4604      	mov	r4, r0
 800e852:	460d      	mov	r5, r1
 800e854:	ec45 4b10 	vmov	d0, r4, r5
 800e858:	b005      	add	sp, #20
 800e85a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e85e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e862:	4b1b      	ldr	r3, [pc, #108]	@ (800e8d0 <__kernel_sin+0x148>)
 800e864:	2200      	movs	r2, #0
 800e866:	f7f1 fe93 	bl	8000590 <__aeabi_dmul>
 800e86a:	4632      	mov	r2, r6
 800e86c:	4680      	mov	r8, r0
 800e86e:	4689      	mov	r9, r1
 800e870:	463b      	mov	r3, r7
 800e872:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e876:	f7f1 fe8b 	bl	8000590 <__aeabi_dmul>
 800e87a:	4602      	mov	r2, r0
 800e87c:	460b      	mov	r3, r1
 800e87e:	4640      	mov	r0, r8
 800e880:	4649      	mov	r1, r9
 800e882:	f7f1 fccd 	bl	8000220 <__aeabi_dsub>
 800e886:	4652      	mov	r2, sl
 800e888:	465b      	mov	r3, fp
 800e88a:	f7f1 fe81 	bl	8000590 <__aeabi_dmul>
 800e88e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e892:	f7f1 fcc5 	bl	8000220 <__aeabi_dsub>
 800e896:	a30c      	add	r3, pc, #48	@ (adr r3, 800e8c8 <__kernel_sin+0x140>)
 800e898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e89c:	4606      	mov	r6, r0
 800e89e:	460f      	mov	r7, r1
 800e8a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e8a4:	f7f1 fe74 	bl	8000590 <__aeabi_dmul>
 800e8a8:	4602      	mov	r2, r0
 800e8aa:	460b      	mov	r3, r1
 800e8ac:	4630      	mov	r0, r6
 800e8ae:	4639      	mov	r1, r7
 800e8b0:	f7f1 fcb8 	bl	8000224 <__adddf3>
 800e8b4:	4602      	mov	r2, r0
 800e8b6:	460b      	mov	r3, r1
 800e8b8:	4620      	mov	r0, r4
 800e8ba:	4629      	mov	r1, r5
 800e8bc:	f7f1 fcb0 	bl	8000220 <__aeabi_dsub>
 800e8c0:	e7c6      	b.n	800e850 <__kernel_sin+0xc8>
 800e8c2:	bf00      	nop
 800e8c4:	f3af 8000 	nop.w
 800e8c8:	55555549 	.word	0x55555549
 800e8cc:	3fc55555 	.word	0x3fc55555
 800e8d0:	3fe00000 	.word	0x3fe00000
 800e8d4:	5acfd57c 	.word	0x5acfd57c
 800e8d8:	3de5d93a 	.word	0x3de5d93a
 800e8dc:	8a2b9ceb 	.word	0x8a2b9ceb
 800e8e0:	3e5ae5e6 	.word	0x3e5ae5e6
 800e8e4:	57b1fe7d 	.word	0x57b1fe7d
 800e8e8:	3ec71de3 	.word	0x3ec71de3
 800e8ec:	19c161d5 	.word	0x19c161d5
 800e8f0:	3f2a01a0 	.word	0x3f2a01a0
 800e8f4:	1110f8a6 	.word	0x1110f8a6
 800e8f8:	3f811111 	.word	0x3f811111
 800e8fc:	00000000 	.word	0x00000000

0800e900 <__ieee754_rem_pio2>:
 800e900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e904:	ec57 6b10 	vmov	r6, r7, d0
 800e908:	4bc5      	ldr	r3, [pc, #788]	@ (800ec20 <__ieee754_rem_pio2+0x320>)
 800e90a:	b08d      	sub	sp, #52	@ 0x34
 800e90c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800e910:	4598      	cmp	r8, r3
 800e912:	4604      	mov	r4, r0
 800e914:	9704      	str	r7, [sp, #16]
 800e916:	d807      	bhi.n	800e928 <__ieee754_rem_pio2+0x28>
 800e918:	2200      	movs	r2, #0
 800e91a:	2300      	movs	r3, #0
 800e91c:	ed80 0b00 	vstr	d0, [r0]
 800e920:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e924:	2500      	movs	r5, #0
 800e926:	e028      	b.n	800e97a <__ieee754_rem_pio2+0x7a>
 800e928:	4bbe      	ldr	r3, [pc, #760]	@ (800ec24 <__ieee754_rem_pio2+0x324>)
 800e92a:	4598      	cmp	r8, r3
 800e92c:	d878      	bhi.n	800ea20 <__ieee754_rem_pio2+0x120>
 800e92e:	9b04      	ldr	r3, [sp, #16]
 800e930:	4dbd      	ldr	r5, [pc, #756]	@ (800ec28 <__ieee754_rem_pio2+0x328>)
 800e932:	2b00      	cmp	r3, #0
 800e934:	4630      	mov	r0, r6
 800e936:	a3ac      	add	r3, pc, #688	@ (adr r3, 800ebe8 <__ieee754_rem_pio2+0x2e8>)
 800e938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e93c:	4639      	mov	r1, r7
 800e93e:	dd38      	ble.n	800e9b2 <__ieee754_rem_pio2+0xb2>
 800e940:	f7f1 fc6e 	bl	8000220 <__aeabi_dsub>
 800e944:	45a8      	cmp	r8, r5
 800e946:	4606      	mov	r6, r0
 800e948:	460f      	mov	r7, r1
 800e94a:	d01a      	beq.n	800e982 <__ieee754_rem_pio2+0x82>
 800e94c:	a3a8      	add	r3, pc, #672	@ (adr r3, 800ebf0 <__ieee754_rem_pio2+0x2f0>)
 800e94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e952:	f7f1 fc65 	bl	8000220 <__aeabi_dsub>
 800e956:	4602      	mov	r2, r0
 800e958:	460b      	mov	r3, r1
 800e95a:	4680      	mov	r8, r0
 800e95c:	4689      	mov	r9, r1
 800e95e:	4630      	mov	r0, r6
 800e960:	4639      	mov	r1, r7
 800e962:	f7f1 fc5d 	bl	8000220 <__aeabi_dsub>
 800e966:	a3a2      	add	r3, pc, #648	@ (adr r3, 800ebf0 <__ieee754_rem_pio2+0x2f0>)
 800e968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e96c:	f7f1 fc58 	bl	8000220 <__aeabi_dsub>
 800e970:	e9c4 8900 	strd	r8, r9, [r4]
 800e974:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e978:	2501      	movs	r5, #1
 800e97a:	4628      	mov	r0, r5
 800e97c:	b00d      	add	sp, #52	@ 0x34
 800e97e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e982:	a39d      	add	r3, pc, #628	@ (adr r3, 800ebf8 <__ieee754_rem_pio2+0x2f8>)
 800e984:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e988:	f7f1 fc4a 	bl	8000220 <__aeabi_dsub>
 800e98c:	a39c      	add	r3, pc, #624	@ (adr r3, 800ec00 <__ieee754_rem_pio2+0x300>)
 800e98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e992:	4606      	mov	r6, r0
 800e994:	460f      	mov	r7, r1
 800e996:	f7f1 fc43 	bl	8000220 <__aeabi_dsub>
 800e99a:	4602      	mov	r2, r0
 800e99c:	460b      	mov	r3, r1
 800e99e:	4680      	mov	r8, r0
 800e9a0:	4689      	mov	r9, r1
 800e9a2:	4630      	mov	r0, r6
 800e9a4:	4639      	mov	r1, r7
 800e9a6:	f7f1 fc3b 	bl	8000220 <__aeabi_dsub>
 800e9aa:	a395      	add	r3, pc, #596	@ (adr r3, 800ec00 <__ieee754_rem_pio2+0x300>)
 800e9ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9b0:	e7dc      	b.n	800e96c <__ieee754_rem_pio2+0x6c>
 800e9b2:	f7f1 fc37 	bl	8000224 <__adddf3>
 800e9b6:	45a8      	cmp	r8, r5
 800e9b8:	4606      	mov	r6, r0
 800e9ba:	460f      	mov	r7, r1
 800e9bc:	d018      	beq.n	800e9f0 <__ieee754_rem_pio2+0xf0>
 800e9be:	a38c      	add	r3, pc, #560	@ (adr r3, 800ebf0 <__ieee754_rem_pio2+0x2f0>)
 800e9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9c4:	f7f1 fc2e 	bl	8000224 <__adddf3>
 800e9c8:	4602      	mov	r2, r0
 800e9ca:	460b      	mov	r3, r1
 800e9cc:	4680      	mov	r8, r0
 800e9ce:	4689      	mov	r9, r1
 800e9d0:	4630      	mov	r0, r6
 800e9d2:	4639      	mov	r1, r7
 800e9d4:	f7f1 fc24 	bl	8000220 <__aeabi_dsub>
 800e9d8:	a385      	add	r3, pc, #532	@ (adr r3, 800ebf0 <__ieee754_rem_pio2+0x2f0>)
 800e9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9de:	f7f1 fc21 	bl	8000224 <__adddf3>
 800e9e2:	f04f 35ff 	mov.w	r5, #4294967295
 800e9e6:	e9c4 8900 	strd	r8, r9, [r4]
 800e9ea:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e9ee:	e7c4      	b.n	800e97a <__ieee754_rem_pio2+0x7a>
 800e9f0:	a381      	add	r3, pc, #516	@ (adr r3, 800ebf8 <__ieee754_rem_pio2+0x2f8>)
 800e9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9f6:	f7f1 fc15 	bl	8000224 <__adddf3>
 800e9fa:	a381      	add	r3, pc, #516	@ (adr r3, 800ec00 <__ieee754_rem_pio2+0x300>)
 800e9fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea00:	4606      	mov	r6, r0
 800ea02:	460f      	mov	r7, r1
 800ea04:	f7f1 fc0e 	bl	8000224 <__adddf3>
 800ea08:	4602      	mov	r2, r0
 800ea0a:	460b      	mov	r3, r1
 800ea0c:	4680      	mov	r8, r0
 800ea0e:	4689      	mov	r9, r1
 800ea10:	4630      	mov	r0, r6
 800ea12:	4639      	mov	r1, r7
 800ea14:	f7f1 fc04 	bl	8000220 <__aeabi_dsub>
 800ea18:	a379      	add	r3, pc, #484	@ (adr r3, 800ec00 <__ieee754_rem_pio2+0x300>)
 800ea1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea1e:	e7de      	b.n	800e9de <__ieee754_rem_pio2+0xde>
 800ea20:	4b82      	ldr	r3, [pc, #520]	@ (800ec2c <__ieee754_rem_pio2+0x32c>)
 800ea22:	4598      	cmp	r8, r3
 800ea24:	f200 80d1 	bhi.w	800ebca <__ieee754_rem_pio2+0x2ca>
 800ea28:	f000 f966 	bl	800ecf8 <fabs>
 800ea2c:	ec57 6b10 	vmov	r6, r7, d0
 800ea30:	a375      	add	r3, pc, #468	@ (adr r3, 800ec08 <__ieee754_rem_pio2+0x308>)
 800ea32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea36:	4630      	mov	r0, r6
 800ea38:	4639      	mov	r1, r7
 800ea3a:	f7f1 fda9 	bl	8000590 <__aeabi_dmul>
 800ea3e:	4b7c      	ldr	r3, [pc, #496]	@ (800ec30 <__ieee754_rem_pio2+0x330>)
 800ea40:	2200      	movs	r2, #0
 800ea42:	f7f1 fbef 	bl	8000224 <__adddf3>
 800ea46:	f7f2 f83d 	bl	8000ac4 <__aeabi_d2iz>
 800ea4a:	4605      	mov	r5, r0
 800ea4c:	f7f1 fd36 	bl	80004bc <__aeabi_i2d>
 800ea50:	4602      	mov	r2, r0
 800ea52:	460b      	mov	r3, r1
 800ea54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ea58:	a363      	add	r3, pc, #396	@ (adr r3, 800ebe8 <__ieee754_rem_pio2+0x2e8>)
 800ea5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea5e:	f7f1 fd97 	bl	8000590 <__aeabi_dmul>
 800ea62:	4602      	mov	r2, r0
 800ea64:	460b      	mov	r3, r1
 800ea66:	4630      	mov	r0, r6
 800ea68:	4639      	mov	r1, r7
 800ea6a:	f7f1 fbd9 	bl	8000220 <__aeabi_dsub>
 800ea6e:	a360      	add	r3, pc, #384	@ (adr r3, 800ebf0 <__ieee754_rem_pio2+0x2f0>)
 800ea70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea74:	4682      	mov	sl, r0
 800ea76:	468b      	mov	fp, r1
 800ea78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea7c:	f7f1 fd88 	bl	8000590 <__aeabi_dmul>
 800ea80:	2d1f      	cmp	r5, #31
 800ea82:	4606      	mov	r6, r0
 800ea84:	460f      	mov	r7, r1
 800ea86:	dc0c      	bgt.n	800eaa2 <__ieee754_rem_pio2+0x1a2>
 800ea88:	4b6a      	ldr	r3, [pc, #424]	@ (800ec34 <__ieee754_rem_pio2+0x334>)
 800ea8a:	1e6a      	subs	r2, r5, #1
 800ea8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ea90:	4543      	cmp	r3, r8
 800ea92:	d006      	beq.n	800eaa2 <__ieee754_rem_pio2+0x1a2>
 800ea94:	4632      	mov	r2, r6
 800ea96:	463b      	mov	r3, r7
 800ea98:	4650      	mov	r0, sl
 800ea9a:	4659      	mov	r1, fp
 800ea9c:	f7f1 fbc0 	bl	8000220 <__aeabi_dsub>
 800eaa0:	e00e      	b.n	800eac0 <__ieee754_rem_pio2+0x1c0>
 800eaa2:	463b      	mov	r3, r7
 800eaa4:	4632      	mov	r2, r6
 800eaa6:	4650      	mov	r0, sl
 800eaa8:	4659      	mov	r1, fp
 800eaaa:	f7f1 fbb9 	bl	8000220 <__aeabi_dsub>
 800eaae:	ea4f 5328 	mov.w	r3, r8, asr #20
 800eab2:	9305      	str	r3, [sp, #20]
 800eab4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800eab8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800eabc:	2b10      	cmp	r3, #16
 800eabe:	dc02      	bgt.n	800eac6 <__ieee754_rem_pio2+0x1c6>
 800eac0:	e9c4 0100 	strd	r0, r1, [r4]
 800eac4:	e039      	b.n	800eb3a <__ieee754_rem_pio2+0x23a>
 800eac6:	a34c      	add	r3, pc, #304	@ (adr r3, 800ebf8 <__ieee754_rem_pio2+0x2f8>)
 800eac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eacc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ead0:	f7f1 fd5e 	bl	8000590 <__aeabi_dmul>
 800ead4:	4606      	mov	r6, r0
 800ead6:	460f      	mov	r7, r1
 800ead8:	4602      	mov	r2, r0
 800eada:	460b      	mov	r3, r1
 800eadc:	4650      	mov	r0, sl
 800eade:	4659      	mov	r1, fp
 800eae0:	f7f1 fb9e 	bl	8000220 <__aeabi_dsub>
 800eae4:	4602      	mov	r2, r0
 800eae6:	460b      	mov	r3, r1
 800eae8:	4680      	mov	r8, r0
 800eaea:	4689      	mov	r9, r1
 800eaec:	4650      	mov	r0, sl
 800eaee:	4659      	mov	r1, fp
 800eaf0:	f7f1 fb96 	bl	8000220 <__aeabi_dsub>
 800eaf4:	4632      	mov	r2, r6
 800eaf6:	463b      	mov	r3, r7
 800eaf8:	f7f1 fb92 	bl	8000220 <__aeabi_dsub>
 800eafc:	a340      	add	r3, pc, #256	@ (adr r3, 800ec00 <__ieee754_rem_pio2+0x300>)
 800eafe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb02:	4606      	mov	r6, r0
 800eb04:	460f      	mov	r7, r1
 800eb06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb0a:	f7f1 fd41 	bl	8000590 <__aeabi_dmul>
 800eb0e:	4632      	mov	r2, r6
 800eb10:	463b      	mov	r3, r7
 800eb12:	f7f1 fb85 	bl	8000220 <__aeabi_dsub>
 800eb16:	4602      	mov	r2, r0
 800eb18:	460b      	mov	r3, r1
 800eb1a:	4606      	mov	r6, r0
 800eb1c:	460f      	mov	r7, r1
 800eb1e:	4640      	mov	r0, r8
 800eb20:	4649      	mov	r1, r9
 800eb22:	f7f1 fb7d 	bl	8000220 <__aeabi_dsub>
 800eb26:	9a05      	ldr	r2, [sp, #20]
 800eb28:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800eb2c:	1ad3      	subs	r3, r2, r3
 800eb2e:	2b31      	cmp	r3, #49	@ 0x31
 800eb30:	dc20      	bgt.n	800eb74 <__ieee754_rem_pio2+0x274>
 800eb32:	e9c4 0100 	strd	r0, r1, [r4]
 800eb36:	46c2      	mov	sl, r8
 800eb38:	46cb      	mov	fp, r9
 800eb3a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800eb3e:	4650      	mov	r0, sl
 800eb40:	4642      	mov	r2, r8
 800eb42:	464b      	mov	r3, r9
 800eb44:	4659      	mov	r1, fp
 800eb46:	f7f1 fb6b 	bl	8000220 <__aeabi_dsub>
 800eb4a:	463b      	mov	r3, r7
 800eb4c:	4632      	mov	r2, r6
 800eb4e:	f7f1 fb67 	bl	8000220 <__aeabi_dsub>
 800eb52:	9b04      	ldr	r3, [sp, #16]
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800eb5a:	f6bf af0e 	bge.w	800e97a <__ieee754_rem_pio2+0x7a>
 800eb5e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800eb62:	6063      	str	r3, [r4, #4]
 800eb64:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800eb68:	f8c4 8000 	str.w	r8, [r4]
 800eb6c:	60a0      	str	r0, [r4, #8]
 800eb6e:	60e3      	str	r3, [r4, #12]
 800eb70:	426d      	negs	r5, r5
 800eb72:	e702      	b.n	800e97a <__ieee754_rem_pio2+0x7a>
 800eb74:	a326      	add	r3, pc, #152	@ (adr r3, 800ec10 <__ieee754_rem_pio2+0x310>)
 800eb76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb7e:	f7f1 fd07 	bl	8000590 <__aeabi_dmul>
 800eb82:	4606      	mov	r6, r0
 800eb84:	460f      	mov	r7, r1
 800eb86:	4602      	mov	r2, r0
 800eb88:	460b      	mov	r3, r1
 800eb8a:	4640      	mov	r0, r8
 800eb8c:	4649      	mov	r1, r9
 800eb8e:	f7f1 fb47 	bl	8000220 <__aeabi_dsub>
 800eb92:	4602      	mov	r2, r0
 800eb94:	460b      	mov	r3, r1
 800eb96:	4682      	mov	sl, r0
 800eb98:	468b      	mov	fp, r1
 800eb9a:	4640      	mov	r0, r8
 800eb9c:	4649      	mov	r1, r9
 800eb9e:	f7f1 fb3f 	bl	8000220 <__aeabi_dsub>
 800eba2:	4632      	mov	r2, r6
 800eba4:	463b      	mov	r3, r7
 800eba6:	f7f1 fb3b 	bl	8000220 <__aeabi_dsub>
 800ebaa:	a31b      	add	r3, pc, #108	@ (adr r3, 800ec18 <__ieee754_rem_pio2+0x318>)
 800ebac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebb0:	4606      	mov	r6, r0
 800ebb2:	460f      	mov	r7, r1
 800ebb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebb8:	f7f1 fcea 	bl	8000590 <__aeabi_dmul>
 800ebbc:	4632      	mov	r2, r6
 800ebbe:	463b      	mov	r3, r7
 800ebc0:	f7f1 fb2e 	bl	8000220 <__aeabi_dsub>
 800ebc4:	4606      	mov	r6, r0
 800ebc6:	460f      	mov	r7, r1
 800ebc8:	e764      	b.n	800ea94 <__ieee754_rem_pio2+0x194>
 800ebca:	4b1b      	ldr	r3, [pc, #108]	@ (800ec38 <__ieee754_rem_pio2+0x338>)
 800ebcc:	4598      	cmp	r8, r3
 800ebce:	d935      	bls.n	800ec3c <__ieee754_rem_pio2+0x33c>
 800ebd0:	4632      	mov	r2, r6
 800ebd2:	463b      	mov	r3, r7
 800ebd4:	4630      	mov	r0, r6
 800ebd6:	4639      	mov	r1, r7
 800ebd8:	f7f1 fb22 	bl	8000220 <__aeabi_dsub>
 800ebdc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ebe0:	e9c4 0100 	strd	r0, r1, [r4]
 800ebe4:	e69e      	b.n	800e924 <__ieee754_rem_pio2+0x24>
 800ebe6:	bf00      	nop
 800ebe8:	54400000 	.word	0x54400000
 800ebec:	3ff921fb 	.word	0x3ff921fb
 800ebf0:	1a626331 	.word	0x1a626331
 800ebf4:	3dd0b461 	.word	0x3dd0b461
 800ebf8:	1a600000 	.word	0x1a600000
 800ebfc:	3dd0b461 	.word	0x3dd0b461
 800ec00:	2e037073 	.word	0x2e037073
 800ec04:	3ba3198a 	.word	0x3ba3198a
 800ec08:	6dc9c883 	.word	0x6dc9c883
 800ec0c:	3fe45f30 	.word	0x3fe45f30
 800ec10:	2e000000 	.word	0x2e000000
 800ec14:	3ba3198a 	.word	0x3ba3198a
 800ec18:	252049c1 	.word	0x252049c1
 800ec1c:	397b839a 	.word	0x397b839a
 800ec20:	3fe921fb 	.word	0x3fe921fb
 800ec24:	4002d97b 	.word	0x4002d97b
 800ec28:	3ff921fb 	.word	0x3ff921fb
 800ec2c:	413921fb 	.word	0x413921fb
 800ec30:	3fe00000 	.word	0x3fe00000
 800ec34:	080100d8 	.word	0x080100d8
 800ec38:	7fefffff 	.word	0x7fefffff
 800ec3c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800ec40:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800ec44:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800ec48:	4630      	mov	r0, r6
 800ec4a:	460f      	mov	r7, r1
 800ec4c:	f7f1 ff3a 	bl	8000ac4 <__aeabi_d2iz>
 800ec50:	f7f1 fc34 	bl	80004bc <__aeabi_i2d>
 800ec54:	4602      	mov	r2, r0
 800ec56:	460b      	mov	r3, r1
 800ec58:	4630      	mov	r0, r6
 800ec5a:	4639      	mov	r1, r7
 800ec5c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ec60:	f7f1 fade 	bl	8000220 <__aeabi_dsub>
 800ec64:	4b22      	ldr	r3, [pc, #136]	@ (800ecf0 <__ieee754_rem_pio2+0x3f0>)
 800ec66:	2200      	movs	r2, #0
 800ec68:	f7f1 fc92 	bl	8000590 <__aeabi_dmul>
 800ec6c:	460f      	mov	r7, r1
 800ec6e:	4606      	mov	r6, r0
 800ec70:	f7f1 ff28 	bl	8000ac4 <__aeabi_d2iz>
 800ec74:	f7f1 fc22 	bl	80004bc <__aeabi_i2d>
 800ec78:	4602      	mov	r2, r0
 800ec7a:	460b      	mov	r3, r1
 800ec7c:	4630      	mov	r0, r6
 800ec7e:	4639      	mov	r1, r7
 800ec80:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ec84:	f7f1 facc 	bl	8000220 <__aeabi_dsub>
 800ec88:	4b19      	ldr	r3, [pc, #100]	@ (800ecf0 <__ieee754_rem_pio2+0x3f0>)
 800ec8a:	2200      	movs	r2, #0
 800ec8c:	f7f1 fc80 	bl	8000590 <__aeabi_dmul>
 800ec90:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800ec94:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800ec98:	f04f 0803 	mov.w	r8, #3
 800ec9c:	2600      	movs	r6, #0
 800ec9e:	2700      	movs	r7, #0
 800eca0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800eca4:	4632      	mov	r2, r6
 800eca6:	463b      	mov	r3, r7
 800eca8:	46c2      	mov	sl, r8
 800ecaa:	f108 38ff 	add.w	r8, r8, #4294967295
 800ecae:	f7f1 fed7 	bl	8000a60 <__aeabi_dcmpeq>
 800ecb2:	2800      	cmp	r0, #0
 800ecb4:	d1f4      	bne.n	800eca0 <__ieee754_rem_pio2+0x3a0>
 800ecb6:	4b0f      	ldr	r3, [pc, #60]	@ (800ecf4 <__ieee754_rem_pio2+0x3f4>)
 800ecb8:	9301      	str	r3, [sp, #4]
 800ecba:	2302      	movs	r3, #2
 800ecbc:	9300      	str	r3, [sp, #0]
 800ecbe:	462a      	mov	r2, r5
 800ecc0:	4653      	mov	r3, sl
 800ecc2:	4621      	mov	r1, r4
 800ecc4:	a806      	add	r0, sp, #24
 800ecc6:	f000 fb5b 	bl	800f380 <__kernel_rem_pio2>
 800ecca:	9b04      	ldr	r3, [sp, #16]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	4605      	mov	r5, r0
 800ecd0:	f6bf ae53 	bge.w	800e97a <__ieee754_rem_pio2+0x7a>
 800ecd4:	e9d4 2100 	ldrd	r2, r1, [r4]
 800ecd8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ecdc:	e9c4 2300 	strd	r2, r3, [r4]
 800ece0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800ece4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ece8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800ecec:	e740      	b.n	800eb70 <__ieee754_rem_pio2+0x270>
 800ecee:	bf00      	nop
 800ecf0:	41700000 	.word	0x41700000
 800ecf4:	08010158 	.word	0x08010158

0800ecf8 <fabs>:
 800ecf8:	ec51 0b10 	vmov	r0, r1, d0
 800ecfc:	4602      	mov	r2, r0
 800ecfe:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ed02:	ec43 2b10 	vmov	d0, r2, r3
 800ed06:	4770      	bx	lr

0800ed08 <__kernel_cosf>:
 800ed08:	ee10 3a10 	vmov	r3, s0
 800ed0c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ed10:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800ed14:	eef0 6a40 	vmov.f32	s13, s0
 800ed18:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ed1c:	d204      	bcs.n	800ed28 <__kernel_cosf+0x20>
 800ed1e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800ed22:	ee17 2a90 	vmov	r2, s15
 800ed26:	b342      	cbz	r2, 800ed7a <__kernel_cosf+0x72>
 800ed28:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800ed2c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800ed98 <__kernel_cosf+0x90>
 800ed30:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800ed9c <__kernel_cosf+0x94>
 800ed34:	4a1a      	ldr	r2, [pc, #104]	@ (800eda0 <__kernel_cosf+0x98>)
 800ed36:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ed3a:	4293      	cmp	r3, r2
 800ed3c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800eda4 <__kernel_cosf+0x9c>
 800ed40:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ed44:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800eda8 <__kernel_cosf+0xa0>
 800ed48:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ed4c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800edac <__kernel_cosf+0xa4>
 800ed50:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ed54:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800edb0 <__kernel_cosf+0xa8>
 800ed58:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ed5c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800ed60:	ee26 6a07 	vmul.f32	s12, s12, s14
 800ed64:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ed68:	eee7 0a06 	vfma.f32	s1, s14, s12
 800ed6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed70:	d804      	bhi.n	800ed7c <__kernel_cosf+0x74>
 800ed72:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800ed76:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ed7a:	4770      	bx	lr
 800ed7c:	4a0d      	ldr	r2, [pc, #52]	@ (800edb4 <__kernel_cosf+0xac>)
 800ed7e:	4293      	cmp	r3, r2
 800ed80:	bf9a      	itte	ls
 800ed82:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800ed86:	ee07 3a10 	vmovls	s14, r3
 800ed8a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800ed8e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800ed92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ed96:	e7ec      	b.n	800ed72 <__kernel_cosf+0x6a>
 800ed98:	ad47d74e 	.word	0xad47d74e
 800ed9c:	310f74f6 	.word	0x310f74f6
 800eda0:	3e999999 	.word	0x3e999999
 800eda4:	b493f27c 	.word	0xb493f27c
 800eda8:	37d00d01 	.word	0x37d00d01
 800edac:	bab60b61 	.word	0xbab60b61
 800edb0:	3d2aaaab 	.word	0x3d2aaaab
 800edb4:	3f480000 	.word	0x3f480000

0800edb8 <__kernel_sinf>:
 800edb8:	ee10 3a10 	vmov	r3, s0
 800edbc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800edc0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800edc4:	d204      	bcs.n	800edd0 <__kernel_sinf+0x18>
 800edc6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800edca:	ee17 3a90 	vmov	r3, s15
 800edce:	b35b      	cbz	r3, 800ee28 <__kernel_sinf+0x70>
 800edd0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800edd4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800ee2c <__kernel_sinf+0x74>
 800edd8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800ee30 <__kernel_sinf+0x78>
 800eddc:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ede0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800ee34 <__kernel_sinf+0x7c>
 800ede4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ede8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800ee38 <__kernel_sinf+0x80>
 800edec:	eea7 6a87 	vfma.f32	s12, s15, s14
 800edf0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800ee3c <__kernel_sinf+0x84>
 800edf4:	ee60 6a07 	vmul.f32	s13, s0, s14
 800edf8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800edfc:	b930      	cbnz	r0, 800ee0c <__kernel_sinf+0x54>
 800edfe:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800ee40 <__kernel_sinf+0x88>
 800ee02:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ee06:	eea6 0a26 	vfma.f32	s0, s12, s13
 800ee0a:	4770      	bx	lr
 800ee0c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ee10:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800ee14:	eee0 7a86 	vfma.f32	s15, s1, s12
 800ee18:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800ee1c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800ee44 <__kernel_sinf+0x8c>
 800ee20:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800ee24:	ee30 0a60 	vsub.f32	s0, s0, s1
 800ee28:	4770      	bx	lr
 800ee2a:	bf00      	nop
 800ee2c:	2f2ec9d3 	.word	0x2f2ec9d3
 800ee30:	b2d72f34 	.word	0xb2d72f34
 800ee34:	3638ef1b 	.word	0x3638ef1b
 800ee38:	b9500d01 	.word	0xb9500d01
 800ee3c:	3c088889 	.word	0x3c088889
 800ee40:	be2aaaab 	.word	0xbe2aaaab
 800ee44:	3e2aaaab 	.word	0x3e2aaaab

0800ee48 <__ieee754_fmodf>:
 800ee48:	b570      	push	{r4, r5, r6, lr}
 800ee4a:	ee10 6a90 	vmov	r6, s1
 800ee4e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ee52:	1e5a      	subs	r2, r3, #1
 800ee54:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ee58:	d206      	bcs.n	800ee68 <__ieee754_fmodf+0x20>
 800ee5a:	ee10 4a10 	vmov	r4, s0
 800ee5e:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 800ee62:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ee66:	d304      	bcc.n	800ee72 <__ieee754_fmodf+0x2a>
 800ee68:	ee60 0a20 	vmul.f32	s1, s0, s1
 800ee6c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800ee70:	bd70      	pop	{r4, r5, r6, pc}
 800ee72:	4299      	cmp	r1, r3
 800ee74:	dbfc      	blt.n	800ee70 <__ieee754_fmodf+0x28>
 800ee76:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 800ee7a:	d105      	bne.n	800ee88 <__ieee754_fmodf+0x40>
 800ee7c:	4b32      	ldr	r3, [pc, #200]	@ (800ef48 <__ieee754_fmodf+0x100>)
 800ee7e:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 800ee82:	ed93 0a00 	vldr	s0, [r3]
 800ee86:	e7f3      	b.n	800ee70 <__ieee754_fmodf+0x28>
 800ee88:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800ee8c:	d146      	bne.n	800ef1c <__ieee754_fmodf+0xd4>
 800ee8e:	020a      	lsls	r2, r1, #8
 800ee90:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 800ee94:	2a00      	cmp	r2, #0
 800ee96:	dc3e      	bgt.n	800ef16 <__ieee754_fmodf+0xce>
 800ee98:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800ee9c:	bf01      	itttt	eq
 800ee9e:	021a      	lsleq	r2, r3, #8
 800eea0:	fab2 f282 	clzeq	r2, r2
 800eea4:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 800eea8:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 800eeac:	bf16      	itet	ne
 800eeae:	15da      	asrne	r2, r3, #23
 800eeb0:	3282      	addeq	r2, #130	@ 0x82
 800eeb2:	3a7f      	subne	r2, #127	@ 0x7f
 800eeb4:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 800eeb8:	bfbb      	ittet	lt
 800eeba:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800eebe:	1a24      	sublt	r4, r4, r0
 800eec0:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 800eec4:	40a1      	lsllt	r1, r4
 800eec6:	bfa8      	it	ge
 800eec8:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 800eecc:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800eed0:	bfb5      	itete	lt
 800eed2:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800eed6:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 800eeda:	1aa4      	sublt	r4, r4, r2
 800eedc:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 800eee0:	bfb8      	it	lt
 800eee2:	fa03 f404 	lsllt.w	r4, r3, r4
 800eee6:	1a80      	subs	r0, r0, r2
 800eee8:	1b0b      	subs	r3, r1, r4
 800eeea:	b9d0      	cbnz	r0, 800ef22 <__ieee754_fmodf+0xda>
 800eeec:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 800eef0:	bf28      	it	cs
 800eef2:	460b      	movcs	r3, r1
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d0c1      	beq.n	800ee7c <__ieee754_fmodf+0x34>
 800eef8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800eefc:	db19      	blt.n	800ef32 <__ieee754_fmodf+0xea>
 800eefe:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800ef02:	db19      	blt.n	800ef38 <__ieee754_fmodf+0xf0>
 800ef04:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800ef08:	327f      	adds	r2, #127	@ 0x7f
 800ef0a:	432b      	orrs	r3, r5
 800ef0c:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800ef10:	ee00 3a10 	vmov	s0, r3
 800ef14:	e7ac      	b.n	800ee70 <__ieee754_fmodf+0x28>
 800ef16:	3801      	subs	r0, #1
 800ef18:	0052      	lsls	r2, r2, #1
 800ef1a:	e7bb      	b.n	800ee94 <__ieee754_fmodf+0x4c>
 800ef1c:	15c8      	asrs	r0, r1, #23
 800ef1e:	387f      	subs	r0, #127	@ 0x7f
 800ef20:	e7ba      	b.n	800ee98 <__ieee754_fmodf+0x50>
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	da02      	bge.n	800ef2c <__ieee754_fmodf+0xe4>
 800ef26:	0049      	lsls	r1, r1, #1
 800ef28:	3801      	subs	r0, #1
 800ef2a:	e7dd      	b.n	800eee8 <__ieee754_fmodf+0xa0>
 800ef2c:	d0a6      	beq.n	800ee7c <__ieee754_fmodf+0x34>
 800ef2e:	0059      	lsls	r1, r3, #1
 800ef30:	e7fa      	b.n	800ef28 <__ieee754_fmodf+0xe0>
 800ef32:	005b      	lsls	r3, r3, #1
 800ef34:	3a01      	subs	r2, #1
 800ef36:	e7df      	b.n	800eef8 <__ieee754_fmodf+0xb0>
 800ef38:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800ef3c:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800ef40:	3282      	adds	r2, #130	@ 0x82
 800ef42:	4113      	asrs	r3, r2
 800ef44:	432b      	orrs	r3, r5
 800ef46:	e7e3      	b.n	800ef10 <__ieee754_fmodf+0xc8>
 800ef48:	08010260 	.word	0x08010260

0800ef4c <__ieee754_rem_pio2f>:
 800ef4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef4e:	ee10 6a10 	vmov	r6, s0
 800ef52:	4b88      	ldr	r3, [pc, #544]	@ (800f174 <__ieee754_rem_pio2f+0x228>)
 800ef54:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800ef58:	429d      	cmp	r5, r3
 800ef5a:	b087      	sub	sp, #28
 800ef5c:	4604      	mov	r4, r0
 800ef5e:	d805      	bhi.n	800ef6c <__ieee754_rem_pio2f+0x20>
 800ef60:	2300      	movs	r3, #0
 800ef62:	ed80 0a00 	vstr	s0, [r0]
 800ef66:	6043      	str	r3, [r0, #4]
 800ef68:	2000      	movs	r0, #0
 800ef6a:	e022      	b.n	800efb2 <__ieee754_rem_pio2f+0x66>
 800ef6c:	4b82      	ldr	r3, [pc, #520]	@ (800f178 <__ieee754_rem_pio2f+0x22c>)
 800ef6e:	429d      	cmp	r5, r3
 800ef70:	d83a      	bhi.n	800efe8 <__ieee754_rem_pio2f+0x9c>
 800ef72:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ef76:	2e00      	cmp	r6, #0
 800ef78:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800f17c <__ieee754_rem_pio2f+0x230>
 800ef7c:	4a80      	ldr	r2, [pc, #512]	@ (800f180 <__ieee754_rem_pio2f+0x234>)
 800ef7e:	f023 030f 	bic.w	r3, r3, #15
 800ef82:	dd18      	ble.n	800efb6 <__ieee754_rem_pio2f+0x6a>
 800ef84:	4293      	cmp	r3, r2
 800ef86:	ee70 7a47 	vsub.f32	s15, s0, s14
 800ef8a:	bf09      	itett	eq
 800ef8c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800f184 <__ieee754_rem_pio2f+0x238>
 800ef90:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800f188 <__ieee754_rem_pio2f+0x23c>
 800ef94:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800f18c <__ieee754_rem_pio2f+0x240>
 800ef98:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800ef9c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800efa0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800efa4:	ed80 7a00 	vstr	s14, [r0]
 800efa8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800efac:	edc0 7a01 	vstr	s15, [r0, #4]
 800efb0:	2001      	movs	r0, #1
 800efb2:	b007      	add	sp, #28
 800efb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800efb6:	4293      	cmp	r3, r2
 800efb8:	ee70 7a07 	vadd.f32	s15, s0, s14
 800efbc:	bf09      	itett	eq
 800efbe:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800f184 <__ieee754_rem_pio2f+0x238>
 800efc2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800f188 <__ieee754_rem_pio2f+0x23c>
 800efc6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800f18c <__ieee754_rem_pio2f+0x240>
 800efca:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800efce:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800efd2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800efd6:	ed80 7a00 	vstr	s14, [r0]
 800efda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800efde:	edc0 7a01 	vstr	s15, [r0, #4]
 800efe2:	f04f 30ff 	mov.w	r0, #4294967295
 800efe6:	e7e4      	b.n	800efb2 <__ieee754_rem_pio2f+0x66>
 800efe8:	4b69      	ldr	r3, [pc, #420]	@ (800f190 <__ieee754_rem_pio2f+0x244>)
 800efea:	429d      	cmp	r5, r3
 800efec:	d873      	bhi.n	800f0d6 <__ieee754_rem_pio2f+0x18a>
 800efee:	f000 f8dd 	bl	800f1ac <fabsf>
 800eff2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800f194 <__ieee754_rem_pio2f+0x248>
 800eff6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800effa:	eee0 7a07 	vfma.f32	s15, s0, s14
 800effe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f002:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f006:	ee17 0a90 	vmov	r0, s15
 800f00a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800f17c <__ieee754_rem_pio2f+0x230>
 800f00e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800f012:	281f      	cmp	r0, #31
 800f014:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800f188 <__ieee754_rem_pio2f+0x23c>
 800f018:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f01c:	eeb1 6a47 	vneg.f32	s12, s14
 800f020:	ee70 6a67 	vsub.f32	s13, s0, s15
 800f024:	ee16 1a90 	vmov	r1, s13
 800f028:	dc09      	bgt.n	800f03e <__ieee754_rem_pio2f+0xf2>
 800f02a:	4a5b      	ldr	r2, [pc, #364]	@ (800f198 <__ieee754_rem_pio2f+0x24c>)
 800f02c:	1e47      	subs	r7, r0, #1
 800f02e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800f032:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800f036:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800f03a:	4293      	cmp	r3, r2
 800f03c:	d107      	bne.n	800f04e <__ieee754_rem_pio2f+0x102>
 800f03e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800f042:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800f046:	2a08      	cmp	r2, #8
 800f048:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800f04c:	dc14      	bgt.n	800f078 <__ieee754_rem_pio2f+0x12c>
 800f04e:	6021      	str	r1, [r4, #0]
 800f050:	ed94 7a00 	vldr	s14, [r4]
 800f054:	ee30 0a47 	vsub.f32	s0, s0, s14
 800f058:	2e00      	cmp	r6, #0
 800f05a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f05e:	ed84 0a01 	vstr	s0, [r4, #4]
 800f062:	daa6      	bge.n	800efb2 <__ieee754_rem_pio2f+0x66>
 800f064:	eeb1 7a47 	vneg.f32	s14, s14
 800f068:	eeb1 0a40 	vneg.f32	s0, s0
 800f06c:	ed84 7a00 	vstr	s14, [r4]
 800f070:	ed84 0a01 	vstr	s0, [r4, #4]
 800f074:	4240      	negs	r0, r0
 800f076:	e79c      	b.n	800efb2 <__ieee754_rem_pio2f+0x66>
 800f078:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800f184 <__ieee754_rem_pio2f+0x238>
 800f07c:	eef0 6a40 	vmov.f32	s13, s0
 800f080:	eee6 6a25 	vfma.f32	s13, s12, s11
 800f084:	ee70 7a66 	vsub.f32	s15, s0, s13
 800f088:	eee6 7a25 	vfma.f32	s15, s12, s11
 800f08c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800f18c <__ieee754_rem_pio2f+0x240>
 800f090:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800f094:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800f098:	ee15 2a90 	vmov	r2, s11
 800f09c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800f0a0:	1a5b      	subs	r3, r3, r1
 800f0a2:	2b19      	cmp	r3, #25
 800f0a4:	dc04      	bgt.n	800f0b0 <__ieee754_rem_pio2f+0x164>
 800f0a6:	edc4 5a00 	vstr	s11, [r4]
 800f0aa:	eeb0 0a66 	vmov.f32	s0, s13
 800f0ae:	e7cf      	b.n	800f050 <__ieee754_rem_pio2f+0x104>
 800f0b0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800f19c <__ieee754_rem_pio2f+0x250>
 800f0b4:	eeb0 0a66 	vmov.f32	s0, s13
 800f0b8:	eea6 0a25 	vfma.f32	s0, s12, s11
 800f0bc:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800f0c0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800f1a0 <__ieee754_rem_pio2f+0x254>
 800f0c4:	eee6 7a25 	vfma.f32	s15, s12, s11
 800f0c8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800f0cc:	ee30 7a67 	vsub.f32	s14, s0, s15
 800f0d0:	ed84 7a00 	vstr	s14, [r4]
 800f0d4:	e7bc      	b.n	800f050 <__ieee754_rem_pio2f+0x104>
 800f0d6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800f0da:	d306      	bcc.n	800f0ea <__ieee754_rem_pio2f+0x19e>
 800f0dc:	ee70 7a40 	vsub.f32	s15, s0, s0
 800f0e0:	edc0 7a01 	vstr	s15, [r0, #4]
 800f0e4:	edc0 7a00 	vstr	s15, [r0]
 800f0e8:	e73e      	b.n	800ef68 <__ieee754_rem_pio2f+0x1c>
 800f0ea:	15ea      	asrs	r2, r5, #23
 800f0ec:	3a86      	subs	r2, #134	@ 0x86
 800f0ee:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800f0f2:	ee07 3a90 	vmov	s15, r3
 800f0f6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800f0fa:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800f1a4 <__ieee754_rem_pio2f+0x258>
 800f0fe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f102:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f106:	ed8d 7a03 	vstr	s14, [sp, #12]
 800f10a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f10e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800f112:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800f116:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f11a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800f11e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f122:	eef5 7a40 	vcmp.f32	s15, #0.0
 800f126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f12a:	edcd 7a05 	vstr	s15, [sp, #20]
 800f12e:	d11e      	bne.n	800f16e <__ieee754_rem_pio2f+0x222>
 800f130:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800f134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f138:	bf0c      	ite	eq
 800f13a:	2301      	moveq	r3, #1
 800f13c:	2302      	movne	r3, #2
 800f13e:	491a      	ldr	r1, [pc, #104]	@ (800f1a8 <__ieee754_rem_pio2f+0x25c>)
 800f140:	9101      	str	r1, [sp, #4]
 800f142:	2102      	movs	r1, #2
 800f144:	9100      	str	r1, [sp, #0]
 800f146:	a803      	add	r0, sp, #12
 800f148:	4621      	mov	r1, r4
 800f14a:	f000 fc69 	bl	800fa20 <__kernel_rem_pio2f>
 800f14e:	2e00      	cmp	r6, #0
 800f150:	f6bf af2f 	bge.w	800efb2 <__ieee754_rem_pio2f+0x66>
 800f154:	edd4 7a00 	vldr	s15, [r4]
 800f158:	eef1 7a67 	vneg.f32	s15, s15
 800f15c:	edc4 7a00 	vstr	s15, [r4]
 800f160:	edd4 7a01 	vldr	s15, [r4, #4]
 800f164:	eef1 7a67 	vneg.f32	s15, s15
 800f168:	edc4 7a01 	vstr	s15, [r4, #4]
 800f16c:	e782      	b.n	800f074 <__ieee754_rem_pio2f+0x128>
 800f16e:	2303      	movs	r3, #3
 800f170:	e7e5      	b.n	800f13e <__ieee754_rem_pio2f+0x1f2>
 800f172:	bf00      	nop
 800f174:	3f490fd8 	.word	0x3f490fd8
 800f178:	4016cbe3 	.word	0x4016cbe3
 800f17c:	3fc90f80 	.word	0x3fc90f80
 800f180:	3fc90fd0 	.word	0x3fc90fd0
 800f184:	37354400 	.word	0x37354400
 800f188:	37354443 	.word	0x37354443
 800f18c:	2e85a308 	.word	0x2e85a308
 800f190:	43490f80 	.word	0x43490f80
 800f194:	3f22f984 	.word	0x3f22f984
 800f198:	08010268 	.word	0x08010268
 800f19c:	2e85a300 	.word	0x2e85a300
 800f1a0:	248d3132 	.word	0x248d3132
 800f1a4:	43800000 	.word	0x43800000
 800f1a8:	080102e8 	.word	0x080102e8

0800f1ac <fabsf>:
 800f1ac:	ee10 3a10 	vmov	r3, s0
 800f1b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f1b4:	ee00 3a10 	vmov	s0, r3
 800f1b8:	4770      	bx	lr
 800f1ba:	0000      	movs	r0, r0
 800f1bc:	0000      	movs	r0, r0
	...

0800f1c0 <scalbn>:
 800f1c0:	b570      	push	{r4, r5, r6, lr}
 800f1c2:	ec55 4b10 	vmov	r4, r5, d0
 800f1c6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800f1ca:	4606      	mov	r6, r0
 800f1cc:	462b      	mov	r3, r5
 800f1ce:	b991      	cbnz	r1, 800f1f6 <scalbn+0x36>
 800f1d0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800f1d4:	4323      	orrs	r3, r4
 800f1d6:	d03b      	beq.n	800f250 <scalbn+0x90>
 800f1d8:	4b33      	ldr	r3, [pc, #204]	@ (800f2a8 <scalbn+0xe8>)
 800f1da:	4620      	mov	r0, r4
 800f1dc:	4629      	mov	r1, r5
 800f1de:	2200      	movs	r2, #0
 800f1e0:	f7f1 f9d6 	bl	8000590 <__aeabi_dmul>
 800f1e4:	4b31      	ldr	r3, [pc, #196]	@ (800f2ac <scalbn+0xec>)
 800f1e6:	429e      	cmp	r6, r3
 800f1e8:	4604      	mov	r4, r0
 800f1ea:	460d      	mov	r5, r1
 800f1ec:	da0f      	bge.n	800f20e <scalbn+0x4e>
 800f1ee:	a326      	add	r3, pc, #152	@ (adr r3, 800f288 <scalbn+0xc8>)
 800f1f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1f4:	e01e      	b.n	800f234 <scalbn+0x74>
 800f1f6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800f1fa:	4291      	cmp	r1, r2
 800f1fc:	d10b      	bne.n	800f216 <scalbn+0x56>
 800f1fe:	4622      	mov	r2, r4
 800f200:	4620      	mov	r0, r4
 800f202:	4629      	mov	r1, r5
 800f204:	f7f1 f80e 	bl	8000224 <__adddf3>
 800f208:	4604      	mov	r4, r0
 800f20a:	460d      	mov	r5, r1
 800f20c:	e020      	b.n	800f250 <scalbn+0x90>
 800f20e:	460b      	mov	r3, r1
 800f210:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f214:	3936      	subs	r1, #54	@ 0x36
 800f216:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800f21a:	4296      	cmp	r6, r2
 800f21c:	dd0d      	ble.n	800f23a <scalbn+0x7a>
 800f21e:	2d00      	cmp	r5, #0
 800f220:	a11b      	add	r1, pc, #108	@ (adr r1, 800f290 <scalbn+0xd0>)
 800f222:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f226:	da02      	bge.n	800f22e <scalbn+0x6e>
 800f228:	a11b      	add	r1, pc, #108	@ (adr r1, 800f298 <scalbn+0xd8>)
 800f22a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f22e:	a318      	add	r3, pc, #96	@ (adr r3, 800f290 <scalbn+0xd0>)
 800f230:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f234:	f7f1 f9ac 	bl	8000590 <__aeabi_dmul>
 800f238:	e7e6      	b.n	800f208 <scalbn+0x48>
 800f23a:	1872      	adds	r2, r6, r1
 800f23c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800f240:	428a      	cmp	r2, r1
 800f242:	dcec      	bgt.n	800f21e <scalbn+0x5e>
 800f244:	2a00      	cmp	r2, #0
 800f246:	dd06      	ble.n	800f256 <scalbn+0x96>
 800f248:	f36f 531e 	bfc	r3, #20, #11
 800f24c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f250:	ec45 4b10 	vmov	d0, r4, r5
 800f254:	bd70      	pop	{r4, r5, r6, pc}
 800f256:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800f25a:	da08      	bge.n	800f26e <scalbn+0xae>
 800f25c:	2d00      	cmp	r5, #0
 800f25e:	a10a      	add	r1, pc, #40	@ (adr r1, 800f288 <scalbn+0xc8>)
 800f260:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f264:	dac3      	bge.n	800f1ee <scalbn+0x2e>
 800f266:	a10e      	add	r1, pc, #56	@ (adr r1, 800f2a0 <scalbn+0xe0>)
 800f268:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f26c:	e7bf      	b.n	800f1ee <scalbn+0x2e>
 800f26e:	3236      	adds	r2, #54	@ 0x36
 800f270:	f36f 531e 	bfc	r3, #20, #11
 800f274:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f278:	4620      	mov	r0, r4
 800f27a:	4b0d      	ldr	r3, [pc, #52]	@ (800f2b0 <scalbn+0xf0>)
 800f27c:	4629      	mov	r1, r5
 800f27e:	2200      	movs	r2, #0
 800f280:	e7d8      	b.n	800f234 <scalbn+0x74>
 800f282:	bf00      	nop
 800f284:	f3af 8000 	nop.w
 800f288:	c2f8f359 	.word	0xc2f8f359
 800f28c:	01a56e1f 	.word	0x01a56e1f
 800f290:	8800759c 	.word	0x8800759c
 800f294:	7e37e43c 	.word	0x7e37e43c
 800f298:	8800759c 	.word	0x8800759c
 800f29c:	fe37e43c 	.word	0xfe37e43c
 800f2a0:	c2f8f359 	.word	0xc2f8f359
 800f2a4:	81a56e1f 	.word	0x81a56e1f
 800f2a8:	43500000 	.word	0x43500000
 800f2ac:	ffff3cb0 	.word	0xffff3cb0
 800f2b0:	3c900000 	.word	0x3c900000

0800f2b4 <scalbnf>:
 800f2b4:	ee10 3a10 	vmov	r3, s0
 800f2b8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800f2bc:	d02b      	beq.n	800f316 <scalbnf+0x62>
 800f2be:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800f2c2:	d302      	bcc.n	800f2ca <scalbnf+0x16>
 800f2c4:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f2c8:	4770      	bx	lr
 800f2ca:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800f2ce:	d123      	bne.n	800f318 <scalbnf+0x64>
 800f2d0:	4b24      	ldr	r3, [pc, #144]	@ (800f364 <scalbnf+0xb0>)
 800f2d2:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800f368 <scalbnf+0xb4>
 800f2d6:	4298      	cmp	r0, r3
 800f2d8:	ee20 0a27 	vmul.f32	s0, s0, s15
 800f2dc:	db17      	blt.n	800f30e <scalbnf+0x5a>
 800f2de:	ee10 3a10 	vmov	r3, s0
 800f2e2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f2e6:	3a19      	subs	r2, #25
 800f2e8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800f2ec:	4288      	cmp	r0, r1
 800f2ee:	dd15      	ble.n	800f31c <scalbnf+0x68>
 800f2f0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800f36c <scalbnf+0xb8>
 800f2f4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800f370 <scalbnf+0xbc>
 800f2f8:	ee10 3a10 	vmov	r3, s0
 800f2fc:	eeb0 7a67 	vmov.f32	s14, s15
 800f300:	2b00      	cmp	r3, #0
 800f302:	bfb8      	it	lt
 800f304:	eef0 7a66 	vmovlt.f32	s15, s13
 800f308:	ee27 0a87 	vmul.f32	s0, s15, s14
 800f30c:	4770      	bx	lr
 800f30e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f374 <scalbnf+0xc0>
 800f312:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f316:	4770      	bx	lr
 800f318:	0dd2      	lsrs	r2, r2, #23
 800f31a:	e7e5      	b.n	800f2e8 <scalbnf+0x34>
 800f31c:	4410      	add	r0, r2
 800f31e:	28fe      	cmp	r0, #254	@ 0xfe
 800f320:	dce6      	bgt.n	800f2f0 <scalbnf+0x3c>
 800f322:	2800      	cmp	r0, #0
 800f324:	dd06      	ble.n	800f334 <scalbnf+0x80>
 800f326:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f32a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f32e:	ee00 3a10 	vmov	s0, r3
 800f332:	4770      	bx	lr
 800f334:	f110 0f16 	cmn.w	r0, #22
 800f338:	da09      	bge.n	800f34e <scalbnf+0x9a>
 800f33a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800f374 <scalbnf+0xc0>
 800f33e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800f378 <scalbnf+0xc4>
 800f342:	ee10 3a10 	vmov	r3, s0
 800f346:	eeb0 7a67 	vmov.f32	s14, s15
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	e7d9      	b.n	800f302 <scalbnf+0x4e>
 800f34e:	3019      	adds	r0, #25
 800f350:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f354:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800f358:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800f37c <scalbnf+0xc8>
 800f35c:	ee07 3a90 	vmov	s15, r3
 800f360:	e7d7      	b.n	800f312 <scalbnf+0x5e>
 800f362:	bf00      	nop
 800f364:	ffff3cb0 	.word	0xffff3cb0
 800f368:	4c000000 	.word	0x4c000000
 800f36c:	7149f2ca 	.word	0x7149f2ca
 800f370:	f149f2ca 	.word	0xf149f2ca
 800f374:	0da24260 	.word	0x0da24260
 800f378:	8da24260 	.word	0x8da24260
 800f37c:	33000000 	.word	0x33000000

0800f380 <__kernel_rem_pio2>:
 800f380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f384:	ed2d 8b02 	vpush	{d8}
 800f388:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800f38c:	f112 0f14 	cmn.w	r2, #20
 800f390:	9306      	str	r3, [sp, #24]
 800f392:	9104      	str	r1, [sp, #16]
 800f394:	4bc2      	ldr	r3, [pc, #776]	@ (800f6a0 <__kernel_rem_pio2+0x320>)
 800f396:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800f398:	9008      	str	r0, [sp, #32]
 800f39a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f39e:	9300      	str	r3, [sp, #0]
 800f3a0:	9b06      	ldr	r3, [sp, #24]
 800f3a2:	f103 33ff 	add.w	r3, r3, #4294967295
 800f3a6:	bfa8      	it	ge
 800f3a8:	1ed4      	subge	r4, r2, #3
 800f3aa:	9305      	str	r3, [sp, #20]
 800f3ac:	bfb2      	itee	lt
 800f3ae:	2400      	movlt	r4, #0
 800f3b0:	2318      	movge	r3, #24
 800f3b2:	fb94 f4f3 	sdivge	r4, r4, r3
 800f3b6:	f06f 0317 	mvn.w	r3, #23
 800f3ba:	fb04 3303 	mla	r3, r4, r3, r3
 800f3be:	eb03 0b02 	add.w	fp, r3, r2
 800f3c2:	9b00      	ldr	r3, [sp, #0]
 800f3c4:	9a05      	ldr	r2, [sp, #20]
 800f3c6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800f690 <__kernel_rem_pio2+0x310>
 800f3ca:	eb03 0802 	add.w	r8, r3, r2
 800f3ce:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800f3d0:	1aa7      	subs	r7, r4, r2
 800f3d2:	ae20      	add	r6, sp, #128	@ 0x80
 800f3d4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f3d8:	2500      	movs	r5, #0
 800f3da:	4545      	cmp	r5, r8
 800f3dc:	dd12      	ble.n	800f404 <__kernel_rem_pio2+0x84>
 800f3de:	9b06      	ldr	r3, [sp, #24]
 800f3e0:	aa20      	add	r2, sp, #128	@ 0x80
 800f3e2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f3e6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800f3ea:	2700      	movs	r7, #0
 800f3ec:	9b00      	ldr	r3, [sp, #0]
 800f3ee:	429f      	cmp	r7, r3
 800f3f0:	dc2e      	bgt.n	800f450 <__kernel_rem_pio2+0xd0>
 800f3f2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800f690 <__kernel_rem_pio2+0x310>
 800f3f6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f3fa:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f3fe:	46a8      	mov	r8, r5
 800f400:	2600      	movs	r6, #0
 800f402:	e01b      	b.n	800f43c <__kernel_rem_pio2+0xbc>
 800f404:	42ef      	cmn	r7, r5
 800f406:	d407      	bmi.n	800f418 <__kernel_rem_pio2+0x98>
 800f408:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f40c:	f7f1 f856 	bl	80004bc <__aeabi_i2d>
 800f410:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f414:	3501      	adds	r5, #1
 800f416:	e7e0      	b.n	800f3da <__kernel_rem_pio2+0x5a>
 800f418:	ec51 0b18 	vmov	r0, r1, d8
 800f41c:	e7f8      	b.n	800f410 <__kernel_rem_pio2+0x90>
 800f41e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800f422:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800f426:	f7f1 f8b3 	bl	8000590 <__aeabi_dmul>
 800f42a:	4602      	mov	r2, r0
 800f42c:	460b      	mov	r3, r1
 800f42e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f432:	f7f0 fef7 	bl	8000224 <__adddf3>
 800f436:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f43a:	3601      	adds	r6, #1
 800f43c:	9b05      	ldr	r3, [sp, #20]
 800f43e:	429e      	cmp	r6, r3
 800f440:	dded      	ble.n	800f41e <__kernel_rem_pio2+0x9e>
 800f442:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f446:	3701      	adds	r7, #1
 800f448:	ecaa 7b02 	vstmia	sl!, {d7}
 800f44c:	3508      	adds	r5, #8
 800f44e:	e7cd      	b.n	800f3ec <__kernel_rem_pio2+0x6c>
 800f450:	9b00      	ldr	r3, [sp, #0]
 800f452:	f8dd 8000 	ldr.w	r8, [sp]
 800f456:	aa0c      	add	r2, sp, #48	@ 0x30
 800f458:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f45c:	930a      	str	r3, [sp, #40]	@ 0x28
 800f45e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800f460:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f464:	9309      	str	r3, [sp, #36]	@ 0x24
 800f466:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800f46a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f46c:	ab98      	add	r3, sp, #608	@ 0x260
 800f46e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f472:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800f476:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f47a:	ac0c      	add	r4, sp, #48	@ 0x30
 800f47c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800f47e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800f482:	46a1      	mov	r9, r4
 800f484:	46c2      	mov	sl, r8
 800f486:	f1ba 0f00 	cmp.w	sl, #0
 800f48a:	dc77      	bgt.n	800f57c <__kernel_rem_pio2+0x1fc>
 800f48c:	4658      	mov	r0, fp
 800f48e:	ed9d 0b02 	vldr	d0, [sp, #8]
 800f492:	f7ff fe95 	bl	800f1c0 <scalbn>
 800f496:	ec57 6b10 	vmov	r6, r7, d0
 800f49a:	2200      	movs	r2, #0
 800f49c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800f4a0:	4630      	mov	r0, r6
 800f4a2:	4639      	mov	r1, r7
 800f4a4:	f7f1 f874 	bl	8000590 <__aeabi_dmul>
 800f4a8:	ec41 0b10 	vmov	d0, r0, r1
 800f4ac:	f000 fd20 	bl	800fef0 <floor>
 800f4b0:	4b7c      	ldr	r3, [pc, #496]	@ (800f6a4 <__kernel_rem_pio2+0x324>)
 800f4b2:	ec51 0b10 	vmov	r0, r1, d0
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	f7f1 f86a 	bl	8000590 <__aeabi_dmul>
 800f4bc:	4602      	mov	r2, r0
 800f4be:	460b      	mov	r3, r1
 800f4c0:	4630      	mov	r0, r6
 800f4c2:	4639      	mov	r1, r7
 800f4c4:	f7f0 feac 	bl	8000220 <__aeabi_dsub>
 800f4c8:	460f      	mov	r7, r1
 800f4ca:	4606      	mov	r6, r0
 800f4cc:	f7f1 fafa 	bl	8000ac4 <__aeabi_d2iz>
 800f4d0:	9002      	str	r0, [sp, #8]
 800f4d2:	f7f0 fff3 	bl	80004bc <__aeabi_i2d>
 800f4d6:	4602      	mov	r2, r0
 800f4d8:	460b      	mov	r3, r1
 800f4da:	4630      	mov	r0, r6
 800f4dc:	4639      	mov	r1, r7
 800f4de:	f7f0 fe9f 	bl	8000220 <__aeabi_dsub>
 800f4e2:	f1bb 0f00 	cmp.w	fp, #0
 800f4e6:	4606      	mov	r6, r0
 800f4e8:	460f      	mov	r7, r1
 800f4ea:	dd6c      	ble.n	800f5c6 <__kernel_rem_pio2+0x246>
 800f4ec:	f108 31ff 	add.w	r1, r8, #4294967295
 800f4f0:	ab0c      	add	r3, sp, #48	@ 0x30
 800f4f2:	9d02      	ldr	r5, [sp, #8]
 800f4f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f4f8:	f1cb 0018 	rsb	r0, fp, #24
 800f4fc:	fa43 f200 	asr.w	r2, r3, r0
 800f500:	4415      	add	r5, r2
 800f502:	4082      	lsls	r2, r0
 800f504:	1a9b      	subs	r3, r3, r2
 800f506:	aa0c      	add	r2, sp, #48	@ 0x30
 800f508:	9502      	str	r5, [sp, #8]
 800f50a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800f50e:	f1cb 0217 	rsb	r2, fp, #23
 800f512:	fa43 f902 	asr.w	r9, r3, r2
 800f516:	f1b9 0f00 	cmp.w	r9, #0
 800f51a:	dd64      	ble.n	800f5e6 <__kernel_rem_pio2+0x266>
 800f51c:	9b02      	ldr	r3, [sp, #8]
 800f51e:	2200      	movs	r2, #0
 800f520:	3301      	adds	r3, #1
 800f522:	9302      	str	r3, [sp, #8]
 800f524:	4615      	mov	r5, r2
 800f526:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800f52a:	4590      	cmp	r8, r2
 800f52c:	f300 80a1 	bgt.w	800f672 <__kernel_rem_pio2+0x2f2>
 800f530:	f1bb 0f00 	cmp.w	fp, #0
 800f534:	dd07      	ble.n	800f546 <__kernel_rem_pio2+0x1c6>
 800f536:	f1bb 0f01 	cmp.w	fp, #1
 800f53a:	f000 80c1 	beq.w	800f6c0 <__kernel_rem_pio2+0x340>
 800f53e:	f1bb 0f02 	cmp.w	fp, #2
 800f542:	f000 80c8 	beq.w	800f6d6 <__kernel_rem_pio2+0x356>
 800f546:	f1b9 0f02 	cmp.w	r9, #2
 800f54a:	d14c      	bne.n	800f5e6 <__kernel_rem_pio2+0x266>
 800f54c:	4632      	mov	r2, r6
 800f54e:	463b      	mov	r3, r7
 800f550:	4955      	ldr	r1, [pc, #340]	@ (800f6a8 <__kernel_rem_pio2+0x328>)
 800f552:	2000      	movs	r0, #0
 800f554:	f7f0 fe64 	bl	8000220 <__aeabi_dsub>
 800f558:	4606      	mov	r6, r0
 800f55a:	460f      	mov	r7, r1
 800f55c:	2d00      	cmp	r5, #0
 800f55e:	d042      	beq.n	800f5e6 <__kernel_rem_pio2+0x266>
 800f560:	4658      	mov	r0, fp
 800f562:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800f698 <__kernel_rem_pio2+0x318>
 800f566:	f7ff fe2b 	bl	800f1c0 <scalbn>
 800f56a:	4630      	mov	r0, r6
 800f56c:	4639      	mov	r1, r7
 800f56e:	ec53 2b10 	vmov	r2, r3, d0
 800f572:	f7f0 fe55 	bl	8000220 <__aeabi_dsub>
 800f576:	4606      	mov	r6, r0
 800f578:	460f      	mov	r7, r1
 800f57a:	e034      	b.n	800f5e6 <__kernel_rem_pio2+0x266>
 800f57c:	4b4b      	ldr	r3, [pc, #300]	@ (800f6ac <__kernel_rem_pio2+0x32c>)
 800f57e:	2200      	movs	r2, #0
 800f580:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f584:	f7f1 f804 	bl	8000590 <__aeabi_dmul>
 800f588:	f7f1 fa9c 	bl	8000ac4 <__aeabi_d2iz>
 800f58c:	f7f0 ff96 	bl	80004bc <__aeabi_i2d>
 800f590:	4b47      	ldr	r3, [pc, #284]	@ (800f6b0 <__kernel_rem_pio2+0x330>)
 800f592:	2200      	movs	r2, #0
 800f594:	4606      	mov	r6, r0
 800f596:	460f      	mov	r7, r1
 800f598:	f7f0 fffa 	bl	8000590 <__aeabi_dmul>
 800f59c:	4602      	mov	r2, r0
 800f59e:	460b      	mov	r3, r1
 800f5a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f5a4:	f7f0 fe3c 	bl	8000220 <__aeabi_dsub>
 800f5a8:	f7f1 fa8c 	bl	8000ac4 <__aeabi_d2iz>
 800f5ac:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800f5b0:	f849 0b04 	str.w	r0, [r9], #4
 800f5b4:	4639      	mov	r1, r7
 800f5b6:	4630      	mov	r0, r6
 800f5b8:	f7f0 fe34 	bl	8000224 <__adddf3>
 800f5bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f5c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f5c4:	e75f      	b.n	800f486 <__kernel_rem_pio2+0x106>
 800f5c6:	d107      	bne.n	800f5d8 <__kernel_rem_pio2+0x258>
 800f5c8:	f108 33ff 	add.w	r3, r8, #4294967295
 800f5cc:	aa0c      	add	r2, sp, #48	@ 0x30
 800f5ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f5d2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800f5d6:	e79e      	b.n	800f516 <__kernel_rem_pio2+0x196>
 800f5d8:	4b36      	ldr	r3, [pc, #216]	@ (800f6b4 <__kernel_rem_pio2+0x334>)
 800f5da:	2200      	movs	r2, #0
 800f5dc:	f7f1 fa5e 	bl	8000a9c <__aeabi_dcmpge>
 800f5e0:	2800      	cmp	r0, #0
 800f5e2:	d143      	bne.n	800f66c <__kernel_rem_pio2+0x2ec>
 800f5e4:	4681      	mov	r9, r0
 800f5e6:	2200      	movs	r2, #0
 800f5e8:	2300      	movs	r3, #0
 800f5ea:	4630      	mov	r0, r6
 800f5ec:	4639      	mov	r1, r7
 800f5ee:	f7f1 fa37 	bl	8000a60 <__aeabi_dcmpeq>
 800f5f2:	2800      	cmp	r0, #0
 800f5f4:	f000 80c1 	beq.w	800f77a <__kernel_rem_pio2+0x3fa>
 800f5f8:	f108 33ff 	add.w	r3, r8, #4294967295
 800f5fc:	2200      	movs	r2, #0
 800f5fe:	9900      	ldr	r1, [sp, #0]
 800f600:	428b      	cmp	r3, r1
 800f602:	da70      	bge.n	800f6e6 <__kernel_rem_pio2+0x366>
 800f604:	2a00      	cmp	r2, #0
 800f606:	f000 808b 	beq.w	800f720 <__kernel_rem_pio2+0x3a0>
 800f60a:	f108 38ff 	add.w	r8, r8, #4294967295
 800f60e:	ab0c      	add	r3, sp, #48	@ 0x30
 800f610:	f1ab 0b18 	sub.w	fp, fp, #24
 800f614:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d0f6      	beq.n	800f60a <__kernel_rem_pio2+0x28a>
 800f61c:	4658      	mov	r0, fp
 800f61e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800f698 <__kernel_rem_pio2+0x318>
 800f622:	f7ff fdcd 	bl	800f1c0 <scalbn>
 800f626:	f108 0301 	add.w	r3, r8, #1
 800f62a:	00da      	lsls	r2, r3, #3
 800f62c:	9205      	str	r2, [sp, #20]
 800f62e:	ec55 4b10 	vmov	r4, r5, d0
 800f632:	aa70      	add	r2, sp, #448	@ 0x1c0
 800f634:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800f6ac <__kernel_rem_pio2+0x32c>
 800f638:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800f63c:	4646      	mov	r6, r8
 800f63e:	f04f 0a00 	mov.w	sl, #0
 800f642:	2e00      	cmp	r6, #0
 800f644:	f280 80d1 	bge.w	800f7ea <__kernel_rem_pio2+0x46a>
 800f648:	4644      	mov	r4, r8
 800f64a:	2c00      	cmp	r4, #0
 800f64c:	f2c0 80ff 	blt.w	800f84e <__kernel_rem_pio2+0x4ce>
 800f650:	4b19      	ldr	r3, [pc, #100]	@ (800f6b8 <__kernel_rem_pio2+0x338>)
 800f652:	461f      	mov	r7, r3
 800f654:	ab70      	add	r3, sp, #448	@ 0x1c0
 800f656:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f65a:	9306      	str	r3, [sp, #24]
 800f65c:	f04f 0a00 	mov.w	sl, #0
 800f660:	f04f 0b00 	mov.w	fp, #0
 800f664:	2600      	movs	r6, #0
 800f666:	eba8 0504 	sub.w	r5, r8, r4
 800f66a:	e0e4      	b.n	800f836 <__kernel_rem_pio2+0x4b6>
 800f66c:	f04f 0902 	mov.w	r9, #2
 800f670:	e754      	b.n	800f51c <__kernel_rem_pio2+0x19c>
 800f672:	f854 3b04 	ldr.w	r3, [r4], #4
 800f676:	bb0d      	cbnz	r5, 800f6bc <__kernel_rem_pio2+0x33c>
 800f678:	b123      	cbz	r3, 800f684 <__kernel_rem_pio2+0x304>
 800f67a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800f67e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f682:	2301      	movs	r3, #1
 800f684:	3201      	adds	r2, #1
 800f686:	461d      	mov	r5, r3
 800f688:	e74f      	b.n	800f52a <__kernel_rem_pio2+0x1aa>
 800f68a:	bf00      	nop
 800f68c:	f3af 8000 	nop.w
	...
 800f69c:	3ff00000 	.word	0x3ff00000
 800f6a0:	08010640 	.word	0x08010640
 800f6a4:	40200000 	.word	0x40200000
 800f6a8:	3ff00000 	.word	0x3ff00000
 800f6ac:	3e700000 	.word	0x3e700000
 800f6b0:	41700000 	.word	0x41700000
 800f6b4:	3fe00000 	.word	0x3fe00000
 800f6b8:	08010600 	.word	0x08010600
 800f6bc:	1acb      	subs	r3, r1, r3
 800f6be:	e7de      	b.n	800f67e <__kernel_rem_pio2+0x2fe>
 800f6c0:	f108 32ff 	add.w	r2, r8, #4294967295
 800f6c4:	ab0c      	add	r3, sp, #48	@ 0x30
 800f6c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f6ca:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f6ce:	a90c      	add	r1, sp, #48	@ 0x30
 800f6d0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f6d4:	e737      	b.n	800f546 <__kernel_rem_pio2+0x1c6>
 800f6d6:	f108 32ff 	add.w	r2, r8, #4294967295
 800f6da:	ab0c      	add	r3, sp, #48	@ 0x30
 800f6dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f6e0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f6e4:	e7f3      	b.n	800f6ce <__kernel_rem_pio2+0x34e>
 800f6e6:	a90c      	add	r1, sp, #48	@ 0x30
 800f6e8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800f6ec:	3b01      	subs	r3, #1
 800f6ee:	430a      	orrs	r2, r1
 800f6f0:	e785      	b.n	800f5fe <__kernel_rem_pio2+0x27e>
 800f6f2:	3401      	adds	r4, #1
 800f6f4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800f6f8:	2a00      	cmp	r2, #0
 800f6fa:	d0fa      	beq.n	800f6f2 <__kernel_rem_pio2+0x372>
 800f6fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f6fe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800f702:	eb0d 0503 	add.w	r5, sp, r3
 800f706:	9b06      	ldr	r3, [sp, #24]
 800f708:	aa20      	add	r2, sp, #128	@ 0x80
 800f70a:	4443      	add	r3, r8
 800f70c:	f108 0701 	add.w	r7, r8, #1
 800f710:	3d98      	subs	r5, #152	@ 0x98
 800f712:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800f716:	4444      	add	r4, r8
 800f718:	42bc      	cmp	r4, r7
 800f71a:	da04      	bge.n	800f726 <__kernel_rem_pio2+0x3a6>
 800f71c:	46a0      	mov	r8, r4
 800f71e:	e6a2      	b.n	800f466 <__kernel_rem_pio2+0xe6>
 800f720:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f722:	2401      	movs	r4, #1
 800f724:	e7e6      	b.n	800f6f4 <__kernel_rem_pio2+0x374>
 800f726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f728:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800f72c:	f7f0 fec6 	bl	80004bc <__aeabi_i2d>
 800f730:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800f9f0 <__kernel_rem_pio2+0x670>
 800f734:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f738:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f73c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f740:	46b2      	mov	sl, r6
 800f742:	f04f 0800 	mov.w	r8, #0
 800f746:	9b05      	ldr	r3, [sp, #20]
 800f748:	4598      	cmp	r8, r3
 800f74a:	dd05      	ble.n	800f758 <__kernel_rem_pio2+0x3d8>
 800f74c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f750:	3701      	adds	r7, #1
 800f752:	eca5 7b02 	vstmia	r5!, {d7}
 800f756:	e7df      	b.n	800f718 <__kernel_rem_pio2+0x398>
 800f758:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800f75c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800f760:	f7f0 ff16 	bl	8000590 <__aeabi_dmul>
 800f764:	4602      	mov	r2, r0
 800f766:	460b      	mov	r3, r1
 800f768:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f76c:	f7f0 fd5a 	bl	8000224 <__adddf3>
 800f770:	f108 0801 	add.w	r8, r8, #1
 800f774:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f778:	e7e5      	b.n	800f746 <__kernel_rem_pio2+0x3c6>
 800f77a:	f1cb 0000 	rsb	r0, fp, #0
 800f77e:	ec47 6b10 	vmov	d0, r6, r7
 800f782:	f7ff fd1d 	bl	800f1c0 <scalbn>
 800f786:	ec55 4b10 	vmov	r4, r5, d0
 800f78a:	4b9b      	ldr	r3, [pc, #620]	@ (800f9f8 <__kernel_rem_pio2+0x678>)
 800f78c:	2200      	movs	r2, #0
 800f78e:	4620      	mov	r0, r4
 800f790:	4629      	mov	r1, r5
 800f792:	f7f1 f983 	bl	8000a9c <__aeabi_dcmpge>
 800f796:	b300      	cbz	r0, 800f7da <__kernel_rem_pio2+0x45a>
 800f798:	4b98      	ldr	r3, [pc, #608]	@ (800f9fc <__kernel_rem_pio2+0x67c>)
 800f79a:	2200      	movs	r2, #0
 800f79c:	4620      	mov	r0, r4
 800f79e:	4629      	mov	r1, r5
 800f7a0:	f7f0 fef6 	bl	8000590 <__aeabi_dmul>
 800f7a4:	f7f1 f98e 	bl	8000ac4 <__aeabi_d2iz>
 800f7a8:	4606      	mov	r6, r0
 800f7aa:	f7f0 fe87 	bl	80004bc <__aeabi_i2d>
 800f7ae:	4b92      	ldr	r3, [pc, #584]	@ (800f9f8 <__kernel_rem_pio2+0x678>)
 800f7b0:	2200      	movs	r2, #0
 800f7b2:	f7f0 feed 	bl	8000590 <__aeabi_dmul>
 800f7b6:	460b      	mov	r3, r1
 800f7b8:	4602      	mov	r2, r0
 800f7ba:	4629      	mov	r1, r5
 800f7bc:	4620      	mov	r0, r4
 800f7be:	f7f0 fd2f 	bl	8000220 <__aeabi_dsub>
 800f7c2:	f7f1 f97f 	bl	8000ac4 <__aeabi_d2iz>
 800f7c6:	ab0c      	add	r3, sp, #48	@ 0x30
 800f7c8:	f10b 0b18 	add.w	fp, fp, #24
 800f7cc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800f7d0:	f108 0801 	add.w	r8, r8, #1
 800f7d4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800f7d8:	e720      	b.n	800f61c <__kernel_rem_pio2+0x29c>
 800f7da:	4620      	mov	r0, r4
 800f7dc:	4629      	mov	r1, r5
 800f7de:	f7f1 f971 	bl	8000ac4 <__aeabi_d2iz>
 800f7e2:	ab0c      	add	r3, sp, #48	@ 0x30
 800f7e4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800f7e8:	e718      	b.n	800f61c <__kernel_rem_pio2+0x29c>
 800f7ea:	ab0c      	add	r3, sp, #48	@ 0x30
 800f7ec:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f7f0:	f7f0 fe64 	bl	80004bc <__aeabi_i2d>
 800f7f4:	4622      	mov	r2, r4
 800f7f6:	462b      	mov	r3, r5
 800f7f8:	f7f0 feca 	bl	8000590 <__aeabi_dmul>
 800f7fc:	4652      	mov	r2, sl
 800f7fe:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800f802:	465b      	mov	r3, fp
 800f804:	4620      	mov	r0, r4
 800f806:	4629      	mov	r1, r5
 800f808:	f7f0 fec2 	bl	8000590 <__aeabi_dmul>
 800f80c:	3e01      	subs	r6, #1
 800f80e:	4604      	mov	r4, r0
 800f810:	460d      	mov	r5, r1
 800f812:	e716      	b.n	800f642 <__kernel_rem_pio2+0x2c2>
 800f814:	9906      	ldr	r1, [sp, #24]
 800f816:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800f81a:	9106      	str	r1, [sp, #24]
 800f81c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800f820:	f7f0 feb6 	bl	8000590 <__aeabi_dmul>
 800f824:	4602      	mov	r2, r0
 800f826:	460b      	mov	r3, r1
 800f828:	4650      	mov	r0, sl
 800f82a:	4659      	mov	r1, fp
 800f82c:	f7f0 fcfa 	bl	8000224 <__adddf3>
 800f830:	3601      	adds	r6, #1
 800f832:	4682      	mov	sl, r0
 800f834:	468b      	mov	fp, r1
 800f836:	9b00      	ldr	r3, [sp, #0]
 800f838:	429e      	cmp	r6, r3
 800f83a:	dc01      	bgt.n	800f840 <__kernel_rem_pio2+0x4c0>
 800f83c:	42ae      	cmp	r6, r5
 800f83e:	dde9      	ble.n	800f814 <__kernel_rem_pio2+0x494>
 800f840:	ab48      	add	r3, sp, #288	@ 0x120
 800f842:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800f846:	e9c5 ab00 	strd	sl, fp, [r5]
 800f84a:	3c01      	subs	r4, #1
 800f84c:	e6fd      	b.n	800f64a <__kernel_rem_pio2+0x2ca>
 800f84e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800f850:	2b02      	cmp	r3, #2
 800f852:	dc0b      	bgt.n	800f86c <__kernel_rem_pio2+0x4ec>
 800f854:	2b00      	cmp	r3, #0
 800f856:	dc35      	bgt.n	800f8c4 <__kernel_rem_pio2+0x544>
 800f858:	d059      	beq.n	800f90e <__kernel_rem_pio2+0x58e>
 800f85a:	9b02      	ldr	r3, [sp, #8]
 800f85c:	f003 0007 	and.w	r0, r3, #7
 800f860:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800f864:	ecbd 8b02 	vpop	{d8}
 800f868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f86c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800f86e:	2b03      	cmp	r3, #3
 800f870:	d1f3      	bne.n	800f85a <__kernel_rem_pio2+0x4da>
 800f872:	9b05      	ldr	r3, [sp, #20]
 800f874:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800f878:	eb0d 0403 	add.w	r4, sp, r3
 800f87c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800f880:	4625      	mov	r5, r4
 800f882:	46c2      	mov	sl, r8
 800f884:	f1ba 0f00 	cmp.w	sl, #0
 800f888:	dc69      	bgt.n	800f95e <__kernel_rem_pio2+0x5de>
 800f88a:	4645      	mov	r5, r8
 800f88c:	2d01      	cmp	r5, #1
 800f88e:	f300 8087 	bgt.w	800f9a0 <__kernel_rem_pio2+0x620>
 800f892:	9c05      	ldr	r4, [sp, #20]
 800f894:	ab48      	add	r3, sp, #288	@ 0x120
 800f896:	441c      	add	r4, r3
 800f898:	2000      	movs	r0, #0
 800f89a:	2100      	movs	r1, #0
 800f89c:	f1b8 0f01 	cmp.w	r8, #1
 800f8a0:	f300 809c 	bgt.w	800f9dc <__kernel_rem_pio2+0x65c>
 800f8a4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800f8a8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800f8ac:	f1b9 0f00 	cmp.w	r9, #0
 800f8b0:	f040 80a6 	bne.w	800fa00 <__kernel_rem_pio2+0x680>
 800f8b4:	9b04      	ldr	r3, [sp, #16]
 800f8b6:	e9c3 5600 	strd	r5, r6, [r3]
 800f8ba:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800f8be:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800f8c2:	e7ca      	b.n	800f85a <__kernel_rem_pio2+0x4da>
 800f8c4:	9d05      	ldr	r5, [sp, #20]
 800f8c6:	ab48      	add	r3, sp, #288	@ 0x120
 800f8c8:	441d      	add	r5, r3
 800f8ca:	4644      	mov	r4, r8
 800f8cc:	2000      	movs	r0, #0
 800f8ce:	2100      	movs	r1, #0
 800f8d0:	2c00      	cmp	r4, #0
 800f8d2:	da35      	bge.n	800f940 <__kernel_rem_pio2+0x5c0>
 800f8d4:	f1b9 0f00 	cmp.w	r9, #0
 800f8d8:	d038      	beq.n	800f94c <__kernel_rem_pio2+0x5cc>
 800f8da:	4602      	mov	r2, r0
 800f8dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f8e0:	9c04      	ldr	r4, [sp, #16]
 800f8e2:	e9c4 2300 	strd	r2, r3, [r4]
 800f8e6:	4602      	mov	r2, r0
 800f8e8:	460b      	mov	r3, r1
 800f8ea:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800f8ee:	f7f0 fc97 	bl	8000220 <__aeabi_dsub>
 800f8f2:	ad4a      	add	r5, sp, #296	@ 0x128
 800f8f4:	2401      	movs	r4, #1
 800f8f6:	45a0      	cmp	r8, r4
 800f8f8:	da2b      	bge.n	800f952 <__kernel_rem_pio2+0x5d2>
 800f8fa:	f1b9 0f00 	cmp.w	r9, #0
 800f8fe:	d002      	beq.n	800f906 <__kernel_rem_pio2+0x586>
 800f900:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f904:	4619      	mov	r1, r3
 800f906:	9b04      	ldr	r3, [sp, #16]
 800f908:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800f90c:	e7a5      	b.n	800f85a <__kernel_rem_pio2+0x4da>
 800f90e:	9c05      	ldr	r4, [sp, #20]
 800f910:	ab48      	add	r3, sp, #288	@ 0x120
 800f912:	441c      	add	r4, r3
 800f914:	2000      	movs	r0, #0
 800f916:	2100      	movs	r1, #0
 800f918:	f1b8 0f00 	cmp.w	r8, #0
 800f91c:	da09      	bge.n	800f932 <__kernel_rem_pio2+0x5b2>
 800f91e:	f1b9 0f00 	cmp.w	r9, #0
 800f922:	d002      	beq.n	800f92a <__kernel_rem_pio2+0x5aa>
 800f924:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f928:	4619      	mov	r1, r3
 800f92a:	9b04      	ldr	r3, [sp, #16]
 800f92c:	e9c3 0100 	strd	r0, r1, [r3]
 800f930:	e793      	b.n	800f85a <__kernel_rem_pio2+0x4da>
 800f932:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f936:	f7f0 fc75 	bl	8000224 <__adddf3>
 800f93a:	f108 38ff 	add.w	r8, r8, #4294967295
 800f93e:	e7eb      	b.n	800f918 <__kernel_rem_pio2+0x598>
 800f940:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800f944:	f7f0 fc6e 	bl	8000224 <__adddf3>
 800f948:	3c01      	subs	r4, #1
 800f94a:	e7c1      	b.n	800f8d0 <__kernel_rem_pio2+0x550>
 800f94c:	4602      	mov	r2, r0
 800f94e:	460b      	mov	r3, r1
 800f950:	e7c6      	b.n	800f8e0 <__kernel_rem_pio2+0x560>
 800f952:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800f956:	f7f0 fc65 	bl	8000224 <__adddf3>
 800f95a:	3401      	adds	r4, #1
 800f95c:	e7cb      	b.n	800f8f6 <__kernel_rem_pio2+0x576>
 800f95e:	ed35 7b02 	vldmdb	r5!, {d7}
 800f962:	ed8d 7b00 	vstr	d7, [sp]
 800f966:	ed95 7b02 	vldr	d7, [r5, #8]
 800f96a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f96e:	ec53 2b17 	vmov	r2, r3, d7
 800f972:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f976:	f7f0 fc55 	bl	8000224 <__adddf3>
 800f97a:	4602      	mov	r2, r0
 800f97c:	460b      	mov	r3, r1
 800f97e:	4606      	mov	r6, r0
 800f980:	460f      	mov	r7, r1
 800f982:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f986:	f7f0 fc4b 	bl	8000220 <__aeabi_dsub>
 800f98a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f98e:	f7f0 fc49 	bl	8000224 <__adddf3>
 800f992:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f996:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800f99a:	e9c5 6700 	strd	r6, r7, [r5]
 800f99e:	e771      	b.n	800f884 <__kernel_rem_pio2+0x504>
 800f9a0:	ed34 7b02 	vldmdb	r4!, {d7}
 800f9a4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800f9a8:	ec51 0b17 	vmov	r0, r1, d7
 800f9ac:	4652      	mov	r2, sl
 800f9ae:	465b      	mov	r3, fp
 800f9b0:	ed8d 7b00 	vstr	d7, [sp]
 800f9b4:	f7f0 fc36 	bl	8000224 <__adddf3>
 800f9b8:	4602      	mov	r2, r0
 800f9ba:	460b      	mov	r3, r1
 800f9bc:	4606      	mov	r6, r0
 800f9be:	460f      	mov	r7, r1
 800f9c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f9c4:	f7f0 fc2c 	bl	8000220 <__aeabi_dsub>
 800f9c8:	4652      	mov	r2, sl
 800f9ca:	465b      	mov	r3, fp
 800f9cc:	f7f0 fc2a 	bl	8000224 <__adddf3>
 800f9d0:	3d01      	subs	r5, #1
 800f9d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f9d6:	e9c4 6700 	strd	r6, r7, [r4]
 800f9da:	e757      	b.n	800f88c <__kernel_rem_pio2+0x50c>
 800f9dc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f9e0:	f7f0 fc20 	bl	8000224 <__adddf3>
 800f9e4:	f108 38ff 	add.w	r8, r8, #4294967295
 800f9e8:	e758      	b.n	800f89c <__kernel_rem_pio2+0x51c>
 800f9ea:	bf00      	nop
 800f9ec:	f3af 8000 	nop.w
	...
 800f9f8:	41700000 	.word	0x41700000
 800f9fc:	3e700000 	.word	0x3e700000
 800fa00:	9b04      	ldr	r3, [sp, #16]
 800fa02:	9a04      	ldr	r2, [sp, #16]
 800fa04:	601d      	str	r5, [r3, #0]
 800fa06:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800fa0a:	605c      	str	r4, [r3, #4]
 800fa0c:	609f      	str	r7, [r3, #8]
 800fa0e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800fa12:	60d3      	str	r3, [r2, #12]
 800fa14:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fa18:	6110      	str	r0, [r2, #16]
 800fa1a:	6153      	str	r3, [r2, #20]
 800fa1c:	e71d      	b.n	800f85a <__kernel_rem_pio2+0x4da>
 800fa1e:	bf00      	nop

0800fa20 <__kernel_rem_pio2f>:
 800fa20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa24:	ed2d 8b04 	vpush	{d8-d9}
 800fa28:	b0d9      	sub	sp, #356	@ 0x164
 800fa2a:	4690      	mov	r8, r2
 800fa2c:	9001      	str	r0, [sp, #4]
 800fa2e:	4ab6      	ldr	r2, [pc, #728]	@ (800fd08 <__kernel_rem_pio2f+0x2e8>)
 800fa30:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800fa32:	f118 0f04 	cmn.w	r8, #4
 800fa36:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800fa3a:	460f      	mov	r7, r1
 800fa3c:	f103 3bff 	add.w	fp, r3, #4294967295
 800fa40:	db26      	blt.n	800fa90 <__kernel_rem_pio2f+0x70>
 800fa42:	f1b8 0203 	subs.w	r2, r8, #3
 800fa46:	bf48      	it	mi
 800fa48:	f108 0204 	addmi.w	r2, r8, #4
 800fa4c:	10d2      	asrs	r2, r2, #3
 800fa4e:	1c55      	adds	r5, r2, #1
 800fa50:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800fa52:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800fd18 <__kernel_rem_pio2f+0x2f8>
 800fa56:	00e8      	lsls	r0, r5, #3
 800fa58:	eba2 060b 	sub.w	r6, r2, fp
 800fa5c:	9002      	str	r0, [sp, #8]
 800fa5e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800fa62:	eb0a 0c0b 	add.w	ip, sl, fp
 800fa66:	ac1c      	add	r4, sp, #112	@ 0x70
 800fa68:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800fa6c:	2000      	movs	r0, #0
 800fa6e:	4560      	cmp	r0, ip
 800fa70:	dd10      	ble.n	800fa94 <__kernel_rem_pio2f+0x74>
 800fa72:	a91c      	add	r1, sp, #112	@ 0x70
 800fa74:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800fa78:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800fa7c:	2600      	movs	r6, #0
 800fa7e:	4556      	cmp	r6, sl
 800fa80:	dc24      	bgt.n	800facc <__kernel_rem_pio2f+0xac>
 800fa82:	f8dd e004 	ldr.w	lr, [sp, #4]
 800fa86:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800fd18 <__kernel_rem_pio2f+0x2f8>
 800fa8a:	4684      	mov	ip, r0
 800fa8c:	2400      	movs	r4, #0
 800fa8e:	e016      	b.n	800fabe <__kernel_rem_pio2f+0x9e>
 800fa90:	2200      	movs	r2, #0
 800fa92:	e7dc      	b.n	800fa4e <__kernel_rem_pio2f+0x2e>
 800fa94:	42c6      	cmn	r6, r0
 800fa96:	bf5d      	ittte	pl
 800fa98:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800fa9c:	ee07 1a90 	vmovpl	s15, r1
 800faa0:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800faa4:	eef0 7a47 	vmovmi.f32	s15, s14
 800faa8:	ece4 7a01 	vstmia	r4!, {s15}
 800faac:	3001      	adds	r0, #1
 800faae:	e7de      	b.n	800fa6e <__kernel_rem_pio2f+0x4e>
 800fab0:	ecfe 6a01 	vldmia	lr!, {s13}
 800fab4:	ed3c 7a01 	vldmdb	ip!, {s14}
 800fab8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800fabc:	3401      	adds	r4, #1
 800fabe:	455c      	cmp	r4, fp
 800fac0:	ddf6      	ble.n	800fab0 <__kernel_rem_pio2f+0x90>
 800fac2:	ece9 7a01 	vstmia	r9!, {s15}
 800fac6:	3601      	adds	r6, #1
 800fac8:	3004      	adds	r0, #4
 800faca:	e7d8      	b.n	800fa7e <__kernel_rem_pio2f+0x5e>
 800facc:	a908      	add	r1, sp, #32
 800face:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fad2:	9104      	str	r1, [sp, #16]
 800fad4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800fad6:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800fd14 <__kernel_rem_pio2f+0x2f4>
 800fada:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800fd10 <__kernel_rem_pio2f+0x2f0>
 800fade:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800fae2:	9203      	str	r2, [sp, #12]
 800fae4:	4654      	mov	r4, sl
 800fae6:	00a2      	lsls	r2, r4, #2
 800fae8:	9205      	str	r2, [sp, #20]
 800faea:	aa58      	add	r2, sp, #352	@ 0x160
 800faec:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800faf0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800faf4:	a944      	add	r1, sp, #272	@ 0x110
 800faf6:	aa08      	add	r2, sp, #32
 800faf8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800fafc:	4694      	mov	ip, r2
 800fafe:	4626      	mov	r6, r4
 800fb00:	2e00      	cmp	r6, #0
 800fb02:	dc4c      	bgt.n	800fb9e <__kernel_rem_pio2f+0x17e>
 800fb04:	4628      	mov	r0, r5
 800fb06:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800fb0a:	f7ff fbd3 	bl	800f2b4 <scalbnf>
 800fb0e:	eeb0 8a40 	vmov.f32	s16, s0
 800fb12:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800fb16:	ee28 0a00 	vmul.f32	s0, s16, s0
 800fb1a:	f000 fa65 	bl	800ffe8 <floorf>
 800fb1e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800fb22:	eea0 8a67 	vfms.f32	s16, s0, s15
 800fb26:	2d00      	cmp	r5, #0
 800fb28:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fb2c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800fb30:	ee17 9a90 	vmov	r9, s15
 800fb34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fb38:	ee38 8a67 	vsub.f32	s16, s16, s15
 800fb3c:	dd41      	ble.n	800fbc2 <__kernel_rem_pio2f+0x1a2>
 800fb3e:	f104 3cff 	add.w	ip, r4, #4294967295
 800fb42:	a908      	add	r1, sp, #32
 800fb44:	f1c5 0e08 	rsb	lr, r5, #8
 800fb48:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800fb4c:	fa46 f00e 	asr.w	r0, r6, lr
 800fb50:	4481      	add	r9, r0
 800fb52:	fa00 f00e 	lsl.w	r0, r0, lr
 800fb56:	1a36      	subs	r6, r6, r0
 800fb58:	f1c5 0007 	rsb	r0, r5, #7
 800fb5c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800fb60:	4106      	asrs	r6, r0
 800fb62:	2e00      	cmp	r6, #0
 800fb64:	dd3c      	ble.n	800fbe0 <__kernel_rem_pio2f+0x1c0>
 800fb66:	f04f 0e00 	mov.w	lr, #0
 800fb6a:	f109 0901 	add.w	r9, r9, #1
 800fb6e:	4670      	mov	r0, lr
 800fb70:	4574      	cmp	r4, lr
 800fb72:	dc68      	bgt.n	800fc46 <__kernel_rem_pio2f+0x226>
 800fb74:	2d00      	cmp	r5, #0
 800fb76:	dd03      	ble.n	800fb80 <__kernel_rem_pio2f+0x160>
 800fb78:	2d01      	cmp	r5, #1
 800fb7a:	d074      	beq.n	800fc66 <__kernel_rem_pio2f+0x246>
 800fb7c:	2d02      	cmp	r5, #2
 800fb7e:	d07d      	beq.n	800fc7c <__kernel_rem_pio2f+0x25c>
 800fb80:	2e02      	cmp	r6, #2
 800fb82:	d12d      	bne.n	800fbe0 <__kernel_rem_pio2f+0x1c0>
 800fb84:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800fb88:	ee30 8a48 	vsub.f32	s16, s0, s16
 800fb8c:	b340      	cbz	r0, 800fbe0 <__kernel_rem_pio2f+0x1c0>
 800fb8e:	4628      	mov	r0, r5
 800fb90:	9306      	str	r3, [sp, #24]
 800fb92:	f7ff fb8f 	bl	800f2b4 <scalbnf>
 800fb96:	9b06      	ldr	r3, [sp, #24]
 800fb98:	ee38 8a40 	vsub.f32	s16, s16, s0
 800fb9c:	e020      	b.n	800fbe0 <__kernel_rem_pio2f+0x1c0>
 800fb9e:	ee60 7a28 	vmul.f32	s15, s0, s17
 800fba2:	3e01      	subs	r6, #1
 800fba4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fba8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fbac:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800fbb0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800fbb4:	ecac 0a01 	vstmia	ip!, {s0}
 800fbb8:	ed30 0a01 	vldmdb	r0!, {s0}
 800fbbc:	ee37 0a80 	vadd.f32	s0, s15, s0
 800fbc0:	e79e      	b.n	800fb00 <__kernel_rem_pio2f+0xe0>
 800fbc2:	d105      	bne.n	800fbd0 <__kernel_rem_pio2f+0x1b0>
 800fbc4:	1e60      	subs	r0, r4, #1
 800fbc6:	a908      	add	r1, sp, #32
 800fbc8:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800fbcc:	11f6      	asrs	r6, r6, #7
 800fbce:	e7c8      	b.n	800fb62 <__kernel_rem_pio2f+0x142>
 800fbd0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800fbd4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800fbd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbdc:	da31      	bge.n	800fc42 <__kernel_rem_pio2f+0x222>
 800fbde:	2600      	movs	r6, #0
 800fbe0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800fbe4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbe8:	f040 8098 	bne.w	800fd1c <__kernel_rem_pio2f+0x2fc>
 800fbec:	1e60      	subs	r0, r4, #1
 800fbee:	2200      	movs	r2, #0
 800fbf0:	4550      	cmp	r0, sl
 800fbf2:	da4b      	bge.n	800fc8c <__kernel_rem_pio2f+0x26c>
 800fbf4:	2a00      	cmp	r2, #0
 800fbf6:	d065      	beq.n	800fcc4 <__kernel_rem_pio2f+0x2a4>
 800fbf8:	3c01      	subs	r4, #1
 800fbfa:	ab08      	add	r3, sp, #32
 800fbfc:	3d08      	subs	r5, #8
 800fbfe:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d0f8      	beq.n	800fbf8 <__kernel_rem_pio2f+0x1d8>
 800fc06:	4628      	mov	r0, r5
 800fc08:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800fc0c:	f7ff fb52 	bl	800f2b4 <scalbnf>
 800fc10:	1c63      	adds	r3, r4, #1
 800fc12:	aa44      	add	r2, sp, #272	@ 0x110
 800fc14:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800fd14 <__kernel_rem_pio2f+0x2f4>
 800fc18:	0099      	lsls	r1, r3, #2
 800fc1a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800fc1e:	4623      	mov	r3, r4
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	f280 80a9 	bge.w	800fd78 <__kernel_rem_pio2f+0x358>
 800fc26:	4623      	mov	r3, r4
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	f2c0 80c7 	blt.w	800fdbc <__kernel_rem_pio2f+0x39c>
 800fc2e:	aa44      	add	r2, sp, #272	@ 0x110
 800fc30:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800fc34:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800fd0c <__kernel_rem_pio2f+0x2ec>
 800fc38:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800fd18 <__kernel_rem_pio2f+0x2f8>
 800fc3c:	2000      	movs	r0, #0
 800fc3e:	1ae2      	subs	r2, r4, r3
 800fc40:	e0b1      	b.n	800fda6 <__kernel_rem_pio2f+0x386>
 800fc42:	2602      	movs	r6, #2
 800fc44:	e78f      	b.n	800fb66 <__kernel_rem_pio2f+0x146>
 800fc46:	f852 1b04 	ldr.w	r1, [r2], #4
 800fc4a:	b948      	cbnz	r0, 800fc60 <__kernel_rem_pio2f+0x240>
 800fc4c:	b121      	cbz	r1, 800fc58 <__kernel_rem_pio2f+0x238>
 800fc4e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800fc52:	f842 1c04 	str.w	r1, [r2, #-4]
 800fc56:	2101      	movs	r1, #1
 800fc58:	f10e 0e01 	add.w	lr, lr, #1
 800fc5c:	4608      	mov	r0, r1
 800fc5e:	e787      	b.n	800fb70 <__kernel_rem_pio2f+0x150>
 800fc60:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800fc64:	e7f5      	b.n	800fc52 <__kernel_rem_pio2f+0x232>
 800fc66:	f104 3cff 	add.w	ip, r4, #4294967295
 800fc6a:	aa08      	add	r2, sp, #32
 800fc6c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800fc70:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800fc74:	a908      	add	r1, sp, #32
 800fc76:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800fc7a:	e781      	b.n	800fb80 <__kernel_rem_pio2f+0x160>
 800fc7c:	f104 3cff 	add.w	ip, r4, #4294967295
 800fc80:	aa08      	add	r2, sp, #32
 800fc82:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800fc86:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800fc8a:	e7f3      	b.n	800fc74 <__kernel_rem_pio2f+0x254>
 800fc8c:	a908      	add	r1, sp, #32
 800fc8e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800fc92:	3801      	subs	r0, #1
 800fc94:	430a      	orrs	r2, r1
 800fc96:	e7ab      	b.n	800fbf0 <__kernel_rem_pio2f+0x1d0>
 800fc98:	3201      	adds	r2, #1
 800fc9a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800fc9e:	2e00      	cmp	r6, #0
 800fca0:	d0fa      	beq.n	800fc98 <__kernel_rem_pio2f+0x278>
 800fca2:	9905      	ldr	r1, [sp, #20]
 800fca4:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800fca8:	eb0d 0001 	add.w	r0, sp, r1
 800fcac:	18e6      	adds	r6, r4, r3
 800fcae:	a91c      	add	r1, sp, #112	@ 0x70
 800fcb0:	f104 0c01 	add.w	ip, r4, #1
 800fcb4:	384c      	subs	r0, #76	@ 0x4c
 800fcb6:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800fcba:	4422      	add	r2, r4
 800fcbc:	4562      	cmp	r2, ip
 800fcbe:	da04      	bge.n	800fcca <__kernel_rem_pio2f+0x2aa>
 800fcc0:	4614      	mov	r4, r2
 800fcc2:	e710      	b.n	800fae6 <__kernel_rem_pio2f+0xc6>
 800fcc4:	9804      	ldr	r0, [sp, #16]
 800fcc6:	2201      	movs	r2, #1
 800fcc8:	e7e7      	b.n	800fc9a <__kernel_rem_pio2f+0x27a>
 800fcca:	9903      	ldr	r1, [sp, #12]
 800fccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 800fcd0:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800fcd4:	9105      	str	r1, [sp, #20]
 800fcd6:	ee07 1a90 	vmov	s15, r1
 800fcda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fcde:	2400      	movs	r4, #0
 800fce0:	ece6 7a01 	vstmia	r6!, {s15}
 800fce4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800fd18 <__kernel_rem_pio2f+0x2f8>
 800fce8:	46b1      	mov	r9, r6
 800fcea:	455c      	cmp	r4, fp
 800fcec:	dd04      	ble.n	800fcf8 <__kernel_rem_pio2f+0x2d8>
 800fcee:	ece0 7a01 	vstmia	r0!, {s15}
 800fcf2:	f10c 0c01 	add.w	ip, ip, #1
 800fcf6:	e7e1      	b.n	800fcbc <__kernel_rem_pio2f+0x29c>
 800fcf8:	ecfe 6a01 	vldmia	lr!, {s13}
 800fcfc:	ed39 7a01 	vldmdb	r9!, {s14}
 800fd00:	3401      	adds	r4, #1
 800fd02:	eee6 7a87 	vfma.f32	s15, s13, s14
 800fd06:	e7f0      	b.n	800fcea <__kernel_rem_pio2f+0x2ca>
 800fd08:	0801067c 	.word	0x0801067c
 800fd0c:	08010650 	.word	0x08010650
 800fd10:	43800000 	.word	0x43800000
 800fd14:	3b800000 	.word	0x3b800000
 800fd18:	00000000 	.word	0x00000000
 800fd1c:	9b02      	ldr	r3, [sp, #8]
 800fd1e:	eeb0 0a48 	vmov.f32	s0, s16
 800fd22:	eba3 0008 	sub.w	r0, r3, r8
 800fd26:	f7ff fac5 	bl	800f2b4 <scalbnf>
 800fd2a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800fd10 <__kernel_rem_pio2f+0x2f0>
 800fd2e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800fd32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd36:	db19      	blt.n	800fd6c <__kernel_rem_pio2f+0x34c>
 800fd38:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800fd14 <__kernel_rem_pio2f+0x2f4>
 800fd3c:	ee60 7a27 	vmul.f32	s15, s0, s15
 800fd40:	aa08      	add	r2, sp, #32
 800fd42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fd46:	3508      	adds	r5, #8
 800fd48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fd4c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800fd50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fd54:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800fd58:	ee10 3a10 	vmov	r3, s0
 800fd5c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800fd60:	ee17 3a90 	vmov	r3, s15
 800fd64:	3401      	adds	r4, #1
 800fd66:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800fd6a:	e74c      	b.n	800fc06 <__kernel_rem_pio2f+0x1e6>
 800fd6c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800fd70:	aa08      	add	r2, sp, #32
 800fd72:	ee10 3a10 	vmov	r3, s0
 800fd76:	e7f6      	b.n	800fd66 <__kernel_rem_pio2f+0x346>
 800fd78:	a808      	add	r0, sp, #32
 800fd7a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800fd7e:	9001      	str	r0, [sp, #4]
 800fd80:	ee07 0a90 	vmov	s15, r0
 800fd84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800fd88:	3b01      	subs	r3, #1
 800fd8a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800fd8e:	ee20 0a07 	vmul.f32	s0, s0, s14
 800fd92:	ed62 7a01 	vstmdb	r2!, {s15}
 800fd96:	e743      	b.n	800fc20 <__kernel_rem_pio2f+0x200>
 800fd98:	ecfc 6a01 	vldmia	ip!, {s13}
 800fd9c:	ecb5 7a01 	vldmia	r5!, {s14}
 800fda0:	eee6 7a87 	vfma.f32	s15, s13, s14
 800fda4:	3001      	adds	r0, #1
 800fda6:	4550      	cmp	r0, sl
 800fda8:	dc01      	bgt.n	800fdae <__kernel_rem_pio2f+0x38e>
 800fdaa:	4290      	cmp	r0, r2
 800fdac:	ddf4      	ble.n	800fd98 <__kernel_rem_pio2f+0x378>
 800fdae:	a858      	add	r0, sp, #352	@ 0x160
 800fdb0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800fdb4:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800fdb8:	3b01      	subs	r3, #1
 800fdba:	e735      	b.n	800fc28 <__kernel_rem_pio2f+0x208>
 800fdbc:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800fdbe:	2b02      	cmp	r3, #2
 800fdc0:	dc09      	bgt.n	800fdd6 <__kernel_rem_pio2f+0x3b6>
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	dc27      	bgt.n	800fe16 <__kernel_rem_pio2f+0x3f6>
 800fdc6:	d040      	beq.n	800fe4a <__kernel_rem_pio2f+0x42a>
 800fdc8:	f009 0007 	and.w	r0, r9, #7
 800fdcc:	b059      	add	sp, #356	@ 0x164
 800fdce:	ecbd 8b04 	vpop	{d8-d9}
 800fdd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdd6:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800fdd8:	2b03      	cmp	r3, #3
 800fdda:	d1f5      	bne.n	800fdc8 <__kernel_rem_pio2f+0x3a8>
 800fddc:	aa30      	add	r2, sp, #192	@ 0xc0
 800fdde:	1f0b      	subs	r3, r1, #4
 800fde0:	4413      	add	r3, r2
 800fde2:	461a      	mov	r2, r3
 800fde4:	4620      	mov	r0, r4
 800fde6:	2800      	cmp	r0, #0
 800fde8:	dc50      	bgt.n	800fe8c <__kernel_rem_pio2f+0x46c>
 800fdea:	4622      	mov	r2, r4
 800fdec:	2a01      	cmp	r2, #1
 800fdee:	dc5d      	bgt.n	800feac <__kernel_rem_pio2f+0x48c>
 800fdf0:	ab30      	add	r3, sp, #192	@ 0xc0
 800fdf2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800fd18 <__kernel_rem_pio2f+0x2f8>
 800fdf6:	440b      	add	r3, r1
 800fdf8:	2c01      	cmp	r4, #1
 800fdfa:	dc67      	bgt.n	800fecc <__kernel_rem_pio2f+0x4ac>
 800fdfc:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800fe00:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800fe04:	2e00      	cmp	r6, #0
 800fe06:	d167      	bne.n	800fed8 <__kernel_rem_pio2f+0x4b8>
 800fe08:	edc7 6a00 	vstr	s13, [r7]
 800fe0c:	ed87 7a01 	vstr	s14, [r7, #4]
 800fe10:	edc7 7a02 	vstr	s15, [r7, #8]
 800fe14:	e7d8      	b.n	800fdc8 <__kernel_rem_pio2f+0x3a8>
 800fe16:	ab30      	add	r3, sp, #192	@ 0xc0
 800fe18:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800fd18 <__kernel_rem_pio2f+0x2f8>
 800fe1c:	440b      	add	r3, r1
 800fe1e:	4622      	mov	r2, r4
 800fe20:	2a00      	cmp	r2, #0
 800fe22:	da24      	bge.n	800fe6e <__kernel_rem_pio2f+0x44e>
 800fe24:	b34e      	cbz	r6, 800fe7a <__kernel_rem_pio2f+0x45a>
 800fe26:	eef1 7a47 	vneg.f32	s15, s14
 800fe2a:	edc7 7a00 	vstr	s15, [r7]
 800fe2e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800fe32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fe36:	aa31      	add	r2, sp, #196	@ 0xc4
 800fe38:	2301      	movs	r3, #1
 800fe3a:	429c      	cmp	r4, r3
 800fe3c:	da20      	bge.n	800fe80 <__kernel_rem_pio2f+0x460>
 800fe3e:	b10e      	cbz	r6, 800fe44 <__kernel_rem_pio2f+0x424>
 800fe40:	eef1 7a67 	vneg.f32	s15, s15
 800fe44:	edc7 7a01 	vstr	s15, [r7, #4]
 800fe48:	e7be      	b.n	800fdc8 <__kernel_rem_pio2f+0x3a8>
 800fe4a:	ab30      	add	r3, sp, #192	@ 0xc0
 800fe4c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800fd18 <__kernel_rem_pio2f+0x2f8>
 800fe50:	440b      	add	r3, r1
 800fe52:	2c00      	cmp	r4, #0
 800fe54:	da05      	bge.n	800fe62 <__kernel_rem_pio2f+0x442>
 800fe56:	b10e      	cbz	r6, 800fe5c <__kernel_rem_pio2f+0x43c>
 800fe58:	eef1 7a67 	vneg.f32	s15, s15
 800fe5c:	edc7 7a00 	vstr	s15, [r7]
 800fe60:	e7b2      	b.n	800fdc8 <__kernel_rem_pio2f+0x3a8>
 800fe62:	ed33 7a01 	vldmdb	r3!, {s14}
 800fe66:	3c01      	subs	r4, #1
 800fe68:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fe6c:	e7f1      	b.n	800fe52 <__kernel_rem_pio2f+0x432>
 800fe6e:	ed73 7a01 	vldmdb	r3!, {s15}
 800fe72:	3a01      	subs	r2, #1
 800fe74:	ee37 7a27 	vadd.f32	s14, s14, s15
 800fe78:	e7d2      	b.n	800fe20 <__kernel_rem_pio2f+0x400>
 800fe7a:	eef0 7a47 	vmov.f32	s15, s14
 800fe7e:	e7d4      	b.n	800fe2a <__kernel_rem_pio2f+0x40a>
 800fe80:	ecb2 7a01 	vldmia	r2!, {s14}
 800fe84:	3301      	adds	r3, #1
 800fe86:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fe8a:	e7d6      	b.n	800fe3a <__kernel_rem_pio2f+0x41a>
 800fe8c:	ed72 7a01 	vldmdb	r2!, {s15}
 800fe90:	edd2 6a01 	vldr	s13, [r2, #4]
 800fe94:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800fe98:	3801      	subs	r0, #1
 800fe9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fe9e:	ed82 7a00 	vstr	s14, [r2]
 800fea2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fea6:	edc2 7a01 	vstr	s15, [r2, #4]
 800feaa:	e79c      	b.n	800fde6 <__kernel_rem_pio2f+0x3c6>
 800feac:	ed73 7a01 	vldmdb	r3!, {s15}
 800feb0:	edd3 6a01 	vldr	s13, [r3, #4]
 800feb4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800feb8:	3a01      	subs	r2, #1
 800feba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800febe:	ed83 7a00 	vstr	s14, [r3]
 800fec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fec6:	edc3 7a01 	vstr	s15, [r3, #4]
 800feca:	e78f      	b.n	800fdec <__kernel_rem_pio2f+0x3cc>
 800fecc:	ed33 7a01 	vldmdb	r3!, {s14}
 800fed0:	3c01      	subs	r4, #1
 800fed2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fed6:	e78f      	b.n	800fdf8 <__kernel_rem_pio2f+0x3d8>
 800fed8:	eef1 6a66 	vneg.f32	s13, s13
 800fedc:	eeb1 7a47 	vneg.f32	s14, s14
 800fee0:	edc7 6a00 	vstr	s13, [r7]
 800fee4:	ed87 7a01 	vstr	s14, [r7, #4]
 800fee8:	eef1 7a67 	vneg.f32	s15, s15
 800feec:	e790      	b.n	800fe10 <__kernel_rem_pio2f+0x3f0>
 800feee:	bf00      	nop

0800fef0 <floor>:
 800fef0:	ec51 0b10 	vmov	r0, r1, d0
 800fef4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fef8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fefc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800ff00:	2e13      	cmp	r6, #19
 800ff02:	460c      	mov	r4, r1
 800ff04:	4605      	mov	r5, r0
 800ff06:	4680      	mov	r8, r0
 800ff08:	dc34      	bgt.n	800ff74 <floor+0x84>
 800ff0a:	2e00      	cmp	r6, #0
 800ff0c:	da17      	bge.n	800ff3e <floor+0x4e>
 800ff0e:	a332      	add	r3, pc, #200	@ (adr r3, 800ffd8 <floor+0xe8>)
 800ff10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff14:	f7f0 f986 	bl	8000224 <__adddf3>
 800ff18:	2200      	movs	r2, #0
 800ff1a:	2300      	movs	r3, #0
 800ff1c:	f7f0 fdc8 	bl	8000ab0 <__aeabi_dcmpgt>
 800ff20:	b150      	cbz	r0, 800ff38 <floor+0x48>
 800ff22:	2c00      	cmp	r4, #0
 800ff24:	da55      	bge.n	800ffd2 <floor+0xe2>
 800ff26:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800ff2a:	432c      	orrs	r4, r5
 800ff2c:	2500      	movs	r5, #0
 800ff2e:	42ac      	cmp	r4, r5
 800ff30:	4c2b      	ldr	r4, [pc, #172]	@ (800ffe0 <floor+0xf0>)
 800ff32:	bf08      	it	eq
 800ff34:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800ff38:	4621      	mov	r1, r4
 800ff3a:	4628      	mov	r0, r5
 800ff3c:	e023      	b.n	800ff86 <floor+0x96>
 800ff3e:	4f29      	ldr	r7, [pc, #164]	@ (800ffe4 <floor+0xf4>)
 800ff40:	4137      	asrs	r7, r6
 800ff42:	ea01 0307 	and.w	r3, r1, r7
 800ff46:	4303      	orrs	r3, r0
 800ff48:	d01d      	beq.n	800ff86 <floor+0x96>
 800ff4a:	a323      	add	r3, pc, #140	@ (adr r3, 800ffd8 <floor+0xe8>)
 800ff4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff50:	f7f0 f968 	bl	8000224 <__adddf3>
 800ff54:	2200      	movs	r2, #0
 800ff56:	2300      	movs	r3, #0
 800ff58:	f7f0 fdaa 	bl	8000ab0 <__aeabi_dcmpgt>
 800ff5c:	2800      	cmp	r0, #0
 800ff5e:	d0eb      	beq.n	800ff38 <floor+0x48>
 800ff60:	2c00      	cmp	r4, #0
 800ff62:	bfbe      	ittt	lt
 800ff64:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800ff68:	4133      	asrlt	r3, r6
 800ff6a:	18e4      	addlt	r4, r4, r3
 800ff6c:	ea24 0407 	bic.w	r4, r4, r7
 800ff70:	2500      	movs	r5, #0
 800ff72:	e7e1      	b.n	800ff38 <floor+0x48>
 800ff74:	2e33      	cmp	r6, #51	@ 0x33
 800ff76:	dd0a      	ble.n	800ff8e <floor+0x9e>
 800ff78:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800ff7c:	d103      	bne.n	800ff86 <floor+0x96>
 800ff7e:	4602      	mov	r2, r0
 800ff80:	460b      	mov	r3, r1
 800ff82:	f7f0 f94f 	bl	8000224 <__adddf3>
 800ff86:	ec41 0b10 	vmov	d0, r0, r1
 800ff8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff8e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800ff92:	f04f 37ff 	mov.w	r7, #4294967295
 800ff96:	40df      	lsrs	r7, r3
 800ff98:	4207      	tst	r7, r0
 800ff9a:	d0f4      	beq.n	800ff86 <floor+0x96>
 800ff9c:	a30e      	add	r3, pc, #56	@ (adr r3, 800ffd8 <floor+0xe8>)
 800ff9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffa2:	f7f0 f93f 	bl	8000224 <__adddf3>
 800ffa6:	2200      	movs	r2, #0
 800ffa8:	2300      	movs	r3, #0
 800ffaa:	f7f0 fd81 	bl	8000ab0 <__aeabi_dcmpgt>
 800ffae:	2800      	cmp	r0, #0
 800ffb0:	d0c2      	beq.n	800ff38 <floor+0x48>
 800ffb2:	2c00      	cmp	r4, #0
 800ffb4:	da0a      	bge.n	800ffcc <floor+0xdc>
 800ffb6:	2e14      	cmp	r6, #20
 800ffb8:	d101      	bne.n	800ffbe <floor+0xce>
 800ffba:	3401      	adds	r4, #1
 800ffbc:	e006      	b.n	800ffcc <floor+0xdc>
 800ffbe:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800ffc2:	2301      	movs	r3, #1
 800ffc4:	40b3      	lsls	r3, r6
 800ffc6:	441d      	add	r5, r3
 800ffc8:	4545      	cmp	r5, r8
 800ffca:	d3f6      	bcc.n	800ffba <floor+0xca>
 800ffcc:	ea25 0507 	bic.w	r5, r5, r7
 800ffd0:	e7b2      	b.n	800ff38 <floor+0x48>
 800ffd2:	2500      	movs	r5, #0
 800ffd4:	462c      	mov	r4, r5
 800ffd6:	e7af      	b.n	800ff38 <floor+0x48>
 800ffd8:	8800759c 	.word	0x8800759c
 800ffdc:	7e37e43c 	.word	0x7e37e43c
 800ffe0:	bff00000 	.word	0xbff00000
 800ffe4:	000fffff 	.word	0x000fffff

0800ffe8 <floorf>:
 800ffe8:	ee10 3a10 	vmov	r3, s0
 800ffec:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800fff0:	3a7f      	subs	r2, #127	@ 0x7f
 800fff2:	2a16      	cmp	r2, #22
 800fff4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800fff8:	dc2b      	bgt.n	8010052 <floorf+0x6a>
 800fffa:	2a00      	cmp	r2, #0
 800fffc:	da12      	bge.n	8010024 <floorf+0x3c>
 800fffe:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010064 <floorf+0x7c>
 8010002:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010006:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801000a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801000e:	dd06      	ble.n	801001e <floorf+0x36>
 8010010:	2b00      	cmp	r3, #0
 8010012:	da24      	bge.n	801005e <floorf+0x76>
 8010014:	2900      	cmp	r1, #0
 8010016:	4b14      	ldr	r3, [pc, #80]	@ (8010068 <floorf+0x80>)
 8010018:	bf08      	it	eq
 801001a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801001e:	ee00 3a10 	vmov	s0, r3
 8010022:	4770      	bx	lr
 8010024:	4911      	ldr	r1, [pc, #68]	@ (801006c <floorf+0x84>)
 8010026:	4111      	asrs	r1, r2
 8010028:	420b      	tst	r3, r1
 801002a:	d0fa      	beq.n	8010022 <floorf+0x3a>
 801002c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8010064 <floorf+0x7c>
 8010030:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010034:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801003c:	ddef      	ble.n	801001e <floorf+0x36>
 801003e:	2b00      	cmp	r3, #0
 8010040:	bfbe      	ittt	lt
 8010042:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8010046:	fa40 f202 	asrlt.w	r2, r0, r2
 801004a:	189b      	addlt	r3, r3, r2
 801004c:	ea23 0301 	bic.w	r3, r3, r1
 8010050:	e7e5      	b.n	801001e <floorf+0x36>
 8010052:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8010056:	d3e4      	bcc.n	8010022 <floorf+0x3a>
 8010058:	ee30 0a00 	vadd.f32	s0, s0, s0
 801005c:	4770      	bx	lr
 801005e:	2300      	movs	r3, #0
 8010060:	e7dd      	b.n	801001e <floorf+0x36>
 8010062:	bf00      	nop
 8010064:	7149f2ca 	.word	0x7149f2ca
 8010068:	bf800000 	.word	0xbf800000
 801006c:	007fffff 	.word	0x007fffff

08010070 <_init>:
 8010070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010072:	bf00      	nop
 8010074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010076:	bc08      	pop	{r3}
 8010078:	469e      	mov	lr, r3
 801007a:	4770      	bx	lr

0801007c <_fini>:
 801007c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801007e:	bf00      	nop
 8010080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010082:	bc08      	pop	{r3}
 8010084:	469e      	mov	lr, r3
 8010086:	4770      	bx	lr
