\hypertarget{struct_d_m_a___channel___type_def}{}\doxysection{DMA\+\_\+\+Channel\+\_\+\+Type\+Def结构体 参考}
\label{struct_d_m_a___channel___type_def}\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}


DMA Register Structure Definition  




{\ttfamily \#include $<$reg\+\_\+dma.\+h$>$}

\doxysubsection*{Public 属性}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_m_a___channel___type_def_a076feff4f22f33a2f0c7b4632effcd4e}{CCR}}
\begin{DoxyCompactList}\small\item\em DMA channel x configuration register offset\+: 0x00 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_m_a___channel___type_def_af20aafba719cfc7cc9d0151573120cd4}{CNDTR}}
\begin{DoxyCompactList}\small\item\em DMA channel x number of data register offset\+: 0x04 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_m_a___channel___type_def_ab1b70c782004460fc21753797f6d268d}{CPAR}}
\begin{DoxyCompactList}\small\item\em DMA channel x peripheral address register offset\+: 0x08 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_d_m_a___channel___type_def_a0a4ed4114b0a47bc91fd842a66fc8685}{CMAR}}
\begin{DoxyCompactList}\small\item\em DMA channel x memory address register offset\+: 0x0C \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
DMA Register Structure Definition 

在文件 \mbox{\hyperlink{reg__dma_8h_source}{reg\+\_\+dma.\+h}} 第 \mbox{\hyperlink{reg__dma_8h_source_l00066}{66}} 行定义.



\doxysubsection{类成员变量说明}
\mbox{\Hypertarget{struct_d_m_a___channel___type_def_a076feff4f22f33a2f0c7b4632effcd4e}\label{struct_d_m_a___channel___type_def_a076feff4f22f33a2f0c7b4632effcd4e}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CCR}



DMA channel x configuration register offset\+: 0x00 



在文件 \mbox{\hyperlink{reg__dma_8h_source}{reg\+\_\+dma.\+h}} 第 \mbox{\hyperlink{reg__dma_8h_source_l00067}{67}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___channel___type_def_a0a4ed4114b0a47bc91fd842a66fc8685}\label{struct_d_m_a___channel___type_def_a0a4ed4114b0a47bc91fd842a66fc8685}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CMAR@{CMAR}}
\index{CMAR@{CMAR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMAR}{CMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CMAR}



DMA channel x memory address register offset\+: 0x0C 



在文件 \mbox{\hyperlink{reg__dma_8h_source}{reg\+\_\+dma.\+h}} 第 \mbox{\hyperlink{reg__dma_8h_source_l00070}{70}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___channel___type_def_af20aafba719cfc7cc9d0151573120cd4}\label{struct_d_m_a___channel___type_def_af20aafba719cfc7cc9d0151573120cd4}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CNDTR@{CNDTR}}
\index{CNDTR@{CNDTR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNDTR}{CNDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CNDTR}



DMA channel x number of data register offset\+: 0x04 



在文件 \mbox{\hyperlink{reg__dma_8h_source}{reg\+\_\+dma.\+h}} 第 \mbox{\hyperlink{reg__dma_8h_source_l00068}{68}} 行定义.

\mbox{\Hypertarget{struct_d_m_a___channel___type_def_ab1b70c782004460fc21753797f6d268d}\label{struct_d_m_a___channel___type_def_ab1b70c782004460fc21753797f6d268d}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CPAR@{CPAR}}
\index{CPAR@{CPAR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPAR}{CPAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CPAR}



DMA channel x peripheral address register offset\+: 0x08 



在文件 \mbox{\hyperlink{reg__dma_8h_source}{reg\+\_\+dma.\+h}} 第 \mbox{\hyperlink{reg__dma_8h_source_l00069}{69}} 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+Include/\mbox{\hyperlink{reg__dma_8h}{reg\+\_\+dma.\+h}}\end{DoxyCompactItemize}
