0.6
2019.2
Nov  6 2019
21:57:16
E:/project/display_multi/display/display.sim/sim_1/synth/func/xsim/display_tb_func_synth.v,1715235346,verilog,,,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;glbl;seg7_0;seg7_1;seg7_2,,,../../../../../display.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/project/display_multi/display/display.srcs/sim_1/new/display_tb.sv,1715235301,systemVerilog,,,,display_tb,,,../../../../../display.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/project/display_multi/display/display.srcs/sources_1/new/display.sv,1713467260,systemVerilog,,E:/project/display_multi/display/display.srcs/sources_1/new/seg7.sv,,display,,,../../../../../display.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/project/display_multi/display/display.srcs/sources_1/new/seg7.sv,1713467298,systemVerilog,,E:/project/display_multi/display/display.srcs/sources_1/new/top.sv,,seg7,,,../../../../../display.srcs/sources_1/ip/clk_wiz_0,,,,,
E:/project/display_multi/display/display.srcs/sources_1/new/top.sv,1715148017,systemVerilog,,E:/project/display_multi/display/display.srcs/sim_1/new/display_tb.sv,,adder;multipleAB32;multipler32;top,,,../../../../../display.srcs/sources_1/ip/clk_wiz_0,,,,,
