

================================================================
== Vitis HLS Report for 'run_test_Pipeline_is_valid_label2'
================================================================
* Date:           Mon Oct 17 15:15:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  7.997 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       19|  90.000 ns|  0.342 us|    5|   19|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- is_valid_label2  |        3|       17|         2|          2|          1|  1 ~ 8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     59|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      16|    157|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U833  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U834  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mux_84_32_1_1_U835                |mux_84_32_1_1                |        0|   0|  0|  42|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|  42|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_161_p2     |         +|   0|  0|  13|           4|           1|
    |and_ln73_fu_232_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln70_fu_155_p2    |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln73_1_fu_216_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln73_fu_210_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln73_1_fu_238_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln73_2_fu_226_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln73_fu_222_p2      |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  56|          43|          13|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  14|          3|    1|          3|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_124_p4  |   9|          2|    1|          2|
    |ap_return                       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1            |   9|          2|    4|          8|
    |i_fu_68                         |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  59|         13|   12|         25|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln70_reg_259     |  4|   0|    4|          0|
    |ap_CS_fsm            |  2|   0|    2|          0|
    |ap_done_reg          |  1|   0|    1|          0|
    |ap_return_preg       |  1|   0|    1|          0|
    |i_fu_68              |  4|   0|    4|          0|
    |icmp_ln70_reg_255    |  1|   0|    1|          0|
    |icmp_ln73_1_reg_276  |  1|   0|    1|          0|
    |icmp_ln73_reg_271    |  1|   0|    1|          0|
    |merge_reg_120        |  1|   0|    1|          0|
    +---------------------+---+----+-----+-----------+
    |Total                | 16|   0|   16|          0|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  run_test_Pipeline_is_valid_label2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  run_test_Pipeline_is_valid_label2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  run_test_Pipeline_is_valid_label2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  run_test_Pipeline_is_valid_label2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  run_test_Pipeline_is_valid_label2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  run_test_Pipeline_is_valid_label2|  return value|
|ap_return            |  out|    1|  ap_ctrl_hs|  run_test_Pipeline_is_valid_label2|  return value|
|grp_fu_462_p_din0    |  out|   32|  ap_ctrl_hs|  run_test_Pipeline_is_valid_label2|  return value|
|grp_fu_462_p_din1    |  out|   32|  ap_ctrl_hs|  run_test_Pipeline_is_valid_label2|  return value|
|grp_fu_462_p_opcode  |  out|    5|  ap_ctrl_hs|  run_test_Pipeline_is_valid_label2|  return value|
|grp_fu_462_p_dout0   |   in|    1|  ap_ctrl_hs|  run_test_Pipeline_is_valid_label2|  return value|
|grp_fu_462_p_ce      |  out|    1|  ap_ctrl_hs|  run_test_Pipeline_is_valid_label2|  return value|
|p_read3              |   in|   32|     ap_none|                            p_read3|        scalar|
|p_read4              |   in|   32|     ap_none|                            p_read4|        scalar|
|p_read5              |   in|   32|     ap_none|                            p_read5|        scalar|
|p_read6              |   in|   32|     ap_none|                            p_read6|        scalar|
|p_read7              |   in|   32|     ap_none|                            p_read7|        scalar|
|p_read8              |   in|   32|     ap_none|                            p_read8|        scalar|
|p_read9              |   in|   32|     ap_none|                            p_read9|        scalar|
|p_read10             |   in|   32|     ap_none|                           p_read10|        scalar|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

