// Code your design here
`timescale 1ns / 1ps

module gates(
input a,b,
output y
    );
    
    assign y = ~(a|b);
    
endmodule

// Code your testbench here
// or browse Examples
`timescale 1ns / 1ps

module tb_gates(

    );
    
    reg a;
    reg b;
    wire y;
    
    gates uut(a,b,y);
    
    initial begin
    a=0;b=0;
    #10
    a=0;b=1;
    #10
    a=1;b=0;
    #10
    a=1;b=1;
    #10
    $finish;
    end
    
endmodule
