
*** Running vivado
    with args -log Single_Cycle_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Single_Cycle_Top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Single_Cycle_Top.tcl -notrace
Command: synth_design -top Single_Cycle_Top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 383.188 ; gain = 98.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Single_Cycle_Top' [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Single_Cycle_Top.v:34]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (1#1) [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_Adder' [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC_Adder' (2#1) [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/PC_Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [Synth 8-3876] $readmem data file 'E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_1.2/ALL_Instr_Test.hex' is read successfully [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Instruction_Memory.v:116]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (3#1) [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Register_File.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (4#1) [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sign_Extend' [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Sign_Extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sign_Extend' (5#1) [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Sign_Extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_by_1' [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_by_1' (6#1) [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/ALU.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/ALU.v:24]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit_Top' [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Control_Unit_Top.v:26]
	Parameter R_ADD_op bound to: 7'b0110011 
INFO: [Synth 8-6157] synthesizing module 'Main_Decoder' [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Main_Decoder.v:24]
	Parameter I_op_basic bound to: 7'b0010011 
	Parameter I_lw_op bound to: 7'b0000011 
	Parameter R_op_basic bound to: 7'b0110011 
	Parameter S_sw_op bound to: 7'b0100011 
	Parameter B_op_basic bound to: 7'b1100011 
INFO: [Synth 8-6155] done synthesizing module 'Main_Decoder' (8#1) [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU_Decoder' [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/ALU_Decoder.v:24]
	Parameter I_op_basic bound to: 7'b0010011 
	Parameter R_op_basic bound to: 7'b0110011 
	Parameter B_op_basic bound to: 7'b1100011 
	Parameter ECALL bound to: 7'b1110011 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Decoder' (9#1) [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit_Top' (10#1) [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Control_Unit_Top.v:26]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (11#1) [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Data_Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Single_Cycle_Top' (12#1) [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Single_Cycle_Top.v:34]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[31]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[30]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[29]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[28]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[27]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[26]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[25]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[24]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[23]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[22]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[21]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[20]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[19]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[18]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[17]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[16]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[15]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[14]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[13]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[12]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[11]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port A[10]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[19]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[18]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[17]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[16]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[15]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[14]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[13]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[12]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[6]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[5]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[4]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[3]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[2]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[1]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[0]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[1]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 437.766 ; gain = 152.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 437.766 ; gain = 152.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 437.766 ; gain = 152.801
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/constrs_1/new/Timing_Constraint.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'place_design' is not supported in the xdc constraint file. [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/constrs_1/new/Timing_Constraint.xdc:9]
CRITICAL WARNING: [Designutils 20-1307] Command 'route_design' is not supported in the xdc constraint file. [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/constrs_1/new/Timing_Constraint.xdc:10]
CRITICAL WARNING: [Designutils 20-1307] Command 'report_timing_summary' is not supported in the xdc constraint file. [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/constrs_1/new/Timing_Constraint.xdc:13]
Finished Parsing XDC File [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/constrs_1/new/Timing_Constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/constrs_1/new/Timing_Constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Single_Cycle_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Single_Cycle_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 767.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 767.688 ; gain = 482.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 767.688 ; gain = 482.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 767.688 ; gain = 482.723
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/PC_Adder.v:32]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/ALU.v:38]
INFO: [Synth 8-5546] ROM "Cout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ResultSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUControl13" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Cout_reg' [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/ALU.v:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 767.688 ; gain = 482.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	  12 Input     32 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 11    
	  15 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Program_Counter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PC_Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Instruction_Memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Register_File 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Sign_Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX_2_by_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module Main_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module ALU_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 11    
Module Data_Memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Sign_Extend/Imm_Ext00" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Unit_Top/Main_Decoder/MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Unit_Top/Main_Decoder/ResultSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Unit_Top/Main_Decoder/Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out00" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/Instruction_Memory.v:35]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.srcs/sources_1/imports/new/ALU.v:49]
DSP Report: Generating DSP ALU/ALU_Out0, operation Mode is: A*B.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
DSP Report: Generating DSP ALU/ALU_Out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
DSP Report: Generating DSP ALU/ALU_Out0, operation Mode is: A*B.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
DSP Report: Generating DSP ALU/ALU_Out0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
DSP Report: operator ALU/ALU_Out0 is absorbed into DSP ALU/ALU_Out0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ALU/Cout_reg )
WARNING: [Synth 8-3332] Sequential element (ALU/Cout_reg) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[31]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[30]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[29]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[28]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[27]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[26]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[25]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[24]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[23]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[22]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[21]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[20]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[19]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[18]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[17]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[16]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[15]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[14]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[13]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[12]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[11]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[10]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[9]) is unused and will be removed from module Single_Cycle_Top.
WARNING: [Synth 8-3332] Sequential element (PC/PC_reg[8]) is unused and will be removed from module Single_Cycle_Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 767.688 ; gain = 482.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|Instruction_Memory | p_0_out    | 64x32         | LUT            | 
|Single_Cycle_Top   | p_0_out    | 64x32         | Block RAM      | 
+-------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------+---------------------------------------+-----------+----------------------+---------------------------------+
|Module Name      | RTL Object                            | Inference | Size (Depth x Width) | Primitives                      | 
+-----------------+---------------------------------------+-----------+----------------------+---------------------------------+
|Single_Cycle_Top | Data_Memory/Data_Memory_Registers_reg | Implied   | 1 K x 32             | RAM16X1S x 32  RAM256X1S x 64   | 
|Single_Cycle_Top | Register_File/Registers_reg           | Implied   | 32 x 32              | RAM32M x 12                     | 
+-----------------+---------------------------------------+-----------+----------------------+---------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Single_Cycle_Top | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Single_Cycle_Top | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Single_Cycle_Top | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Single_Cycle_Top | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_1/i_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/i_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 813.328 ; gain = 528.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 915.262 ; gain = 630.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------+---------------------------------------+-----------+----------------------+---------------------------------+
|Module Name      | RTL Object                            | Inference | Size (Depth x Width) | Primitives                      | 
+-----------------+---------------------------------------+-----------+----------------------+---------------------------------+
|Single_Cycle_Top | Data_Memory/Data_Memory_Registers_reg | Implied   | 1 K x 32             | RAM16X1S x 32  RAM256X1S x 64   | 
|Single_Cycle_Top | Register_File/Registers_reg           | Implied   | 32 x 32              | RAM32M x 12                     | 
+-----------------+---------------------------------------+-----------+----------------------+---------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 915.262 ; gain = 630.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 915.262 ; gain = 630.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 915.262 ; gain = 630.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 915.262 ; gain = 630.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 915.262 ; gain = 630.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 915.262 ; gain = 630.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 915.262 ; gain = 630.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    28|
|3     |DSP48E1   |     3|
|4     |LUT1      |     4|
|5     |LUT2      |   123|
|6     |LUT3      |    29|
|7     |LUT4      |   100|
|8     |LUT5      |   144|
|9     |LUT6      |   367|
|10    |MUXF7     |    12|
|11    |RAM16X1S  |    32|
|12    |RAM256X1S |    64|
|13    |RAM32M    |    12|
|14    |RAMB18E1  |     1|
|15    |FDRE      |     8|
|16    |IBUF      |     2|
|17    |OBUF      |    36|
+------+----------+------+

Report Instance Areas: 
+------+----------------+----------------+------+
|      |Instance        |Module          |Cells |
+------+----------------+----------------+------+
|1     |top             |                |   966|
|2     |  ALU           |ALU             |    56|
|3     |  Data_Memory   |Data_Memory     |   132|
|4     |  PC            |Program_Counter |    28|
|5     |  PC_Adder      |PC_Adder        |     4|
|6     |  Register_File |Register_File   |   695|
+------+----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 915.262 ; gain = 630.297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 915.262 ; gain = 300.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 915.262 ; gain = 630.297
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 66 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 915.262 ; gain = 643.215
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor_V_2.0/Single_Cycle_Processor_V_2.0.runs/synth_1/Single_Cycle_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Single_Cycle_Top_utilization_synth.rpt -pb Single_Cycle_Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 915.262 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug  8 16:45:23 2023...
