git clone --depth 1 --no-tags https://github.com/DhruvkBhatt/Booth_multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246897147
git clone --depth 1 --no-tags https://github.com/source-droid/Full_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239252888
git clone --depth 1 --no-tags https://github.com/AaronTYin/O-HDL-ComputerForm_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243762869
git clone --depth 1 --no-tags https://github.com/tkingr/gr8b0nd_multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244975205
git clone --depth 1 --no-tags https://github.com/jerry-jho/amber_modern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242359768
git clone --depth 1 --no-tags https://github.com/bdzanko17/FPGA-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239872551
git clone --depth 1 --no-tags https://github.com/crusader2000/verilog_integration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246327327
git clone --depth 1 --no-tags https://github.com/asanaullah/mem-re.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246436173
git clone --depth 1 --no-tags https://github.com/gengyw15/Pipeline-Proccessor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241083869
git clone --depth 1 --no-tags https://github.com/myoan/td4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244117274
git clone --depth 1 --no-tags https://github.com/AaronTYin/O-HDL-VLSI_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243760816
git clone --depth 1 --no-tags https://github.com/jmajer/iCEBcom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241578161
git clone --depth 1 --no-tags https://github.com/Quarkstar/MIPS-C3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242105352
git clone --depth 1 --no-tags https://github.com/aaronrjmanj/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242382665
git clone --depth 1 --no-tags https://github.com/Eri-Gutierrez/CSE401-Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242660722
git clone --depth 1 --no-tags https://github.com/yydyid/CircuitTranslator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239880298
git clone --depth 1 --no-tags https://github.com/mingma1995/ECE540_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239878754
git clone --depth 1 --no-tags https://github.com/RTSYork/s3esk-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241712325
git clone --depth 1 --no-tags https://github.com/NusDivad/Crypto-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240168472
git clone --depth 1 --no-tags https://github.com/febinmathew/Rtl-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244103781
git clone --depth 1 --no-tags https://github.com/amirajnigam/Two_State_16bit_Pipelined_Adder_EE275.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245382860
git clone --depth 1 --no-tags https://github.com/victor-espinoza/UART_Cell_RAM_Integration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239047090
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2019-2/work04-EntregaFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239335260
git clone --depth 1 --no-tags https://github.com/ducnguyen510/abc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240486428
git clone --depth 1 --no-tags https://github.com/bman12three4/interaction-6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245691046
git clone --depth 1 --no-tags https://github.com/vedantmathur/UCLA-CS-152-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245235681
git clone --depth 1 --no-tags https://github.com/ting3/ECE-540-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241214716
git clone --depth 1 --no-tags https://github.com/cuiyuebing/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242916436
git clone --depth 1 --no-tags https://github.com/quatrolavita/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240360911
git clone --depth 1 --no-tags https://github.com/VOIDMalkuth/BUAA_CO_2019_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241813199
git clone --depth 1 --no-tags https://github.com/hua7328/signal_sync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241797490
git clone --depth 1 --no-tags https://github.com/leonardt/cosa_experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241489197
git clone --depth 1 --no-tags https://github.com/jdiffendaffer/VZSuper-Expander.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241497794
git clone --depth 1 --no-tags https://github.com/JMravunac/DE2-115-InternalMemory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243609166
git clone --depth 1 --no-tags https://github.com/lemms/artya7_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243461852
git clone --depth 1 --no-tags https://github.com/tannguyencoder/FPAU-multipler_32bits_vendic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243513224
git clone --depth 1 --no-tags https://github.com/DylanEtris/CPE480_P2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244475468
git clone --depth 1 --no-tags https://github.com/TsukiNoHana/capstone_synchronousIllumination.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244490125
git clone --depth 1 --no-tags https://github.com/timlee0212/Code-Block-Segmentation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243644416
git clone --depth 1 --no-tags https://github.com/gurmukhhare/Simple-Ipod-EmbeddedProcessing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243716525
git clone --depth 1 --no-tags https://github.com/dg-ice/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243754668
git clone --depth 1 --no-tags https://github.com/robinfit01/RAIF-ARB-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244089978
git clone --depth 1 --no-tags https://github.com/wentian2018/Width_Trans.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243999775
git clone --depth 1 --no-tags https://github.com/yvson18/donkius.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247099183
git clone --depth 1 --no-tags https://github.com/t-ROY-coder/FIFO-over-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247029673
git clone --depth 1 --no-tags https://github.com/Brain-Simulator/ieee754-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247015373
git clone --depth 1 --no-tags https://github.com/weikleda/cs456s20lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245315149
git clone --depth 1 --no-tags https://github.com/Sdc97/TrafficSignal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245077074
git clone --depth 1 --no-tags https://github.com/SlugSat/Encoding_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246125981
git clone --depth 1 --no-tags https://github.com/mbaltman/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240614335
git clone --depth 1 --no-tags https://github.com/simsongqin/ce3001-lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241502460
git clone --depth 1 --no-tags https://github.com/GuRikO1/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239935489
git clone --depth 1 --no-tags https://github.com/dipaolo15/UART-to-LED-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239874830
git clone --depth 1 --no-tags https://github.com/vt-ece4514-s20/pattern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240345787
git clone --depth 1 --no-tags https://github.com/defnedilbaz/Feel-The-Grid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239344915
git clone --depth 1 --no-tags https://github.com/NoahDavid/Pipelined64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239541121
git clone --depth 1 --no-tags https://github.com/nonameplease/eecs151complete.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241942059
git clone --depth 1 --no-tags https://github.com/kekellner/TinyFPGA_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242011981
git clone --depth 1 --no-tags https://github.com/alfredangeline/Kaboom-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246746892
git clone --depth 1 --no-tags https://github.com/fernok/COSE221.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246476106
git clone --depth 1 --no-tags https://github.com/QPham-H/UW-Stout-Robotics-Researchship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243466620
git clone --depth 1 --no-tags https://github.com/lpozdneev/my-mojo-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243374169
git clone --depth 1 --no-tags https://github.com/ronjoethomas/ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245836723
git clone --depth 1 --no-tags https://github.com/moamoai/chisel_top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245669864
git clone --depth 1 --no-tags https://github.com/Abeilles14/Microcontrollers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/245030465
git clone --depth 1 --no-tags https://github.com/HeshamRmah/SAP-II-Verilog-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243578935
git clone --depth 1 --no-tags https://github.com/apfusco/cs552-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244501326
git clone --depth 1 --no-tags https://github.com/inhun/computer-architecture-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243054269
git clone --depth 1 --no-tags https://github.com/tannguyencoder/FPAU-Rootsquare_32bits_sel_3bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243513730
git clone --depth 1 --no-tags https://github.com/tannguyencoder/FPAU-division_32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243512409
git clone --depth 1 --no-tags https://github.com/tannguyencoder/FPAU-multipler_32bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243511853
git clone --depth 1 --no-tags https://github.com/psyc3d/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244102868
git clone --depth 1 --no-tags https://github.com/1DWalker/PixelTyper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244995005
git clone --depth 1 --no-tags https://github.com/harinidarapu/calc_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246653422
git clone --depth 1 --no-tags https://github.com/gavinvaske/Simple_Instruction_Set_Computer_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/247149228
git clone --depth 1 --no-tags https://github.com/alu0101119373/algoritmoBooth-DP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239503250
git clone --depth 1 --no-tags https://github.com/patoglu/32bit_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240682337
git clone --depth 1 --no-tags https://github.com/xwang8998/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240687171
git clone --depth 1 --no-tags https://github.com/DezeZhao/Verilog-based-MP3-Media-Player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242112849
git clone --depth 1 --no-tags https://github.com/arktur04/yarv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242206585
git clone --depth 1 --no-tags https://github.com/yasnakateb/Threshold.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/242210010
git clone --depth 1 --no-tags https://github.com/Ramonmcu/ECEN_2350_Digital_Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241961636
git clone --depth 1 --no-tags https://github.com/nevragurses/32-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241977782
git clone --depth 1 --no-tags https://github.com/avargel/CoE113.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241181370
git clone --depth 1 --no-tags https://github.com/jmsz/learning-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241474084
git clone --depth 1 --no-tags https://github.com/Yuhung-Huang/single-cycle-riscv-cpu.ver1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241565381
git clone --depth 1 --no-tags https://github.com/Yuhung-Huang/DL_IC_LAB2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/241565979
git clone --depth 1 --no-tags https://github.com/NyW8/CSCB58-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239859447
git clone --depth 1 --no-tags https://github.com/jakeh12/simple_dvi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240164845
git clone --depth 1 --no-tags https://github.com/Dragon201701/ECE552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240167781
git clone --depth 1 --no-tags https://github.com/misterecco/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243334538
git clone --depth 1 --no-tags https://github.com/PauloDGL/Practice-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240610816
git clone --depth 1 --no-tags https://github.com/prasannamk/Simple-Augmented-Reality.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240800475
git clone --depth 1 --no-tags https://github.com/IshaniGowaikar/Traffic_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/240605607
git clone --depth 1 --no-tags https://github.com/bryanstitt/Project-Aquarium.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246176318
git clone --depth 1 --no-tags https://github.com/exle0815/CSC258-2018-Fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246178973
git clone --depth 1 --no-tags https://github.com/jwesterinen/hack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/246430866
git clone --depth 1 --no-tags https://github.com/ShahRukhK/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244431979
git clone --depth 1 --no-tags https://github.com/samuelcomeau6/Mojo-Function-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/244293965
git clone --depth 1 --no-tags https://github.com/astrakhov-design/FPGA_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/243862512
