; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_9(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %11 = shl i32 %10, 8, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = shl i32 %12, 1, !dbg !12
  %14 = and i32 %13, 254, !dbg !12
  %15 = or disjoint i32 %11, %14, !dbg !13
  %16 = icmp slt i32 %15, 2048, !dbg !14
  %.frozen = freeze i32 %15, !dbg !15
  %17 = sdiv i32 %.frozen, 512, !dbg !15
  %18 = mul i32 %17, 512, !dbg !16
  %.decomposed = sub i32 %.frozen, %18, !dbg !16
  %19 = sext i32 %15 to i64, !dbg !17
  %20 = getelementptr float, ptr addrspace(1) %0, i64 %19, !dbg !17
  %21 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %20, i1 %16) #3, !dbg !18
  %22 = extractvalue { i32, i32 } %21, 0, !dbg !18
  %23 = extractvalue { i32, i32 } %21, 1, !dbg !18
  %24 = bitcast i32 %22 to float, !dbg !18
  %25 = bitcast i32 %23 to float, !dbg !18
  %26 = sext i32 %.decomposed to i64, !dbg !19
  %27 = getelementptr float, ptr addrspace(1) %2, i64 %26, !dbg !19
  %28 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %27, i1 %16) #3, !dbg !20
  %29 = extractvalue { i32, i32 } %28, 0, !dbg !20
  %30 = extractvalue { i32, i32 } %28, 1, !dbg !20
  %31 = bitcast i32 %29 to float, !dbg !20
  %32 = bitcast i32 %30 to float, !dbg !20
  %33 = mul i32 %17, 768, !dbg !21
  %34 = add i32 %33, %.decomposed, !dbg !22
  %35 = sext i32 %34 to i64, !dbg !23
  %36 = getelementptr float, ptr addrspace(1) %3, i64 %35, !dbg !23
  %37 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %36, i1 %16) #3, !dbg !24
  %38 = extractvalue { i32, i32 } %37, 0, !dbg !24
  %39 = extractvalue { i32, i32 } %37, 1, !dbg !24
  %40 = bitcast i32 %38 to float, !dbg !24
  %41 = bitcast i32 %39 to float, !dbg !24
  %42 = getelementptr float, ptr addrspace(1) %4, i64 %26, !dbg !25
  %43 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %42, i1 %16) #3, !dbg !26
  %44 = extractvalue { i32, i32 } %43, 0, !dbg !26
  %45 = extractvalue { i32, i32 } %43, 1, !dbg !26
  %46 = bitcast i32 %44 to float, !dbg !26
  %47 = bitcast i32 %45 to float, !dbg !26
  %48 = getelementptr float, ptr addrspace(1) %5, i64 %26, !dbg !27
  %49 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %48, i1 %16) #3, !dbg !28
  %50 = extractvalue { i32, i32 } %49, 0, !dbg !28
  %51 = extractvalue { i32, i32 } %49, 1, !dbg !28
  %52 = bitcast i32 %50 to float, !dbg !28
  %53 = bitcast i32 %51 to float, !dbg !28
  %54 = getelementptr float, ptr addrspace(1) %6, i64 %26, !dbg !29
  %55 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %54, i1 %16) #3, !dbg !30
  %56 = extractvalue { i32, i32 } %55, 0, !dbg !30
  %57 = extractvalue { i32, i32 } %55, 1, !dbg !30
  %58 = bitcast i32 %56 to float, !dbg !30
  %59 = bitcast i32 %57 to float, !dbg !30
  %60 = getelementptr float, ptr addrspace(1) %7, i64 %26, !dbg !31
  %61 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %60, i1 %16) #3, !dbg !32
  %62 = extractvalue { i32, i32 } %61, 0, !dbg !32
  %63 = extractvalue { i32, i32 } %61, 1, !dbg !32
  %64 = bitcast i32 %62 to float, !dbg !32
  %65 = bitcast i32 %63 to float, !dbg !32
  %66 = fadd float %24, %31, !dbg !33
  %67 = fadd float %25, %32, !dbg !33
  %68 = fadd float %66, %40, !dbg !34
  %69 = fadd float %67, %41, !dbg !34
  %70 = fsub float %68, %46, !dbg !35
  %71 = fsub float %69, %47, !dbg !35
  %72 = fadd float %52, 0x3F1A36E2E0000000, !dbg !36
  %73 = fadd float %53, 0x3F1A36E2E0000000, !dbg !36
  %74 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !37
  %.not.i = icmp eq i32 %74, 0, !dbg !37
  %75 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !37
  %.not1.i = icmp eq i32 %75, 0, !dbg !37
  br i1 %.not.i, label %81, label %76, !dbg !37

76:                                               ; preds = %9
  br i1 %.not1.i, label %79, label %77, !dbg !37

77:                                               ; preds = %76
  %78 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %72) #3, !dbg !37
  br label %__nv_sqrtf.exit, !dbg !37

79:                                               ; preds = %76
  %80 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %72) #3, !dbg !37
  br label %__nv_sqrtf.exit, !dbg !37

81:                                               ; preds = %9
  br i1 %.not1.i, label %84, label %82, !dbg !37

82:                                               ; preds = %81
  %83 = tail call float @llvm.nvvm.sqrt.rn.f(float %72) #3, !dbg !37
  br label %__nv_sqrtf.exit, !dbg !37

84:                                               ; preds = %81
  %85 = tail call float @llvm.nvvm.sqrt.approx.f(float %72) #3, !dbg !37
  br label %__nv_sqrtf.exit, !dbg !37

__nv_sqrtf.exit:                                  ; preds = %77, %79, %82, %84
  %.0.i = phi float [ %78, %77 ], [ %80, %79 ], [ %83, %82 ], [ %85, %84 ], !dbg !37
  %86 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !37
  %.not.i1 = icmp eq i32 %86, 0, !dbg !37
  %87 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !37
  %.not1.i4 = icmp eq i32 %87, 0, !dbg !37
  br i1 %.not.i1, label %93, label %88, !dbg !37

88:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %91, label %89, !dbg !37

89:                                               ; preds = %88
  %90 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %73) #3, !dbg !37
  br label %__nv_sqrtf.exit5, !dbg !37

91:                                               ; preds = %88
  %92 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %73) #3, !dbg !37
  br label %__nv_sqrtf.exit5, !dbg !37

93:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %96, label %94, !dbg !37

94:                                               ; preds = %93
  %95 = tail call float @llvm.nvvm.sqrt.rn.f(float %73) #3, !dbg !37
  br label %__nv_sqrtf.exit5, !dbg !37

96:                                               ; preds = %93
  %97 = tail call float @llvm.nvvm.sqrt.approx.f(float %73) #3, !dbg !37
  br label %__nv_sqrtf.exit5, !dbg !37

__nv_sqrtf.exit5:                                 ; preds = %89, %91, %94, %96
  %.0.i3 = phi float [ %90, %89 ], [ %92, %91 ], [ %95, %94 ], [ %97, %96 ], !dbg !37
  %98 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !38
  %99 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !38
  %100 = fmul float %70, %98, !dbg !39
  %101 = fmul float %71, %99, !dbg !39
  %102 = fmul float %100, %58, !dbg !40
  %103 = fmul float %101, %59, !dbg !40
  %104 = fadd float %102, %64, !dbg !41
  %105 = fadd float %103, %65, !dbg !41
  %106 = fmul float %104, 0x3FF7154760000000, !dbg !42
  %107 = tail call float @llvm.nvvm.round.f(float %106) #3, !dbg !42
  %108 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %.not.i6 = icmp eq i32 %108, 0, !dbg !42
  %109 = tail call float @llvm.nvvm.fabs.ftz.f(float %104) #3, !dbg !42
  %110 = tail call float @llvm.nvvm.fabs.f(float %104) #3, !dbg !42
  %.03.i = select i1 %.not.i6, float %110, float %109, !dbg !42
  %111 = fcmp olt float %.03.i, 0x3FDA3D70A0000000, !dbg !42
  %t.0.i = select i1 %111, float 0.000000e+00, float %107, !dbg !42
  %112 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %113 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %114 = fcmp oeq float %t.0.i, 1.280000e+02, !dbg !42
  %j.0.i = select i1 %114, float 1.270000e+02, float %t.0.i, !dbg !42
  %115 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %116 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %117 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %118 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %119 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %120 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %.not8.i = icmp eq i32 %120, 0, !dbg !42
  br i1 %.not8.i, label %123, label %121, !dbg !42

121:                                              ; preds = %__nv_sqrtf.exit5
  %122 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %j.0.i) #3, !dbg !42
  br label %__nv_expm1f.exit, !dbg !42

123:                                              ; preds = %__nv_sqrtf.exit5
  %124 = tail call float @llvm.nvvm.ex2.approx.f(float %j.0.i) #3, !dbg !42
  br label %__nv_expm1f.exit, !dbg !42

__nv_expm1f.exit:                                 ; preds = %121, %123
  %.0.i7 = phi float [ %122, %121 ], [ %124, %123 ], !dbg !42
  %125 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %126 = fmul float %105, 0x3FF7154760000000, !dbg !42
  %127 = tail call float @llvm.nvvm.round.f(float %126) #3, !dbg !42
  %128 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %.not.i10 = icmp eq i32 %128, 0, !dbg !42
  %129 = tail call float @llvm.nvvm.fabs.ftz.f(float %105) #3, !dbg !42
  %130 = tail call float @llvm.nvvm.fabs.f(float %105) #3, !dbg !42
  %.03.i11 = select i1 %.not.i10, float %130, float %129, !dbg !42
  %131 = fcmp olt float %.03.i11, 0x3FDA3D70A0000000, !dbg !42
  %t.0.i12 = select i1 %131, float 0.000000e+00, float %127, !dbg !42
  %132 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %133 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %134 = fcmp oeq float %t.0.i12, 1.280000e+02, !dbg !42
  %j.0.i13 = select i1 %134, float 1.270000e+02, float %t.0.i12, !dbg !42
  %135 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %136 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %137 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %138 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %139 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %140 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %.not8.i14 = icmp eq i32 %140, 0, !dbg !42
  br i1 %.not8.i14, label %143, label %141, !dbg !42

141:                                              ; preds = %__nv_expm1f.exit
  %142 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %j.0.i13) #3, !dbg !42
  br label %__nv_expm1f.exit36, !dbg !42

143:                                              ; preds = %__nv_expm1f.exit
  %144 = tail call float @llvm.nvvm.ex2.approx.f(float %j.0.i13) #3, !dbg !42
  br label %__nv_expm1f.exit36, !dbg !42

__nv_expm1f.exit36:                               ; preds = %141, %143
  %.0.i15 = phi float [ %142, %141 ], [ %144, %143 ], !dbg !42
  %145 = fcmp oeq float %104, 0.000000e+00, !dbg !42
  %146 = fadd float %104, %104, !dbg !42
  %147 = fcmp olt float %j.0.i, -2.500000e+01, !dbg !42
  %148 = fcmp ogt float %j.0.i, 1.280000e+02, !dbg !42
  %.not9.i = icmp eq i32 %125, 0, !dbg !42
  %.not7.i = icmp eq i32 %119, 0, !dbg !42
  %.not6.i = icmp eq i32 %118, 0, !dbg !42
  %.not5.i = icmp eq i32 %117, 0, !dbg !42
  %.not4.i = icmp eq i32 %116, 0, !dbg !42
  %.not3.i = icmp eq i32 %115, 0, !dbg !42
  %.not2.i8 = icmp eq i32 %113, 0, !dbg !42
  %149 = fneg float %t.0.i, !dbg !42
  %.not1.i9 = icmp eq i32 %112, 0, !dbg !42
  %150 = tail call float @llvm.nvvm.fma.rn.f(float %149, float 0x3FE62E4000000000, float %104) #3, !dbg !42
  %151 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %149, float 0x3FE62E4000000000, float %104) #3, !dbg !42
  %.04.i = select i1 %.not1.i9, float %150, float %151, !dbg !42
  %152 = tail call float @llvm.nvvm.fma.rn.f(float %149, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !42
  %153 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %149, float 0x3EB7F7D1C0000000, float %.04.i) #3, !dbg !42
  %.05.i = select i1 %.not2.i8, float %152, float %153, !dbg !42
  %154 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !42
  %155 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F56BD7CC0000000, float %.05.i, float 0x3F812ACC60000000) #3, !dbg !42
  %.07.i = select i1 %.not3.i, float %154, float %155, !dbg !42
  %156 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !42
  %157 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i, float %.05.i, float 0x3FA5557C60000000) #3, !dbg !42
  %.08.i = select i1 %.not4.i, float %156, float %157, !dbg !42
  %158 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !42
  %159 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i, float %.05.i, float 0x3FC5553EC0000000) #3, !dbg !42
  %.09.i = select i1 %.not5.i, float %158, float %159, !dbg !42
  %160 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !42
  %161 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i, float %.05.i, float 0x3FDFFFFFC0000000) #3, !dbg !42
  %.06.i = select i1 %.not6.i, float %160, float %161, !dbg !42
  %162 = fmul float %.05.i, %.06.i, !dbg !42
  %163 = tail call float @llvm.nvvm.fma.rn.f(float %162, float %.05.i, float %.05.i) #3, !dbg !42
  %164 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %162, float %.05.i, float %.05.i) #3, !dbg !42
  %.01.i = select i1 %.not7.i, float %163, float %164, !dbg !42
  %165 = fadd float %.0.i7, -1.000000e+00, !dbg !42
  %166 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i, float %.0.i7, float %165) #3, !dbg !42
  %167 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i, float %.0.i7, float %165) #3, !dbg !42
  %.02.i = select i1 %.not9.i, float %166, float %167, !dbg !42
  %168 = fadd float %.02.i, %.02.i, !dbg !42
  %u.0.i = select i1 %114, float %168, float %.02.i, !dbg !42
  %u.1.i = select i1 %148, float 0x7FF0000000000000, float %u.0.i, !dbg !42
  %u.2.i = select i1 %147, float -1.000000e+00, float %u.1.i, !dbg !42
  %u.3.i = select i1 %145, float %146, float %u.2.i, !dbg !42
  %169 = fcmp ogt float %105, 0.000000e+00, !dbg !43
  %170 = fcmp ogt float %104, 0.000000e+00, !dbg !43
  %.not7.i16 = icmp eq i32 %139, 0, !dbg !42
  %.not6.i17 = icmp eq i32 %138, 0, !dbg !42
  %.not5.i18 = icmp eq i32 %137, 0, !dbg !42
  %.not4.i19 = icmp eq i32 %136, 0, !dbg !42
  %.not3.i20 = icmp eq i32 %135, 0, !dbg !42
  %.not2.i21 = icmp eq i32 %133, 0, !dbg !42
  %171 = fneg float %t.0.i12, !dbg !42
  %.not1.i22 = icmp eq i32 %132, 0, !dbg !42
  %172 = tail call float @llvm.nvvm.fma.rn.f(float %171, float 0x3FE62E4000000000, float %105) #3, !dbg !42
  %173 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %171, float 0x3FE62E4000000000, float %105) #3, !dbg !42
  %.04.i23 = select i1 %.not1.i22, float %172, float %173, !dbg !42
  %174 = tail call float @llvm.nvvm.fma.rn.f(float %171, float 0x3EB7F7D1C0000000, float %.04.i23) #3, !dbg !42
  %175 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %171, float 0x3EB7F7D1C0000000, float %.04.i23) #3, !dbg !42
  %.05.i24 = select i1 %.not2.i21, float %174, float %175, !dbg !42
  %176 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F56BD7CC0000000, float %.05.i24, float 0x3F812ACC60000000) #3, !dbg !42
  %177 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F56BD7CC0000000, float %.05.i24, float 0x3F812ACC60000000) #3, !dbg !42
  %.07.i25 = select i1 %.not3.i20, float %176, float %177, !dbg !42
  %178 = tail call float @llvm.nvvm.fma.rn.f(float %.07.i25, float %.05.i24, float 0x3FA5557C60000000) #3, !dbg !42
  %179 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.07.i25, float %.05.i24, float 0x3FA5557C60000000) #3, !dbg !42
  %.08.i26 = select i1 %.not4.i19, float %178, float %179, !dbg !42
  %180 = tail call float @llvm.nvvm.fma.rn.f(float %.08.i26, float %.05.i24, float 0x3FC5553EC0000000) #3, !dbg !42
  %181 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.08.i26, float %.05.i24, float 0x3FC5553EC0000000) #3, !dbg !42
  %.09.i27 = select i1 %.not5.i18, float %180, float %181, !dbg !42
  %182 = tail call float @llvm.nvvm.fma.rn.f(float %.09.i27, float %.05.i24, float 0x3FDFFFFFC0000000) #3, !dbg !42
  %183 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.09.i27, float %.05.i24, float 0x3FDFFFFFC0000000) #3, !dbg !42
  %.06.i28 = select i1 %.not6.i17, float %182, float %183, !dbg !42
  %184 = fmul float %.05.i24, %.06.i28, !dbg !42
  %185 = tail call float @llvm.nvvm.fma.rn.f(float %184, float %.05.i24, float %.05.i24) #3, !dbg !42
  %186 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %184, float %.05.i24, float %.05.i24) #3, !dbg !42
  %.01.i29 = select i1 %.not7.i16, float %185, float %186, !dbg !42
  %187 = fadd float %.0.i15, -1.000000e+00, !dbg !42
  %188 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !42
  %.not9.i30 = icmp eq i32 %188, 0, !dbg !42
  %189 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.01.i29, float %.0.i15, float %187) #3, !dbg !42
  %190 = tail call float @llvm.nvvm.fma.rn.f(float %.01.i29, float %.0.i15, float %187) #3, !dbg !42
  %.02.i31 = select i1 %.not9.i30, float %190, float %189, !dbg !42
  %191 = fadd float %.02.i31, %.02.i31, !dbg !42
  %u.0.i32 = select i1 %134, float %191, float %.02.i31, !dbg !42
  %192 = fcmp ogt float %j.0.i13, 1.280000e+02, !dbg !42
  %u.1.i33 = select i1 %192, float 0x7FF0000000000000, float %u.0.i32, !dbg !42
  %193 = fcmp olt float %j.0.i13, -2.500000e+01, !dbg !42
  %u.2.i34 = select i1 %193, float -1.000000e+00, float %u.1.i33, !dbg !42
  %194 = fcmp oeq float %105, 0.000000e+00, !dbg !42
  %195 = fadd float %105, %105, !dbg !42
  %u.3.i35 = select i1 %194, float %195, float %u.2.i34, !dbg !42
  %196 = select i1 %170, float %104, float %u.3.i, !dbg !44
  %197 = select i1 %169, float %105, float %u.3.i35, !dbg !44
  %198 = bitcast float %66 to i32, !dbg !45
  %199 = bitcast float %67 to i32, !dbg !45
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %198, i32 %199, ptr addrspace(1) %20, i1 %16) #3, !dbg !45
  %200 = getelementptr float, ptr addrspace(1) %1, i64 %19, !dbg !46
  %201 = bitcast float %196 to i32, !dbg !47
  %202 = bitcast float %197 to i32, !dbg !47
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %201, i32 %202, ptr addrspace(1) %200, i1 %16) #3, !dbg !47
  ret void, !dbg !48
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.round.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cozklef6plzaimramlvcdv2anxgzfiqujxmoapwyv57b5o6y6r7v.py", directory: "inductor_cache/oz")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_9, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_9, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_9", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_convolution_elu_9", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 19, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 27, column: 34, scope: !7)
!18 = !DILocation(line: 27, column: 39, scope: !7)
!19 = !DILocation(line: 28, column: 30, scope: !7)
!20 = !DILocation(line: 28, column: 35, scope: !7)
!21 = !DILocation(line: 29, column: 39, scope: !7)
!22 = !DILocation(line: 29, column: 35, scope: !7)
!23 = !DILocation(line: 29, column: 30, scope: !7)
!24 = !DILocation(line: 29, column: 44, scope: !7)
!25 = !DILocation(line: 30, column: 30, scope: !7)
!26 = !DILocation(line: 30, column: 35, scope: !7)
!27 = !DILocation(line: 31, column: 30, scope: !7)
!28 = !DILocation(line: 31, column: 35, scope: !7)
!29 = !DILocation(line: 32, column: 31, scope: !7)
!30 = !DILocation(line: 32, column: 36, scope: !7)
!31 = !DILocation(line: 33, column: 31, scope: !7)
!32 = !DILocation(line: 33, column: 36, scope: !7)
!33 = !DILocation(line: 34, column: 18, scope: !7)
!34 = !DILocation(line: 35, column: 18, scope: !7)
!35 = !DILocation(line: 36, column: 18, scope: !7)
!36 = !DILocation(line: 38, column: 18, scope: !7)
!37 = !DILocation(line: 39, column: 27, scope: !7)
!38 = !DILocation(line: 41, column: 20, scope: !7)
!39 = !DILocation(line: 44, column: 19, scope: !7)
!40 = !DILocation(line: 45, column: 20, scope: !7)
!41 = !DILocation(line: 46, column: 20, scope: !7)
!42 = !DILocation(line: 50, column: 28, scope: !7)
!43 = !DILocation(line: 48, column: 20, scope: !7)
!44 = !DILocation(line: 52, column: 35, scope: !7)
!45 = !DILocation(line: 53, column: 39, scope: !7)
!46 = !DILocation(line: 54, column: 28, scope: !7)
!47 = !DILocation(line: 54, column: 40, scope: !7)
!48 = !DILocation(line: 54, column: 4, scope: !7)
