library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity smg_display3 is
port(CLK: in std_logic;
	  SEL: out std_logic_vector(2 downto 0);
	  LED8s: out std_logic_vector(7 downto 0);
	  LED_num: out std_logic_vector(3 downto 0);
	  CLK_ms: buffer std_logic;
	  CLK_1s: buffer std_logic
	  );
end;

architecture behav of smg_display3 is
type matrix_index is array (7 downto 0) of integer range 0 to 9;

signal display_num : matrix_index;
signal tmp: std_logic_vector(30 downto 0) := "0000000000000000000000000000000";--准备1kHz分频
signal count: integer range 0 to 7 := 0;--段选变量
signal se: std_logic_vector(2 downto 0) := "000";--位选变量
signal num: integer range 0 to 65535 := 0;

begin
	process(CLK)
	begin
		tmp <= tmp + CLK;
		CLK_ms <= tmp(0);
		CLK_1s <= tmp(25);
	end process;
	
	process(num)
	begin
		
	end process;
end;