

================================================================
== Vitis HLS Report for 'float_Multiply2'
================================================================
* Date:           Sun Oct 26 18:19:19 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1542|     1542|  15.420 us|  15.420 us|  1542|  1542|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- multiply_blocks  |     1540|     1540|         6|          1|          1|  1536|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 9 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln1335 = store i16 0, i16 %idx" [activation_accelerator.cpp:1335]   --->   Operation 10 'store' 'store_ln1335' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln1335 = br void %for.inc.31" [activation_accelerator.cpp:1335]   --->   Operation 11 'br' 'br_ln1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i16 %idx" [activation_accelerator.cpp:1335]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.10ns)   --->   "%icmp_ln1335 = icmp_ult  i16 %i, i16 49152" [activation_accelerator.cpp:1335]   --->   Operation 13 'icmp' 'icmp_ln1335' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1536, i64 1536, i64 1536"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1335 = br i1 %icmp_ln1335, void %for.end12, void %for.inc.31.split" [activation_accelerator.cpp:1335]   --->   Operation 15 'br' 'br_ln1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i, i32 5, i32 15" [activation_accelerator.cpp:1343]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1343 = zext i11 %lshr_ln" [activation_accelerator.cpp:1343]   --->   Operation 17 'zext' 'zext_ln1343' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 18 'getelementptr' 'x_0_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%x_0_load = load i11 %x_0_addr" [activation_accelerator.cpp:1343]   --->   Operation 19 'load' 'x_0_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln1343_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %i, i32 4, i32 15" [activation_accelerator.cpp:1343]   --->   Operation 20 'partselect' 'lshr_ln1343_1' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1343_1 = zext i12 %lshr_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 21 'zext' 'zext_ln1343_1' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%y_0_addr = getelementptr i32 %y_0, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 22 'getelementptr' 'y_0_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%y_0_load = load i12 %y_0_addr" [activation_accelerator.cpp:1343]   --->   Operation 23 'load' 'y_0_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 24 'getelementptr' 'x_1_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%x_1_load = load i11 %x_1_addr" [activation_accelerator.cpp:1343]   --->   Operation 25 'load' 'x_1_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%y_1_addr = getelementptr i32 %y_1, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 26 'getelementptr' 'y_1_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.23ns)   --->   "%y_1_load = load i12 %y_1_addr" [activation_accelerator.cpp:1343]   --->   Operation 27 'load' 'y_1_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 28 'getelementptr' 'x_2_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:1343]   --->   Operation 29 'load' 'x_2_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%y_2_addr = getelementptr i32 %y_2, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 30 'getelementptr' 'y_2_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%y_2_load = load i12 %y_2_addr" [activation_accelerator.cpp:1343]   --->   Operation 31 'load' 'y_2_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 32 'getelementptr' 'x_3_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%x_3_load = load i11 %x_3_addr" [activation_accelerator.cpp:1343]   --->   Operation 33 'load' 'x_3_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%y_3_addr = getelementptr i32 %y_3, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 34 'getelementptr' 'y_3_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%y_3_load = load i12 %y_3_addr" [activation_accelerator.cpp:1343]   --->   Operation 35 'load' 'y_3_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 36 'getelementptr' 'x_4_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:1343]   --->   Operation 37 'load' 'x_4_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%y_4_addr = getelementptr i32 %y_4, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 38 'getelementptr' 'y_4_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%y_4_load = load i12 %y_4_addr" [activation_accelerator.cpp:1343]   --->   Operation 39 'load' 'y_4_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 40 'getelementptr' 'x_5_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%x_5_load = load i11 %x_5_addr" [activation_accelerator.cpp:1343]   --->   Operation 41 'load' 'x_5_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%y_5_addr = getelementptr i32 %y_5, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 42 'getelementptr' 'y_5_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%y_5_load = load i12 %y_5_addr" [activation_accelerator.cpp:1343]   --->   Operation 43 'load' 'y_5_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 44 'getelementptr' 'x_6_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:1343]   --->   Operation 45 'load' 'x_6_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%y_6_addr = getelementptr i32 %y_6, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 46 'getelementptr' 'y_6_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%y_6_load = load i12 %y_6_addr" [activation_accelerator.cpp:1343]   --->   Operation 47 'load' 'y_6_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 48 'getelementptr' 'x_7_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%x_7_load = load i11 %x_7_addr" [activation_accelerator.cpp:1343]   --->   Operation 49 'load' 'x_7_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%y_7_addr = getelementptr i32 %y_7, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 50 'getelementptr' 'y_7_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%y_7_load = load i12 %y_7_addr" [activation_accelerator.cpp:1343]   --->   Operation 51 'load' 'y_7_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 52 'getelementptr' 'x_8_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:1343]   --->   Operation 53 'load' 'x_8_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%y_8_addr = getelementptr i32 %y_8, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 54 'getelementptr' 'y_8_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%y_8_load = load i12 %y_8_addr" [activation_accelerator.cpp:1343]   --->   Operation 55 'load' 'y_8_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 56 'getelementptr' 'x_9_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%x_9_load = load i11 %x_9_addr" [activation_accelerator.cpp:1343]   --->   Operation 57 'load' 'x_9_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%y_9_addr = getelementptr i32 %y_9, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 58 'getelementptr' 'y_9_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%y_9_load = load i12 %y_9_addr" [activation_accelerator.cpp:1343]   --->   Operation 59 'load' 'y_9_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 60 'getelementptr' 'x_10_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:1343]   --->   Operation 61 'load' 'x_10_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%y_10_addr = getelementptr i32 %y_10, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 62 'getelementptr' 'y_10_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%y_10_load = load i12 %y_10_addr" [activation_accelerator.cpp:1343]   --->   Operation 63 'load' 'y_10_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 64 'getelementptr' 'x_11_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%x_11_load = load i11 %x_11_addr" [activation_accelerator.cpp:1343]   --->   Operation 65 'load' 'x_11_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%y_11_addr = getelementptr i32 %y_11, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 66 'getelementptr' 'y_11_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%y_11_load = load i12 %y_11_addr" [activation_accelerator.cpp:1343]   --->   Operation 67 'load' 'y_11_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 68 'getelementptr' 'x_12_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:1343]   --->   Operation 69 'load' 'x_12_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%y_12_addr = getelementptr i32 %y_12, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 70 'getelementptr' 'y_12_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%y_12_load = load i12 %y_12_addr" [activation_accelerator.cpp:1343]   --->   Operation 71 'load' 'y_12_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 72 'getelementptr' 'x_13_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (1.23ns)   --->   "%x_13_load = load i11 %x_13_addr" [activation_accelerator.cpp:1343]   --->   Operation 73 'load' 'x_13_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%y_13_addr = getelementptr i32 %y_13, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 74 'getelementptr' 'y_13_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (1.23ns)   --->   "%y_13_load = load i12 %y_13_addr" [activation_accelerator.cpp:1343]   --->   Operation 75 'load' 'y_13_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 76 'getelementptr' 'x_14_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:1343]   --->   Operation 77 'load' 'x_14_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%y_14_addr = getelementptr i32 %y_14, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 78 'getelementptr' 'y_14_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (1.23ns)   --->   "%y_14_load = load i12 %y_14_addr" [activation_accelerator.cpp:1343]   --->   Operation 79 'load' 'y_14_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 80 'getelementptr' 'x_15_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (1.23ns)   --->   "%x_15_load = load i11 %x_15_addr" [activation_accelerator.cpp:1343]   --->   Operation 81 'load' 'x_15_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%y_15_addr = getelementptr i32 %y_15, i64 0, i64 %zext_ln1343_1" [activation_accelerator.cpp:1343]   --->   Operation 82 'getelementptr' 'y_15_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (1.23ns)   --->   "%y_15_load = load i12 %y_15_addr" [activation_accelerator.cpp:1343]   --->   Operation 83 'load' 'y_15_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%x_16_addr = getelementptr i32 %x_16, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 84 'getelementptr' 'x_16_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (1.23ns)   --->   "%x_16_load = load i11 %x_16_addr" [activation_accelerator.cpp:1343]   --->   Operation 85 'load' 'x_16_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln1343 = or i12 %lshr_ln1343_1, i12 1" [activation_accelerator.cpp:1343]   --->   Operation 86 'or' 'or_ln1343' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1343_2 = zext i12 %or_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 87 'zext' 'zext_ln1343_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%y_0_addr_2 = getelementptr i32 %y_0, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 88 'getelementptr' 'y_0_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (1.23ns)   --->   "%y_0_load_2 = load i12 %y_0_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 89 'load' 'y_0_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%x_17_addr = getelementptr i32 %x_17, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 90 'getelementptr' 'x_17_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (1.23ns)   --->   "%x_17_load = load i11 %x_17_addr" [activation_accelerator.cpp:1343]   --->   Operation 91 'load' 'x_17_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%y_1_addr_2 = getelementptr i32 %y_1, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 92 'getelementptr' 'y_1_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (1.23ns)   --->   "%y_1_load_2 = load i12 %y_1_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 93 'load' 'y_1_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%x_18_addr = getelementptr i32 %x_18, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 94 'getelementptr' 'x_18_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (1.23ns)   --->   "%x_18_load = load i11 %x_18_addr" [activation_accelerator.cpp:1343]   --->   Operation 95 'load' 'x_18_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%y_2_addr_2 = getelementptr i32 %y_2, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 96 'getelementptr' 'y_2_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (1.23ns)   --->   "%y_2_load_2 = load i12 %y_2_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 97 'load' 'y_2_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%x_19_addr = getelementptr i32 %x_19, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 98 'getelementptr' 'x_19_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (1.23ns)   --->   "%x_19_load = load i11 %x_19_addr" [activation_accelerator.cpp:1343]   --->   Operation 99 'load' 'x_19_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%y_3_addr_2 = getelementptr i32 %y_3, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 100 'getelementptr' 'y_3_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (1.23ns)   --->   "%y_3_load_2 = load i12 %y_3_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 101 'load' 'y_3_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%x_20_addr = getelementptr i32 %x_20, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 102 'getelementptr' 'x_20_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (1.23ns)   --->   "%x_20_load = load i11 %x_20_addr" [activation_accelerator.cpp:1343]   --->   Operation 103 'load' 'x_20_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%y_4_addr_2 = getelementptr i32 %y_4, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 104 'getelementptr' 'y_4_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (1.23ns)   --->   "%y_4_load_2 = load i12 %y_4_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 105 'load' 'y_4_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%x_21_addr = getelementptr i32 %x_21, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 106 'getelementptr' 'x_21_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (1.23ns)   --->   "%x_21_load = load i11 %x_21_addr" [activation_accelerator.cpp:1343]   --->   Operation 107 'load' 'x_21_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%y_5_addr_2 = getelementptr i32 %y_5, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 108 'getelementptr' 'y_5_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%y_5_load_2 = load i12 %y_5_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 109 'load' 'y_5_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%x_22_addr = getelementptr i32 %x_22, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 110 'getelementptr' 'x_22_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (1.23ns)   --->   "%x_22_load = load i11 %x_22_addr" [activation_accelerator.cpp:1343]   --->   Operation 111 'load' 'x_22_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%y_6_addr_2 = getelementptr i32 %y_6, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 112 'getelementptr' 'y_6_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (1.23ns)   --->   "%y_6_load_2 = load i12 %y_6_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 113 'load' 'y_6_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%x_23_addr = getelementptr i32 %x_23, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 114 'getelementptr' 'x_23_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 115 [2/2] (1.23ns)   --->   "%x_23_load = load i11 %x_23_addr" [activation_accelerator.cpp:1343]   --->   Operation 115 'load' 'x_23_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%y_7_addr_2 = getelementptr i32 %y_7, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 116 'getelementptr' 'y_7_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (1.23ns)   --->   "%y_7_load_2 = load i12 %y_7_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 117 'load' 'y_7_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%x_24_addr = getelementptr i32 %x_24, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 118 'getelementptr' 'x_24_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (1.23ns)   --->   "%x_24_load = load i11 %x_24_addr" [activation_accelerator.cpp:1343]   --->   Operation 119 'load' 'x_24_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%y_8_addr_2 = getelementptr i32 %y_8, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 120 'getelementptr' 'y_8_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (1.23ns)   --->   "%y_8_load_2 = load i12 %y_8_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 121 'load' 'y_8_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%x_25_addr = getelementptr i32 %x_25, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 122 'getelementptr' 'x_25_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (1.23ns)   --->   "%x_25_load = load i11 %x_25_addr" [activation_accelerator.cpp:1343]   --->   Operation 123 'load' 'x_25_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%y_9_addr_2 = getelementptr i32 %y_9, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 124 'getelementptr' 'y_9_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (1.23ns)   --->   "%y_9_load_2 = load i12 %y_9_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 125 'load' 'y_9_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%x_26_addr = getelementptr i32 %x_26, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 126 'getelementptr' 'x_26_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 127 [2/2] (1.23ns)   --->   "%x_26_load = load i11 %x_26_addr" [activation_accelerator.cpp:1343]   --->   Operation 127 'load' 'x_26_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%y_10_addr_2 = getelementptr i32 %y_10, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 128 'getelementptr' 'y_10_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 129 [2/2] (1.23ns)   --->   "%y_10_load_2 = load i12 %y_10_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 129 'load' 'y_10_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%x_27_addr = getelementptr i32 %x_27, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 130 'getelementptr' 'x_27_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 131 [2/2] (1.23ns)   --->   "%x_27_load = load i11 %x_27_addr" [activation_accelerator.cpp:1343]   --->   Operation 131 'load' 'x_27_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%y_11_addr_2 = getelementptr i32 %y_11, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 132 'getelementptr' 'y_11_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 133 [2/2] (1.23ns)   --->   "%y_11_load_2 = load i12 %y_11_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 133 'load' 'y_11_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%x_28_addr = getelementptr i32 %x_28, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 134 'getelementptr' 'x_28_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 135 [2/2] (1.23ns)   --->   "%x_28_load = load i11 %x_28_addr" [activation_accelerator.cpp:1343]   --->   Operation 135 'load' 'x_28_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%y_12_addr_2 = getelementptr i32 %y_12, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 136 'getelementptr' 'y_12_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (1.23ns)   --->   "%y_12_load_2 = load i12 %y_12_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 137 'load' 'y_12_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%x_29_addr = getelementptr i32 %x_29, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 138 'getelementptr' 'x_29_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 139 [2/2] (1.23ns)   --->   "%x_29_load = load i11 %x_29_addr" [activation_accelerator.cpp:1343]   --->   Operation 139 'load' 'x_29_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%y_13_addr_2 = getelementptr i32 %y_13, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 140 'getelementptr' 'y_13_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 141 [2/2] (1.23ns)   --->   "%y_13_load_2 = load i12 %y_13_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 141 'load' 'y_13_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%x_30_addr = getelementptr i32 %x_30, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 142 'getelementptr' 'x_30_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 143 [2/2] (1.23ns)   --->   "%x_30_load = load i11 %x_30_addr" [activation_accelerator.cpp:1343]   --->   Operation 143 'load' 'x_30_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%y_14_addr_2 = getelementptr i32 %y_14, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 144 'getelementptr' 'y_14_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 145 [2/2] (1.23ns)   --->   "%y_14_load_2 = load i12 %y_14_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 145 'load' 'y_14_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%x_31_addr = getelementptr i32 %x_31, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1343]   --->   Operation 146 'getelementptr' 'x_31_addr' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 147 [2/2] (1.23ns)   --->   "%x_31_load = load i11 %x_31_addr" [activation_accelerator.cpp:1343]   --->   Operation 147 'load' 'x_31_load' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%y_15_addr_2 = getelementptr i32 %y_15, i64 0, i64 %zext_ln1343_2" [activation_accelerator.cpp:1343]   --->   Operation 148 'getelementptr' 'y_15_addr_2' <Predicate = (icmp_ln1335)> <Delay = 0.00>
ST_1 : Operation 149 [2/2] (1.23ns)   --->   "%y_15_load_2 = load i12 %y_15_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 149 'load' 'y_15_load_2' <Predicate = (icmp_ln1335)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 150 [1/1] (0.85ns)   --->   "%add_ln1335 = add i16 %i, i16 32" [activation_accelerator.cpp:1335]   --->   Operation 150 'add' 'add_ln1335' <Predicate = (icmp_ln1335)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln1335 = store i16 %add_ln1335, i16 %idx" [activation_accelerator.cpp:1335]   --->   Operation 151 'store' 'store_ln1335' <Predicate = (icmp_ln1335)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 152 [1/2] (1.23ns)   --->   "%x_0_load = load i11 %x_0_addr" [activation_accelerator.cpp:1343]   --->   Operation 152 'load' 'x_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 153 [1/2] (1.23ns)   --->   "%y_0_load = load i12 %y_0_addr" [activation_accelerator.cpp:1343]   --->   Operation 153 'load' 'y_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 154 [1/2] (1.23ns)   --->   "%x_1_load = load i11 %x_1_addr" [activation_accelerator.cpp:1343]   --->   Operation 154 'load' 'x_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 155 [1/2] (1.23ns)   --->   "%y_1_load = load i12 %y_1_addr" [activation_accelerator.cpp:1343]   --->   Operation 155 'load' 'y_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 156 [1/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:1343]   --->   Operation 156 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 157 [1/2] (1.23ns)   --->   "%y_2_load = load i12 %y_2_addr" [activation_accelerator.cpp:1343]   --->   Operation 157 'load' 'y_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 158 [1/2] (1.23ns)   --->   "%x_3_load = load i11 %x_3_addr" [activation_accelerator.cpp:1343]   --->   Operation 158 'load' 'x_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 159 [1/2] (1.23ns)   --->   "%y_3_load = load i12 %y_3_addr" [activation_accelerator.cpp:1343]   --->   Operation 159 'load' 'y_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 160 [1/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:1343]   --->   Operation 160 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 161 [1/2] (1.23ns)   --->   "%y_4_load = load i12 %y_4_addr" [activation_accelerator.cpp:1343]   --->   Operation 161 'load' 'y_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 162 [1/2] (1.23ns)   --->   "%x_5_load = load i11 %x_5_addr" [activation_accelerator.cpp:1343]   --->   Operation 162 'load' 'x_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 163 [1/2] (1.23ns)   --->   "%y_5_load = load i12 %y_5_addr" [activation_accelerator.cpp:1343]   --->   Operation 163 'load' 'y_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 164 [1/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:1343]   --->   Operation 164 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 165 [1/2] (1.23ns)   --->   "%y_6_load = load i12 %y_6_addr" [activation_accelerator.cpp:1343]   --->   Operation 165 'load' 'y_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 166 [1/2] (1.23ns)   --->   "%x_7_load = load i11 %x_7_addr" [activation_accelerator.cpp:1343]   --->   Operation 166 'load' 'x_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 167 [1/2] (1.23ns)   --->   "%y_7_load = load i12 %y_7_addr" [activation_accelerator.cpp:1343]   --->   Operation 167 'load' 'y_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 168 [1/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:1343]   --->   Operation 168 'load' 'x_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 169 [1/2] (1.23ns)   --->   "%y_8_load = load i12 %y_8_addr" [activation_accelerator.cpp:1343]   --->   Operation 169 'load' 'y_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 170 [1/2] (1.23ns)   --->   "%x_9_load = load i11 %x_9_addr" [activation_accelerator.cpp:1343]   --->   Operation 170 'load' 'x_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 171 [1/2] (1.23ns)   --->   "%y_9_load = load i12 %y_9_addr" [activation_accelerator.cpp:1343]   --->   Operation 171 'load' 'y_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 172 [1/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:1343]   --->   Operation 172 'load' 'x_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 173 [1/2] (1.23ns)   --->   "%y_10_load = load i12 %y_10_addr" [activation_accelerator.cpp:1343]   --->   Operation 173 'load' 'y_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 174 [1/2] (1.23ns)   --->   "%x_11_load = load i11 %x_11_addr" [activation_accelerator.cpp:1343]   --->   Operation 174 'load' 'x_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 175 [1/2] (1.23ns)   --->   "%y_11_load = load i12 %y_11_addr" [activation_accelerator.cpp:1343]   --->   Operation 175 'load' 'y_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 176 [1/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:1343]   --->   Operation 176 'load' 'x_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 177 [1/2] (1.23ns)   --->   "%y_12_load = load i12 %y_12_addr" [activation_accelerator.cpp:1343]   --->   Operation 177 'load' 'y_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 178 [1/2] (1.23ns)   --->   "%x_13_load = load i11 %x_13_addr" [activation_accelerator.cpp:1343]   --->   Operation 178 'load' 'x_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 179 [1/2] (1.23ns)   --->   "%y_13_load = load i12 %y_13_addr" [activation_accelerator.cpp:1343]   --->   Operation 179 'load' 'y_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 180 [1/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:1343]   --->   Operation 180 'load' 'x_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 181 [1/2] (1.23ns)   --->   "%y_14_load = load i12 %y_14_addr" [activation_accelerator.cpp:1343]   --->   Operation 181 'load' 'y_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 182 [1/2] (1.23ns)   --->   "%x_15_load = load i11 %x_15_addr" [activation_accelerator.cpp:1343]   --->   Operation 182 'load' 'x_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 183 [1/2] (1.23ns)   --->   "%y_15_load = load i12 %y_15_addr" [activation_accelerator.cpp:1343]   --->   Operation 183 'load' 'y_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 184 [1/2] (1.23ns)   --->   "%x_16_load = load i11 %x_16_addr" [activation_accelerator.cpp:1343]   --->   Operation 184 'load' 'x_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 185 [1/2] (1.23ns)   --->   "%y_0_load_2 = load i12 %y_0_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 185 'load' 'y_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 186 [1/2] (1.23ns)   --->   "%x_17_load = load i11 %x_17_addr" [activation_accelerator.cpp:1343]   --->   Operation 186 'load' 'x_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 187 [1/2] (1.23ns)   --->   "%y_1_load_2 = load i12 %y_1_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 187 'load' 'y_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 188 [1/2] (1.23ns)   --->   "%x_18_load = load i11 %x_18_addr" [activation_accelerator.cpp:1343]   --->   Operation 188 'load' 'x_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 189 [1/2] (1.23ns)   --->   "%y_2_load_2 = load i12 %y_2_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 189 'load' 'y_2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 190 [1/2] (1.23ns)   --->   "%x_19_load = load i11 %x_19_addr" [activation_accelerator.cpp:1343]   --->   Operation 190 'load' 'x_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 191 [1/2] (1.23ns)   --->   "%y_3_load_2 = load i12 %y_3_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 191 'load' 'y_3_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 192 [1/2] (1.23ns)   --->   "%x_20_load = load i11 %x_20_addr" [activation_accelerator.cpp:1343]   --->   Operation 192 'load' 'x_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 193 [1/2] (1.23ns)   --->   "%y_4_load_2 = load i12 %y_4_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 193 'load' 'y_4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 194 [1/2] (1.23ns)   --->   "%x_21_load = load i11 %x_21_addr" [activation_accelerator.cpp:1343]   --->   Operation 194 'load' 'x_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 195 [1/2] (1.23ns)   --->   "%y_5_load_2 = load i12 %y_5_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 195 'load' 'y_5_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 196 [1/2] (1.23ns)   --->   "%x_22_load = load i11 %x_22_addr" [activation_accelerator.cpp:1343]   --->   Operation 196 'load' 'x_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 197 [1/2] (1.23ns)   --->   "%y_6_load_2 = load i12 %y_6_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 197 'load' 'y_6_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 198 [1/2] (1.23ns)   --->   "%x_23_load = load i11 %x_23_addr" [activation_accelerator.cpp:1343]   --->   Operation 198 'load' 'x_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 199 [1/2] (1.23ns)   --->   "%y_7_load_2 = load i12 %y_7_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 199 'load' 'y_7_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 200 [1/2] (1.23ns)   --->   "%x_24_load = load i11 %x_24_addr" [activation_accelerator.cpp:1343]   --->   Operation 200 'load' 'x_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 201 [1/2] (1.23ns)   --->   "%y_8_load_2 = load i12 %y_8_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 201 'load' 'y_8_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 202 [1/2] (1.23ns)   --->   "%x_25_load = load i11 %x_25_addr" [activation_accelerator.cpp:1343]   --->   Operation 202 'load' 'x_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 203 [1/2] (1.23ns)   --->   "%y_9_load_2 = load i12 %y_9_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 203 'load' 'y_9_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 204 [1/2] (1.23ns)   --->   "%x_26_load = load i11 %x_26_addr" [activation_accelerator.cpp:1343]   --->   Operation 204 'load' 'x_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 205 [1/2] (1.23ns)   --->   "%y_10_load_2 = load i12 %y_10_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 205 'load' 'y_10_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 206 [1/2] (1.23ns)   --->   "%x_27_load = load i11 %x_27_addr" [activation_accelerator.cpp:1343]   --->   Operation 206 'load' 'x_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 207 [1/2] (1.23ns)   --->   "%y_11_load_2 = load i12 %y_11_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 207 'load' 'y_11_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 208 [1/2] (1.23ns)   --->   "%x_28_load = load i11 %x_28_addr" [activation_accelerator.cpp:1343]   --->   Operation 208 'load' 'x_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 209 [1/2] (1.23ns)   --->   "%y_12_load_2 = load i12 %y_12_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 209 'load' 'y_12_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 210 [1/2] (1.23ns)   --->   "%x_29_load = load i11 %x_29_addr" [activation_accelerator.cpp:1343]   --->   Operation 210 'load' 'x_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 211 [1/2] (1.23ns)   --->   "%y_13_load_2 = load i12 %y_13_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 211 'load' 'y_13_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 212 [1/2] (1.23ns)   --->   "%x_30_load = load i11 %x_30_addr" [activation_accelerator.cpp:1343]   --->   Operation 212 'load' 'x_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 213 [1/2] (1.23ns)   --->   "%y_14_load_2 = load i12 %y_14_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 213 'load' 'y_14_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 214 [1/2] (1.23ns)   --->   "%x_31_load = load i11 %x_31_addr" [activation_accelerator.cpp:1343]   --->   Operation 214 'load' 'x_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 215 [1/2] (1.23ns)   --->   "%y_15_load_2 = load i12 %y_15_addr_2" [activation_accelerator.cpp:1343]   --->   Operation 215 'load' 'y_15_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 216 [3/3] (7.01ns)   --->   "%mut = fmul i32 %x_0_load, i32 %y_0_load" [activation_accelerator.cpp:1343]   --->   Operation 216 'fmul' 'mut' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [3/3] (7.01ns)   --->   "%mut_1 = fmul i32 %x_1_load, i32 %y_1_load" [activation_accelerator.cpp:1343]   --->   Operation 217 'fmul' 'mut_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [3/3] (7.01ns)   --->   "%mut_2 = fmul i32 %x_2_load, i32 %y_2_load" [activation_accelerator.cpp:1343]   --->   Operation 218 'fmul' 'mut_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [3/3] (7.01ns)   --->   "%mut_3 = fmul i32 %x_3_load, i32 %y_3_load" [activation_accelerator.cpp:1343]   --->   Operation 219 'fmul' 'mut_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [3/3] (7.01ns)   --->   "%mut_4 = fmul i32 %x_4_load, i32 %y_4_load" [activation_accelerator.cpp:1343]   --->   Operation 220 'fmul' 'mut_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [3/3] (7.01ns)   --->   "%mut_5 = fmul i32 %x_5_load, i32 %y_5_load" [activation_accelerator.cpp:1343]   --->   Operation 221 'fmul' 'mut_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [3/3] (7.01ns)   --->   "%mut_6 = fmul i32 %x_6_load, i32 %y_6_load" [activation_accelerator.cpp:1343]   --->   Operation 222 'fmul' 'mut_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [3/3] (7.01ns)   --->   "%mut_7 = fmul i32 %x_7_load, i32 %y_7_load" [activation_accelerator.cpp:1343]   --->   Operation 223 'fmul' 'mut_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [3/3] (7.01ns)   --->   "%mut_8 = fmul i32 %x_8_load, i32 %y_8_load" [activation_accelerator.cpp:1343]   --->   Operation 224 'fmul' 'mut_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [3/3] (7.01ns)   --->   "%mut_9 = fmul i32 %x_9_load, i32 %y_9_load" [activation_accelerator.cpp:1343]   --->   Operation 225 'fmul' 'mut_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [3/3] (7.01ns)   --->   "%mut_10 = fmul i32 %x_10_load, i32 %y_10_load" [activation_accelerator.cpp:1343]   --->   Operation 226 'fmul' 'mut_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [3/3] (7.01ns)   --->   "%mut_11 = fmul i32 %x_11_load, i32 %y_11_load" [activation_accelerator.cpp:1343]   --->   Operation 227 'fmul' 'mut_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [3/3] (7.01ns)   --->   "%mut_12 = fmul i32 %x_12_load, i32 %y_12_load" [activation_accelerator.cpp:1343]   --->   Operation 228 'fmul' 'mut_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [3/3] (7.01ns)   --->   "%mut_13 = fmul i32 %x_13_load, i32 %y_13_load" [activation_accelerator.cpp:1343]   --->   Operation 229 'fmul' 'mut_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [3/3] (7.01ns)   --->   "%mut_14 = fmul i32 %x_14_load, i32 %y_14_load" [activation_accelerator.cpp:1343]   --->   Operation 230 'fmul' 'mut_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [3/3] (7.01ns)   --->   "%mut_15 = fmul i32 %x_15_load, i32 %y_15_load" [activation_accelerator.cpp:1343]   --->   Operation 231 'fmul' 'mut_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [3/3] (7.01ns)   --->   "%mut_16 = fmul i32 %x_16_load, i32 %y_0_load_2" [activation_accelerator.cpp:1343]   --->   Operation 232 'fmul' 'mut_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [3/3] (7.01ns)   --->   "%mut_17 = fmul i32 %x_17_load, i32 %y_1_load_2" [activation_accelerator.cpp:1343]   --->   Operation 233 'fmul' 'mut_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [3/3] (7.01ns)   --->   "%mut_18 = fmul i32 %x_18_load, i32 %y_2_load_2" [activation_accelerator.cpp:1343]   --->   Operation 234 'fmul' 'mut_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [3/3] (7.01ns)   --->   "%mut_19 = fmul i32 %x_19_load, i32 %y_3_load_2" [activation_accelerator.cpp:1343]   --->   Operation 235 'fmul' 'mut_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [3/3] (7.01ns)   --->   "%mut_20 = fmul i32 %x_20_load, i32 %y_4_load_2" [activation_accelerator.cpp:1343]   --->   Operation 236 'fmul' 'mut_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 237 [3/3] (7.01ns)   --->   "%mut_21 = fmul i32 %x_21_load, i32 %y_5_load_2" [activation_accelerator.cpp:1343]   --->   Operation 237 'fmul' 'mut_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [3/3] (7.01ns)   --->   "%mut_22 = fmul i32 %x_22_load, i32 %y_6_load_2" [activation_accelerator.cpp:1343]   --->   Operation 238 'fmul' 'mut_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [3/3] (7.01ns)   --->   "%mut_23 = fmul i32 %x_23_load, i32 %y_7_load_2" [activation_accelerator.cpp:1343]   --->   Operation 239 'fmul' 'mut_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [3/3] (7.01ns)   --->   "%mut_24 = fmul i32 %x_24_load, i32 %y_8_load_2" [activation_accelerator.cpp:1343]   --->   Operation 240 'fmul' 'mut_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [3/3] (7.01ns)   --->   "%mut_25 = fmul i32 %x_25_load, i32 %y_9_load_2" [activation_accelerator.cpp:1343]   --->   Operation 241 'fmul' 'mut_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [3/3] (7.01ns)   --->   "%mut_26 = fmul i32 %x_26_load, i32 %y_10_load_2" [activation_accelerator.cpp:1343]   --->   Operation 242 'fmul' 'mut_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [3/3] (7.01ns)   --->   "%mut_27 = fmul i32 %x_27_load, i32 %y_11_load_2" [activation_accelerator.cpp:1343]   --->   Operation 243 'fmul' 'mut_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [3/3] (7.01ns)   --->   "%mut_28 = fmul i32 %x_28_load, i32 %y_12_load_2" [activation_accelerator.cpp:1343]   --->   Operation 244 'fmul' 'mut_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [3/3] (7.01ns)   --->   "%mut_29 = fmul i32 %x_29_load, i32 %y_13_load_2" [activation_accelerator.cpp:1343]   --->   Operation 245 'fmul' 'mut_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [3/3] (7.01ns)   --->   "%mut_30 = fmul i32 %x_30_load, i32 %y_14_load_2" [activation_accelerator.cpp:1343]   --->   Operation 246 'fmul' 'mut_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [3/3] (7.01ns)   --->   "%mut_31 = fmul i32 %x_31_load, i32 %y_15_load_2" [activation_accelerator.cpp:1343]   --->   Operation 247 'fmul' 'mut_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 248 [2/3] (7.01ns)   --->   "%mut = fmul i32 %x_0_load, i32 %y_0_load" [activation_accelerator.cpp:1343]   --->   Operation 248 'fmul' 'mut' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [2/3] (7.01ns)   --->   "%mut_1 = fmul i32 %x_1_load, i32 %y_1_load" [activation_accelerator.cpp:1343]   --->   Operation 249 'fmul' 'mut_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [2/3] (7.01ns)   --->   "%mut_2 = fmul i32 %x_2_load, i32 %y_2_load" [activation_accelerator.cpp:1343]   --->   Operation 250 'fmul' 'mut_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [2/3] (7.01ns)   --->   "%mut_3 = fmul i32 %x_3_load, i32 %y_3_load" [activation_accelerator.cpp:1343]   --->   Operation 251 'fmul' 'mut_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [2/3] (7.01ns)   --->   "%mut_4 = fmul i32 %x_4_load, i32 %y_4_load" [activation_accelerator.cpp:1343]   --->   Operation 252 'fmul' 'mut_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [2/3] (7.01ns)   --->   "%mut_5 = fmul i32 %x_5_load, i32 %y_5_load" [activation_accelerator.cpp:1343]   --->   Operation 253 'fmul' 'mut_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [2/3] (7.01ns)   --->   "%mut_6 = fmul i32 %x_6_load, i32 %y_6_load" [activation_accelerator.cpp:1343]   --->   Operation 254 'fmul' 'mut_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [2/3] (7.01ns)   --->   "%mut_7 = fmul i32 %x_7_load, i32 %y_7_load" [activation_accelerator.cpp:1343]   --->   Operation 255 'fmul' 'mut_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [2/3] (7.01ns)   --->   "%mut_8 = fmul i32 %x_8_load, i32 %y_8_load" [activation_accelerator.cpp:1343]   --->   Operation 256 'fmul' 'mut_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [2/3] (7.01ns)   --->   "%mut_9 = fmul i32 %x_9_load, i32 %y_9_load" [activation_accelerator.cpp:1343]   --->   Operation 257 'fmul' 'mut_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [2/3] (7.01ns)   --->   "%mut_10 = fmul i32 %x_10_load, i32 %y_10_load" [activation_accelerator.cpp:1343]   --->   Operation 258 'fmul' 'mut_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [2/3] (7.01ns)   --->   "%mut_11 = fmul i32 %x_11_load, i32 %y_11_load" [activation_accelerator.cpp:1343]   --->   Operation 259 'fmul' 'mut_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [2/3] (7.01ns)   --->   "%mut_12 = fmul i32 %x_12_load, i32 %y_12_load" [activation_accelerator.cpp:1343]   --->   Operation 260 'fmul' 'mut_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [2/3] (7.01ns)   --->   "%mut_13 = fmul i32 %x_13_load, i32 %y_13_load" [activation_accelerator.cpp:1343]   --->   Operation 261 'fmul' 'mut_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [2/3] (7.01ns)   --->   "%mut_14 = fmul i32 %x_14_load, i32 %y_14_load" [activation_accelerator.cpp:1343]   --->   Operation 262 'fmul' 'mut_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [2/3] (7.01ns)   --->   "%mut_15 = fmul i32 %x_15_load, i32 %y_15_load" [activation_accelerator.cpp:1343]   --->   Operation 263 'fmul' 'mut_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [2/3] (7.01ns)   --->   "%mut_16 = fmul i32 %x_16_load, i32 %y_0_load_2" [activation_accelerator.cpp:1343]   --->   Operation 264 'fmul' 'mut_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [2/3] (7.01ns)   --->   "%mut_17 = fmul i32 %x_17_load, i32 %y_1_load_2" [activation_accelerator.cpp:1343]   --->   Operation 265 'fmul' 'mut_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [2/3] (7.01ns)   --->   "%mut_18 = fmul i32 %x_18_load, i32 %y_2_load_2" [activation_accelerator.cpp:1343]   --->   Operation 266 'fmul' 'mut_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [2/3] (7.01ns)   --->   "%mut_19 = fmul i32 %x_19_load, i32 %y_3_load_2" [activation_accelerator.cpp:1343]   --->   Operation 267 'fmul' 'mut_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [2/3] (7.01ns)   --->   "%mut_20 = fmul i32 %x_20_load, i32 %y_4_load_2" [activation_accelerator.cpp:1343]   --->   Operation 268 'fmul' 'mut_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [2/3] (7.01ns)   --->   "%mut_21 = fmul i32 %x_21_load, i32 %y_5_load_2" [activation_accelerator.cpp:1343]   --->   Operation 269 'fmul' 'mut_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [2/3] (7.01ns)   --->   "%mut_22 = fmul i32 %x_22_load, i32 %y_6_load_2" [activation_accelerator.cpp:1343]   --->   Operation 270 'fmul' 'mut_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [2/3] (7.01ns)   --->   "%mut_23 = fmul i32 %x_23_load, i32 %y_7_load_2" [activation_accelerator.cpp:1343]   --->   Operation 271 'fmul' 'mut_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [2/3] (7.01ns)   --->   "%mut_24 = fmul i32 %x_24_load, i32 %y_8_load_2" [activation_accelerator.cpp:1343]   --->   Operation 272 'fmul' 'mut_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [2/3] (7.01ns)   --->   "%mut_25 = fmul i32 %x_25_load, i32 %y_9_load_2" [activation_accelerator.cpp:1343]   --->   Operation 273 'fmul' 'mut_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [2/3] (7.01ns)   --->   "%mut_26 = fmul i32 %x_26_load, i32 %y_10_load_2" [activation_accelerator.cpp:1343]   --->   Operation 274 'fmul' 'mut_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [2/3] (7.01ns)   --->   "%mut_27 = fmul i32 %x_27_load, i32 %y_11_load_2" [activation_accelerator.cpp:1343]   --->   Operation 275 'fmul' 'mut_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 276 [2/3] (7.01ns)   --->   "%mut_28 = fmul i32 %x_28_load, i32 %y_12_load_2" [activation_accelerator.cpp:1343]   --->   Operation 276 'fmul' 'mut_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [2/3] (7.01ns)   --->   "%mut_29 = fmul i32 %x_29_load, i32 %y_13_load_2" [activation_accelerator.cpp:1343]   --->   Operation 277 'fmul' 'mut_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [2/3] (7.01ns)   --->   "%mut_30 = fmul i32 %x_30_load, i32 %y_14_load_2" [activation_accelerator.cpp:1343]   --->   Operation 278 'fmul' 'mut_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [2/3] (7.01ns)   --->   "%mut_31 = fmul i32 %x_31_load, i32 %y_15_load_2" [activation_accelerator.cpp:1343]   --->   Operation 279 'fmul' 'mut_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 280 [1/3] (7.01ns)   --->   "%mut = fmul i32 %x_0_load, i32 %y_0_load" [activation_accelerator.cpp:1343]   --->   Operation 280 'fmul' 'mut' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln1346 = bitcast i32 %mut" [activation_accelerator.cpp:1346]   --->   Operation 281 'bitcast' 'bitcast_ln1346' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 282 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/3] (7.01ns)   --->   "%mut_1 = fmul i32 %x_1_load, i32 %y_1_load" [activation_accelerator.cpp:1343]   --->   Operation 283 'fmul' 'mut_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln1346_1 = bitcast i32 %mut_1" [activation_accelerator.cpp:1346]   --->   Operation 284 'bitcast' 'bitcast_ln1346_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln1346_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_1, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 285 'partselect' 'trunc_ln1346_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/3] (7.01ns)   --->   "%mut_2 = fmul i32 %x_2_load, i32 %y_2_load" [activation_accelerator.cpp:1343]   --->   Operation 286 'fmul' 'mut_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%bitcast_ln1346_2 = bitcast i32 %mut_2" [activation_accelerator.cpp:1346]   --->   Operation 287 'bitcast' 'bitcast_ln1346_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln1346_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_2, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 288 'partselect' 'trunc_ln1346_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [1/3] (7.01ns)   --->   "%mut_3 = fmul i32 %x_3_load, i32 %y_3_load" [activation_accelerator.cpp:1343]   --->   Operation 289 'fmul' 'mut_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln1346_3 = bitcast i32 %mut_3" [activation_accelerator.cpp:1346]   --->   Operation 290 'bitcast' 'bitcast_ln1346_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln1346_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_3, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 291 'partselect' 'trunc_ln1346_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [1/3] (7.01ns)   --->   "%mut_4 = fmul i32 %x_4_load, i32 %y_4_load" [activation_accelerator.cpp:1343]   --->   Operation 292 'fmul' 'mut_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln1346_4 = bitcast i32 %mut_4" [activation_accelerator.cpp:1346]   --->   Operation 293 'bitcast' 'bitcast_ln1346_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln1346_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_4, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 294 'partselect' 'trunc_ln1346_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 295 [1/3] (7.01ns)   --->   "%mut_5 = fmul i32 %x_5_load, i32 %y_5_load" [activation_accelerator.cpp:1343]   --->   Operation 295 'fmul' 'mut_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%bitcast_ln1346_5 = bitcast i32 %mut_5" [activation_accelerator.cpp:1346]   --->   Operation 296 'bitcast' 'bitcast_ln1346_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln1346_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_5, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 297 'partselect' 'trunc_ln1346_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/3] (7.01ns)   --->   "%mut_6 = fmul i32 %x_6_load, i32 %y_6_load" [activation_accelerator.cpp:1343]   --->   Operation 298 'fmul' 'mut_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln1346_6 = bitcast i32 %mut_6" [activation_accelerator.cpp:1346]   --->   Operation 299 'bitcast' 'bitcast_ln1346_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln1346_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_6, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 300 'partselect' 'trunc_ln1346_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [1/3] (7.01ns)   --->   "%mut_7 = fmul i32 %x_7_load, i32 %y_7_load" [activation_accelerator.cpp:1343]   --->   Operation 301 'fmul' 'mut_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln1346_7 = bitcast i32 %mut_7" [activation_accelerator.cpp:1346]   --->   Operation 302 'bitcast' 'bitcast_ln1346_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln1346_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_7, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 303 'partselect' 'trunc_ln1346_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [1/3] (7.01ns)   --->   "%mut_8 = fmul i32 %x_8_load, i32 %y_8_load" [activation_accelerator.cpp:1343]   --->   Operation 304 'fmul' 'mut_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln1346_8 = bitcast i32 %mut_8" [activation_accelerator.cpp:1346]   --->   Operation 305 'bitcast' 'bitcast_ln1346_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln1346_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_8, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 306 'partselect' 'trunc_ln1346_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/3] (7.01ns)   --->   "%mut_9 = fmul i32 %x_9_load, i32 %y_9_load" [activation_accelerator.cpp:1343]   --->   Operation 307 'fmul' 'mut_9' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln1346_9 = bitcast i32 %mut_9" [activation_accelerator.cpp:1346]   --->   Operation 308 'bitcast' 'bitcast_ln1346_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln1346_9 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_9, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 309 'partselect' 'trunc_ln1346_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 310 [1/3] (7.01ns)   --->   "%mut_10 = fmul i32 %x_10_load, i32 %y_10_load" [activation_accelerator.cpp:1343]   --->   Operation 310 'fmul' 'mut_10' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%bitcast_ln1346_10 = bitcast i32 %mut_10" [activation_accelerator.cpp:1346]   --->   Operation 311 'bitcast' 'bitcast_ln1346_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln1346_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_10, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 312 'partselect' 'trunc_ln1346_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 313 [1/3] (7.01ns)   --->   "%mut_11 = fmul i32 %x_11_load, i32 %y_11_load" [activation_accelerator.cpp:1343]   --->   Operation 313 'fmul' 'mut_11' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln1346_11 = bitcast i32 %mut_11" [activation_accelerator.cpp:1346]   --->   Operation 314 'bitcast' 'bitcast_ln1346_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln1346_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_11, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 315 'partselect' 'trunc_ln1346_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 316 [1/3] (7.01ns)   --->   "%mut_12 = fmul i32 %x_12_load, i32 %y_12_load" [activation_accelerator.cpp:1343]   --->   Operation 316 'fmul' 'mut_12' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln1346_12 = bitcast i32 %mut_12" [activation_accelerator.cpp:1346]   --->   Operation 317 'bitcast' 'bitcast_ln1346_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln1346_11 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_12, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 318 'partselect' 'trunc_ln1346_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [1/3] (7.01ns)   --->   "%mut_13 = fmul i32 %x_13_load, i32 %y_13_load" [activation_accelerator.cpp:1343]   --->   Operation 319 'fmul' 'mut_13' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%bitcast_ln1346_13 = bitcast i32 %mut_13" [activation_accelerator.cpp:1346]   --->   Operation 320 'bitcast' 'bitcast_ln1346_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln1346_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_13, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 321 'partselect' 'trunc_ln1346_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/3] (7.01ns)   --->   "%mut_14 = fmul i32 %x_14_load, i32 %y_14_load" [activation_accelerator.cpp:1343]   --->   Operation 322 'fmul' 'mut_14' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln1346_14 = bitcast i32 %mut_14" [activation_accelerator.cpp:1346]   --->   Operation 323 'bitcast' 'bitcast_ln1346_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln1346_13 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_14, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 324 'partselect' 'trunc_ln1346_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [1/3] (7.01ns)   --->   "%mut_15 = fmul i32 %x_15_load, i32 %y_15_load" [activation_accelerator.cpp:1343]   --->   Operation 325 'fmul' 'mut_15' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln1346_15 = bitcast i32 %mut_15" [activation_accelerator.cpp:1346]   --->   Operation 326 'bitcast' 'bitcast_ln1346_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln1346_14 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_15, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 327 'partselect' 'trunc_ln1346_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [1/3] (7.01ns)   --->   "%mut_16 = fmul i32 %x_16_load, i32 %y_0_load_2" [activation_accelerator.cpp:1343]   --->   Operation 328 'fmul' 'mut_16' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln1346_16 = bitcast i32 %mut_16" [activation_accelerator.cpp:1346]   --->   Operation 329 'bitcast' 'bitcast_ln1346_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln1346_15 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_16, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 330 'partselect' 'trunc_ln1346_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 331 [1/3] (7.01ns)   --->   "%mut_17 = fmul i32 %x_17_load, i32 %y_1_load_2" [activation_accelerator.cpp:1343]   --->   Operation 331 'fmul' 'mut_17' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%bitcast_ln1346_17 = bitcast i32 %mut_17" [activation_accelerator.cpp:1346]   --->   Operation 332 'bitcast' 'bitcast_ln1346_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln1346_16 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_17, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 333 'partselect' 'trunc_ln1346_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 334 [1/3] (7.01ns)   --->   "%mut_18 = fmul i32 %x_18_load, i32 %y_2_load_2" [activation_accelerator.cpp:1343]   --->   Operation 334 'fmul' 'mut_18' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln1346_18 = bitcast i32 %mut_18" [activation_accelerator.cpp:1346]   --->   Operation 335 'bitcast' 'bitcast_ln1346_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln1346_17 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_18, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 336 'partselect' 'trunc_ln1346_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 337 [1/3] (7.01ns)   --->   "%mut_19 = fmul i32 %x_19_load, i32 %y_3_load_2" [activation_accelerator.cpp:1343]   --->   Operation 337 'fmul' 'mut_19' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln1346_19 = bitcast i32 %mut_19" [activation_accelerator.cpp:1346]   --->   Operation 338 'bitcast' 'bitcast_ln1346_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln1346_18 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_19, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 339 'partselect' 'trunc_ln1346_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 340 [1/3] (7.01ns)   --->   "%mut_20 = fmul i32 %x_20_load, i32 %y_4_load_2" [activation_accelerator.cpp:1343]   --->   Operation 340 'fmul' 'mut_20' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%bitcast_ln1346_20 = bitcast i32 %mut_20" [activation_accelerator.cpp:1346]   --->   Operation 341 'bitcast' 'bitcast_ln1346_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln1346_19 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_20, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 342 'partselect' 'trunc_ln1346_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 343 [1/3] (7.01ns)   --->   "%mut_21 = fmul i32 %x_21_load, i32 %y_5_load_2" [activation_accelerator.cpp:1343]   --->   Operation 343 'fmul' 'mut_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%bitcast_ln1346_21 = bitcast i32 %mut_21" [activation_accelerator.cpp:1346]   --->   Operation 344 'bitcast' 'bitcast_ln1346_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln1346_20 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_21, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 345 'partselect' 'trunc_ln1346_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 346 [1/3] (7.01ns)   --->   "%mut_22 = fmul i32 %x_22_load, i32 %y_6_load_2" [activation_accelerator.cpp:1343]   --->   Operation 346 'fmul' 'mut_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%bitcast_ln1346_22 = bitcast i32 %mut_22" [activation_accelerator.cpp:1346]   --->   Operation 347 'bitcast' 'bitcast_ln1346_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln1346_21 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_22, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 348 'partselect' 'trunc_ln1346_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 349 [1/3] (7.01ns)   --->   "%mut_23 = fmul i32 %x_23_load, i32 %y_7_load_2" [activation_accelerator.cpp:1343]   --->   Operation 349 'fmul' 'mut_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln1346_23 = bitcast i32 %mut_23" [activation_accelerator.cpp:1346]   --->   Operation 350 'bitcast' 'bitcast_ln1346_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln1346_22 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_23, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 351 'partselect' 'trunc_ln1346_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 352 [1/3] (7.01ns)   --->   "%mut_24 = fmul i32 %x_24_load, i32 %y_8_load_2" [activation_accelerator.cpp:1343]   --->   Operation 352 'fmul' 'mut_24' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln1346_24 = bitcast i32 %mut_24" [activation_accelerator.cpp:1346]   --->   Operation 353 'bitcast' 'bitcast_ln1346_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln1346_23 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_24, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 354 'partselect' 'trunc_ln1346_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 355 [1/3] (7.01ns)   --->   "%mut_25 = fmul i32 %x_25_load, i32 %y_9_load_2" [activation_accelerator.cpp:1343]   --->   Operation 355 'fmul' 'mut_25' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%bitcast_ln1346_25 = bitcast i32 %mut_25" [activation_accelerator.cpp:1346]   --->   Operation 356 'bitcast' 'bitcast_ln1346_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln1346_24 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_25, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 357 'partselect' 'trunc_ln1346_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 358 [1/3] (7.01ns)   --->   "%mut_26 = fmul i32 %x_26_load, i32 %y_10_load_2" [activation_accelerator.cpp:1343]   --->   Operation 358 'fmul' 'mut_26' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%bitcast_ln1346_26 = bitcast i32 %mut_26" [activation_accelerator.cpp:1346]   --->   Operation 359 'bitcast' 'bitcast_ln1346_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln1346_25 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_26, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 360 'partselect' 'trunc_ln1346_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 361 [1/3] (7.01ns)   --->   "%mut_27 = fmul i32 %x_27_load, i32 %y_11_load_2" [activation_accelerator.cpp:1343]   --->   Operation 361 'fmul' 'mut_27' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln1346_27 = bitcast i32 %mut_27" [activation_accelerator.cpp:1346]   --->   Operation 362 'bitcast' 'bitcast_ln1346_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln1346_26 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_27, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 363 'partselect' 'trunc_ln1346_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 364 [1/3] (7.01ns)   --->   "%mut_28 = fmul i32 %x_28_load, i32 %y_12_load_2" [activation_accelerator.cpp:1343]   --->   Operation 364 'fmul' 'mut_28' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%bitcast_ln1346_28 = bitcast i32 %mut_28" [activation_accelerator.cpp:1346]   --->   Operation 365 'bitcast' 'bitcast_ln1346_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln1346_27 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_28, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 366 'partselect' 'trunc_ln1346_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 367 [1/3] (7.01ns)   --->   "%mut_29 = fmul i32 %x_29_load, i32 %y_13_load_2" [activation_accelerator.cpp:1343]   --->   Operation 367 'fmul' 'mut_29' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%bitcast_ln1346_29 = bitcast i32 %mut_29" [activation_accelerator.cpp:1346]   --->   Operation 368 'bitcast' 'bitcast_ln1346_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln1346_28 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_29, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 369 'partselect' 'trunc_ln1346_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 370 [1/3] (7.01ns)   --->   "%mut_30 = fmul i32 %x_30_load, i32 %y_14_load_2" [activation_accelerator.cpp:1343]   --->   Operation 370 'fmul' 'mut_30' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln1346_30 = bitcast i32 %mut_30" [activation_accelerator.cpp:1346]   --->   Operation 371 'bitcast' 'bitcast_ln1346_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln1346_29 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_30, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 372 'partselect' 'trunc_ln1346_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 373 [1/3] (7.01ns)   --->   "%mut_31 = fmul i32 %x_31_load, i32 %y_15_load_2" [activation_accelerator.cpp:1343]   --->   Operation 373 'fmul' 'mut_31' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%bitcast_ln1346_31 = bitcast i32 %mut_31" [activation_accelerator.cpp:1346]   --->   Operation 374 'bitcast' 'bitcast_ln1346_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln1346_30 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln1346_31, i32 16, i32 31" [activation_accelerator.cpp:1346]   --->   Operation 375 'partselect' 'trunc_ln1346_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%ret_ln1350 = ret" [activation_accelerator.cpp:1350]   --->   Operation 443 'ret' 'ret_ln1350' <Predicate = (!icmp_ln1335)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%specpipeline_ln1336 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [activation_accelerator.cpp:1336]   --->   Operation 376 'specpipeline' 'specpipeline_ln1336' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%specloopname_ln1335 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [activation_accelerator.cpp:1335]   --->   Operation 377 'specloopname' 'specloopname_ln1335' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 378 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln3, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80" [activation_accelerator.cpp:1346]   --->   Operation 379 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 380 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_1, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_81" [activation_accelerator.cpp:1346]   --->   Operation 381 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 382 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_2, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_82" [activation_accelerator.cpp:1346]   --->   Operation 383 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 384 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_3, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_83" [activation_accelerator.cpp:1346]   --->   Operation 385 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 386 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_4, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_84" [activation_accelerator.cpp:1346]   --->   Operation 387 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 388 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 389 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_5, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_85" [activation_accelerator.cpp:1346]   --->   Operation 389 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 390 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 391 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_6, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_86" [activation_accelerator.cpp:1346]   --->   Operation 391 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 392 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_7, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_87" [activation_accelerator.cpp:1346]   --->   Operation 393 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 394 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_8, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88" [activation_accelerator.cpp:1346]   --->   Operation 395 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 396 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_9, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89" [activation_accelerator.cpp:1346]   --->   Operation 397 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 398 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_s, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr" [activation_accelerator.cpp:1346]   --->   Operation 399 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 400 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 401 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_10, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr" [activation_accelerator.cpp:1346]   --->   Operation 401 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 402 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_11, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr" [activation_accelerator.cpp:1346]   --->   Operation 403 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 404 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_12, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr" [activation_accelerator.cpp:1346]   --->   Operation 405 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 406 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_13, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr" [activation_accelerator.cpp:1346]   --->   Operation 407 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2 = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 408 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_14, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2" [activation_accelerator.cpp:1346]   --->   Operation 409 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 410 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 411 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_15, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_addr" [activation_accelerator.cpp:1346]   --->   Operation 411 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 412 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 413 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_16, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_addr" [activation_accelerator.cpp:1346]   --->   Operation 413 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 414 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 414 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 415 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_17, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_addr" [activation_accelerator.cpp:1346]   --->   Operation 415 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 416 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 416 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 417 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_18, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_addr" [activation_accelerator.cpp:1346]   --->   Operation 417 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 418 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 419 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_19, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_addr" [activation_accelerator.cpp:1346]   --->   Operation 419 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 420 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 420 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 421 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_20, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_addr" [activation_accelerator.cpp:1346]   --->   Operation 421 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 422 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 422 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 423 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_21, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_addr" [activation_accelerator.cpp:1346]   --->   Operation 423 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 424 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 425 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_22, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_addr" [activation_accelerator.cpp:1346]   --->   Operation 425 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 426 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_23, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_addr" [activation_accelerator.cpp:1346]   --->   Operation 427 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_117 = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 428 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_24, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2_117" [activation_accelerator.cpp:1346]   --->   Operation 429 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 430 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_25, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_addr" [activation_accelerator.cpp:1346]   --->   Operation 431 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 432 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_26, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_addr" [activation_accelerator.cpp:1346]   --->   Operation 433 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 434 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_27, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_addr" [activation_accelerator.cpp:1346]   --->   Operation 435 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 436 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_28, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_addr" [activation_accelerator.cpp:1346]   --->   Operation 437 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 438 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_29, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_addr" [activation_accelerator.cpp:1346]   --->   Operation 439 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31, i64 0, i64 %zext_ln1343" [activation_accelerator.cpp:1346]   --->   Operation 440 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (1.23ns)   --->   "%store_ln1346 = store i16 %trunc_ln1346_30, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_addr" [activation_accelerator.cpp:1346]   --->   Operation 441 'store' 'store_ln1346' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1536> <RAM>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln1335 = br void %for.inc.31" [activation_accelerator.cpp:1335]   --->   Operation 442 'br' 'br_ln1335' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('idx') [81]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:1335) on local variable 'idx' [85]  (0 ns)
	'add' operation ('add_ln1335', activation_accelerator.cpp:1335) [386]  (0.853 ns)
	'store' operation ('store_ln1335', activation_accelerator.cpp:1335) of variable 'add_ln1335', activation_accelerator.cpp:1335 on local variable 'idx' [387]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('x_0_load', activation_accelerator.cpp:1343) on array 'x_0' [95]  (1.24 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mut', activation_accelerator.cpp:1343) [100]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mut', activation_accelerator.cpp:1343) [100]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mut', activation_accelerator.cpp:1343) [100]  (7.02 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_80', activation_accelerator.cpp:1346) [103]  (0 ns)
	'store' operation ('store_ln1346', activation_accelerator.cpp:1346) of variable 'trunc_ln3', activation_accelerator.cpp:1346 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9' [104]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
