;redcode
;assert 1
	SPL 0, 52
	CMP -207, <-123
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SLT <721, -0
	SUB @-127, <-102
	JMP -1, @-20
	JMP -1, @-20
	SUB #100, 9
	SUB 101, <-271
	CMP 12, @710
	SUB 101, <-271
	SPL 0, -52
	SUB #0, 5
	CMP #-72, @200
	SLT #100, 9
	ADD -1, <-20
	SLT <721, -0
	SLT <721, -0
	SUB @-10, 0
	ADD @-10, 0
	SUB #-72, @200
	CMP #-72, @200
	SLT <721, -0
	SUB #0, 5
	SUB #0, 5
	JMP <-127, 100
	JMP <-127, 100
	ADD 12, @710
	ADD @110, 9
	SUB 101, <-271
	SUB <121, 106
	SUB <121, 106
	SUB -1, <-30
	CMP @121, 105
	ADD @127, 106
	SUB <121, 106
	SUB <121, 106
	MOV -1, <-30
	MOV -1, <-30
	MOV -7, <-20
	JMP -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -1, <-30
	MOV -7, <-20
	ADD @-10, 0
	CMP -207, <-123
	CMP -207, <-123
	SLT #100, 9
