Sample in Buffer,Sample in Window,TRIGGER,design_1_i/system_ila_0/U0/probe0_1,design_1_i/system_ila_0/U0/net_slot_0_axi_ar_cnt[1:0],design_1_i/system_ila_0/U0/net_slot_0_axi_araddr[31:0],design_1_i/system_ila_0/U0/net_slot_0_axi_arlen[7:0],design_1_i/system_ila_0/U0/net_slot_0_axi_arsize[2:0],design_1_i/system_ila_0/U0/net_slot_0_axi_aw_cnt[1:0],design_1_i/system_ila_0/U0/net_slot_0_axi_awaddr[31:0],design_1_i/system_ila_0/U0/net_slot_0_axi_awlen[7:0],design_1_i/system_ila_0/U0/net_slot_0_axi_awsize[2:0],design_1_i/system_ila_0/U0/net_slot_0_axi_b_cnt[1:0],design_1_i/system_ila_0/U0/net_slot_0_axi_bresp[1:0],design_1_i/system_ila_0/U0/net_slot_0_axi_r_cnt[1:0],design_1_i/system_ila_0/U0/net_slot_0_axi_rdata[63:0],design_1_i/system_ila_0/U0/net_slot_0_axi_wdata[63:0],design_1_i/system_ila_0/U0/net_slot_0_axi_wstrb[7:0],design_1_i/system_ila_0/U0/net_slot_0_axi_aw_ctrl[1:0],design_1_i/system_ila_0/U0/net_slot_0_axi_awvalid,design_1_i/system_ila_0/U0/net_slot_0_axi_awready,design_1_i/system_ila_0/U0/net_slot_0_axi_w_ctrl[2:0],design_1_i/system_ila_0/U0/net_slot_0_axi_wvalid,design_1_i/system_ila_0/U0/net_slot_0_axi_wready,design_1_i/system_ila_0/U0/net_slot_0_axi_wlast,design_1_i/system_ila_0/U0/net_slot_0_axi_bvalid,design_1_i/system_ila_0/U0/net_slot_0_axi_b_ctrl[1:0],design_1_i/system_ila_0/U0/net_slot_0_axi_bready,design_1_i/system_ila_0/U0/net_slot_0_axi_ar_ctrl[1:0],design_1_i/system_ila_0/U0/net_slot_0_axi_arvalid,design_1_i/system_ila_0/U0/net_slot_0_axi_arready,design_1_i/system_ila_0/U0/net_slot_0_axi_rvalid,design_1_i/system_ila_0/U0/net_slot_0_axi_r_ctrl[2:0],design_1_i/system_ila_0/U0/net_slot_0_axi_rready,design_1_i/system_ila_0/U0/net_slot_0_axi_rlast,design_1_i/system_ila_0/U0/net_slot_1_axis_tdata[47:0],design_1_i/system_ila_0/U0/net_slot_1_axis_tdest,design_1_i/system_ila_0/U0/net_slot_1_axis_tid,design_1_i/system_ila_0/U0/net_slot_1_axis_tkeep[5:0],design_1_i/system_ila_0/U0/net_slot_1_axis_tstrb[5:0],design_1_i/system_ila_0/U0/net_slot_1_axis_tuser,design_1_i/system_ila_0/U0/net_slot_1_axis_tvalid,design_1_i/system_ila_0/U0/net_slot_1_axis_tready,design_1_i/system_ila_0/U0/net_slot_1_axis_tlast,design_1_i/system_ila_0/U0/net_slot_2_axis_tdata[47:0],design_1_i/system_ila_0/U0/net_slot_2_axis_tdest,design_1_i/system_ila_0/U0/net_slot_2_axis_tid,design_1_i/system_ila_0/U0/net_slot_2_axis_tkeep[5:0],design_1_i/system_ila_0/U0/net_slot_2_axis_tstrb[5:0],design_1_i/system_ila_0/U0/net_slot_2_axis_tuser,design_1_i/system_ila_0/U0/net_slot_2_axis_tvalid,design_1_i/system_ila_0/U0/net_slot_2_axis_tready,design_1_i/system_ila_0/U0/net_slot_2_axis_tlast,AR_Channel_(i1:s0)_(axi_vdma_0_M_AXI_S2MM)[2:0],AW_Channel_(i1:s0)_(axi_vdma_0_M_AXI_S2MM)[2:0],B_Channel_(i1:s0)_(axi_vdma_0_M_AXI_S2MM)[2:0],Interface_(i1:s0)_(axi_vdma_0_M_AXI_S2MM)[2:0],Interface_(i1:s1)_(v_tpg_0_m_axis_video)[2:0],Interface_(i1:s2)_(v_tpg_1_m_axis_video)[2:0],R_Channel_(i1:s0)_(axi_vdma_0_M_AXI_S2MM)[2:0],T_Channel_(i1:s1)_(v_tpg_0_m_axis_video)[2:0],T_Channel_(i1:s2)_(v_tpg_1_m_axis_video)[2:0],W_Channel_(i1:s0)_(axi_vdma_0_M_AXI_S2MM)[2:0]
