Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9952991639394867853bd1801c07b63d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Function_Unit_TB_behav xil_defaultlib.Function_Unit_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github Repos/Micro_Arch_RISC/Function_Unit.v" Line 1. Module Function_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.Function_Unit
Compiling module xil_defaultlib.Function_Unit_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Function_Unit_TB_behav
