// Copyright (c) 2023-2026 Christiaan (chris@boreddev.nl)
// This software is released under the GNU General Public License v3.0. See LICENSE file for details.
// This header needs to maintain in any file it is present in, as per the GPL license terms.
#include "smp.h"
#include "limine.h"
#include "slab.h"
#include "gdt.h"
#include "idt.h"
#include "platform.h"
#include "mmu.h"
#include "process.h"
#include "work_queue.h"
#include "kutils.h"
#include "lapic.h"
#include "io.h"

extern void serial_write(const char *str);
extern void serial_write_num(uint32_t n);
extern void serial_write_hex(uint64_t n);

static cpu_state_t *cpu_states = NULL;
static uint32_t total_cpus = 0;
static uint32_t bsp_lapic_id = 0;
static cpu_state_t *bsp_cpu_state = NULL;

#define MSR_GS_BASE         0xC0000101
#define MSR_KERNEL_GS_BASE  0xC0000102


static bool is_x2apic(void) {
    return (rdmsr(0x1B) & (1ULL << 10)) != 0;
}

static uint32_t read_lapic_id(void) {
    if (is_x2apic()) {
        return (uint32_t)rdmsr(0x802);
    }
    extern uint64_t hhdm_offset;
    volatile uint32_t *lapic = (volatile uint32_t *)(hhdm_offset + 0xFEE00000ULL);
    return (lapic[0x020 / 4] >> 24) & 0xFF;
}

uint32_t smp_this_cpu_id(void) {
    if (!cpu_states || total_cpus == 0) return 0;
    return current_cpu->cpu_id;
}

uint32_t smp_cpu_count(void) {
    return total_cpus;
}

cpu_state_t *smp_get_cpu(uint32_t cpu_id) {
    if (cpu_states && cpu_id < total_cpus) return &cpu_states[cpu_id];
    // Before smp_init runs, early boot (like process_init) needs to set up CPU 0.
    // Fall back to bsp_cpu_state so those early registrations aren't lost.
    if (cpu_id == 0 && bsp_cpu_state) return bsp_cpu_state;
    return NULL;
}

static void ap_entry(struct limine_smp_info *info) {
    uint32_t my_id = (uint32_t)(info->extra_argument);
    uint64_t cr0;
    asm volatile("mov %%cr0, %0" : "=r"(cr0));
    cr0 &= ~(1ULL << 2);
    cr0 |= (1ULL << 1);
    cr0 |= (1ULL << 5);
    asm volatile("mov %0, %%cr0" : : "r"(cr0));

    uint64_t cr4;
    asm volatile("mov %%cr4, %0" : "=r"(cr4));
    cr4 |= (1ULL << 9);
    cr4 |= (1ULL << 10);
    asm volatile("mov %0, %%cr4" : : "r"(cr4));
    asm volatile("fninit");

    pat_init();

    extern struct gdt_ptr gdtr;
    extern void gdt_flush(uint64_t);
    gdt_flush((uint64_t)&gdtr);

    gdt_load_ap_tss(my_id);

    extern void idt_load(void);
    idt_load();

    extern void syscall_init(void);
    syscall_init();

    uint64_t kernel_cr3 = mmu_get_kernel_context()->pml4_phys;
    asm volatile("mov %0, %%cr3" : : "r"(kernel_cr3));

    cpu_states[my_id].self = &cpu_states[my_id];
    cpu_states[my_id].online = true;
    cpu_states[my_id].kernel_syscall_stack = cpu_states[my_id].kernel_stack;

    wrmsr(MSR_GS_BASE, (uint64_t)&cpu_states[my_id]);
    wrmsr(MSR_KERNEL_GS_BASE, (uint64_t)&cpu_states[my_id]);

    extern void lapic_enable(void);
    lapic_enable();

    char ap_msg[64];
    char num_buf[16];
    strcpy(ap_msg, "[SMP] AP ");
    utoa(my_id, num_buf);
    strcat(ap_msg, num_buf);
    strcat(ap_msg, " online (LAPIC ");
    utoa(cpu_states[my_id].lapic_id, num_buf);
    strcat(ap_msg, num_buf);
    strcat(ap_msg, ")\n");
    serial_write(ap_msg);

    extern void work_queue_drain_loop(void);
    process_t *ap_idle = process_create(work_queue_drain_loop, false); 
    ap_idle->cpu_affinity = my_id;
    ap_idle->is_idle = true;
    strcpy(ap_idle->name, "idle:");
    char id_s[8]; itoa(my_id, id_s);
    strcpy(ap_idle->name + 5, id_s);
    
    process_set_current_for_cpu(my_id, ap_idle);
    extern void process_set_idle_for_cpu(uint32_t cpu_id, process_t* p);
    process_set_idle_for_cpu(my_id, ap_idle);
    asm volatile("sti");

    work_queue_drain_loop();
}

void smp_init_bsp(void) {
    uint64_t cr0;
    asm volatile("mov %%cr0, %0" : "=r"(cr0));
    cr0 &= ~(1ULL << 2);
    cr0 |= (1ULL << 1);
    cr0 |= (1ULL << 5);
    asm volatile("mov %0, %%cr0" : : "r"(cr0));

    uint64_t cr4;
    asm volatile("mov %%cr4, %0" : "=r"(cr4));
    cr4 |= (1ULL << 9);
    cr4 |= (1ULL << 10);
    asm volatile("mov %0, %%cr4" : : "r"(cr4));
    asm volatile("fninit");

    static cpu_state_t bsp_state_static __attribute__((aligned(64))) = {0};
    bsp_state_static.cpu_id = 0;
    bsp_lapic_id = read_lapic_id();
    bsp_state_static.lapic_id = bsp_lapic_id;
    bsp_state_static.self = &bsp_state_static;
    bsp_state_static.online = true;

    void *stack = kmalloc_aligned(KERNEL_STACK_SIZE, KERNEL_STACK_ALIGNMENT);
    if (!stack) {
      serial_write("[SMP] Failed to allocate syscall stack\n");
      return;
    }

    bsp_state_static.kernel_syscall_stack = (uint64_t)(stack + KERNEL_STACK_SIZE);
    bsp_state_static.kernel_stack_alloc = stack;
    
    wrmsr(MSR_GS_BASE, (uint64_t)&bsp_state_static);
    wrmsr(MSR_KERNEL_GS_BASE, (uint64_t)&bsp_state_static);
    
    bsp_cpu_state = &bsp_state_static;
}

// --- SMP Initialization ---
uint32_t smp_init(struct limine_smp_response *smp_resp) {
    if (!smp_resp || smp_resp->cpu_count <= 1) {
        total_cpus = 1;
        cpu_states = (cpu_state_t *)kmalloc_aligned(sizeof(cpu_state_t), 64);
        if (!cpu_states) return 1;
        memset(cpu_states, 0, sizeof(cpu_state_t));
        // Copy the early BSP state so single-core mode doesn't lose current_process,
        // idle_process, or the kernel_syscall_stack initialized during early boot.
        if (bsp_cpu_state) {
            cpu_states[0] = *bsp_cpu_state;
        }
        cpu_states[0].self = &cpu_states[0];
        cpu_states[0].cpu_id = 0;
        cpu_states[0].lapic_id = read_lapic_id();
        cpu_states[0].online = true;

        if (!cpu_states[0].kernel_syscall_stack) {
            void *syscall_stack = kmalloc_aligned(KERNEL_STACK_SIZE, KERNEL_STACK_ALIGNMENT);
            if (!syscall_stack) {
                serial_write("[SMP] Failed to allocate BSP syscall stack\n");
                return 1;
            }
            cpu_states[0].kernel_stack_alloc = syscall_stack;
            cpu_states[0].kernel_syscall_stack = (uint64_t)(syscall_stack + KERNEL_STACK_SIZE);
        }

        // Setup GS for syscall_entry
        wrmsr(MSR_GS_BASE, (uint64_t)&cpu_states[0]);
        wrmsr(MSR_KERNEL_GS_BASE, (uint64_t)&cpu_states[0]);

        serial_write("[SMP] Single CPU mode\n");
        return 1;
    }

    total_cpus = (uint32_t)smp_resp->cpu_count;
    bsp_lapic_id = smp_resp->bsp_lapic_id;

    serial_write("[SMP] Detected ");
    serial_write_num(total_cpus);
    serial_write(" CPUs. BSP LAPIC ID: ");
    serial_write_num(bsp_lapic_id);
    serial_write("\n");

    cpu_states = (cpu_state_t *)kmalloc_aligned(total_cpus * sizeof(cpu_state_t), 64);
    if (!cpu_states) {
        serial_write("[SMP] ERROR: Failed to allocate CPU state array!\n");
        total_cpus = 1;
        return 1;
    }
    memset(cpu_states, 0, total_cpus * sizeof(cpu_state_t));

    gdt_init_ap_tss(total_cpus);

    for (uint32_t i = 0; i < total_cpus; i++) {
        struct limine_smp_info *cpu = smp_resp->cpus[i];
        cpu_states[i].cpu_id = i;
        cpu_states[i].lapic_id = cpu->lapic_id;

        if (cpu->lapic_id == bsp_lapic_id) {
            cpu_states[i] = *bsp_cpu_state; // Copy early BSP state
            cpu_states[i].self = &cpu_states[i];
            
            wrmsr(MSR_GS_BASE, (uint64_t)&cpu_states[i]);
            wrmsr(MSR_KERNEL_GS_BASE, (uint64_t)&cpu_states[i]);
            
            char bsp_msg[64];
            char num_buf[16];
            strcpy(bsp_msg, "[SMP] BSP CPU ");
            utoa(i, num_buf);
            strcat(bsp_msg, num_buf);
            strcat(bsp_msg, " (LAPIC ");
            utoa(cpu->lapic_id, num_buf);
            strcat(bsp_msg, num_buf);
            strcat(bsp_msg, ") online\n");
            serial_write(bsp_msg);
        } else {
            void *ap_stack = kmalloc_aligned(KERNEL_STACK_SIZE, KERNEL_STACK_ALIGNMENT);
            if (!ap_stack) {
                serial_write("[SMP] ERROR: Failed to allocate AP stack!\n");
                continue;
            }
            cpu_states[i].kernel_stack = (uint64_t)ap_stack + KERNEL_STACK_SIZE;
            cpu_states[i].kernel_stack_alloc = ap_stack;
            cpu_states[i].online = false;

            cpu->extra_argument = i;

            char start_msg[64];
            char num_buf[16];
            strcpy(start_msg, "[SMP] Starting AP ");
            utoa(i, num_buf);
            strcat(start_msg, num_buf);
            strcat(start_msg, " (LAPIC ");
            utoa(cpu->lapic_id, num_buf);
            strcat(start_msg, num_buf);
            strcat(start_msg, ")...\n");
            serial_write(start_msg);

            __atomic_store_n(&cpu->goto_address, ap_entry, __ATOMIC_SEQ_CST);
        }
    }

    volatile uint32_t timeout = 10000000;
    uint32_t online_count = 0;
    while (timeout-- > 0) {
        online_count = 0;
        for (uint32_t i = 0; i < total_cpus; i++) {
            if (cpu_states[i].online) online_count++;
        }
        if (online_count == total_cpus) break;
        asm volatile("pause");
    }

    char all_msg[64];
    char num_buf[16];
    strcpy(all_msg, "[SMP] All ");
    utoa(online_count, num_buf);
    strcat(all_msg, num_buf);
    strcat(all_msg, " of ");
    utoa(total_cpus, num_buf);
    strcat(all_msg, num_buf);
    strcat(all_msg, " CPUs online\n");
    serial_write(all_msg);

    return online_count;
}

uint32_t smp_get_lapic_id(uint32_t cpu_id) {
    if (cpu_id >= total_cpus || !cpu_states) return 0xFF;
    return cpu_states[cpu_id].lapic_id;
}

void smp_wake_idle_cpus(void) {
    if (total_cpus <= 1 || !cpu_states) return;
    uint32_t my_id = smp_this_cpu_id();
    for (uint32_t i = 0; i < total_cpus; i++) {
        if (i == my_id) continue;
        if (cpu_states[i].online) {
            process_t *curr = (process_t *)cpu_states[i].current_process;
            if (curr && curr->is_idle) {
                extern void lapic_send_ipi(uint32_t lapic_id, uint8_t vector);
                lapic_send_ipi(cpu_states[i].lapic_id, IPI_SCHED_VECTOR);
                break;
            }
        }
    }
}
