[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypedefAlias/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 108
LIB: work
FILE: ${SURELOG_DIR}/tests/TypedefAlias/dut.sv
n<> u<107> t<Top_level_rule> c<1> l<1:1> el<21:1>
  n<> u<1> t<Null_rule> p<107> s<106> l<1:1>
  n<> u<106> t<Source_text> p<107> c<33> l<1:1> el<20:10>
    n<> u<33> t<Description> p<106> c<32> s<49> l<1:1> el<7:22>
      n<> u<32> t<Package_declaration> p<33> c<2> l<1:1> el<7:22>
        n<> u<2> t<PACKAGE> p<32> s<3> l<1:1> el<1:8>
        n<package1> u<3> t<StringConst> p<32> s<19> l<1:9> el<1:17>
        n<> u<19> t<Package_item> p<32> c<18> s<29> l<2:3> el<4:12>
          n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:3> el<4:12>
            n<> u<17> t<Data_declaration> p<18> c<16> l<2:3> el<4:12>
              n<> u<16> t<Type_declaration> p<17> c<14> l<2:3> el<4:12>
                n<> u<14> t<Data_type> p<16> c<5> s<15> l<2:11> el<4:4>
                  n<> u<5> t<Struct_union> p<14> c<4> s<6> l<2:11> el<2:17>
                    n<> u<4> t<Struct_keyword> p<5> l<2:11> el<2:17>
                  n<> u<6> t<Packed_keyword> p<14> s<13> l<2:18> el<2:24>
                  n<> u<13> t<Struct_union_member> p<14> c<9> l<3:7> el<3:22>
                    n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<3:7> el<3:12>
                      n<> u<8> t<Data_type> p<9> c<7> l<3:7> el<3:12>
                        n<> u<7> t<IntVec_TypeLogic> p<8> l<3:7> el<3:12>
                    n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<3:20> el<3:21>
                      n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<3:20> el<3:21>
                        n<q> u<10> t<StringConst> p<11> l<3:20> el<3:21>
                n<type_t> u<15> t<StringConst> p<16> l<4:5> el<4:11>
        n<> u<29> t<Package_item> p<32> c<28> s<31> l<6:3> el<6:39>
          n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<6:3> el<6:39>
            n<> u<27> t<Data_declaration> p<28> c<26> l<6:3> el<6:39>
              n<> u<26> t<Type_declaration> p<27> c<24> l<6:3> el<6:39>
                n<package1::type_t> u<24> t<Data_type> p<26> c<22> s<25> l<6:11> el<6:27>
                  n<> u<22> t<Class_scope> p<24> c<21> s<23> l<6:11> el<6:21>
                    n<> u<21> t<Class_type> p<22> c<20> l<6:11> el<6:19>
                      n<package1> u<20> t<StringConst> p<21> l<6:11> el<6:19>
                  n<type_t> u<23> t<StringConst> p<24> l<6:21> el<6:27>
                n<type_alias> u<25> t<StringConst> p<26> l<6:28> el<6:38>
        n<> u<31> t<ENDPACKAGE> p<32> s<30> l<7:1> el<7:11>
        n<package1> u<30> t<StringConst> p<32> l<7:14> el<7:22>
    n<> u<49> t<Description> p<106> c<48> s<105> l<9:1> el<11:22>
      n<> u<48> t<Package_declaration> p<49> c<34> l<9:1> el<11:22>
        n<> u<34> t<PACKAGE> p<48> s<35> l<9:1> el<9:8>
        n<package2> u<35> t<StringConst> p<48> s<45> l<9:9> el<9:17>
        n<> u<45> t<Package_item> p<48> c<44> s<47> l<10:3> el<10:39>
          n<> u<44> t<Package_or_generate_item_declaration> p<45> c<43> l<10:3> el<10:39>
            n<> u<43> t<Data_declaration> p<44> c<42> l<10:3> el<10:39>
              n<> u<42> t<Type_declaration> p<43> c<40> l<10:3> el<10:39>
                n<package1::type_t> u<40> t<Data_type> p<42> c<38> s<41> l<10:11> el<10:27>
                  n<> u<38> t<Class_scope> p<40> c<37> s<39> l<10:11> el<10:21>
                    n<> u<37> t<Class_type> p<38> c<36> l<10:11> el<10:19>
                      n<package1> u<36> t<StringConst> p<37> l<10:11> el<10:19>
                  n<type_t> u<39> t<StringConst> p<40> l<10:21> el<10:27>
                n<type_alias> u<41> t<StringConst> p<42> l<10:28> el<10:38>
        n<> u<47> t<ENDPACKAGE> p<48> s<46> l<11:1> el<11:11>
        n<package2> u<46> t<StringConst> p<48> l<11:14> el<11:22>
    n<> u<105> t<Description> p<106> c<104> l<15:1> el<20:10>
      n<> u<104> t<Module_declaration> p<105> c<52> l<15:1> el<20:10>
        n<> u<52> t<Module_ansi_header> p<104> c<50> s<72> l<15:1> el<15:13>
          n<module> u<50> t<Module_keyword> p<52> s<51> l<15:1> el<15:7>
          n<test> u<51> t<StringConst> p<52> l<15:8> el<15:12>
        n<> u<72> t<Non_port_module_item> p<104> c<71> s<82> l<16:5> el<16:36>
          n<> u<71> t<Module_or_generate_item> p<72> c<70> l<16:5> el<16:36>
            n<> u<70> t<Module_common_item> p<71> c<69> l<16:5> el<16:36>
              n<> u<69> t<Module_or_generate_item_declaration> p<70> c<68> l<16:5> el<16:36>
                n<> u<68> t<Package_or_generate_item_declaration> p<69> c<67> l<16:5> el<16:36>
                  n<> u<67> t<Data_declaration> p<68> c<66> l<16:5> el<16:36>
                    n<> u<66> t<Type_declaration> p<67> c<64> l<16:5> el<16:36>
                      n<> u<64> t<Data_type> p<66> c<53> s<65> l<16:13> el<16:24>
                        n<> u<53> t<IntVec_TypeLogic> p<64> s<63> l<16:13> el<16:18>
                        n<> u<63> t<Packed_dimension> p<64> c<62> l<16:19> el<16:24>
                          n<> u<62> t<Constant_range> p<63> c<57> l<16:20> el<16:23>
                            n<> u<57> t<Constant_expression> p<62> c<56> s<61> l<16:20> el<16:21>
                              n<> u<56> t<Constant_primary> p<57> c<55> l<16:20> el<16:21>
                                n<> u<55> t<Primary_literal> p<56> c<54> l<16:20> el<16:21>
                                  n<1> u<54> t<IntConst> p<55> l<16:20> el<16:21>
                            n<> u<61> t<Constant_expression> p<62> c<60> l<16:22> el<16:23>
                              n<> u<60> t<Constant_primary> p<61> c<59> l<16:22> el<16:23>
                                n<> u<59> t<Primary_literal> p<60> c<58> l<16:22> el<16:23>
                                  n<0> u<58> t<IntConst> p<59> l<16:22> el<16:23>
                      n<t_two_bits> u<65> t<StringConst> p<66> l<16:25> el<16:35>
        n<> u<82> t<Non_port_module_item> p<104> c<81> s<92> l<17:5> el<17:40>
          n<> u<81> t<Module_or_generate_item> p<82> c<80> l<17:5> el<17:40>
            n<> u<80> t<Module_common_item> p<81> c<79> l<17:5> el<17:40>
              n<> u<79> t<Module_or_generate_item_declaration> p<80> c<78> l<17:5> el<17:40>
                n<> u<78> t<Package_or_generate_item_declaration> p<79> c<77> l<17:5> el<17:40>
                  n<> u<77> t<Data_declaration> p<78> c<76> l<17:5> el<17:40>
                    n<> u<76> t<Type_declaration> p<77> c<74> l<17:5> el<17:40>
                      n<t_two_bits> u<74> t<Data_type> p<76> c<73> s<75> l<17:13> el<17:23>
                        n<t_two_bits> u<73> t<StringConst> p<74> l<17:13> el<17:23>
                      n<t_two_bits_copy> u<75> t<StringConst> p<76> l<17:24> el<17:39>
        n<> u<92> t<Non_port_module_item> p<104> c<91> s<102> l<18:5> el<18:21>
          n<> u<91> t<Module_or_generate_item> p<92> c<90> l<18:5> el<18:21>
            n<> u<90> t<Module_common_item> p<91> c<89> l<18:5> el<18:21>
              n<> u<89> t<Module_or_generate_item_declaration> p<90> c<88> l<18:5> el<18:21>
                n<> u<88> t<Package_or_generate_item_declaration> p<89> c<87> l<18:5> el<18:21>
                  n<> u<87> t<Net_declaration> p<88> c<83> l<18:5> el<18:21>
                    n<t_two_bits> u<83> t<StringConst> p<87> s<86> l<18:5> el<18:15>
                    n<> u<86> t<List_of_net_decl_assignments> p<87> c<85> l<18:16> el<18:20>
                      n<> u<85> t<Net_decl_assignment> p<86> c<84> l<18:16> el<18:20>
                        n<kkkk> u<84> t<StringConst> p<85> l<18:16> el<18:20>
        n<> u<102> t<Non_port_module_item> p<104> c<101> s<103> l<19:5> el<19:26>
          n<> u<101> t<Module_or_generate_item> p<102> c<100> l<19:5> el<19:26>
            n<> u<100> t<Module_common_item> p<101> c<99> l<19:5> el<19:26>
              n<> u<99> t<Module_or_generate_item_declaration> p<100> c<98> l<19:5> el<19:26>
                n<> u<98> t<Package_or_generate_item_declaration> p<99> c<97> l<19:5> el<19:26>
                  n<> u<97> t<Net_declaration> p<98> c<93> l<19:5> el<19:26>
                    n<t_two_bits_copy> u<93> t<StringConst> p<97> s<96> l<19:5> el<19:20>
                    n<> u<96> t<List_of_net_decl_assignments> p<97> c<95> l<19:21> el<19:25>
                      n<> u<95> t<Net_decl_assignment> p<96> c<94> l<19:21> el<19:25>
                        n<zzzz> u<94> t<StringConst> p<95> l<19:21> el<19:25>
        n<> u<103> t<ENDMODULE> p<104> l<20:1> el<20:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefAlias/dut.sv:1:1: No timescale set for "package1".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefAlias/dut.sv:9:1: No timescale set for "package2".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefAlias/dut.sv:15:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypedefAlias/dut.sv:15:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               4
Design                                                 1
LogicNet                                               2
LogicTypespec                                          2
Module                                                 1
Package                                                2
PackedArrayTypespec                                    1
Range                                                  2
RefTypespec                                            3
StructTypespec                                         1
TypespecMember                                         1
UnsupportedTypespec                                    1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypedefAlias/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: package1 (package1), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:1:1, endln:7:22
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:package1
  |vpiTypedef:
  \_StructTypespec: (package1::type_t), line:2:11, endln:4:4
    |vpiParent:
    \_Package: package1 (package1), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:1:1, endln:7:22
    |vpiName:package1::type_t
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (q), line:3:20, endln:3:21
      |vpiParent:
      \_StructTypespec: (package1::type_t), line:2:11, endln:4:4
      |vpiName:q
      |vpiTypespec:
      \_RefTypespec: (package1::type_t::q), line:3:7, endln:3:12
        |vpiParent:
        \_TypespecMember: (q), line:3:20, endln:3:21
        |vpiFullName:package1::type_t::q
        |vpiActual:
        \_LogicTypespec: , line:3:7, endln:3:12
  |vpiTypedef:
  \_LogicTypespec: , line:3:7, endln:3:12
    |vpiParent:
    \_Package: package1 (package1), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:1:1, endln:7:22
  |vpiImportTypespec:
  \_StructTypespec: (package1::type_t), line:2:11, endln:4:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:7, endln:3:12
  |vpiDefName:package1
  |vpiEndLabel:package1
|vpiAllPackages:
\_Package: package2 (package2), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:9:1, endln:11:22
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:package2
  |vpiDefName:package2
  |vpiEndLabel:package2
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:15:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@test
  |vpiTypedef:
  \_PackedArrayTypespec: , line:16:13, endln:16:24
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:15:1, endln:20:10
    |vpiRange:
    \_Range: , line:16:19, endln:16:24
      |vpiParent:
      \_PackedArrayTypespec: , line:16:13, endln:16:24
      |vpiLeftRange:
      \_Constant: , line:16:20, endln:16:21
        |vpiParent:
        \_Range: , line:16:19, endln:16:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:16:22, endln:16:23
        |vpiParent:
        \_Range: , line:16:19, endln:16:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: (t_two_bits), line:16:13, endln:16:24
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:15:1, endln:20:10
    |vpiName:t_two_bits
    |vpiRange:
    \_Range: , line:16:19, endln:16:24
      |vpiParent:
      \_LogicTypespec: (t_two_bits), line:16:13, endln:16:24
      |vpiLeftRange:
      \_Constant: , line:16:20, endln:16:21
        |vpiParent:
        \_Range: , line:16:19, endln:16:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:16:22, endln:16:23
        |vpiParent:
        \_Range: , line:16:19, endln:16:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_UnsupportedTypespec: (t_two_bits_copy), line:19:5, endln:19:20
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:15:1, endln:20:10
    |vpiName:t_two_bits_copy
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:16:13, endln:16:24
  |vpiImportTypespec:
  \_LogicTypespec: (t_two_bits), line:16:13, endln:16:24
  |vpiImportTypespec:
  \_LogicNet: (work@test.kkkk), line:18:16, endln:18:20
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:15:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@test.kkkk.t_two_bits), line:18:5, endln:18:15
      |vpiParent:
      \_LogicNet: (work@test.kkkk), line:18:16, endln:18:20
      |vpiName:t_two_bits
      |vpiFullName:work@test.kkkk.t_two_bits
      |vpiActual:
      \_LogicTypespec: (t_two_bits), line:16:13, endln:16:24
    |vpiName:kkkk
    |vpiFullName:work@test.kkkk
  |vpiImportTypespec:
  \_UnsupportedTypespec: (t_two_bits_copy), line:19:5, endln:19:20
  |vpiImportTypespec:
  \_LogicNet: (work@test.zzzz), line:19:21, endln:19:25
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/TypedefAlias/dut.sv, line:15:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@test.zzzz.t_two_bits_copy), line:19:5, endln:19:20
      |vpiParent:
      \_LogicNet: (work@test.zzzz), line:19:21, endln:19:25
      |vpiName:t_two_bits_copy
      |vpiFullName:work@test.zzzz.t_two_bits_copy
      |vpiActual:
      \_UnsupportedTypespec: (t_two_bits_copy), line:19:5, endln:19:20
    |vpiName:zzzz
    |vpiFullName:work@test.zzzz
  |vpiDefName:work@test
  |vpiNet:
  \_LogicNet: (work@test.kkkk), line:18:16, endln:18:20
  |vpiNet:
  \_LogicNet: (work@test.zzzz), line:19:21, endln:19:25
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
