Analysis & Synthesis report for DE0_ANNICK
<<<<<<< HEAD
Sun Mar 17 16:25:03 2024
=======
Fri Mar 01 18:00:37 2024
>>>>>>> d707fb58678ebe0571eea902370c22a5217d80bb
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
<<<<<<< HEAD
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0_ANNICK|spi_slave:spi_slave_inst|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Signal Tap Logic Analyzer Settings
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Connections to In-System Debugging Instance "auto_signaltap_0"
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages
=======
  5. Source assignments for sld_signaltap:auto_signaltap_0
  6. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
  7. Port Connectivity Checks: "Servo_PWM:SERVO_RP"
  8. Port Connectivity Checks: "Servo_PWM:SERVO_RC"
  9. Port Connectivity Checks: "Servo_PWM:SERVO_LP"
 10. Port Connectivity Checks: "spi_slave:spi_slave_inst"
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages
>>>>>>> d707fb58678ebe0571eea902370c22a5217d80bb



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
<<<<<<< HEAD
; Analysis & Synthesis Status        ; Successful - Sun Mar 17 16:25:03 2024       ;
=======
; Analysis & Synthesis Status        ; Failed - Fri Mar 01 18:00:37 2024           ;
>>>>>>> d707fb58678ebe0571eea902370c22a5217d80bb
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DE0_ANNICK                                  ;
; Top-level Entity Name              ; DE0_ANNICK                                  ;
; Family                             ; Cyclone IV E                                ;
<<<<<<< HEAD
; Total logic elements               ; 3,228                                       ;
;     Total combinational functions  ; 2,030                                       ;
;     Dedicated logic registers      ; 2,120                                       ;
; Total registers                    ; 2120                                        ;
; Total pins                         ; 152                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 155,648                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
=======
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
>>>>>>> d707fb58678ebe0571eea902370c22a5217d80bb
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; DE0_ANNICK         ; DE0_ANNICK         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
<<<<<<< HEAD
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; de0_annick.sv                                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv                                                      ;             ;
; spi_slave.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/spi_slave.sv                                                       ;             ;
; odometer.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv                                                        ;             ;
; servo_pwm.sv                                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/servo_pwm.sv                                                       ;             ;
; adc_interface.sv                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/adc_interface.sv                                                   ;             ;
; stepper.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv                                                         ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                          ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                        ;             ;
; db/altsyncram_db24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/altsyncram_db24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                                        ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                     ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                             ;             ;
; db/cntr_ugi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cntr_ugi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_fgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cntr_fgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                   ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                         ; altera_sld  ;
; db/ip/sld35059bdf/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 3,228          ;
;                                             ;                ;
; Total combinational functions               ; 2030           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 602            ;
;     -- 3 input functions                    ; 973            ;
;     -- <=2 input functions                  ; 455            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1089           ;
;     -- arithmetic mode                      ; 941            ;
;                                             ;                ;
; Total registers                             ; 2120           ;
;     -- Dedicated logic registers            ; 2120           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 152            ;
; Total memory bits                           ; 155648         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1270           ;
; Total fan-out                               ; 14895          ;
; Average fan-out                             ; 3.21           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE0_ANNICK                                                                                                                             ; 2030 (15)           ; 2120 (202)                ; 155648      ; 0            ; 0       ; 0         ; 152  ; 0            ; |DE0_ANNICK                                                                                                                                                                                                                                                                                                                                            ; DE0_ANNICK                        ; work         ;
;    |ADC_interface:ADC_interface_inst|                                                                                                   ; 35 (35)             ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|ADC_interface:ADC_interface_inst                                                                                                                                                                                                                                                                                                           ; ADC_interface                     ; work         ;
;    |Servo_PWM:SERVO_LC|                                                                                                                 ; 86 (86)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|Servo_PWM:SERVO_LC                                                                                                                                                                                                                                                                                                                         ; Servo_PWM                         ; work         ;
;    |Servo_PWM:SERVO_LP|                                                                                                                 ; 53 (53)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|Servo_PWM:SERVO_LP                                                                                                                                                                                                                                                                                                                         ; Servo_PWM                         ; work         ;
;    |Servo_PWM:SERVO_RC|                                                                                                                 ; 53 (53)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|Servo_PWM:SERVO_RC                                                                                                                                                                                                                                                                                                                         ; Servo_PWM                         ; work         ;
;    |Servo_PWM:SERVO_RP|                                                                                                                 ; 53 (53)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|Servo_PWM:SERVO_RP                                                                                                                                                                                                                                                                                                                         ; Servo_PWM                         ; work         ;
;    |odometer:odoL|                                                                                                                      ; 256 (256)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|odometer:odoL                                                                                                                                                                                                                                                                                                                              ; odometer                          ; work         ;
;    |odometer:odoR|                                                                                                                      ; 224 (224)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|odometer:odoR                                                                                                                                                                                                                                                                                                                              ; odometer                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 129 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 128 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 128 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 127 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 127 (88)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 605 (2)             ; 1263 (152)                ; 155648      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 603 (0)             ; 1111 (0)                  ; 155648      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 603 (88)            ; 1111 (386)                ; 155648      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 155648      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_db24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 155648      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_db24:auto_generated                                                                                                                                                 ; altsyncram_db24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 88 (88)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 179 (1)             ; 396 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 152 (0)             ; 380 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 228 (228)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 152 (0)             ; 152 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 26 (26)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 162 (10)            ; 146 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_ugi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ugi:auto_generated                                                             ; cntr_ugi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_fgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_fgi:auto_generated                                                                            ; cntr_fgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 76 (76)             ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |spi_slave:spi_slave_inst|                                                                                                           ; 133 (133)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|spi_slave:spi_slave_inst                                                                                                                                                                                                                                                                                                                   ; spi_slave                         ; work         ;
;    |stepper:stepper_inst_L|                                                                                                             ; 194 (194)           ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|stepper:stepper_inst_L                                                                                                                                                                                                                                                                                                                     ; stepper                           ; work         ;
;    |stepper:stepper_inst_R|                                                                                                             ; 194 (194)           ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_ANNICK|stepper:stepper_inst_R                                                                                                                                                                                                                                                                                                                     ; stepper                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_db24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 76           ; 2048         ; 76           ; 155648 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_ANNICK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_ANNICK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_ANNICK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_ANNICK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE0_ANNICK|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |DE0_ANNICK|spi_slave:spi_slave_inst|state ;
+----------+----------+----------+----------+----------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0       ;
+----------+----------+----------+----------+----------------+
; state.S0 ; 0        ; 0        ; 0        ; 0              ;
; state.S1 ; 0        ; 0        ; 1        ; 1              ;
; state.S2 ; 0        ; 1        ; 0        ; 1              ;
; state.S3 ; 1        ; 0        ; 0        ; 1              ;
+----------+----------+----------+----------+----------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------+--------------------------------------------+
; Register name                          ; Reason for Removal                         ;
+----------------------------------------+--------------------------------------------+
; Servo_PWM:SERVO_LP|counter[19]         ; Merged with Servo_PWM:SERVO_LC|counter[19] ;
; Servo_PWM:SERVO_RC|counter[19]         ; Merged with Servo_PWM:SERVO_LC|counter[19] ;
; Servo_PWM:SERVO_RP|counter[19]         ; Merged with Servo_PWM:SERVO_LC|counter[19] ;
; Servo_PWM:SERVO_LP|counter[18]         ; Merged with Servo_PWM:SERVO_LC|counter[18] ;
; Servo_PWM:SERVO_RC|counter[18]         ; Merged with Servo_PWM:SERVO_LC|counter[18] ;
; Servo_PWM:SERVO_RP|counter[18]         ; Merged with Servo_PWM:SERVO_LC|counter[18] ;
; Servo_PWM:SERVO_LP|counter[17]         ; Merged with Servo_PWM:SERVO_LC|counter[17] ;
; Servo_PWM:SERVO_RC|counter[17]         ; Merged with Servo_PWM:SERVO_LC|counter[17] ;
; Servo_PWM:SERVO_RP|counter[17]         ; Merged with Servo_PWM:SERVO_LC|counter[17] ;
; Servo_PWM:SERVO_LP|counter[16]         ; Merged with Servo_PWM:SERVO_LC|counter[16] ;
; Servo_PWM:SERVO_RC|counter[16]         ; Merged with Servo_PWM:SERVO_LC|counter[16] ;
; Servo_PWM:SERVO_RP|counter[16]         ; Merged with Servo_PWM:SERVO_LC|counter[16] ;
; Servo_PWM:SERVO_LP|counter[15]         ; Merged with Servo_PWM:SERVO_LC|counter[15] ;
; Servo_PWM:SERVO_RC|counter[15]         ; Merged with Servo_PWM:SERVO_LC|counter[15] ;
; Servo_PWM:SERVO_RP|counter[15]         ; Merged with Servo_PWM:SERVO_LC|counter[15] ;
; Servo_PWM:SERVO_LP|counter[14]         ; Merged with Servo_PWM:SERVO_LC|counter[14] ;
; Servo_PWM:SERVO_RC|counter[14]         ; Merged with Servo_PWM:SERVO_LC|counter[14] ;
; Servo_PWM:SERVO_RP|counter[14]         ; Merged with Servo_PWM:SERVO_LC|counter[14] ;
; Servo_PWM:SERVO_LP|counter[13]         ; Merged with Servo_PWM:SERVO_LC|counter[13] ;
; Servo_PWM:SERVO_RC|counter[13]         ; Merged with Servo_PWM:SERVO_LC|counter[13] ;
; Servo_PWM:SERVO_RP|counter[13]         ; Merged with Servo_PWM:SERVO_LC|counter[13] ;
; Servo_PWM:SERVO_LP|counter[12]         ; Merged with Servo_PWM:SERVO_LC|counter[12] ;
; Servo_PWM:SERVO_RC|counter[12]         ; Merged with Servo_PWM:SERVO_LC|counter[12] ;
; Servo_PWM:SERVO_RP|counter[12]         ; Merged with Servo_PWM:SERVO_LC|counter[12] ;
; Servo_PWM:SERVO_LP|counter[11]         ; Merged with Servo_PWM:SERVO_LC|counter[11] ;
; Servo_PWM:SERVO_RC|counter[11]         ; Merged with Servo_PWM:SERVO_LC|counter[11] ;
; Servo_PWM:SERVO_RP|counter[11]         ; Merged with Servo_PWM:SERVO_LC|counter[11] ;
; Servo_PWM:SERVO_LP|counter[10]         ; Merged with Servo_PWM:SERVO_LC|counter[10] ;
; Servo_PWM:SERVO_RC|counter[10]         ; Merged with Servo_PWM:SERVO_LC|counter[10] ;
; Servo_PWM:SERVO_RP|counter[10]         ; Merged with Servo_PWM:SERVO_LC|counter[10] ;
; Servo_PWM:SERVO_LP|counter[9]          ; Merged with Servo_PWM:SERVO_LC|counter[9]  ;
; Servo_PWM:SERVO_RC|counter[9]          ; Merged with Servo_PWM:SERVO_LC|counter[9]  ;
; Servo_PWM:SERVO_RP|counter[9]          ; Merged with Servo_PWM:SERVO_LC|counter[9]  ;
; Servo_PWM:SERVO_LP|counter[8]          ; Merged with Servo_PWM:SERVO_LC|counter[8]  ;
; Servo_PWM:SERVO_RC|counter[8]          ; Merged with Servo_PWM:SERVO_LC|counter[8]  ;
; Servo_PWM:SERVO_RP|counter[8]          ; Merged with Servo_PWM:SERVO_LC|counter[8]  ;
; Servo_PWM:SERVO_LP|counter[7]          ; Merged with Servo_PWM:SERVO_LC|counter[7]  ;
; Servo_PWM:SERVO_RC|counter[7]          ; Merged with Servo_PWM:SERVO_LC|counter[7]  ;
; Servo_PWM:SERVO_RP|counter[7]          ; Merged with Servo_PWM:SERVO_LC|counter[7]  ;
; Servo_PWM:SERVO_LP|counter[6]          ; Merged with Servo_PWM:SERVO_LC|counter[6]  ;
; Servo_PWM:SERVO_RC|counter[6]          ; Merged with Servo_PWM:SERVO_LC|counter[6]  ;
; Servo_PWM:SERVO_RP|counter[6]          ; Merged with Servo_PWM:SERVO_LC|counter[6]  ;
; Servo_PWM:SERVO_LP|counter[5]          ; Merged with Servo_PWM:SERVO_LC|counter[5]  ;
; Servo_PWM:SERVO_RC|counter[5]          ; Merged with Servo_PWM:SERVO_LC|counter[5]  ;
; Servo_PWM:SERVO_RP|counter[5]          ; Merged with Servo_PWM:SERVO_LC|counter[5]  ;
; Servo_PWM:SERVO_LP|counter[4]          ; Merged with Servo_PWM:SERVO_LC|counter[4]  ;
; Servo_PWM:SERVO_RC|counter[4]          ; Merged with Servo_PWM:SERVO_LC|counter[4]  ;
; Servo_PWM:SERVO_RP|counter[4]          ; Merged with Servo_PWM:SERVO_LC|counter[4]  ;
; Servo_PWM:SERVO_LP|counter[3]          ; Merged with Servo_PWM:SERVO_LC|counter[3]  ;
; Servo_PWM:SERVO_RC|counter[3]          ; Merged with Servo_PWM:SERVO_LC|counter[3]  ;
; Servo_PWM:SERVO_RP|counter[3]          ; Merged with Servo_PWM:SERVO_LC|counter[3]  ;
; Servo_PWM:SERVO_LP|counter[2]          ; Merged with Servo_PWM:SERVO_LC|counter[2]  ;
; Servo_PWM:SERVO_RC|counter[2]          ; Merged with Servo_PWM:SERVO_LC|counter[2]  ;
; Servo_PWM:SERVO_RP|counter[2]          ; Merged with Servo_PWM:SERVO_LC|counter[2]  ;
; Servo_PWM:SERVO_LP|counter[1]          ; Merged with Servo_PWM:SERVO_LC|counter[1]  ;
; Servo_PWM:SERVO_RC|counter[1]          ; Merged with Servo_PWM:SERVO_LC|counter[1]  ;
; Servo_PWM:SERVO_RP|counter[1]          ; Merged with Servo_PWM:SERVO_LC|counter[1]  ;
; Servo_PWM:SERVO_LP|counter[0]          ; Merged with Servo_PWM:SERVO_LC|counter[0]  ;
; Servo_PWM:SERVO_RC|counter[0]          ; Merged with Servo_PWM:SERVO_LC|counter[0]  ;
; Servo_PWM:SERVO_RP|counter[0]          ; Merged with Servo_PWM:SERVO_LC|counter[0]  ;
; spi_slave:spi_slave_inst|state~2       ; Lost fanout                                ;
; spi_slave:spi_slave_inst|state~3       ; Lost fanout                                ;
; Servo_PWM:SERVO_LC|counter[0]          ; Merged with counter_CLOCK_50[0]            ;
; Servo_PWM:SERVO_LC|counter[1]          ; Merged with counter_CLOCK_50[1]            ;
; Servo_PWM:SERVO_LC|counter[2]          ; Merged with counter_CLOCK_50[2]            ;
; Servo_PWM:SERVO_LC|counter[3]          ; Merged with counter_CLOCK_50[3]            ;
; spi_slave:spi_slave_inst|state.S3      ; Lost fanout                                ;
; Total Number of Removed Registers = 67 ;                                            ;
+----------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                    ;
+----------------------------------+--------------------+----------------------------------------+
; Register name                    ; Reason for Removal ; Registers Removed due to This Register ;
+----------------------------------+--------------------+----------------------------------------+
; spi_slave:spi_slave_inst|state~2 ; Lost Fanouts       ; spi_slave:spi_slave_inst|state.S3      ;
+----------------------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2120  ;
; Number of registers using Synchronous Clear  ; 99    ;
; Number of registers using Synchronous Load   ; 123   ;
; Number of registers using Asynchronous Clear ; 853   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 968   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; stepper:stepper_inst_L|DELAY[13]                                                                                                                                                                                                                                                                                                ; 3       ;
; stepper:stepper_inst_L|DELAY[12]                                                                                                                                                                                                                                                                                                ; 3       ;
; stepper:stepper_inst_L|DELAY[11]                                                                                                                                                                                                                                                                                                ; 3       ;
; stepper:stepper_inst_L|DELAY[10]                                                                                                                                                                                                                                                                                                ; 3       ;
; stepper:stepper_inst_L|DELAY[8]                                                                                                                                                                                                                                                                                                 ; 3       ;
; stepper:stepper_inst_L|DELAY[3]                                                                                                                                                                                                                                                                                                 ; 3       ;
; stepper:stepper_inst_L|DELAY[0]                                                                                                                                                                                                                                                                                                 ; 3       ;
; stepper:stepper_inst_R|DELAY[13]                                                                                                                                                                                                                                                                                                ; 3       ;
; stepper:stepper_inst_R|DELAY[12]                                                                                                                                                                                                                                                                                                ; 3       ;
; stepper:stepper_inst_R|DELAY[11]                                                                                                                                                                                                                                                                                                ; 3       ;
; stepper:stepper_inst_R|DELAY[10]                                                                                                                                                                                                                                                                                                ; 3       ;
; stepper:stepper_inst_R|DELAY[8]                                                                                                                                                                                                                                                                                                 ; 3       ;
; stepper:stepper_inst_R|DELAY[3]                                                                                                                                                                                                                                                                                                 ; 3       ;
; stepper:stepper_inst_R|DELAY[0]                                                                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 28                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_ANNICK|spi_slave:spi_slave_inst|SPI_cnt[4]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_ANNICK|spi_slave:spi_slave_inst|Data_Addr[1] ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_ANNICK|stepper:stepper_inst_L|DELAY[14]      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_ANNICK|stepper:stepper_inst_R|DELAY[5]       ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_ANNICK|stepper:stepper_inst_L|counter[8]     ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_ANNICK|stepper:stepper_inst_R|counter[7]     ;
; 12:1               ; 17 bits   ; 136 LEs       ; 68 LEs               ; 68 LEs                 ; Yes        ; |DE0_ANNICK|spi_slave:spi_slave_inst|SPI_reg[36]  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; Yes        ; |DE0_ANNICK|spi_slave:spi_slave_inst|SPI_reg[24]  ;
; 12:1               ; 10 bits   ; 80 LEs        ; 60 LEs               ; 20 LEs                 ; Yes        ; |DE0_ANNICK|spi_slave:spi_slave_inst|SPI_reg[11]  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; Yes        ; |DE0_ANNICK|spi_slave:spi_slave_inst|SPI_reg[16]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_ANNICK|stepper:stepper_inst_L|DELAY[12]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_ANNICK|stepper:stepper_inst_R|DELAY[13]      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_ANNICK|spi_slave:spi_slave_inst|state        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE0_ANNICK|spi_slave:spi_slave_inst|state        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


=======
+----------------------------+-------------+


>>>>>>> d707fb58678ebe0571eea902370c22a5217d80bb
+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 76                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 76                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 253                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 76                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


<<<<<<< HEAD
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 76                  ; 76               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 227                         ;
; cycloneiii_ff         ; 766                         ;
;     CLR               ; 256                         ;
;     CLR SCLR          ; 36                          ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 316                         ;
;     ENA CLR           ; 48                          ;
;     ENA CLR SLD       ; 42                          ;
;     ENA SCLR          ; 6                           ;
;     ENA SCLR SLD      ; 8                           ;
;     SCLR SLD          ; 1                           ;
;     plain             ; 51                          ;
; cycloneiii_io_obuf    ; 98                          ;
; cycloneiii_lcell_comb ; 1296                        ;
;     arith             ; 848                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 222                         ;
;         3 data inputs ; 624                         ;
;     normal            ; 448                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 127                         ;
;         4 data inputs ; 255                         ;
;                       ;                             ;
; Max LUT depth         ; 8.10                        ;
; Average LUT depth     ; 4.92                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                       ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+---------+
; Name                                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                           ; Details ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+---------+
; CLOCK_50                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                    ; N/A     ;
; GPIO_0[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[27]                                  ; N/A     ;
; GPIO_0[27]                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO_0[27]                                  ; N/A     ;
; stepper:stepper_inst_L|control[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][0]                         ; N/A     ;
; stepper:stepper_inst_L|control[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][0]                         ; N/A     ;
; stepper:stepper_inst_L|control[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][10]                        ; N/A     ;
; stepper:stepper_inst_L|control[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][10]                        ; N/A     ;
; stepper:stepper_inst_L|control[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][11]                        ; N/A     ;
; stepper:stepper_inst_L|control[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][11]                        ; N/A     ;
; stepper:stepper_inst_L|control[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][12]                        ; N/A     ;
; stepper:stepper_inst_L|control[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][12]                        ; N/A     ;
; stepper:stepper_inst_L|control[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][13]                        ; N/A     ;
; stepper:stepper_inst_L|control[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][13]                        ; N/A     ;
; stepper:stepper_inst_L|control[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][14]                        ; N/A     ;
; stepper:stepper_inst_L|control[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][14]                        ; N/A     ;
; stepper:stepper_inst_L|control[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][15]                        ; N/A     ;
; stepper:stepper_inst_L|control[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][15]                        ; N/A     ;
; stepper:stepper_inst_L|control[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][16]                        ; N/A     ;
; stepper:stepper_inst_L|control[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][16]                        ; N/A     ;
; stepper:stepper_inst_L|control[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][17]                        ; N/A     ;
; stepper:stepper_inst_L|control[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][17]                        ; N/A     ;
; stepper:stepper_inst_L|control[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][18]                        ; N/A     ;
; stepper:stepper_inst_L|control[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][18]                        ; N/A     ;
; stepper:stepper_inst_L|control[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][19]                        ; N/A     ;
; stepper:stepper_inst_L|control[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][19]                        ; N/A     ;
; stepper:stepper_inst_L|control[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][1]                         ; N/A     ;
; stepper:stepper_inst_L|control[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][1]                         ; N/A     ;
; stepper:stepper_inst_L|control[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][20]                        ; N/A     ;
; stepper:stepper_inst_L|control[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][20]                        ; N/A     ;
; stepper:stepper_inst_L|control[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][21]                        ; N/A     ;
; stepper:stepper_inst_L|control[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][21]                        ; N/A     ;
; stepper:stepper_inst_L|control[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][22]                        ; N/A     ;
; stepper:stepper_inst_L|control[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][22]                        ; N/A     ;
; stepper:stepper_inst_L|control[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][23]                        ; N/A     ;
; stepper:stepper_inst_L|control[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][23]                        ; N/A     ;
; stepper:stepper_inst_L|control[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][24]                        ; N/A     ;
; stepper:stepper_inst_L|control[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][24]                        ; N/A     ;
; stepper:stepper_inst_L|control[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][25]                        ; N/A     ;
; stepper:stepper_inst_L|control[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][25]                        ; N/A     ;
; stepper:stepper_inst_L|control[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][26]                        ; N/A     ;
; stepper:stepper_inst_L|control[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][26]                        ; N/A     ;
; stepper:stepper_inst_L|control[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][27]                        ; N/A     ;
; stepper:stepper_inst_L|control[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][27]                        ; N/A     ;
; stepper:stepper_inst_L|control[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][28]                        ; N/A     ;
; stepper:stepper_inst_L|control[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][28]                        ; N/A     ;
; stepper:stepper_inst_L|control[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][29]                        ; N/A     ;
; stepper:stepper_inst_L|control[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][29]                        ; N/A     ;
; stepper:stepper_inst_L|control[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][2]                         ; N/A     ;
; stepper:stepper_inst_L|control[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][2]                         ; N/A     ;
; stepper:stepper_inst_L|control[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][30]                        ; N/A     ;
; stepper:stepper_inst_L|control[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][30]                        ; N/A     ;
; stepper:stepper_inst_L|control[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][31]                        ; N/A     ;
; stepper:stepper_inst_L|control[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][31]                        ; N/A     ;
; stepper:stepper_inst_L|control[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][3]                         ; N/A     ;
; stepper:stepper_inst_L|control[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][3]                         ; N/A     ;
; stepper:stepper_inst_L|control[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][4]                         ; N/A     ;
; stepper:stepper_inst_L|control[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][4]                         ; N/A     ;
; stepper:stepper_inst_L|control[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][5]                         ; N/A     ;
; stepper:stepper_inst_L|control[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][5]                         ; N/A     ;
; stepper:stepper_inst_L|control[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][6]                         ; N/A     ;
; stepper:stepper_inst_L|control[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][6]                         ; N/A     ;
; stepper:stepper_inst_L|control[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][7]                         ; N/A     ;
; stepper:stepper_inst_L|control[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][7]                         ; N/A     ;
; stepper:stepper_inst_L|control[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][8]                         ; N/A     ;
; stepper:stepper_inst_L|control[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][8]                         ; N/A     ;
; stepper:stepper_inst_L|control[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][9]                         ; N/A     ;
; stepper:stepper_inst_L|control[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Actuators_RAM[5][9]                         ; N/A     ;
; stepper:stepper_inst_L|counter[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[0]           ; N/A     ;
; stepper:stepper_inst_L|counter[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[0]           ; N/A     ;
; stepper:stepper_inst_L|counter[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[10]          ; N/A     ;
; stepper:stepper_inst_L|counter[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[10]          ; N/A     ;
; stepper:stepper_inst_L|counter[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[11]          ; N/A     ;
; stepper:stepper_inst_L|counter[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[11]          ; N/A     ;
; stepper:stepper_inst_L|counter[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[12]          ; N/A     ;
; stepper:stepper_inst_L|counter[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[12]          ; N/A     ;
; stepper:stepper_inst_L|counter[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[13]          ; N/A     ;
; stepper:stepper_inst_L|counter[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[13]          ; N/A     ;
; stepper:stepper_inst_L|counter[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[14]          ; N/A     ;
; stepper:stepper_inst_L|counter[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[14]          ; N/A     ;
; stepper:stepper_inst_L|counter[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[15]          ; N/A     ;
; stepper:stepper_inst_L|counter[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[15]          ; N/A     ;
; stepper:stepper_inst_L|counter[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[16]          ; N/A     ;
; stepper:stepper_inst_L|counter[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[16]          ; N/A     ;
; stepper:stepper_inst_L|counter[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[17]          ; N/A     ;
; stepper:stepper_inst_L|counter[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[17]          ; N/A     ;
; stepper:stepper_inst_L|counter[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[1]           ; N/A     ;
; stepper:stepper_inst_L|counter[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[1]           ; N/A     ;
; stepper:stepper_inst_L|counter[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[2]           ; N/A     ;
; stepper:stepper_inst_L|counter[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[2]           ; N/A     ;
; stepper:stepper_inst_L|counter[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[3]           ; N/A     ;
; stepper:stepper_inst_L|counter[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[3]           ; N/A     ;
; stepper:stepper_inst_L|counter[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[4]           ; N/A     ;
; stepper:stepper_inst_L|counter[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[4]           ; N/A     ;
; stepper:stepper_inst_L|counter[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[5]           ; N/A     ;
; stepper:stepper_inst_L|counter[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[5]           ; N/A     ;
; stepper:stepper_inst_L|counter[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[6]           ; N/A     ;
; stepper:stepper_inst_L|counter[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[6]           ; N/A     ;
; stepper:stepper_inst_L|counter[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[7]           ; N/A     ;
; stepper:stepper_inst_L|counter[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[7]           ; N/A     ;
; stepper:stepper_inst_L|counter[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[8]           ; N/A     ;
; stepper:stepper_inst_L|counter[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[8]           ; N/A     ;
; stepper:stepper_inst_L|counter[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[9]           ; N/A     ;
; stepper:stepper_inst_L|counter[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|counter[9]           ; N/A     ;
; stepper:stepper_inst_L|current_position[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[0]  ; N/A     ;
; stepper:stepper_inst_L|current_position[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[0]  ; N/A     ;
; stepper:stepper_inst_L|current_position[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[10] ; N/A     ;
; stepper:stepper_inst_L|current_position[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[10] ; N/A     ;
; stepper:stepper_inst_L|current_position[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[11] ; N/A     ;
; stepper:stepper_inst_L|current_position[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[11] ; N/A     ;
; stepper:stepper_inst_L|current_position[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[12] ; N/A     ;
; stepper:stepper_inst_L|current_position[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[12] ; N/A     ;
; stepper:stepper_inst_L|current_position[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[13] ; N/A     ;
; stepper:stepper_inst_L|current_position[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[13] ; N/A     ;
; stepper:stepper_inst_L|current_position[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[14] ; N/A     ;
; stepper:stepper_inst_L|current_position[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[14] ; N/A     ;
; stepper:stepper_inst_L|current_position[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[15] ; N/A     ;
; stepper:stepper_inst_L|current_position[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[15] ; N/A     ;
; stepper:stepper_inst_L|current_position[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[16] ; N/A     ;
; stepper:stepper_inst_L|current_position[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[16] ; N/A     ;
; stepper:stepper_inst_L|current_position[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[17] ; N/A     ;
; stepper:stepper_inst_L|current_position[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[17] ; N/A     ;
; stepper:stepper_inst_L|current_position[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[18] ; N/A     ;
; stepper:stepper_inst_L|current_position[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[18] ; N/A     ;
; stepper:stepper_inst_L|current_position[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[19] ; N/A     ;
; stepper:stepper_inst_L|current_position[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[19] ; N/A     ;
; stepper:stepper_inst_L|current_position[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[1]  ; N/A     ;
; stepper:stepper_inst_L|current_position[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[1]  ; N/A     ;
; stepper:stepper_inst_L|current_position[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[20] ; N/A     ;
; stepper:stepper_inst_L|current_position[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[20] ; N/A     ;
; stepper:stepper_inst_L|current_position[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[21] ; N/A     ;
; stepper:stepper_inst_L|current_position[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[21] ; N/A     ;
; stepper:stepper_inst_L|current_position[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[22] ; N/A     ;
; stepper:stepper_inst_L|current_position[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[22] ; N/A     ;
; stepper:stepper_inst_L|current_position[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[23] ; N/A     ;
; stepper:stepper_inst_L|current_position[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[23] ; N/A     ;
; stepper:stepper_inst_L|current_position[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[2]  ; N/A     ;
; stepper:stepper_inst_L|current_position[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[2]  ; N/A     ;
; stepper:stepper_inst_L|current_position[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[3]  ; N/A     ;
; stepper:stepper_inst_L|current_position[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[3]  ; N/A     ;
; stepper:stepper_inst_L|current_position[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[4]  ; N/A     ;
; stepper:stepper_inst_L|current_position[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[4]  ; N/A     ;
; stepper:stepper_inst_L|current_position[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[5]  ; N/A     ;
; stepper:stepper_inst_L|current_position[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[5]  ; N/A     ;
; stepper:stepper_inst_L|current_position[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[6]  ; N/A     ;
; stepper:stepper_inst_L|current_position[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[6]  ; N/A     ;
; stepper:stepper_inst_L|current_position[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[7]  ; N/A     ;
; stepper:stepper_inst_L|current_position[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[7]  ; N/A     ;
; stepper:stepper_inst_L|current_position[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[8]  ; N/A     ;
; stepper:stepper_inst_L|current_position[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[8]  ; N/A     ;
; stepper:stepper_inst_L|current_position[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[9]  ; N/A     ;
; stepper:stepper_inst_L|current_position[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|current_position[9]  ; N/A     ;
; stepper:stepper_inst_L|step                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|step                 ; N/A     ;
; stepper:stepper_inst_L|step                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepper:stepper_inst_L|step                 ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|gnd                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
; auto_signaltap_0|vcc                        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC         ; N/A     ;
+---------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------+---------+
=======
+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Servo_PWM:SERVO_RP"                                                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; servo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Servo_PWM:SERVO_RC"                                                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; servo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Servo_PWM:SERVO_LP"                                                                  ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; servo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spi_slave_inst"                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Data_Addr[6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
>>>>>>> d707fb58678ebe0571eea902370c22a5217d80bb


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
<<<<<<< HEAD
    Info: Processing started: Sun Mar 17 16:24:06 2024
=======
    Info: Processing started: Fri Mar 01 18:00:15 2024
>>>>>>> d707fb58678ebe0571eea902370c22a5217d80bb
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_ANNICK -c DE0_ANNICK
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12125): Using design file de0_annick.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
<<<<<<< HEAD
    Info (12023): Found entity 1: DE0_ANNICK File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 6
Warning (10236): Verilog HDL Implicit Net warning at de0_annick.sv(307): created implicit net for "clk_1_5" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 307
Warning (10236): Verilog HDL Implicit Net warning at de0_annick.sv(405): created implicit net for "micro_switch_5" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 405
Info (12127): Elaborating entity "DE0_ANNICK" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at de0_annick.sv(304): truncated value with size 32 to match size of target (5) File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 304
Warning (10030): Net "micro_switch_data[30..25]" at de0_annick.sv(336) has no driver or initial value, using a default initial value '0' File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 336
Warning (10030): Net "micro_switch_data[23..17]" at de0_annick.sv(336) has no driver or initial value, using a default initial value '0' File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 336
Warning (10030): Net "micro_switch_data[15..9]" at de0_annick.sv(336) has no driver or initial value, using a default initial value '0' File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 336
Warning (10030): Net "micro_switch_data[7..1]" at de0_annick.sv(336) has no driver or initial value, using a default initial value '0' File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 336
Warning (10034): Output port "LED" at de0_annick.sv(74) has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 74
Warning (10034): Output port "DRAM_ADDR" at de0_annick.sv(83) has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
Warning (10034): Output port "DRAM_BA" at de0_annick.sv(84) has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 84
Warning (10034): Output port "DRAM_DQM" at de0_annick.sv(90) has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 90
Warning (10034): Output port "DRAM_CAS_N" at de0_annick.sv(85) has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 85
Warning (10034): Output port "DRAM_CKE" at de0_annick.sv(86) has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 86
Warning (10034): Output port "DRAM_CLK" at de0_annick.sv(87) has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 87
Warning (10034): Output port "DRAM_CS_N" at de0_annick.sv(88) has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 88
Warning (10034): Output port "DRAM_RAS_N" at de0_annick.sv(91) has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 91
Warning (10034): Output port "DRAM_WE_N" at de0_annick.sv(92) has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 92
Warning (10034): Output port "EPCS_ASDO" at de0_annick.sv(95) has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 95
Warning (10034): Output port "EPCS_DCLK" at de0_annick.sv(97) has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 97
Warning (10034): Output port "EPCS_NCSO" at de0_annick.sv(98) has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 98
Warning (10034): Output port "I2C_SCLK" at de0_annick.sv(101) has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 101
Warning (12125): Using design file spi_slave.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: spi_slave File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/spi_slave.sv Line: 6
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spi_slave_inst" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 196
Warning (12125): Using design file odometer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: odometer File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/odometer.sv Line: 2
Info (12128): Elaborating entity "odometer" for hierarchy "odometer:odoL" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 208
Warning (12125): Using design file servo_pwm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Servo_PWM File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/servo_pwm.sv Line: 1
Info (12128): Elaborating entity "Servo_PWM" for hierarchy "Servo_PWM:SERVO_LC" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 226
Warning (10230): Verilog HDL assignment warning at servo_pwm.sv(37): truncated value with size 32 to match size of target (20) File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/servo_pwm.sv Line: 37
Warning (12125): Using design file adc_interface.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ADC_interface File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/adc_interface.sv Line: 1
Info (12128): Elaborating entity "ADC_interface" for hierarchy "ADC_interface:ADC_interface_inst" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 324
Warning (10230): Verilog HDL assignment warning at adc_interface.sv(17): truncated value with size 32 to match size of target (1) File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/adc_interface.sv Line: 17
Warning (10230): Verilog HDL assignment warning at adc_interface.sv(23): truncated value with size 32 to match size of target (7) File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/adc_interface.sv Line: 23
Warning (12125): Using design file stepper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: stepper File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv Line: 2
Info (12128): Elaborating entity "stepper" for hierarchy "stepper:stepper_inst_L" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 357
Warning (10230): Verilog HDL assignment warning at stepper.sv(70): truncated value with size 32 to match size of target (18) File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv Line: 70
Warning (10230): Verilog HDL assignment warning at stepper.sv(83): truncated value with size 32 to match size of target (18) File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv Line: 83
Warning (10230): Verilog HDL assignment warning at stepper.sv(98): truncated value with size 32 to match size of target (24) File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv Line: 98
Warning (10230): Verilog HDL assignment warning at stepper.sv(99): truncated value with size 32 to match size of target (24) File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/stepper.sv Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_db24.tdf
    Info (12023): Found entity 1: altsyncram_db24 File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/altsyncram_db24.tdf Line: 27
=======
    Info (12023): Found entity 1: DE0_ANNICK File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 6
Warning (10236): Verilog HDL Implicit Net warning at de0_annick.sv(188): created implicit net for "reset" File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 188
Info (12127): Elaborating entity "DE0_ANNICK" for the top level hierarchy
Warning (10034): Output port "LED" at de0_annick.sv(74) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 74
Warning (10034): Output port "DRAM_ADDR" at de0_annick.sv(83) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
Warning (10034): Output port "DRAM_BA" at de0_annick.sv(84) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 84
Warning (10034): Output port "DRAM_DQM" at de0_annick.sv(90) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 90
Warning (10034): Output port "DRAM_CAS_N" at de0_annick.sv(85) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 85
Warning (10034): Output port "DRAM_CKE" at de0_annick.sv(86) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 86
Warning (10034): Output port "DRAM_CLK" at de0_annick.sv(87) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 87
Warning (10034): Output port "DRAM_CS_N" at de0_annick.sv(88) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 88
Warning (10034): Output port "DRAM_RAS_N" at de0_annick.sv(91) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 91
Warning (10034): Output port "DRAM_WE_N" at de0_annick.sv(92) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 92
Warning (10034): Output port "EPCS_ASDO" at de0_annick.sv(95) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 95
Warning (10034): Output port "EPCS_DCLK" at de0_annick.sv(97) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 97
Warning (10034): Output port "EPCS_NCSO" at de0_annick.sv(98) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 98
Warning (10034): Output port "I2C_SCLK" at de0_annick.sv(101) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 101
Warning (10034): Output port "ADC_CS_N" at de0_annick.sv(105) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 105
Warning (10034): Output port "ADC_SADDR" at de0_annick.sv(106) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 106
Warning (10034): Output port "ADC_SCLK" at de0_annick.sv(107) has no driver File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 107
Warning (12125): Using design file spi_slave.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: spi_slave File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/spi_slave.sv Line: 6
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spi_slave_inst" File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 180
Warning (12125): Using design file odometer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: odometer File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/odometer.sv Line: 2
Info (12128): Elaborating entity "odometer" for hierarchy "odometer:odoL" File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 192
Warning (12125): Using design file servo_pwm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Servo_PWM File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/servo_pwm.sv Line: 1
Info (12128): Elaborating entity "Servo_PWM" for hierarchy "Servo_PWM:SERVO_LC" File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 210
Warning (10230): Verilog HDL assignment warning at servo_pwm.sv(37): truncated value with size 32 to match size of target (20) File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/servo_pwm.sv Line: 37
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 188
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 188
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4b24.tdf
    Info (12023): Found entity 1: altsyncram_4b24 File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/altsyncram_4b24.tdf Line: 27
>>>>>>> d707fb58678ebe0571eea902370c22a5217d80bb
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
<<<<<<< HEAD
    Info (12023): Found entity 1: decode_dvf File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ugi.tdf
    Info (12023): Found entity 1: cntr_ugi File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cntr_ugi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/cmpr_tgc.tdf Line: 22
=======
    Info (12023): Found entity 1: decode_dvf File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf
    Info (12023): Found entity 1: cntr_mgi File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/cntr_mgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/cmpr_sgc.tdf Line: 22
>>>>>>> d707fb58678ebe0571eea902370c22a5217d80bb
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf
    Info (12023): Found entity 1: cntr_fgi File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/cntr_fgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
<<<<<<< HEAD
Info (11172): 2024.03.17.16:24:40 Progress: Loading sld35059bdf/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld35059bdf/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[21]" and its non-tri-state driver. File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[23]" and its non-tri-state driver. File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[25]" and its non-tri-state driver. File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[26]" and its non-tri-state driver. File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[27]" and its non-tri-state driver. File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[28]" and its non-tri-state driver. File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[30]" and its non-tri-state driver. File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[32]" and its non-tri-state driver. File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 89
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 102
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 111
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 111
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 111
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 111
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 111
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 111
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 111
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 111
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 111
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 111
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 111
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 111
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 111
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 119
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[21]~synth" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13010): Node "GPIO_0[23]~synth" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13010): Node "GPIO_0[25]~synth" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13010): Node "GPIO_0[26]~synth" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13010): Node "GPIO_0[27]~synth" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13010): Node "GPIO_0[28]~synth" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13010): Node "GPIO_0[30]~synth" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
    Warning (13010): Node "GPIO_0[32]~synth" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 115
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 74
    Warning (13410): Pin "LED[1]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 74
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 74
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 74
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 74
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 74
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 74
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 74
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 83
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 84
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 84
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 85
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 86
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 87
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 88
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 90
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 90
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 91
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 92
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 95
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 97
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 98
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 101
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/DE0_ANNICK.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 185 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 77
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 77
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 80
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 80
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 80
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 80
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 96
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 112
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 112
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 112
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 116
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 120
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]" File: C:/Users/samue/OneDrive/Documents/UClouvain/Q7/Eurobot/CODE_ANNICK/Bot-annick/system_verilog/DE0-ANNICK/de0_annick.sv Line: 120
Info (21057): Implemented 3484 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 3251 logic cells
    Info (21064): Implemented 76 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 193 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Sun Mar 17 16:25:03 2024
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:00:50
=======
Info (11172): 2024.03.01.18:00:36 Progress: Loading sld35059bdf/alt_sld_fab_wrapper_hw.tcl
Error (11176): Factory com.altera.sopcmodel.components.tclmodule.TclModuleFactory reading C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/alt_sld_fab_wrapper_hw.tcl exception com.altera.utilities.FileUtilities$AlteraIpException: C:\Users\kneip\OneDrive\Bureau\Cours\Projet Mcatro\Code\Bot_annick\system_verilog\DE0-ANNICK\db\ip\sld35059bdf\alt_sld_fab_wrapper_hw.tcl
Error (11176): No component alt_sld_fab in C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/alt_sld_fab_wrapper_hw.tcl
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Error (10002): Can't open VHDL or Verilog HDL file "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/"
Info (12021): Found 0 design units, including 0 entities, in source file 
Info (15248): File "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/" is a duplicate of already analyzed file "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file 
Info (15248): File "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/" is a duplicate of already analyzed file "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file 
Info (15248): File "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/" is a duplicate of already analyzed file "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file 
Info (15248): File "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/" is a duplicate of already analyzed file "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file 
Info (15248): File "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/" is a duplicate of already analyzed file "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file 
Info (144001): Generated suppressed messages file C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/DE0_ANNICK.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 28 warnings
    Error: Peak virtual memory: 4820 megabytes
    Error: Processing ended: Fri Mar 01 18:00:37 2024
    Error: Elapsed time: 00:00:22
    Error: Total CPU time (on all processors): 00:00:41
>>>>>>> d707fb58678ebe0571eea902370c22a5217d80bb


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mcatro/Code/Bot_annick/system_verilog/DE0-ANNICK/DE0_ANNICK.map.smsg.


