
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2004.699 ; gain = 113.992 ; free physical = 1440 ; free virtual = 8198
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ksalone/Loitsut/red-pitaya-notes/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top system_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2404.824 ; gain = 0.000 ; free physical = 1264 ; free virtual = 8029
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3050.113 ; gain = 543.789 ; free physical = 2873 ; free virtual = 9618
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/ps_0/inst'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/ps_0/inst'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0/U0'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0/U0'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0/U0'
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0/U0'
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/cfg/clocks.xdc]
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/cfg/clocks.xdc]
Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[*]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[*]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[*]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[*]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[0]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[0]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[1]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[1]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[0]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[0]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[1]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[1]'. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/ksalone/Loitsut/red-pitaya-notes/cfg/ports.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3170.172 ; gain = 0.000 ; free physical = 1969 ; free virtual = 8721
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3170.172 ; gain = 1112.848 ; free physical = 1969 ; free virtual = 8721
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3170.172 ; gain = 0.000 ; free physical = 1941 ; free virtual = 8694

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 26 inverters resulting in an inversion of 26 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9218be4e

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3380.824 ; gain = 61.812 ; free physical = 1638 ; free virtual = 8390
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 76 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9218be4e

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3380.824 ; gain = 61.812 ; free physical = 1638 ; free virtual = 8390
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 143c0417c

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3380.824 ; gain = 61.812 ; free physical = 1635 ; free virtual = 8388
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 17 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 143c0417c

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3380.824 ; gain = 61.812 ; free physical = 1635 ; free virtual = 8388
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1762be4d7

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3380.824 ; gain = 61.812 ; free physical = 1635 ; free virtual = 8387
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7z020 is unsupported

Phase 6 Remap
Phase 6 Remap | Checksum: 1762be4d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.824 ; gain = 61.812 ; free physical = 1576 ; free virtual = 8328
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1762be4d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.824 ; gain = 61.812 ; free physical = 1576 ; free virtual = 8328
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              76  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              17  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Remap                        |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3380.824 ; gain = 0.000 ; free physical = 1576 ; free virtual = 8328
Ending Logic Optimization Task | Checksum: 1762be4d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3380.824 ; gain = 61.812 ; free physical = 1576 ; free virtual = 8328

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3380.824 ; gain = 0.000 ; free physical = 1576 ; free virtual = 8328
Ending Netlist Obfuscation Task | Checksum: 1762be4d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3380.824 ; gain = 0.000 ; free physical = 1576 ; free virtual = 8328
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ksalone/Loitsut/red-pitaya-notes/tmp/template.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3468.867 ; gain = 0.000 ; free physical = 1519 ; free virtual = 8273
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3500.883 ; gain = 0.000 ; free physical = 1493 ; free virtual = 8247
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10314aeef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3500.883 ; gain = 0.000 ; free physical = 1493 ; free virtual = 8247
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3500.883 ; gain = 0.000 ; free physical = 1493 ; free virtual = 8247

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 878e1433

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3500.883 ; gain = 0.000 ; free physical = 1461 ; free virtual = 8214

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e3223233

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3507.910 ; gain = 7.027 ; free physical = 1418 ; free virtual = 8172

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e3223233

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3507.910 ; gain = 7.027 ; free physical = 1417 ; free virtual = 8170
Phase 1 Placer Initialization | Checksum: 1e3223233

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3507.910 ; gain = 7.027 ; free physical = 1417 ; free virtual = 8170

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2252d82ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3507.910 ; gain = 7.027 ; free physical = 1377 ; free virtual = 8131

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19b6f0c8b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3507.910 ; gain = 7.027 ; free physical = 1374 ; free virtual = 8127

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19b6f0c8b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3507.910 ; gain = 7.027 ; free physical = 1374 ; free virtual = 8127

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1f0add1b6

Time (s): cpu = 00:01:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 846 ; free virtual = 7593

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 6 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3515.914 ; gain = 0.000 ; free physical = 800 ; free virtual = 7547

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16f031c30

Time (s): cpu = 00:01:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 792 ; free virtual = 7539
Phase 2.4 Global Placement Core | Checksum: 1e2c4cf18

Time (s): cpu = 00:01:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 504 ; free virtual = 7257
Phase 2 Global Placement | Checksum: 1e2c4cf18

Time (s): cpu = 00:01:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 503 ; free virtual = 7257

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13faf019d

Time (s): cpu = 00:01:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 525 ; free virtual = 7278

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a3cdbad7

Time (s): cpu = 00:01:50 ; elapsed = 00:00:17 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 525 ; free virtual = 7279

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d199a4c8

Time (s): cpu = 00:01:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 521 ; free virtual = 7275

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22cb7e5ef

Time (s): cpu = 00:01:52 ; elapsed = 00:00:17 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 521 ; free virtual = 7274

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12978e2a6

Time (s): cpu = 00:01:53 ; elapsed = 00:00:17 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 513 ; free virtual = 7267

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18c88b378

Time (s): cpu = 00:01:53 ; elapsed = 00:00:17 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 513 ; free virtual = 7267

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22de6f281

Time (s): cpu = 00:01:53 ; elapsed = 00:00:17 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 512 ; free virtual = 7266
Phase 3 Detail Placement | Checksum: 22de6f281

Time (s): cpu = 00:01:53 ; elapsed = 00:00:17 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 512 ; free virtual = 7266

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2380a8ec8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.842 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f0884b04

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3515.914 ; gain = 0.000 ; free physical = 500 ; free virtual = 7254
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1f0884b04

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3515.914 ; gain = 0.000 ; free physical = 500 ; free virtual = 7254
Phase 4.1.1.1 BUFG Insertion | Checksum: 2380a8ec8

Time (s): cpu = 00:01:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 500 ; free virtual = 7254

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.842. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b5e0ce5f

Time (s): cpu = 00:01:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 499 ; free virtual = 7253

Time (s): cpu = 00:01:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 499 ; free virtual = 7253
Phase 4.1 Post Commit Optimization | Checksum: 1b5e0ce5f

Time (s): cpu = 00:01:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 499 ; free virtual = 7253

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b5e0ce5f

Time (s): cpu = 00:01:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 499 ; free virtual = 7253

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b5e0ce5f

Time (s): cpu = 00:01:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 499 ; free virtual = 7253
Phase 4.3 Placer Reporting | Checksum: 1b5e0ce5f

Time (s): cpu = 00:01:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 499 ; free virtual = 7253

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3515.914 ; gain = 0.000 ; free physical = 499 ; free virtual = 7253

Time (s): cpu = 00:01:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 499 ; free virtual = 7253
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a163d373

Time (s): cpu = 00:01:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 499 ; free virtual = 7253
Ending Placer Task | Checksum: 168f41a30

Time (s): cpu = 00:01:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3515.914 ; gain = 15.031 ; free physical = 499 ; free virtual = 7253
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:56 ; elapsed = 00:00:18 . Memory (MB): peak = 3515.914 ; gain = 47.047 ; free physical = 499 ; free virtual = 7253
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3515.914 ; gain = 0.000 ; free physical = 497 ; free virtual = 7251
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3515.914 ; gain = 0.000 ; free physical = 495 ; free virtual = 7249
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3515.914 ; gain = 0.000 ; free physical = 513 ; free virtual = 7263
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.runs/impl_1/system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3522.719 ; gain = 0.000 ; free physical = 495 ; free virtual = 7251
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3523.621 ; gain = 0.902 ; free physical = 479 ; free virtual = 7237
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b4e3a364 ConstDB: 0 ShapeSum: b41076cc RouteDB: 0
Post Restoration Checksum: NetGraph: 5571852b | NumContArr: 57c5f77c | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: c641d254

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 3644.305 ; gain = 72.957 ; free physical = 170 ; free virtual = 6491

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c641d254

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 3644.305 ; gain = 72.957 ; free physical = 170 ; free virtual = 6491

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c641d254

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 3644.305 ; gain = 72.957 ; free physical = 170 ; free virtual = 6491
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 226a6f56a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.252  | TNS=0.000  | WHS=-0.147 | THS=-8.698 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 614
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 614
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 28036c60f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 28036c60f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472
Phase 3 Initial Routing | Checksum: 1da7104d3

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.252  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16311029b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472
Phase 4 Rip-up And Reroute | Checksum: 16311029b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp
Phase 5.1.1 Delay CleanUp | Checksum: 16311029b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472
Phase 5.1 TNS Cleanup | Checksum: 16311029b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16311029b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472
Phase 5 Delay and Skew Optimization | Checksum: 16311029b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19d4ada49

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.252  | TNS=0.000  | WHS=0.060  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19d4ada49

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472
Phase 6 Post Hold Fix | Checksum: 19d4ada49

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.135653 %
  Global Horizontal Routing Utilization  = 0.0604293 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 106006986

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 106006986

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9ca88805

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 167 ; free virtual = 6472

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=3.253  | TNS=0.000  | WHS=0.060  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 16b0a9332

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 166 ; free virtual = 6471
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1786559da

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 165 ; free virtual = 6470

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3663.188 ; gain = 91.840 ; free physical = 165 ; free virtual = 6470

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 3663.188 ; gain = 139.566 ; free physical = 165 ; free virtual = 6470
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ksalone/Loitsut/red-pitaya-notes/tmp/template.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ksalone/Loitsut/red-pitaya-notes/tmp/template.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3762.137 ; gain = 0.000 ; free physical = 185 ; free virtual = 6427
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3762.137 ; gain = 0.000 ; free physical = 176 ; free virtual = 6419
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file system_wrapper_timing_summary_postroute_physopted.rpt -pb system_wrapper_timing_summary_postroute_physopted.pb -rpx system_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_postroute_physopted.rpt -pb system_wrapper_bus_skew_postroute_physopted.pb -rpx system_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3762.137 ; gain = 0.000 ; free physical = 164 ; free virtual = 6405
INFO: [Common 17-1381] The checkpoint '/home/ksalone/Loitsut/red-pitaya-notes/tmp/template.runs/impl_1/system_wrapper_postroute_physopt.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Aug 11 20:27:51 2024...
