SPARSEMEM_VMEMMAP: y => no
      Direct dependencies: SPARSEMEM [=y] && SPARSEMEM_VMEMMAP_ENABLE [=y]
      Reverse dependencies: ARCH_SPARSEMEM_ENABLE [=y]

MFD_SYSCON: y => no
      Direct dependencies: HAS_IOMEM [=y]
      Reverse dependencies: PCIE_ROCKCHIP_HOST [=n] && PCI [=y] && (ARCH_ROCKCHIP [=y] || COMPILE_TEST [=y]) && OF [=y] && PCI_MSI_IRQ_DOMAIN [=y] || PCIE_ROCKCHIP_EP [=n] && PCI [=y] && (ARCH_ROCKCHIP [=y] || COMPILE_TEST [=y]) && OF [=y] && PCI_ENDPOINT [=y] || PCI_LAYERSCAPE [=y] && PCI [=y] && OF [=y] && (ARM || ARCH_LAYERSCAPE [=n] || COMPILE_TEST [=y]) && PCI_MSI_IRQ_DOMAIN [=y] || BT1_AXI [=y] && (MIPS_BAIKAL_T1 || COMPILE_TEST [=y]) || INTEL_IXP4XX_EB [=y] && HAS_IOMEM [=y] && (ARCH_IXP4XX || COMPILE_TEST [=y]) || MTD_NAND_STM32_FMC2 [=y] && MTD [=y] && MTD_RAW_NAND [=y] && (MACH_STM32MP157 || COMPILE_TEST [=y]) || MTD_NAND_MESON [=n] && MTD [=y] && MTD_RAW_NAND [=y] && (ARCH_MESON [=y] || COMPILE_TEST [=y]) || AHCI_MTK [=n] && ATA [=y] && HAS_DMA [=y] && ARCH_MEDIATEK [=n] || HIP04_ETH [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_HISILICON [=n] && HAS_IOMEM [=y] || SNI_AVE [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_SOCIONEXT [=y] && (ARCH_UNIPHIER [=y] || COMPILE_TEST [=y]) && OF [=y] && HAS_IOMEM [=y] || STMMAC_PLATFORM [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] || DWMAC_INGENIC [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && HAS_IOMEM [=y] && (MACH_INGENIC || COMPILE_TEST [=y]) || DWMAC_IPQ806X [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && (ARCH_QCOM [=n] || COMPILE_TEST [=y]) || DWMAC_LPC18XX [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && (ARCH_LPC18XX || COMPILE_TEST [=y]) || DWMAC_OXNAS [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && COMMON_CLK [=y] && (ARCH_OXNAS || COMPILE_TEST [=y]) || DWMAC_ROCKCHIP [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && (ARCH_ROCKCHIP [=y] || COMPILE_TEST [=y]) || DWMAC_SOCFPGA [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && (ARCH_INTEL_SOCFPGA [=y] || COMPILE_TEST [=y]) || DWMAC_STI [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && (ARCH_STI || COMPILE_TEST [=y]) || DWMAC_STM32 [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && HAS_IOMEM [=y] && (ARCH_STM32 || COMPILE_TEST [=y]) || DWMAC_IMX8 [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_STMICRO [=n] && STMMAC_ETH [=n] && STMMAC_PLATFORM [=n] && OF [=y] && (ARCH_MXC [=n] || COMPILE_TEST [=y]) || TI_CPSW [=y] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_TI [=y] && (ARCH_DAVINCI || ARCH_OMAP2PLUS || COMPILE_TEST [=y]) && (TI_CPTS [=n] || !TI_CPTS [=n]) || TI_CPSW_SWITCHDEV [=n] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_TI [=y] && (ARCH_DAVINCI || ARCH_OMAP2PLUS || COMPILE_TEST [=y]) && NET_SWITCHDEV [=n] && (TI_CPTS [=n] || !TI_CPTS [=n]) || TOUCHSCREEN_TS4800 [=n] && INPUT [=y] && INPUT_TOUCHSCREEN [=y] && HAS_IOMEM [=y] && OF [=y] && (SOC_IMX51 || COMPILE_TEST [=y]) || I2C_DESIGNWARE_PLATFORM [=y] && I2C [=y] && HAS_IOMEM [=y] && (ACPI [=n] && COMMON_CLK [=y] || !ACPI [=n]) && MIPS_BAIKAL_T1 || PINCTRL_GEMINI [=n] && PINCTRL [=y] && ARCH_GEMINI || PINCTRL_OXNAS [=n] && PINCTRL [=y] && OF [=y] || PINCTRL_ROCKCHIP [=y] && PINCTRL [=y] && (ARCH_ROCKCHIP [=y] || COMPILE_TEST [=y]) && OF [=y] || PINCTRL_DOVE [=n] && PINCTRL [=y] || PINCTRL_ARMADA_37XX [=n] && PINCTRL [=y] || PINCTRL_STM32 [=y] && PINCTRL [=y] && (ARCH_STM32 || COMPILE_TEST [=y]) && OF [=y] || POWER_RESET_OCELOT_RESET [=n] && POWER_RESET [=y] && (MSCC_OCELOT || ARCH_SPARX5 [=y] || COMPILE_TEST [=y]) || POWER_RESET_KEYSTONE [=n] && POWER_RESET [=y] && (ARCH_KEYSTONE || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || POWER_RESET_SYSCON [=n] && POWER_RESET [=y] && OF [=y] && HAS_IOMEM [=y] || POWER_RESET_SYSCON_POWEROFF [=n] && POWER_RESET [=y] && OF [=y] && HAS_IOMEM [=y] || ARMADA_37XX_WATCHDOG [=n] && WATCHDOG [=n] && (ARCH_MVEBU [=n] || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || S3C2410_WATCHDOG [=n] && WATCHDOG [=n] && (ARCH_S3C24XX || ARCH_S3C64XX || ARCH_S5PV210 || ARCH_EXYNOS [=n] || COMPILE_TEST [=y]) && ARCH_EXYNOS [=n] || TS4800_WATCHDOG [=n] && WATCHDOG [=n] && HAS_IOMEM [=y] && OF [=y] && (SOC_IMX51 || COMPILE_TEST [=y]) || JZ4740_WDT [=n] && WATCHDOG [=n] && MIPS && COMMON_CLK [=y] || MFD_ALTERA_SYSMGR [=n] && HAS_IOMEM [=y] && ARCH_INTEL_SOCFPGA [=y] && OF [=y] || MFD_ATMEL_SMC [=y] && HAS_IOMEM [=y] || MFD_VEXPRESS_SYSREG [=n] && HAS_IOMEM [=y] && VEXPRESS_CONFIG [=n] && GPIOLIB [=y] || VIDEO_OMAP3 [=n] && MEDIA_SUPPORT [=y] && MEDIA_PLATFORM_SUPPORT [=y] && V4L_PLATFORM_DRIVERS [=y] && VIDEO_V4L2 [=n] && I2C [=y] && (ARCH_OMAP3 && OMAP_IOMMU [=n] || COMPILE_TEST [=y]) && COMMON_CLK [=y] && OF [=y] || VIDEO_S5P_FIMC [=n] && MEDIA_SUPPORT [=y] && MEDIA_PLATFORM_SUPPORT [=y] && V4L_PLATFORM_DRIVERS [=y] && VIDEO_SAMSUNG_EXYNOS4_IS [=n] && I2C [=y] && HAS_DMA [=y] || DRM_ASPEED_GFX [=n] && HAS_IOMEM [=y] && DRM [=y] && OF [=y] && (COMPILE_TEST [=y] || ARCH_ASPEED) && MMU [=y] || DRM_MCDE [=y] && HAS_IOMEM [=y] && DRM [=y] && CMA [=y] && (ARM || COMPILE_TEST [=y]) && OF [=y] && COMMON_CLK [=y] || DRM_EXYNOS_FIMD [=n] && HAS_IOMEM [=y] && DRM_EXYNOS [=y] && !FB_S3C [=n] || DRM_NWL_MIPI_DSI [=y] && DRM_BRIDGE [=y] && DRM [=y] && COMMON_CLK [=y] && OF [=y] && HAS_IOMEM [=y] || SND_SOC_MT8195 [=y] && SOUND [=y] && !UML && SND [=y] && SND_SOC [=y] && (ARCH_MEDIATEK [=n] || COMPILE_TEST [=y]) && COMMON_CLK [=y] && SND_SOC_MT6359 [=n] || USB_XHCI_MTK [=n] && USB_SUPPORT [=n] && USB [=n] && USB_XHCI_HCD [=n] && (MIPS && SOC_MT7621 || ARCH_MEDIATEK [=n] || COMPILE_TEST [=y]) || RTC_DRV_AT91SAM9 [=n] && RTC_CLASS [=n] && (ARCH_AT91 || COMPILE_TEST [=y]) && OF [=y] && HAS_IOMEM [=y] || LPC18XX_DMAMUX [=n] && DMADEVICES [=y] && (ARCH_LPC18XX || COMPILE_TEST [=y]) && OF [=y] && AMBA_PL08X [=n] || IMG_ASCII_LCD [=y] && AUXDISPLAY [=y] && HAS_IOMEM [=y] || VIDEO_OMAP4 [=n] && STAGING [=n] && STAGING_MEDIA [=n] && MEDIA_SUPPORT [=y] && VIDEO_V4L2 [=n] && I2C [=y] && (ARCH_OMAP4 || COMPILE_TEST [=y]) || COMMON_CLK_GEMINI [=n] && COMMON_CLK [=y] && (ARCH_GEMINI || COMPILE_TEST [=y]) || COMMON_CLK_ASPEED [=n] && COMMON_CLK [=y] && (ARCH_ASPEED || COMPILE_TEST [=y]) || COMMON_CLK_NXP [=n] && COMMON_CLK [=y] && ARCH_LPC18XX || COMMON_CLK_OXNAS [=n] && COMMON_CLK [=y] && (ARCH_OXNAS || COMPILE_TEST [=y]) || COMMON_CLK_BOSTON [=y] && COMMON_CLK [=y] && (MIPS || COMPILE_TEST [=y]) || CLK_MT7621 [=y] && COMMON_CLK [=y] && (SOC_MT7621 || COMPILE_TEST [=y]) || CLK_BT1_CCU_PLL [=y] && COMMON_CLK [=y] && CLK_BAIKAL_T1 [=y] || CLK_BT1_CCU_DIV [=y] && COMMON_CLK [=y] && CLK_BAIKAL_T1 [=y] || INGENIC_TCU_CLK [=y] && COMMON_CLK [=y] && (MIPS || COMPILE_TEST [=y]) || COMMON_CLK_MESON8B [=n] && COMMON_CLK [=y] && (ARCH_MESON [=y] || COMPILE_TEST [=y]) && ARM || COMMON_CLK_GXBB [=y] && COMMON_CLK [=y] && (ARCH_MESON [=y] || COMPILE_TEST [=y]) && ARM64 [=y] || COMMON_CLK_AXG [=y] && COMMON_CLK [=y] && (ARCH_MESON [=y] || COMPILE_TEST [=y]) && ARM64 [=y] || COMMON_CLK_G12A [=n] && COMMON_CLK [=y] && (ARCH_MESON [=y] || COMPILE_TEST [=y]) && ARM64 [=y] || HWSPINLOCK_QCOM [=y] && HWSPINLOCK [=y] && (ARCH_QCOM [=n] || COMPILE_TEST [=y]) || FTTMR010_TIMER [=n] && GENERIC_CLOCKEVENTS [=y] && HAS_IOMEM [=y] || ATMEL_ST [=n] && GENERIC_CLOCKEVENTS [=y] && HAS_IOMEM [=y] || INGENIC_TIMER [=n] && GENERIC_CLOCKEVENTS [=y] && (MIPS || COMPILE_TEST [=y]) && COMMON_CLK [=y] || INGENIC_SYSOST [=n] && GENERIC_CLOCKEVENTS [=y] && (MIPS || COMPILE_TEST [=y]) && COMMON_CLK [=y] || INGENIC_OST [=n] && GENERIC_CLOCKEVENTS [=y] && (MIPS || COMPILE_TEST [=y]) && COMMON_CLK [=y] || QCOM_Q6V5_ADSP [=n] && REMOTEPROC [=n] && OF [=y] && ARCH_QCOM [=n] && QCOM_SMEM [=y] && (RPMSG_QCOM_SMD [=y] || RPMSG_QCOM_SMD [=y]=n) && (RPMSG_QCOM_GLINK_SMEM [=y] || RPMSG_QCOM_GLINK_SMEM [=y]=n) && (QCOM_SYSMON [=n] || QCOM_SYSMON [=n]=n) && (RPMSG_QCOM_GLINK [=y] || RPMSG_QCOM_GLINK [=y]=n) || QCOM_Q6V5_MSS [=n] && REMOTEPROC [=n] && OF [=y] && ARCH_QCOM [=n] && QCOM_SMEM [=y] && (RPMSG_QCOM_SMD [=y] || RPMSG_QCOM_SMD [=y]=n) && (RPMSG_QCOM_GLINK_SMEM [=y] || RPMSG_QCOM_GLINK_SMEM [=y]=n) && (QCOM_SYSMON [=n] || QCOM_SYSMON [=n]=n) && (RPMSG_QCOM_GLINK [=y] || RPMSG_QCOM_GLINK [=y]=n) || QCOM_Q6V5_PAS [=n] && REMOTEPROC [=n] && OF [=y] && ARCH_QCOM [=n] && QCOM_SMEM [=y] && (RPMSG_QCOM_SMD [=y] || RPMSG_QCOM_SMD [=y]=n) && (RPMSG_QCOM_GLINK_SMEM [=y] || RPMSG_QCOM_GLINK_SMEM [=y]=n) && (QCOM_SYSMON [=n] || QCOM_SYSMON [=n]=n) && (RPMSG_QCOM_GLINK [=y] || RPMSG_QCOM_GLINK [=y]=n) || QCOM_Q6V5_WCSS [=n] && REMOTEPROC [=n] && OF [=y] && ARCH_QCOM [=n] && QCOM_SMEM [=y] && (RPMSG_QCOM_SMD [=y] || RPMSG_QCOM_SMD [=y]=n) && (RPMSG_QCOM_GLINK_SMEM [=y] || RPMSG_QCOM_GLINK_SMEM [=y]=n) && (QCOM_SYSMON [=n] || QCOM_SYSMON [=n]=n) && (RPMSG_QCOM_GLINK [=y] || RPMSG_QCOM_GLINK [=y]=n) || SOC_K210_SYSCTL [=n] && RISCV && SOC_CANAAN && OF [=y] || ASPEED_LPC_CTRL [=y] && (ARCH_ASPEED || COMPILE_TEST [=y]) || ASPEED_LPC_SNOOP [=n] && (ARCH_ASPEED || COMPILE_TEST [=y]) || ASPEED_UART_ROUTING [=y] && (ARCH_ASPEED || COMPILE_TEST [=y]) || ASPEED_P2A_CTRL [=y] && (ARCH_ASPEED || COMPILE_TEST [=y]) || QCOM_GSBI [=y] && (ARCH_QCOM [=n] || COMPILE_TEST [=y]) || EXYNOS_CHIPID [=y] && SOC_SAMSUNG [=y] && (ARCH_EXYNOS [=n] || COMPILE_TEST [=y]) || TI_K3_SOCINFO [=y] && SOC_TI [=y] && (ARCH_K3 [=y] || COMPILE_TEST [=y]) || TI_PRUSS [=y] && SOC_TI [=y] && (SOC_AM33XX || SOC_AM43XX || SOC_DRA7XX || ARCH_KEYSTONE || ARCH_K3 [=y]) || ATMEL_EBI [=y] && MEMORY [=y] && (ARCH_AT91 || COMPILE_TEST [=y]) && OF [=y] || BT1_L2_CTL [=y] && MEMORY [=y] && (MIPS_BAIKAL_T1 || COMPILE_TEST [=y]) || STM32_FMC2_EBI [=y] && MEMORY [=y] && (MACH_STM32MP157 || COMPILE_TEST [=y]) || PWM_JZ4740 [=y] && PWM [=y] && (MIPS || COMPILE_TEST [=y]) && COMMON_CLK [=y] || ST_IRQCHIP [=n] || INGENIC_TCU_IRQ [=y] && (MIPS || COMPILE_TEST [=y]) || LS_EXTIRQ [=n] || RESET_IMX7 [=y] && RESET_CONTROLLER [=y] && HAS_IOMEM [=y] && (SOC_IMX7D || ARM64 [=y] && ARCH_MXC [=n] || COMPILE_TEST [=y]) || RESET_K210 [=y] && RESET_CONTROLLER [=y] && (SOC_CANAAN || COMPILE_TEST [=y]) && OF [=y] || RESET_MCHP_SPARX5 [=y] && RESET_CONTROLLER [=y] && (ARCH_SPARX5 [=y] || SOC_LAN966 || COMPILE_TEST [=y]) || RESET_TI_SYSCON [=y] && RESET_CONTROLLER [=y] && HAS_IOMEM [=y] || PHY_HI6220_USB [=y] && (ARCH_HISI [=y] && ARM64 [=y] || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || PHY_HI3660_USB [=n] && (ARCH_HISI [=y] && ARM64 [=y] || COMPILE_TEST [=y]) || PHY_HI3670_USB [=n] && (ARCH_HISI [=y] && ARM64 [=y] || COMPILE_TEST [=y]) || PHY_HI3670_PCIE [=n] && (ARCH_HISI [=y] && ARM64 [=y] || COMPILE_TEST [=y]) || PHY_HISTB_COMBPHY [=n] && (ARCH_HISI [=y] && ARM64 [=y] || COMPILE_TEST [=y]) || PHY_HISI_INNO_USB2 [=y] && (ARCH_HISI [=y] && ARM64 [=y] || COMPILE_TEST [=y]) || PHY_HIX5HD2_SATA [=n] && ARCH_HIX5HD2 && OF [=y] && HAS_IOMEM [=y] || PHY_RALINK_USB [=n] && (RALINK || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || PHY_ROCKCHIP_PCIE [=y] && (ARCH_ROCKCHIP [=y] && OF [=y] || COMPILE_TEST [=y]) && HAS_IOMEM [=y] || PHY_SAMSUNG_USB2 [=y] && HAS_IOMEM [=y] && (USB_EHCI_EXYNOS [=n] || USB_OHCI_EXYNOS [=n] || USB_DWC2 [=n] || COMPILE_TEST [=y]) || PHY_EXYNOS5_USBDRD [=n] && (ARCH_EXYNOS [=n] && OF [=y] || COMPILE_TEST [=y]) && HAS_IOMEM [=y] && USB_DWC3_EXYNOS [=n] || PHY_EXYNOS5250_SATA [=n] && SOC_EXYNOS5250 && HAS_IOMEM [=y] && OF [=y] || PHY_UNIPHIER_USB2 [=y] && (ARCH_UNIPHIER [=y] || COMPILE_TEST [=y]) && OF [=y] && HAS_IOMEM [=y] || PHY_DA8XX_USB [=n] && (ARCH_DAVINCI_DA8XX || COMPILE_TEST [=y]) || PHY_INTEL_LGM_COMBO [=y] && (X86 || COMPILE_TEST [=y]) && OF [=y] && HAS_IOMEM [=y] || PHY_BCM_SR_PCIE [=y] && OF [=y] && (ARCH_BCM_IPROC [=y] || COMPILE_TEST [=y])

HI6220_MBOX: y => no
      Direct dependencies: MAILBOX [=y] && (ARCH_HISI [=y] || COMPILE_TEST [=y]) && OF [=y]

ADVISE_SYSCALLS: y => no
      Direct dependencies: y

CRC8: y => no
      Direct dependencies: y
      Reverse dependencies: PCIE_QCOM [=y] && PCI [=y] && OF [=y] && (ARCH_QCOM [=n] || COMPILE_TEST [=y]) && PCI_MSI_IRQ_DOMAIN [=y] || QED [=y] && NETDEVICES [=y] && ETHERNET [=y] && NET_VENDOR_QLOGIC [=y] && PCI [=y] || GPIO_MAX3191X [=n] && GPIOLIB [=y] && SPI_MASTER [=n] || SENSORS_SHT3x [=y] && HWMON [=y] && I2C [=y] || SENSORS_SHT4x [=y] && HWMON [=y] && I2C [=y] || SENSORS_ADM1266 [=n] && HWMON [=y] && PMBUS [=n] && GPIOLIB [=y] || MFD_MT6360 [=y] && HAS_IOMEM [=y] && I2C [=y] || AD7280 [=n] && STAGING [=n] && IIO [=n] && SPI [=n] || SCA3300 [=n] && IIO [=n] && SPI [=n] || SCD30_I2C [=n] && IIO [=n] && SCD30_CORE [=n] && I2C [=y] || SCD4X [=n] && IIO [=n] && I2C [=y] || SENSIRION_SGP30 [=n] && IIO [=n] && I2C [=y] || SENSIRION_SGP40 [=n] && IIO [=n] && I2C [=y] || SPS30_I2C [=n] && IIO [=n] && I2C [=y] || ICP10100 [=n] && IIO [=n] && I2C [=y]

DEVFREQ_GOV_SIMPLE_ONDEMAND: y => no
      Direct dependencies: PM_DEVFREQ [=y]
      Reverse dependencies: SCSI_UFSHCD [=y] && SCSI_LOWLEVEL [=y] && SCSI [=y] && SCSI_DMA [=y] || DRM_LIMA [=n] && HAS_IOMEM [=y] && DRM [=y] && (ARM || ARM64 [=y] || COMPILE_TEST [=y]) && MMU [=y] && COMMON_CLK [=y] && OF [=y] || DRM_PANFROST [=y] && HAS_IOMEM [=y] && DRM [=y] && (ARM || ARM64 [=y] || COMPILE_TEST [=y] && !GENERIC_ATOMIC64 [=n]) && MMU [=y] || ARM_EXYNOS_BUS_DEVFREQ [=n] && PM_DEVFREQ [=y] && (ARCH_EXYNOS [=n] || COMPILE_TEST [=y]) || ARM_RK3399_DMC_DEVFREQ [=y] && PM_DEVFREQ [=y] && (ARCH_ROCKCHIP [=y] && HAVE_ARM_SMCCC [=y] || COMPILE_TEST [=y] && HAVE_ARM_SMCCC [=y]) || TEGRA20_EMC [=y] && MEMORY [=y] && TEGRA_MC [=y] && (ARCH_TEGRA_2x_SOC [=n] || COMPILE_TEST [=y])

