INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado_HLS/2017.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'lance' on host 'lancecomp' (Windows NT_amd64 version 6.2) on Sat Mar 02 17:03:29 -0500 2019
INFO: [HLS 200-10] In directory 'D:/SeniorProject/RFNoCFrameSynchHWAccel'
INFO: [HLS 200-10] Opening project 'D:/SeniorProject/RFNoCFrameSynchHWAccel/matchedRee'.
INFO: [HLS 200-10] Adding design file 'matchedRee/inputCorrr.dat' to the project
INFO: [HLS 200-10] Adding design file 'matchedRee/matched.cpp' to the project
INFO: [HLS 200-10] Adding design file 'matchedRee/matcherSim.h' to the project
INFO: [HLS 200-10] Adding design file 'matchedRee/results.csv' to the project
INFO: [HLS 200-10] Adding test bench file 'matchedRee/matcherTB.cpp' to the project
INFO: [HLS 200-10] Opening solution 'D:/SeniorProject/RFNoCFrameSynchHWAccel/matchedRee/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
WARNING: [HLS 200-40] Skipped source file 'results.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'matchedRee/matched.cpp' ... 
WARNING: [HLS 200-40] Skipped source file 'inputCorrr.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 96.977 ; gain = 47.301
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 97.012 ; gain = 47.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 114.059 ; gain = 64.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 121.098 ; gain = 71.422
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MatcherRee' (matchedRee/matched.cpp:29).
INFO: [XFORM 203-501] Unrolling loop 'SHIFT_DATA' (matchedRee/matched.cpp:86) in function 'MatcherRee' completely.
INFO: [XFORM 203-501] Unrolling loop 'CAL_MATCH' (matchedRee/matched.cpp:97) in function 'MatcherRee' completely.
INFO: [XFORM 203-101] Partitioning array 'buffI.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buffQ.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'preamble.V'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 152.301 ; gain = 102.625
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 154.887 ; gain = 105.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MatcherRee' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'MatcherRee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MatcherRee'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.015 seconds; current allocated memory: 106.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 107.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatcherRee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MatcherRee/i_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MatcherRee/i_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MatcherRee/o_data_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MatcherRee/o_data_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'MatcherRee/start_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MatcherRee' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'currentState' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffQ_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'buffI_V_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'MatcherRee_mac_muladd_8ns_16s_21ns_21_1' to 'MatcherRee_mac_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MatcherRee_mac_muladd_9ns_16s_21ns_21_1' to 'MatcherRee_mac_mucud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MatcherRee_mac_mubkb': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MatcherRee_mac_mucud': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatcherRee'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 109.199 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 157.055 ; gain = 107.379
INFO: [SYSC 207-301] Generating SystemC RTL for MatcherRee.
INFO: [VHDL 208-304] Generating VHDL RTL for MatcherRee.
INFO: [VLOG 209-307] Generating Verilog RTL for MatcherRee.
INFO: [HLS 200-112] Total elapsed time: 30.962 seconds; peak allocated memory: 109.199 MB.
