// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See VMul_32_HC_64_BK0_KS6.h for the primary calling header

#ifndef VERILATED_VMUL_32_HC_64_BK0_KS6___024ROOT_H_
#define VERILATED_VMUL_32_HC_64_BK0_KS6___024ROOT_H_  // guard

#include "verilated.h"
class VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6;


class VMul_32_HC_64_BK0_KS6__Syms;

class alignas(VL_CACHE_LINE_BYTES) VMul_32_HC_64_BK0_KS6___024root final : public VerilatedModule {
  public:
    // CELLS
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__HC_64_BK0_KS6_top__DOT__u0;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_0;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_1;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_2;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_3;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_4;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_5;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_6;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_7;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_8;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_9;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_10;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_11;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_12;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_13;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_14;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_15;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_16;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_17;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_18;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_19;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_20;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_21;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_22;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_23;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_24;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_25;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_26;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_27;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_28;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_29;
    VMul_32_HC_64_BK0_KS6_HC_64_BK0_KS6* __PVT__Mul_32_HC_64_BK0_KS6__DOT__HC_64_BK0_KS6_30;

    // DESIGN SPECIFIC STATE
    VL_IN8(clk,0,0);
    VL_IN8(cin,0,0);
    VL_OUT8(cout,0,0);
    VL_IN8(rst,0,0);
    CData/*0:0*/ HC_64_BK0_KS6_top__DOT__cin_r;
    CData/*0:0*/ __Vtrigprevexpr___TOP__clk__0;
    CData/*0:0*/ __VactContinue;
    VL_IN(Mul_32_HC_64_BK0_KS6__02Ea,31,0);
    VL_IN(Mul_32_HC_64_BK0_KS6__02Eb,31,0);
    IData/*31:0*/ __VstlIterCount;
    IData/*31:0*/ __VicoIterCount;
    IData/*31:0*/ __VactIterCount;
    VL_IN64(HC_64_BK0_KS6_top__02Ea,63,0);
    VL_IN64(HC_64_BK0_KS6_top__02Eb,63,0);
    VL_OUT64(sum,63,0);
    VL_OUT64(out,63,0);
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_0____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_0____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_1____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_1____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_2____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_2____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_3____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_3____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_4____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_4____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_5____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_5____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_6____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_6____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_7____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_7____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_8____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_8____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_9____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_9____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_10____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_10____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_11____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_11____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_12____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_12____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_13____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_13____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_14____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_14____pinNumber1;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_15____pinNumber2;
    QData/*63:0*/ Mul_32_HC_64_BK0_KS6__DOT____Vcellinp__HC_64_BK0_KS6_15____pinNumber1;
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<1> __VactTriggered;
    VlTriggerVec<1> __VnbaTriggered;

    // INTERNAL VARIABLES
    VMul_32_HC_64_BK0_KS6__Syms* const vlSymsp;

    // CONSTRUCTORS
    VMul_32_HC_64_BK0_KS6___024root(VMul_32_HC_64_BK0_KS6__Syms* symsp, const char* v__name);
    ~VMul_32_HC_64_BK0_KS6___024root();
    VL_UNCOPYABLE(VMul_32_HC_64_BK0_KS6___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
