{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.466719",
   "Default View_TopLeft":"-139,-141",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/i2s_receiver_0_irq:false|/processing_system7_0_FCLK_CLK0:false|/processing_system7_0_FCLK_RESET0_N:false|/rst_ps7_0_100M_peripheral_reset:false|/rst_ps7_0_100M_peripheral_aresetn:false|/axi_dma_0_mm2s_introut:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1620 -y 70 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1620 -y 90 -defaultsOSRD
preplace port port-id_sdata_i -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_sclk_o -pg 1 -lvl 6 -x 1620 -y 20 -defaultsOSRD
preplace port port-id_ws_o -pg 1 -lvl 6 -x 1620 -y 40 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1380 -y 100 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 710 -y 120 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 1 -x 160 -y 80 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1010 -y 110 -defaultsOSRD
preplace inst i2s_receiver_0 -pg 1 -lvl 2 -x 430 -y 130 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 5 1 NJ 70
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 90
preplace netloc processing_system7_0_M_AXI_GP0 1 0 6 20 10 NJ 10 NJ 10 NJ 10 NJ 10 1600
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 2 N 70 560J
preplace netloc axi_dma_0_M_AXI_SG 1 3 1 N 90
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 N 110
preplace netloc axi_dma_0_M_AXI_MM2S 1 3 1 N 110
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 1 300 90n
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 1 N 130
preplace netloc i2s_receiver_0_m_axis_aud 1 2 1 NJ 130
levelinfo -pg 1 0 160 430 710 1010 1380 1620
pagesize -pg 1 -db -bbox -sgen -100 0 1740 210
",
   "Interfaces View_ScaleFactor":"0.649945",
   "Interfaces View_TopLeft":"-100,-286",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/i2s_receiver_0_irq:true|/processing_system7_0_FCLK_CLK0:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_ps7_0_100M_peripheral_reset:true|/rst_ps7_0_100M_peripheral_aresetn:true|/axi_dma_0_mm2s_introut:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2000 -y 300 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2000 -y 320 -defaultsOSRD
preplace port port-id_sdata_i -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port port-id_sclk_o -pg 1 -lvl 6 -x 2000 -y 620 -defaultsOSRD
preplace port port-id_ws_o -pg 1 -lvl 6 -x 2000 -y 600 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1750 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 73 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 34 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 115 114 113 116} -defaultsOSRD -pinDir DDR right -pinY DDR 0R -pinDir FIXED_IO right -pinY FIXED_IO 20R -pinDir USBIND_0 right -pinY USBIND_0 40R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 60R -pinDir M_AXI_GP0 left -pinY M_AXI_GP0 100L -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 0L -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 120L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 180L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 160L -pinDir FCLK_CLK0 left -pinY FCLK_CLK0 140L -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 200L
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 880 -y 460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 93 91 92 94 95 96 98 97} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 0L -pinDir M_AXI_SG right -pinY M_AXI_SG 0R -pinDir M_AXI_MM2S right -pinY M_AXI_MM2S 20R -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 40R -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 60R -pinDir S_AXIS_S2MM right -pinY S_AXIS_S2MM 140R -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 20L -pinDir m_axi_sg_aclk left -pinY m_axi_sg_aclk 80L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 40L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 60L -pinDir axi_resetn left -pinY axi_resetn 220L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 160R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 180R -pinDir mm2s_introut right -pinY mm2s_introut 220R -pinDir s2mm_introut right -pinY s2mm_introut 200R
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 530 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 118 115 119 116 120 117 121} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 0R -pinDir M00_AXI right -pinY M00_AXI 60R -pinDir M01_AXI right -pinY M01_AXI 360R -pinDir ACLK left -pinY ACLK 0L -pinDir ARESETN left -pinY ARESETN 300L -pinDir S00_ACLK left -pinY S00_ACLK 20L -pinDir S00_ARESETN left -pinY S00_ARESETN 320L -pinDir M00_ACLK left -pinY M00_ACLK 40L -pinDir M00_ARESETN left -pinY M00_ARESETN 340L -pinDir M01_ACLK left -pinY M01_ACLK 60L -pinDir M01_ARESETN left -pinY M01_ARESETN 360L
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 200 -y 460 -swap {0 8 2 3 4 1 5 9 6 7} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 360R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 460R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 240R
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1290 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 141 137 142 138 143 139 144 140 145} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 240R -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir S02_AXI left -pinY S02_AXI 40L -pinDir ACLK left -pinY ACLK 60L -pinDir ARESETN left -pinY ARESETN 160L -pinDir S00_ACLK left -pinY S00_ACLK 80L -pinDir S00_ARESETN left -pinY S00_ARESETN 180L -pinDir M00_ACLK left -pinY M00_ACLK 100L -pinDir M00_ARESETN left -pinY M00_ARESETN 200L -pinDir S01_ACLK left -pinY S01_ACLK 120L -pinDir S01_ARESETN left -pinY S01_ARESETN 220L -pinDir S02_ACLK left -pinY S02_ACLK 140L -pinDir S02_ARESETN left -pinY S02_ARESETN 240L
preplace inst i2s_receiver_0 -pg 1 -lvl 5 -x 1750 -y 600 -swap {17 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 0 18 19 20 21 23 27 24 31 22 28 26 29 30 25} -defaultsOSRD -pinDir s_axi_ctrl left -pinY s_axi_ctrl 160L -pinDir m_axis_aud left -pinY m_axis_aud 0L -pinDir s_axi_ctrl_aclk left -pinY s_axi_ctrl_aclk 200L -pinDir s_axi_ctrl_aresetn left -pinY s_axi_ctrl_aresetn 280L -pinDir aud_mclk left -pinY aud_mclk 220L -pinDir aud_mrst left -pinY aud_mrst 320L -pinDir m_axis_aud_aclk left -pinY m_axis_aud_aclk 180L -pinDir m_axis_aud_aresetn left -pinY m_axis_aud_aresetn 300L -pinDir irq left -pinY irq 260L -pinDir lrclk_out right -pinY lrclk_out 0R -pinDir sclk_out right -pinY sclk_out 20R -pinDir sdata_0_in left -pinY sdata_0_in 240L
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1290 -y 660 -swap {2 1 0} -defaultsOSRD -pinBusDir In0 right -pinBusY In0 20R -pinBusDir In1 left -pinBusY In1 20L -pinBusDir dout right -pinBusY dout 0R
preplace netloc processing_system7_0_FCLK_CLK0 1 1 4 380 340 700 340 1120 360 1520
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 4 NJ 820 NJ 820 NJ 820 1500
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 4 380 940 680 740 1140 740 1440
preplace netloc rst_ps7_0_100M_peripheral_reset 1 1 4 NJ 920 NJ 920 NJ 920 N
preplace netloc sdata_0_in_0_1 1 0 5 NJ 320 NJ 320 680J 380 NJ 380 1480J
preplace netloc i2s_receiver_0_sclk_out 1 5 1 NJ 620
preplace netloc i2s_receiver_0_lrclk_out 1 5 1 NJ 600
preplace netloc xlconcat_0_dout 1 4 1 1440 460n
preplace netloc i2s_receiver_0_irq 1 4 1 1460 680n
preplace netloc axi_dma_0_mm2s_introut 1 3 1 N 680
preplace netloc processing_system7_0_DDR 1 5 1 NJ 300
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 320
preplace netloc processing_system7_0_M_AXI_GP0 1 2 3 NJ 400 NJ 400 N
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 N 460
preplace netloc axi_dma_0_M_AXI_SG 1 3 1 1060 60n
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 N 300
preplace netloc axi_dma_0_M_AXI_MM2S 1 3 1 1080 80n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 3 NJ 760 NJ 760 N
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 1 1100 100n
preplace netloc i2s_receiver_0_m_axis_aud 1 3 2 NJ 600 N
levelinfo -pg 1 0 200 530 880 1290 1750 2000
pagesize -pg 1 -db -bbox -sgen -100 0 2120 980
",
   "No Loops_ScaleFactor":"3.61723",
   "No Loops_TopLeft":"1338,376",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2300 -y 630 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2300 -y 650 -defaultsOSRD
preplace port port-id_sdata_i -pg 1 -lvl 0 -x -40 -y 510 -defaultsOSRD
preplace port port-id_sclk_o -pg 1 -lvl 7 -x 2300 -y 470 -defaultsOSRD
preplace port port-id_ws_o -pg 1 -lvl 7 -x 2300 -y 450 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2010 -y 700 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1170 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 93 91 92 94 95 96 98 97} -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 790 -y 360 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 2 -x 430 -y 400 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 1550 -y 190 -defaultsOSRD
preplace inst i2s_receiver_0 -pg 1 -lvl 6 -x 2010 -y 440 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 5 -x 1550 -y 670 -defaultsOSRD
preplace inst axis_subset_converter_0 -pg 1 -lvl 3 -x 790 -y 100 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 1 -x 110 -y -30 -defaultsOSRD
preplace netloc axi_dma_0_s2mm_introut 1 4 2 1350 -10 1770J
preplace netloc i2s_receiver_0_lrclk_out 1 6 1 NJ 450
preplace netloc i2s_receiver_0_sclk_out 1 6 1 NJ 470
preplace netloc proc_sys_reset_0_peripheral_reset 1 5 1 1760 450n
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 240 300 610 20 970 10 1360 10 1730 830 2250
preplace netloc processing_system7_0_FCLK_CLK1 1 4 3 1350 770 1750 840 2240
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 6 240 570 NJ 570 NJ 570 NJ 570 NJ 570 2260
preplace netloc processing_system7_0_FCLK_RESET1_N 1 4 3 1370 850 NJ 850 2230
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 4 620 200 950 270 1370 0 1780
preplace netloc sdata_0_in_0_1 1 0 6 NJ 510 N 510 NJ 510 NJ 510 NJ 510 NJ
preplace netloc axi_dma_0_M_AXI_MM2S 1 4 1 N 90
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 N 110
preplace netloc axi_dma_0_M_AXI_SG 1 4 1 N 70
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 1740 190n
preplace netloc axis_subset_converter_0_M_AXIS 1 3 1 N 100
preplace netloc i2s_receiver_0_m_axis_aud 1 2 5 620 -30 NJ -30 NJ -30 NJ -30 2280
preplace netloc processing_system7_0_DDR 1 6 1 NJ 630
preplace netloc processing_system7_0_FIXED_IO 1 6 1 NJ 650
preplace netloc processing_system7_0_M_AXI_GP0 1 2 5 630 -20 NJ -20 NJ -20 NJ -20 2270
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 960 80n
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 3 N 370 NJ 370 NJ
levelinfo -pg 1 -40 110 430 790 1170 1550 2010 2300
pagesize -pg 1 -db -bbox -sgen -140 -110 2420 870
"
}
{
   "da_axi4_cnt":"8",
   "da_clkrst_cnt":"5",
   "da_ps7_cnt":"1"
}
