$date
	Tue Nov 25 23:28:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decoder_2x4_tb $end
$var wire 4 ! data [3:0] $end
$var reg 2 " sel [1:0] $end
$scope module dut $end
$var wire 2 # sel [1:0] $end
$var reg 4 $ data [3:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b1 $
b0 #
b0 "
b1 !
$end
#10
b10 !
b10 $
b1 "
b1 #
b1 %
#20
b100 !
b100 $
b10 "
b10 #
b10 %
#30
b1000 !
b1000 $
b11 "
b11 #
b11 %
#40
b100 %
#190
