INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/add_sub/add_sub.srcs/sources_1/new/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/bcd_to_8s/bcd_to_8s.srcs/sources_1/new/bcd_to_8s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_8s
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/binary_to_bcd/binary_to_bcd.srcs/sources_1/new/binary_to_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/clk_1hz/clk_1hz.srcs/sources_1/new/clk_1hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_1hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/comp_8bit/comp_8bit.srcs/sources_1/new/comp_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/fsm_moore/fsm_moore.srcs/sources_1/new/fsm_moore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_moore
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/jkff_down/jkff_down.srcs/sources_1/new/jkff_down.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jkff_down
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/jkff_up/jkff_up.srcs/sources_1/new/jkff_up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jkff_up
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/LACA_4bit/LACA_4bit.srcs/sources_1/new/laca_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LACA_4BIT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/laca_8bits/laca_8bits.srcs/sources_1/new/laca_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module laca_8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/multiplier_4x4/multiplier_4x4.srcs/sources_1/new/multiplier_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/sync_8bit/sync_8bit.srcs/sources_1/new/sync_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/sync_down_8bit/sync_down_8bit.srcs/sources_1/new/sync_down_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_down_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/swath/alu_bit8/alu_bit8.srcs/sources_1/new/alu_bit8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_bit8
