INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/D_Flop/D_Flop.srcs/sources_1/new/D_Flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_Flop
WARNING: [VRFC 10-1315] redeclaration of ansi port Q is not allowed [F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/D_Flop/D_Flop.srcs/sources_1/new/D_Flop.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/D_Flop/D_Flop.srcs/sim_1/new/Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/DownloadOrProgramdata/Github/Digital_Circuit_Training/D_Flop/D_Flop.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
