<profile>

<ReportVersion>
<Version>2017.3</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020clg484-1</Part>
<TopModelName>list_scd</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.71</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>2080794</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>15409690</Worst-caseLatency>
<Interval-min>2080795</Interval-min>
<Interval-max>15409691</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<read_in_0>
<TripCount>256</TripCount>
<Latency>512</Latency>
<IterationLatency>2</IterationLatency>
</read_in_0>
<initialize_dec_mem0>
<TripCount>2</TripCount>
<Latency>516</Latency>
<IterationLatency>258</IterationLatency>
<initialize_dec_mem1>
<TripCount>256</TripCount>
<Latency>256</Latency>
<IterationLatency>1</IterationLatency>
</initialize_dec_mem1>
</initialize_dec_mem0>
<initialize_f_g_select>
<TripCount>8</TripCount>
<Latency>8</Latency>
<IterationLatency>1</IterationLatency>
</initialize_f_g_select>
<initialize_enable>
<TripCount>8</TripCount>
<Latency>8</Latency>
<IterationLatency>1</IterationLatency>
</initialize_enable>
<main_loop>
<TripCount>256</TripCount>
<Latency>
<range>
<min>2078976</min>
<max>15407872</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>8121</min>
<max>60187</max>
</range>
</IterationLatency>
<pelayer_loop>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>
<range>
<min>143</min>
<max>1144</max>
</range>
</Latency>
<IterationLatency>143</IterationLatency>
</pelayer_loop>
<read_f_g_select>
<TripCount>8</TripCount>
<Latency>8</Latency>
<IterationLatency>1</IterationLatency>
</read_f_g_select>
<assign_pe_en>
<TripCount>8</TripCount>
<Latency>
<range>
<min>24</min>
<max>80</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3</min>
<max>10</max>
</range>
</IterationLatency>
<enable_update>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>
<range>
<min>1</min>
<max>8</max>
</range>
</Latency>
<IterationLatency>1</IterationLatency>
</enable_update>
</assign_pe_en>
<ptr_upp1>
<TripCount>2</TripCount>
<Latency>32</Latency>
<IterationLatency>16</IterationLatency>
<ptr_upp2>
<TripCount>7</TripCount>
<Latency>14</Latency>
<IterationLatency>2</IterationLatency>
</ptr_upp2>
</ptr_upp1>
<sorter_initialize>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</sorter_initialize>
<save_sort_out_decisions>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</save_sort_out_decisions>
<branch_copy_pointers>
<TripCount>7</TripCount>
<Latency>14</Latency>
<IterationLatency>2</IterationLatency>
</branch_copy_pointers>
<copy_decision_mem>
<TripCount>
<range>
<min>0</min>
<max>255</max>
</range>
</TripCount>
<Latency>
<range>
<min>0</min>
<max>510</max>
</range>
</Latency>
<IterationLatency>2</IterationLatency>
</copy_decision_mem>
<frozen_list_loop>
<TripCount>2</TripCount>
<Latency>2</Latency>
<IterationLatency>1</IterationLatency>
</frozen_list_loop>
<dec_mux_update>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
</dec_mux_update>
<list_loop>
<TripCount>2</TripCount>
<Latency>
<range>
<min>112</min>
<max>13882</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>56</min>
<max>6941</max>
</range>
</IterationLatency>
<mux0_loop>
<TripCount>9</TripCount>
<Latency>
<range>
<min>54</min>
<max>6939</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6</min>
<max>771</max>
</range>
</IterationLatency>
<mux1_loop>
<TripCount>
<range>
<min>1</min>
<max>256</max>
</range>
</TripCount>
<Latency>
<range>
<min>3</min>
<max>768</max>
</range>
</Latency>
<IterationLatency>3</IterationLatency>
</mux1_loop>
</mux0_loop>
</list_loop>
</main_loop>
<write_out_no_crc>
<TripCount>256</TripCount>
<Latency>768</Latency>
<IterationLatency>3</IterationLatency>
</write_out_no_crc>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>3</BRAM_18K>
<FF>2373843</FF>
<LUT>921229</LUT>
<DSP48E>0</DSP48E>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP48E>220</DSP48E>
<FF>106400</FF>
<LUT>53200</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>list_scd</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>list_scd</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>list_scd</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>list_scd</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>list_scd</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>list_scd</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ll0_in_V_address0</name>
<Object>ll0_in_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>ll0_in_V_ce0</name>
<Object>ll0_in_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>ll0_in_V_q0</name>
<Object>ll0_in_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>ll1_in_V_address0</name>
<Object>ll1_in_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>ll1_in_V_ce0</name>
<Object>ll1_in_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>ll1_in_V_q0</name>
<Object>ll1_in_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>dec_out_V_address0</name>
<Object>dec_out_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>dec_out_V_ce0</name>
<Object>dec_out_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>dec_out_V_we0</name>
<Object>dec_out_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>dec_out_V_d0</name>
<Object>dec_out_V</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
