#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13eb04170 .scope module, "cpu_run_tb" "cpu_run_tb" 2 3;
 .timescale -9 -12;
P_0x13eb042e0 .param/l "ADDR_SIZE" 1 2 7, +C4<00000000000000000000000000000101>;
P_0x13eb04320 .param/l "END_PC" 1 2 9, +C4<00000000000000000000000000010110>;
P_0x13eb04360 .param/l "PC_BITS" 1 2 8, +C4<00000000000000000000000000010100>;
P_0x13eb043a0 .param/l "REG_NUM" 1 2 6, +C4<00000000000000000000000000100000>;
P_0x13eb043e0 .param/l "XLEN" 1 2 5, +C4<00000000000000000000000000100000>;
v0x13eb302b0_0 .var "clk", 0 0;
v0x13eb30340_0 .var "curr_inst", 31 0;
v0x13eb303d0_0 .var/i "cycles", 31 0;
v0x13eb30460_0 .var/i "i", 31 0;
v0x13eb304f0_0 .var "rst", 0 0;
S_0x13eb04690 .scope module, "dut" "cpu" 2 19, 3 3 0, S_0x13eb04170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0x13eb04800 .param/l "ADDR_SIZE" 0 3 6, +C4<00000000000000000000000000000101>;
P_0x13eb04840 .param/l "PC_BITS" 0 3 7, +C4<00000000000000000000000000010100>;
P_0x13eb04880 .param/l "REG_NUM" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x13eb048c0 .param/l "RESET_PC" 0 3 9, C4<00000000000000000000000000000000>;
P_0x13eb04900 .param/l "VPC_BITS" 0 3 8, +C4<00000000000000000000000000100000>;
P_0x13eb04940 .param/l "XLEN" 0 3 4, +C4<00000000000000000000000000100000>;
v0x13eb2cd50_0 .net "D_BP_taken", 0 0, L_0x13eb315d0;  1 drivers
v0x13eb2cde0_0 .net "D_BP_target_pc", 31 0, L_0x13eb31640;  1 drivers
v0x13eb2ce70_0 .net "D_a", 31 0, L_0x13eb37c00;  1 drivers
v0x13eb2cf40_0 .net "D_a2", 31 0, L_0x13eb37b10;  1 drivers
v0x13eb2d010_0 .net "D_addi", 0 0, L_0x13eb33080;  1 drivers
v0x13eb2d120_0 .net "D_alu_op", 3 0, L_0x13eb35080;  1 drivers
v0x13eb2d1f0_0 .net "D_b", 31 0, L_0x13eb385d0;  1 drivers
v0x13eb2d2c0_0 .net "D_b2", 31 0, L_0x13eb282a0;  1 drivers
v0x13eb2d390_0 .net "D_brn", 0 0, L_0x13eb32f90;  1 drivers
v0x13eb2d4a0_0 .net "D_byt", 0 0, L_0x13eb32a70;  1 drivers
v0x13eb2d530_0 .net "D_imd", 10 0, L_0x13eb31b90;  1 drivers
v0x13eb2d5c0_0 .net "D_inst", 31 0, v0x13eb25aa0_0;  1 drivers
v0x13eb2d690_0 .net "D_ld", 0 0, L_0x13eb32720;  1 drivers
v0x13eb2d720_0 .net "D_mul", 0 0, L_0x13eb32b90;  1 drivers
v0x13eb2d7f0_0 .net "D_opc", 5 0, L_0x13eb316d0;  1 drivers
v0x13eb2d880_0 .net "D_pc", 31 0, v0x13eb25b30_0;  1 drivers
v0x13eb2d950_0 .net "D_ra", 4 0, L_0x13eb31830;  1 drivers
v0x13eb2dae0_0 .net "D_rb", 4 0, L_0x13eb31950;  1 drivers
v0x13eb2db70_0 .net "D_rd", 4 0, L_0x13eb31a70;  1 drivers
v0x13eb2dc00_0 .net "D_str", 0 0, L_0x13eb32950;  1 drivers
v0x13eb2dc90_0 .net "D_we", 0 0, L_0x13eb32e60;  1 drivers
v0x13eb2dd20_0 .net "Dc_mem_addr", 15 0, v0x13eb1d480_0;  1 drivers
v0x13eb2ddb0_0 .net "Dc_mem_req", 0 0, v0x13eb1d540_0;  1 drivers
v0x13eb2de40_0 .net "Dc_wb_addr", 15 0, v0x13eb1d5e0_0;  1 drivers
v0x13eb2df10_0 .net "Dc_wb_we", 0 0, v0x13eb1d6a0_0;  1 drivers
v0x13eb2dfa0_0 .net "Dc_wb_wline", 127 0, v0x13eb1d740_0;  1 drivers
v0x13eb2e070_0 .net "EX_BP_taken", 0 0, L_0x13eb38aa0;  1 drivers
v0x13eb2e140_0 .net "EX_BP_target_pc", 31 0, L_0x13eb38ea0;  1 drivers
v0x13eb2e210_0 .net "EX_D_bp", 1 0, L_0x13eb363e0;  1 drivers
v0x13eb2e2e0_0 .net "EX_a", 31 0, L_0x13eb37ca0;  1 drivers
v0x13eb2e370_0 .net "EX_a2", 31 0, L_0x13eb386f0;  1 drivers
v0x13eb2e400_0 .net "EX_alu_op", 3 0, L_0x13eb38940;  1 drivers
v0x13eb2e4d0_0 .net "EX_alu_out", 31 0, v0x13eb17a60_0;  1 drivers
v0x13eb2d9e0_0 .net "EX_b", 31 0, L_0x13eb387e0;  1 drivers
v0x13eb2e760_0 .net "EX_b2", 31 0, L_0x13eb38850;  1 drivers
v0x13eb2e7f0_0 .net "EX_brn", 0 0, L_0x13eb389b0;  1 drivers
v0x13eb2e880_0 .net "EX_byt", 0 0, L_0x13eb38c60;  1 drivers
v0x13eb2e950_0 .net "EX_ld", 0 0, v0x13eb1c780_0;  1 drivers
v0x13eb2e9e0_0 .net "EX_mul", 0 0, v0x13eb1c820_0;  1 drivers
v0x13eb2eab0_0 .net "EX_rd", 4 0, v0x13eb1c8c0_0;  1 drivers
v0x13eb2eb40_0 .net "EX_str", 0 0, L_0x13eb38bf0;  1 drivers
v0x13eb2ebd0_0 .net "EX_taken", 0 0, v0x13eb17d70_0;  1 drivers
v0x13eb2ec60_0 .net "EX_true_taken", 0 0, v0x13eb17e10_0;  1 drivers
v0x13eb2ed30_0 .net "EX_we", 0 0, v0x13eb1ca10_0;  1 drivers
v0x13eb2edc0_0 .net "F_BP_taken", 0 0, L_0x13eb30d90;  1 drivers
v0x13eb2ee90_0 .net "F_BP_target_pc", 31 0, L_0x13eb31130;  1 drivers
v0x13eb2ef20_0 .net "F_inst", 31 0, v0x13eb26460_0;  1 drivers
v0x13eb2eff0_0 .net "F_mem_inst", 127 0, v0x13eb2c2a0_0;  1 drivers
v0x13eb2f080_0 .net "F_mem_valid", 0 0, v0x13eb2c350_0;  1 drivers
v0x13eb2f150_0 .net "F_pc", 31 0, v0x13eb28750_0;  1 drivers
v0x13eb2f1e0_0 .net "F_stall", 0 0, v0x13eb266e0_0;  1 drivers
v0x13eb2f2b0_0 .net "Ic_mem_addr", 15 0, v0x13eb267b0_0;  1 drivers
v0x13eb2f340_0 .net "Ic_mem_req", 0 0, v0x13eb26840_0;  1 drivers
v0x13eb2f410_0 .net "MEM_D_bp", 1 0, L_0x13eb36560;  1 drivers
v0x13eb2f4e0_0 .net "MEM_a2", 31 0, L_0x13eb39060;  1 drivers
v0x13eb2f570_0 .net "MEM_alu_out", 31 0, v0x13eb24470_0;  1 drivers
v0x13eb2f640_0 .net "MEM_b2", 31 0, L_0x13eb38ff0;  1 drivers
v0x13eb2f710_0 .net "MEM_byt", 0 0, L_0x13eb39380;  1 drivers
v0x13eb2f7e0_0 .net "MEM_data_line", 127 0, v0x13eb2c6c0_0;  1 drivers
v0x13eb2f8b0_0 .net "MEM_data_mem", 31 0, v0x13eb1db40_0;  1 drivers
v0x13eb2f940_0 .net "MEM_ld", 0 0, v0x13eb24620_0;  1 drivers
v0x13eb2fa10_0 .net "MEM_mem_valid", 0 0, v0x13eb2c770_0;  1 drivers
v0x13eb2fae0_0 .net "MEM_rd", 4 0, v0x13eb246b0_0;  1 drivers
v0x13eb2fb70_0 .net "MEM_stall", 0 0, v0x13eb1dd30_0;  1 drivers
v0x13eb2fc00_0 .net "MEM_str", 0 0, v0x13eb24740_0;  1 drivers
v0x13eb2e5a0_0 .net "MEM_taken", 0 0, L_0x13eb38f80;  1 drivers
v0x13eb2e630_0 .net "MEM_we", 0 0, v0x13eb24870_0;  1 drivers
v0x13eb2e6c0_0 .net "WB_D_bp", 1 0, L_0x13eb36640;  1 drivers
v0x13eb2fcd0_0 .net "WB_data_mem", 31 0, v0x13eb27e10_0;  1 drivers
v0x13eb2fda0_0 .net "WB_rd", 4 0, v0x13eb27ea0_0;  1 drivers
v0x13eb2fe30_0 .net "WB_we", 0 0, v0x13eb27f40_0;  1 drivers
v0x13eb2fec0_0 .net "clk", 0 0, v0x13eb302b0_0;  1 drivers
v0x13eb2ff50_0 .net "rst", 0 0, v0x13eb304f0_0;  1 drivers
v0x13eb2ffe0_0 .net "stall_D", 0 0, L_0x13eb36060;  1 drivers
L_0x13eb31450 .part v0x13eb28750_0, 0, 20;
S_0x13eb04c40 .scope module, "u_Hazard_unit" "Hazard_unit" 3 224, 4 1 0, S_0x13eb04690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "D_rd";
    .port_info 3 /INPUT 5 "D_ra";
    .port_info 4 /INPUT 5 "D_rb";
    .port_info 5 /INPUT 32 "EX_alu_out";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_mul";
    .port_info 10 /INPUT 5 "MEM_rd";
    .port_info 11 /INPUT 1 "MEM_we";
    .port_info 12 /INPUT 5 "WB_rd";
    .port_info 13 /INPUT 1 "WB_we";
    .port_info 14 /OUTPUT 1 "stall_D";
    .port_info 15 /OUTPUT 2 "EX_D_bp";
    .port_info 16 /OUTPUT 2 "MEM_D_bp";
    .port_info 17 /OUTPUT 2 "WB_D_bp";
P_0x13eb04e10 .param/l "ADDR_SIZE" 0 4 3, +C4<00000000000000000000000000000101>;
P_0x13eb04e50 .param/l "MUL_STALLS" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x13eb04e90 .param/l "XLEN" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x13eb35280 .functor AND 1, v0x13eb1c820_0, L_0x13eb351a0, C4<1>, C4<1>;
L_0x13eb35570 .functor AND 1, v0x13eb1ca10_0, L_0x13eb35450, C4<1>, C4<1>;
L_0x13eb35700 .functor AND 1, v0x13eb1ca10_0, L_0x13eb35660, C4<1>, C4<1>;
L_0x13eb35890 .functor AND 1, v0x13eb24870_0, L_0x13eb35770, C4<1>, C4<1>;
L_0x13eb35a20 .functor AND 1, v0x13eb24870_0, L_0x13eb35980, C4<1>, C4<1>;
L_0x13eb35bb0 .functor AND 1, v0x13eb27f40_0, L_0x13eb35a90, C4<1>, C4<1>;
L_0x13eb35d40 .functor AND 1, v0x13eb27f40_0, L_0x13eb35ca0, C4<1>, C4<1>;
L_0x13eb35e30 .functor OR 1, L_0x13eb35570, L_0x13eb35700, C4<0>, C4<0>;
L_0x13eb35f20 .functor AND 1, v0x13eb1c780_0, L_0x13eb35e30, C4<1>, C4<1>;
L_0x13eb36060 .functor OR 1, L_0x13eb35f20, L_0x13eb35330, C4<0>, C4<0>;
L_0x13eb36200 .functor AND 1, L_0x13eb35570, L_0x13eb36110, C4<1>, C4<1>;
L_0x13eb36370 .functor AND 1, L_0x13eb35700, L_0x13eb362d0, C4<1>, C4<1>;
v0x13eb05290_0 .net "D_ra", 4 0, L_0x13eb31830;  alias, 1 drivers
v0x13eb15350_0 .net "D_rb", 4 0, L_0x13eb31950;  alias, 1 drivers
v0x13eb153f0_0 .net "D_rd", 4 0, L_0x13eb31a70;  alias, 1 drivers
v0x13eb15480_0 .net "EX_D_bp", 1 0, L_0x13eb363e0;  alias, 1 drivers
v0x13eb15510_0 .net "EX_alu_out", 31 0, v0x13eb17a60_0;  alias, 1 drivers
v0x13eb155e0_0 .net "EX_ld", 0 0, v0x13eb1c780_0;  alias, 1 drivers
v0x13eb15680_0 .net "EX_mul", 0 0, v0x13eb1c820_0;  alias, 1 drivers
v0x13eb15720_0 .net "EX_rd", 4 0, v0x13eb1c8c0_0;  alias, 1 drivers
v0x13eb157d0_0 .net "EX_we", 0 0, v0x13eb1ca10_0;  alias, 1 drivers
v0x13eb158e0_0 .net "MEM_D_bp", 1 0, L_0x13eb36560;  alias, 1 drivers
v0x13eb15980_0 .net "MEM_rd", 4 0, v0x13eb246b0_0;  alias, 1 drivers
v0x13eb15a30_0 .net "MEM_we", 0 0, v0x13eb24870_0;  alias, 1 drivers
v0x13eb15ad0_0 .net "WB_D_bp", 1 0, L_0x13eb36640;  alias, 1 drivers
v0x13eb15b80_0 .net "WB_rd", 4 0, v0x13eb27ea0_0;  alias, 1 drivers
v0x13eb15c30_0 .net "WB_we", 0 0, v0x13eb27f40_0;  alias, 1 drivers
L_0x130040ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13eb15cd0_0 .net/2u *"_ivl_0", 2 0, L_0x130040ac0;  1 drivers
v0x13eb15d80_0 .net *"_ivl_10", 0 0, L_0x13eb35450;  1 drivers
v0x13eb15f10_0 .net *"_ivl_14", 0 0, L_0x13eb35660;  1 drivers
v0x13eb15fa0_0 .net *"_ivl_18", 0 0, L_0x13eb35770;  1 drivers
v0x13eb16030_0 .net *"_ivl_2", 0 0, L_0x13eb351a0;  1 drivers
v0x13eb160c0_0 .net *"_ivl_22", 0 0, L_0x13eb35980;  1 drivers
v0x13eb16160_0 .net *"_ivl_26", 0 0, L_0x13eb35a90;  1 drivers
v0x13eb16200_0 .net *"_ivl_30", 0 0, L_0x13eb35ca0;  1 drivers
v0x13eb162a0_0 .net *"_ivl_35", 0 0, L_0x13eb35e30;  1 drivers
v0x13eb16340_0 .net *"_ivl_37", 0 0, L_0x13eb35f20;  1 drivers
v0x13eb163e0_0 .net *"_ivl_41", 0 0, L_0x13eb36110;  1 drivers
v0x13eb16480_0 .net *"_ivl_43", 0 0, L_0x13eb36200;  1 drivers
v0x13eb16520_0 .net *"_ivl_45", 0 0, L_0x13eb362d0;  1 drivers
v0x13eb165c0_0 .net *"_ivl_47", 0 0, L_0x13eb36370;  1 drivers
L_0x130040b08 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13eb16660_0 .net/2u *"_ivl_6", 2 0, L_0x130040b08;  1 drivers
v0x13eb16710_0 .net "clk", 0 0, v0x13eb302b0_0;  alias, 1 drivers
v0x13eb167b0_0 .net "ex_hit_ra", 0 0, L_0x13eb35570;  1 drivers
v0x13eb16850_0 .net "ex_hit_rb", 0 0, L_0x13eb35700;  1 drivers
v0x13eb15e20_0 .net "mem_hit_ra", 0 0, L_0x13eb35890;  1 drivers
v0x13eb16ae0_0 .net "mem_hit_rb", 0 0, L_0x13eb35a20;  1 drivers
v0x13eb16b70_0 .var "mul_cnt", 2 0;
v0x13eb16c00_0 .net "mul_stall", 0 0, L_0x13eb35330;  1 drivers
v0x13eb16c90_0 .net "mul_start", 0 0, L_0x13eb35280;  1 drivers
v0x13eb16d20_0 .net "rst", 0 0, v0x13eb304f0_0;  alias, 1 drivers
v0x13eb16dc0_0 .net "stall_D", 0 0, L_0x13eb36060;  alias, 1 drivers
v0x13eb16e60_0 .net "wb_hit_ra", 0 0, L_0x13eb35bb0;  1 drivers
v0x13eb16f00_0 .net "wb_hit_rb", 0 0, L_0x13eb35d40;  1 drivers
E_0x13eb05230 .event posedge, v0x13eb16710_0;
L_0x13eb351a0 .cmp/eq 3, v0x13eb16b70_0, L_0x130040ac0;
L_0x13eb35330 .cmp/ne 3, v0x13eb16b70_0, L_0x130040b08;
L_0x13eb35450 .cmp/eq 5, v0x13eb1c8c0_0, L_0x13eb31830;
L_0x13eb35660 .cmp/eq 5, v0x13eb1c8c0_0, L_0x13eb31950;
L_0x13eb35770 .cmp/eq 5, v0x13eb246b0_0, L_0x13eb31830;
L_0x13eb35980 .cmp/eq 5, v0x13eb246b0_0, L_0x13eb31950;
L_0x13eb35a90 .cmp/eq 5, v0x13eb27ea0_0, L_0x13eb31830;
L_0x13eb35ca0 .cmp/eq 5, v0x13eb27ea0_0, L_0x13eb31950;
L_0x13eb36110 .reduce/nor v0x13eb1c780_0;
L_0x13eb362d0 .reduce/nor v0x13eb1c780_0;
L_0x13eb363e0 .concat [ 1 1 0 0], L_0x13eb36370, L_0x13eb36200;
L_0x13eb36560 .concat [ 1 1 0 0], L_0x13eb35a20, L_0x13eb35890;
L_0x13eb36640 .concat [ 1 1 0 0], L_0x13eb35d40, L_0x13eb35bb0;
S_0x13eb17150 .scope module, "u_alu" "alu" 3 351, 5 1 0, S_0x13eb04690;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_a";
    .port_info 1 /INPUT 32 "EX_a2";
    .port_info 2 /INPUT 32 "EX_b";
    .port_info 3 /INPUT 32 "EX_b2";
    .port_info 4 /INPUT 4 "EX_alu_op";
    .port_info 5 /INPUT 1 "EX_brn";
    .port_info 6 /INPUT 1 "EX_BP_taken";
    .port_info 7 /INPUT 32 "EX_BP_target_pc";
    .port_info 8 /OUTPUT 32 "EX_alu_out";
    .port_info 9 /OUTPUT 1 "EX_taken";
    .port_info 10 /OUTPUT 1 "EX_true_taken";
P_0x13eb172c0 .param/l "PC_BITS" 0 5 3, +C4<00000000000000000000000000010100>;
P_0x13eb17300 .param/l "SHW" 1 5 21, +C4<00000000000000000000000000000101>;
P_0x13eb17340 .param/l "VPC_BITS" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x13eb17380 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x13eb17730_0 .net "EX_BP_taken", 0 0, L_0x13eb38aa0;  alias, 1 drivers
v0x13eb177d0_0 .net "EX_BP_target_pc", 31 0, L_0x13eb38ea0;  alias, 1 drivers
v0x13eb17870_0 .net "EX_a", 31 0, L_0x13eb37ca0;  alias, 1 drivers
v0x13eb17900_0 .net "EX_a2", 31 0, L_0x13eb386f0;  alias, 1 drivers
v0x13eb17990_0 .net "EX_alu_op", 3 0, L_0x13eb38940;  alias, 1 drivers
v0x13eb17a60_0 .var "EX_alu_out", 31 0;
v0x13eb17b00_0 .net "EX_b", 31 0, L_0x13eb387e0;  alias, 1 drivers
v0x13eb17ba0_0 .net "EX_b2", 31 0, L_0x13eb38850;  alias, 1 drivers
v0x13eb17c50_0 .net "EX_brn", 0 0, L_0x13eb389b0;  alias, 1 drivers
v0x13eb17d70_0 .var "EX_taken", 0 0;
v0x13eb17e10_0 .var "EX_true_taken", 0 0;
v0x13eb17eb0_0 .var "next_pc", 31 0;
E_0x13eb17690/0 .event anyedge, v0x13eb17c50_0, v0x13eb17990_0, v0x13eb17900_0, v0x13eb17ba0_0;
E_0x13eb17690/1 .event anyedge, v0x13eb17e10_0, v0x13eb17870_0, v0x13eb17b00_0, v0x13eb17eb0_0;
E_0x13eb17690/2 .event anyedge, v0x13eb17730_0, v0x13eb177d0_0, v0x13eb15510_0;
E_0x13eb17690 .event/or E_0x13eb17690/0, E_0x13eb17690/1, E_0x13eb17690/2;
S_0x13eb18070 .scope module, "u_branch_buffer" "branch_buffer" 3 139, 6 1 0, S_0x13eb04690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "F_pc";
    .port_info 3 /INPUT 1 "EX_brn";
    .port_info 4 /INPUT 32 "EX_pc";
    .port_info 5 /INPUT 32 "EX_alu_out";
    .port_info 6 /INPUT 1 "EX_true_taken";
    .port_info 7 /INPUT 1 "F_stall";
    .port_info 8 /INPUT 1 "MEM_stall";
    .port_info 9 /OUTPUT 32 "F_BP_target_pc";
    .port_info 10 /OUTPUT 1 "F_BP_taken";
P_0x13eb18230 .param/l "DEPTH" 0 6 3, +C4<00000000000000000000000000001000>;
P_0x13eb18270 .param/l "INDX" 0 6 4, +C4<00000000000000000000000000000011>;
P_0x13eb182b0 .param/l "PC_BITS" 0 6 2, +C4<00000000000000000000000000100000>;
L_0x13eb309a0 .functor AND 1, L_0x13eb30860, L_0x13eb30900, C4<1>, C4<1>;
L_0x13eb30d90 .functor BUFZ 1, L_0x13eb30740, C4<0>, C4<0>, C4<0>;
L_0x13eb30e40 .functor AND 1, v0x13eb19b50_0, L_0x13eb30740, C4<1>, C4<1>;
v0x13eb18930_0 .net "EX_alu_out", 31 0, v0x13eb17a60_0;  alias, 1 drivers
v0x13eb18a20_0 .net "EX_brn", 0 0, L_0x13eb389b0;  alias, 1 drivers
v0x13eb18ab0_0 .net "EX_pc", 31 0, L_0x13eb37ca0;  alias, 1 drivers
v0x13eb18b40_0 .net "EX_true_taken", 0 0, v0x13eb17e10_0;  alias, 1 drivers
v0x13eb18bd0_0 .net "F_BP_taken", 0 0, L_0x13eb30d90;  alias, 1 drivers
v0x13eb18ca0_0 .net "F_BP_target_pc", 31 0, L_0x13eb31130;  alias, 1 drivers
v0x13eb18d30_0 .net "F_pc", 31 0, v0x13eb28750_0;  alias, 1 drivers
v0x13eb18dc0_0 .net "F_stall", 0 0, v0x13eb266e0_0;  alias, 1 drivers
v0x13eb18e60_0 .net "MEM_stall", 0 0, v0x13eb1dd30_0;  alias, 1 drivers
v0x13eb18f70_0 .net *"_ivl_0", 0 0, L_0x13eb30580;  1 drivers
v0x13eb19010_0 .net *"_ivl_11", 0 0, L_0x13eb30860;  1 drivers
v0x13eb190b0_0 .net *"_ivl_13", 0 0, L_0x13eb30900;  1 drivers
v0x13eb19150_0 .net *"_ivl_15", 0 0, L_0x13eb309a0;  1 drivers
L_0x1300400a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13eb191f0_0 .net/2u *"_ivl_16", 31 0, L_0x1300400a0;  1 drivers
L_0x1300400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13eb192a0_0 .net/2u *"_ivl_18", 31 0, L_0x1300400e8;  1 drivers
v0x13eb19350_0 .net *"_ivl_2", 4 0, L_0x13eb30620;  1 drivers
v0x13eb19400_0 .net *"_ivl_20", 31 0, L_0x13eb30a90;  1 drivers
v0x13eb19590_0 .net *"_ivl_27", 0 0, L_0x13eb30e40;  1 drivers
v0x13eb19620_0 .net *"_ivl_28", 31 0, L_0x13eb30ef0;  1 drivers
v0x13eb196c0_0 .net *"_ivl_30", 4 0, L_0x13eb30f90;  1 drivers
L_0x130040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13eb19770_0 .net *"_ivl_33", 1 0, L_0x130040130;  1 drivers
L_0x130040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13eb19820_0 .net *"_ivl_5", 1 0, L_0x130040010;  1 drivers
L_0x130040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13eb198d0_0 .net/2u *"_ivl_6", 0 0, L_0x130040058;  1 drivers
v0x13eb19980_0 .net "clk", 0 0, v0x13eb302b0_0;  alias, 1 drivers
v0x13eb19a30_0 .var "ex_hit", 0 0;
v0x13eb19ac0_0 .var "ex_hit_idx", 2 0;
v0x13eb19b50_0 .var "f_hit", 0 0;
v0x13eb19be0_0 .var "f_hit_idx", 2 0;
v0x13eb19c70_0 .var/i "i", 31 0;
v0x13eb19d00 .array "pc_buf", 7 0, 31 0;
v0x13eb19e50_0 .net "rst", 0 0, v0x13eb304f0_0;  alias, 1 drivers
v0x13eb19f00_0 .net "seq_pc", 31 0, L_0x13eb30c10;  1 drivers
v0x13eb19fa0 .array "taken_buf", 7 0, 0 0;
v0x13eb19490_0 .net "taken_on_hit", 0 0, L_0x13eb30740;  1 drivers
v0x13eb1a230 .array "target_buf", 7 0, 31 0;
v0x13eb19d00_0 .array/port v0x13eb19d00, 0;
v0x13eb19d00_1 .array/port v0x13eb19d00, 1;
v0x13eb19d00_2 .array/port v0x13eb19d00, 2;
E_0x13eb18580/0 .event anyedge, v0x13eb19a30_0, v0x13eb19d00_0, v0x13eb19d00_1, v0x13eb19d00_2;
v0x13eb19d00_3 .array/port v0x13eb19d00, 3;
v0x13eb19d00_4 .array/port v0x13eb19d00, 4;
v0x13eb19d00_5 .array/port v0x13eb19d00, 5;
v0x13eb19d00_6 .array/port v0x13eb19d00, 6;
E_0x13eb18580/1 .event anyedge, v0x13eb19d00_3, v0x13eb19d00_4, v0x13eb19d00_5, v0x13eb19d00_6;
v0x13eb19d00_7 .array/port v0x13eb19d00, 7;
E_0x13eb18580/2 .event anyedge, v0x13eb19d00_7, v0x13eb17870_0;
E_0x13eb18580 .event/or E_0x13eb18580/0, E_0x13eb18580/1, E_0x13eb18580/2;
E_0x13eb18610/0 .event anyedge, v0x13eb19b50_0, v0x13eb19d00_0, v0x13eb19d00_1, v0x13eb19d00_2;
E_0x13eb18610/1 .event anyedge, v0x13eb19d00_3, v0x13eb19d00_4, v0x13eb19d00_5, v0x13eb19d00_6;
E_0x13eb18610/2 .event anyedge, v0x13eb19d00_7, v0x13eb18d30_0;
E_0x13eb18610 .event/or E_0x13eb18610/0, E_0x13eb18610/1, E_0x13eb18610/2;
L_0x13eb30580 .array/port v0x13eb19fa0, L_0x13eb30620;
L_0x13eb30620 .concat [ 3 2 0 0], v0x13eb19be0_0, L_0x130040010;
L_0x13eb30740 .functor MUXZ 1, L_0x130040058, L_0x13eb30580, v0x13eb19b50_0, C4<>;
L_0x13eb30860 .reduce/nor v0x13eb266e0_0;
L_0x13eb30900 .reduce/nor v0x13eb1dd30_0;
L_0x13eb30a90 .functor MUXZ 32, L_0x1300400e8, L_0x1300400a0, L_0x13eb309a0, C4<>;
L_0x13eb30c10 .arith/sum 32, v0x13eb28750_0, L_0x13eb30a90;
L_0x13eb30ef0 .array/port v0x13eb1a230, L_0x13eb30f90;
L_0x13eb30f90 .concat [ 3 2 0 0], v0x13eb19be0_0, L_0x130040130;
L_0x13eb31130 .functor MUXZ 32, L_0x13eb30c10, L_0x13eb30ef0, L_0x13eb30e40, C4<>;
S_0x13eb186a0 .scope autotask, "fifo_insert_new" "fifo_insert_new" 6 75, 6 75 0, S_0x13eb18070;
 .timescale -9 -12;
v0x13eb18870_0 .var/i "k", 31 0;
TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x13eb18870_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13eb18870_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x13eb18870_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb19d00, 4;
    %ix/getv/s 3, v0x13eb18870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb19d00, 0, 4;
    %load/vec4 v0x13eb18870_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb1a230, 4;
    %ix/getv/s 3, v0x13eb18870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1a230, 0, 4;
    %load/vec4 v0x13eb18870_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb19fa0, 4;
    %ix/getv/s 3, v0x13eb18870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb19fa0, 0, 4;
    %load/vec4 v0x13eb18870_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13eb18870_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x13eb18ab0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb19d00, 0, 4;
    %load/vec4 v0x13eb18930_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1a230, 0, 4;
    %load/vec4 v0x13eb18b40_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb19fa0, 0, 4;
    %end;
S_0x13eb1a380 .scope module, "u_d_to_ex_reg" "d_to_ex_reg" 3 303, 7 1 0, S_0x13eb04690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "D_a";
    .port_info 3 /INPUT 32 "D_a2";
    .port_info 4 /INPUT 32 "D_b";
    .port_info 5 /INPUT 32 "D_b2";
    .port_info 6 /INPUT 4 "D_alu_op";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 5 "D_rd";
    .port_info 9 /INPUT 1 "D_ld";
    .port_info 10 /INPUT 1 "D_str";
    .port_info 11 /INPUT 1 "D_byt";
    .port_info 12 /INPUT 1 "D_we";
    .port_info 13 /INPUT 1 "D_mul";
    .port_info 14 /INPUT 1 "D_BP_taken";
    .port_info 15 /INPUT 32 "D_BP_target_pc";
    .port_info 16 /INPUT 1 "stall_D";
    .port_info 17 /INPUT 1 "MEM_stall";
    .port_info 18 /INPUT 1 "EX_taken";
    .port_info 19 /OUTPUT 32 "EX_a";
    .port_info 20 /OUTPUT 32 "EX_a2";
    .port_info 21 /OUTPUT 32 "EX_b";
    .port_info 22 /OUTPUT 32 "EX_b2";
    .port_info 23 /OUTPUT 4 "EX_alu_op";
    .port_info 24 /OUTPUT 5 "EX_rd";
    .port_info 25 /OUTPUT 1 "EX_ld";
    .port_info 26 /OUTPUT 1 "EX_str";
    .port_info 27 /OUTPUT 1 "EX_byt";
    .port_info 28 /OUTPUT 1 "EX_we";
    .port_info 29 /OUTPUT 1 "EX_brn";
    .port_info 30 /OUTPUT 1 "EX_BP_taken";
    .port_info 31 /OUTPUT 32 "EX_BP_target_pc";
    .port_info 32 /OUTPUT 1 "EX_mul";
P_0x13eb1a540 .param/l "PC_BITS" 0 7 3, +C4<00000000000000000000000000010100>;
P_0x13eb1a580 .param/l "VPC_BITS" 0 7 4, +C4<00000000000000000000000000100000>;
P_0x13eb1a5c0 .param/l "XLEN" 0 7 2, +C4<00000000000000000000000000100000>;
L_0x13eb37ca0 .functor BUFZ 32, v0x13eb1c150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13eb386f0 .functor BUFZ 32, v0x13eb1c0c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13eb387e0 .functor BUFZ 32, v0x13eb1c470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13eb38850 .functor BUFZ 32, v0x13eb1c3e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13eb38940 .functor BUFZ 4, v0x13eb1b6a0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x13eb389b0 .functor BUFZ 1, v0x13eb1c640_0, C4<0>, C4<0>, C4<0>;
L_0x13eb38aa0 .functor BUFZ 1, v0x13eb1c500_0, C4<0>, C4<0>, C4<0>;
L_0x13eb38bf0 .functor BUFZ 1, v0x13eb1c970_0, C4<0>, C4<0>, C4<0>;
L_0x13eb38c60 .functor BUFZ 1, v0x13eb1c6e0_0, C4<0>, C4<0>, C4<0>;
L_0x13eb38ea0 .functor BUFZ 32, v0x13eb1c590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13eb1ab70_0 .net "D_BP_taken", 0 0, L_0x13eb315d0;  alias, 1 drivers
v0x13eb1ac20_0 .net "D_BP_target_pc", 31 0, L_0x13eb31640;  alias, 1 drivers
v0x13eb1acc0_0 .net "D_a", 31 0, L_0x13eb37c00;  alias, 1 drivers
v0x13eb1ad50_0 .net "D_a2", 31 0, L_0x13eb37b10;  alias, 1 drivers
v0x13eb1ade0_0 .net "D_alu_op", 3 0, L_0x13eb35080;  alias, 1 drivers
v0x13eb1aeb0_0 .net "D_b", 31 0, L_0x13eb385d0;  alias, 1 drivers
v0x13eb1af60_0 .net "D_b2", 31 0, L_0x13eb282a0;  alias, 1 drivers
v0x13eb1b010_0 .net "D_brn", 0 0, L_0x13eb32f90;  alias, 1 drivers
v0x13eb1b0b0_0 .net "D_byt", 0 0, L_0x13eb32a70;  alias, 1 drivers
v0x13eb1b1c0_0 .net "D_ld", 0 0, L_0x13eb32720;  alias, 1 drivers
v0x13eb1b250_0 .net "D_mul", 0 0, L_0x13eb32b90;  alias, 1 drivers
v0x13eb1b2f0_0 .net "D_rd", 4 0, L_0x13eb31a70;  alias, 1 drivers
v0x13eb1b3b0_0 .net "D_str", 0 0, L_0x13eb32950;  alias, 1 drivers
v0x13eb1b440_0 .net "D_we", 0 0, L_0x13eb32e60;  alias, 1 drivers
v0x13eb1b4d0_0 .net "EX_BP_taken", 0 0, L_0x13eb38aa0;  alias, 1 drivers
v0x13eb1b560_0 .net "EX_BP_target_pc", 31 0, L_0x13eb38ea0;  alias, 1 drivers
v0x13eb1b610_0 .net "EX_a", 31 0, L_0x13eb37ca0;  alias, 1 drivers
v0x13eb1b7e0_0 .net "EX_a2", 31 0, L_0x13eb386f0;  alias, 1 drivers
v0x13eb1b870_0 .net "EX_alu_op", 3 0, L_0x13eb38940;  alias, 1 drivers
v0x13eb1b900_0 .net "EX_b", 31 0, L_0x13eb387e0;  alias, 1 drivers
v0x13eb1b990_0 .net "EX_b2", 31 0, L_0x13eb38850;  alias, 1 drivers
v0x13eb1ba20_0 .net "EX_brn", 0 0, L_0x13eb389b0;  alias, 1 drivers
v0x13eb1baf0_0 .net "EX_byt", 0 0, L_0x13eb38c60;  alias, 1 drivers
v0x13eb1bb80_0 .net "EX_ld", 0 0, v0x13eb1c780_0;  alias, 1 drivers
v0x13eb1bc10_0 .net "EX_mul", 0 0, v0x13eb1c820_0;  alias, 1 drivers
v0x13eb1bca0_0 .net "EX_rd", 4 0, v0x13eb1c8c0_0;  alias, 1 drivers
v0x13eb1bd50_0 .net "EX_str", 0 0, L_0x13eb38bf0;  alias, 1 drivers
v0x13eb1bde0_0 .net "EX_taken", 0 0, v0x13eb17d70_0;  alias, 1 drivers
v0x13eb1be90_0 .net "EX_we", 0 0, v0x13eb1ca10_0;  alias, 1 drivers
v0x13eb1bf40_0 .net "MEM_stall", 0 0, v0x13eb1dd30_0;  alias, 1 drivers
v0x13eb1bff0_0 .net "clk", 0 0, v0x13eb302b0_0;  alias, 1 drivers
v0x13eb1c0c0_0 .var "ex_a2_r", 31 0;
v0x13eb1c150_0 .var "ex_a_r", 31 0;
v0x13eb1b6a0_0 .var "ex_alu_op_r", 3 0;
v0x13eb1c3e0_0 .var "ex_b2_r", 31 0;
v0x13eb1c470_0 .var "ex_b_r", 31 0;
v0x13eb1c500_0 .var "ex_bp_taken_r", 0 0;
v0x13eb1c590_0 .var "ex_bp_target_pc_r", 31 0;
v0x13eb1c640_0 .var "ex_brn_r", 0 0;
v0x13eb1c6e0_0 .var "ex_byt_r", 0 0;
v0x13eb1c780_0 .var "ex_ld_r", 0 0;
v0x13eb1c820_0 .var "ex_mul_r", 0 0;
v0x13eb1c8c0_0 .var "ex_rd_r", 4 0;
v0x13eb1c970_0 .var "ex_str_r", 0 0;
v0x13eb1ca10_0 .var "ex_we_r", 0 0;
v0x13eb1cab0_0 .net "rst", 0 0, v0x13eb304f0_0;  alias, 1 drivers
v0x13eb1cb80_0 .net "stall_D", 0 0, L_0x13eb36060;  alias, 1 drivers
S_0x13eb1cf00 .scope module, "u_dcache" "dcache" 3 403, 8 1 0, S_0x13eb04690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "MEM_ld";
    .port_info 3 /INPUT 1 "MEM_str";
    .port_info 4 /INPUT 1 "MEM_byt";
    .port_info 5 /INPUT 32 "MEM_alu_out";
    .port_info 6 /INPUT 32 "MEM_b2";
    .port_info 7 /OUTPUT 32 "MEM_data_mem";
    .port_info 8 /OUTPUT 1 "MEM_stall";
    .port_info 9 /OUTPUT 1 "Dc_mem_req";
    .port_info 10 /OUTPUT 16 "Dc_mem_addr";
    .port_info 11 /INPUT 128 "MEM_data_line";
    .port_info 12 /INPUT 1 "MEM_mem_valid";
    .port_info 13 /OUTPUT 1 "Dc_wb_we";
    .port_info 14 /OUTPUT 16 "Dc_wb_addr";
    .port_info 15 /OUTPUT 128 "Dc_wb_wline";
P_0x13eb1a7d0 .param/l "LINE_BITS" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x13eb1a810 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
L_0x13eb396a0 .functor OR 1, v0x13eb24620_0, v0x13eb24740_0, C4<0>, C4<0>;
v0x13eb1d480_0 .var "Dc_mem_addr", 15 0;
v0x13eb1d540_0 .var "Dc_mem_req", 0 0;
v0x13eb1d5e0_0 .var "Dc_wb_addr", 15 0;
v0x13eb1d6a0_0 .var "Dc_wb_we", 0 0;
v0x13eb1d740_0 .var "Dc_wb_wline", 127 0;
v0x13eb1d830_0 .net "MEM_alu_out", 31 0, v0x13eb24470_0;  alias, 1 drivers
v0x13eb1d8e0_0 .net "MEM_b2", 31 0, L_0x13eb38ff0;  alias, 1 drivers
v0x13eb1d990_0 .net "MEM_byt", 0 0, L_0x13eb39380;  alias, 1 drivers
v0x13eb1da30_0 .net "MEM_data_line", 127 0, v0x13eb2c6c0_0;  alias, 1 drivers
v0x13eb1db40_0 .var "MEM_data_mem", 31 0;
v0x13eb1dbf0_0 .net "MEM_ld", 0 0, v0x13eb24620_0;  alias, 1 drivers
v0x13eb1dc90_0 .net "MEM_mem_valid", 0 0, v0x13eb2c770_0;  alias, 1 drivers
v0x13eb1dd30_0 .var "MEM_stall", 0 0;
v0x13eb1ddc0_0 .net "MEM_str", 0 0, v0x13eb24740_0;  alias, 1 drivers
v0x13eb1de60_0 .net "addr_byte", 1 0, L_0x13eb39600;  1 drivers
v0x13eb1df10_0 .net "addr_line", 15 0, L_0x13eb39440;  1 drivers
v0x13eb1dfc0_0 .net "addr_word", 1 0, L_0x13eb39560;  1 drivers
v0x13eb1e150_0 .net "clk", 0 0, v0x13eb302b0_0;  alias, 1 drivers
v0x13eb1e1e0 .array "data", 15 0, 31 0;
v0x13eb1e380 .array "dirty", 3 0, 0 0;
v0x13eb1e410_0 .var "fifo_ptr", 1 0;
v0x13eb1e4c0_0 .var "hit", 0 0;
v0x13eb1e560_0 .var "hit_idx", 1 0;
v0x13eb1e610_0 .var/i "i", 31 0;
v0x13eb1e6c0_0 .var "miss_line", 15 0;
v0x13eb1e770_0 .net "op_active", 0 0, L_0x13eb396a0;  1 drivers
v0x13eb1e810_0 .net "rst", 0 0, v0x13eb304f0_0;  alias, 1 drivers
v0x13eb1e8a0 .array "tag", 3 0, 15 0;
v0x13eb1e9a0_0 .var "tmp_load_word", 31 0;
v0x13eb1ea50_0 .var "tmp_store_word", 31 0;
v0x13eb1eb00 .array "valid", 3 0, 0 0;
E_0x13eb1d310/0 .event anyedge, v0x13eb1d830_0, v0x13eb1df10_0, v0x13eb1e770_0, v0x13eb1dc90_0;
v0x13eb1eb00_0 .array/port v0x13eb1eb00, 0;
v0x13eb1eb00_1 .array/port v0x13eb1eb00, 1;
v0x13eb1eb00_2 .array/port v0x13eb1eb00, 2;
v0x13eb1eb00_3 .array/port v0x13eb1eb00, 3;
E_0x13eb1d310/1 .event anyedge, v0x13eb1eb00_0, v0x13eb1eb00_1, v0x13eb1eb00_2, v0x13eb1eb00_3;
v0x13eb1e8a0_0 .array/port v0x13eb1e8a0, 0;
v0x13eb1e8a0_1 .array/port v0x13eb1e8a0, 1;
v0x13eb1e8a0_2 .array/port v0x13eb1e8a0, 2;
v0x13eb1e8a0_3 .array/port v0x13eb1e8a0, 3;
E_0x13eb1d310/2 .event anyedge, v0x13eb1e8a0_0, v0x13eb1e8a0_1, v0x13eb1e8a0_2, v0x13eb1e8a0_3;
E_0x13eb1d310/3 .event anyedge, v0x13eb1dbf0_0, v0x13eb1e4c0_0, v0x13eb1e560_0, v0x13eb1dfc0_0;
v0x13eb1e1e0_0 .array/port v0x13eb1e1e0, 0;
v0x13eb1e1e0_1 .array/port v0x13eb1e1e0, 1;
v0x13eb1e1e0_2 .array/port v0x13eb1e1e0, 2;
v0x13eb1e1e0_3 .array/port v0x13eb1e1e0, 3;
E_0x13eb1d310/4 .event anyedge, v0x13eb1e1e0_0, v0x13eb1e1e0_1, v0x13eb1e1e0_2, v0x13eb1e1e0_3;
v0x13eb1e1e0_4 .array/port v0x13eb1e1e0, 4;
v0x13eb1e1e0_5 .array/port v0x13eb1e1e0, 5;
v0x13eb1e1e0_6 .array/port v0x13eb1e1e0, 6;
v0x13eb1e1e0_7 .array/port v0x13eb1e1e0, 7;
E_0x13eb1d310/5 .event anyedge, v0x13eb1e1e0_4, v0x13eb1e1e0_5, v0x13eb1e1e0_6, v0x13eb1e1e0_7;
v0x13eb1e1e0_8 .array/port v0x13eb1e1e0, 8;
v0x13eb1e1e0_9 .array/port v0x13eb1e1e0, 9;
v0x13eb1e1e0_10 .array/port v0x13eb1e1e0, 10;
v0x13eb1e1e0_11 .array/port v0x13eb1e1e0, 11;
E_0x13eb1d310/6 .event anyedge, v0x13eb1e1e0_8, v0x13eb1e1e0_9, v0x13eb1e1e0_10, v0x13eb1e1e0_11;
v0x13eb1e1e0_12 .array/port v0x13eb1e1e0, 12;
v0x13eb1e1e0_13 .array/port v0x13eb1e1e0, 13;
v0x13eb1e1e0_14 .array/port v0x13eb1e1e0, 14;
v0x13eb1e1e0_15 .array/port v0x13eb1e1e0, 15;
E_0x13eb1d310/7 .event anyedge, v0x13eb1e1e0_12, v0x13eb1e1e0_13, v0x13eb1e1e0_14, v0x13eb1e1e0_15;
E_0x13eb1d310/8 .event anyedge, v0x13eb1d990_0, v0x13eb1de60_0, v0x13eb1e9a0_0, v0x13eb1ddc0_0;
E_0x13eb1d310 .event/or E_0x13eb1d310/0, E_0x13eb1d310/1, E_0x13eb1d310/2, E_0x13eb1d310/3, E_0x13eb1d310/4, E_0x13eb1d310/5, E_0x13eb1d310/6, E_0x13eb1d310/7, E_0x13eb1d310/8;
L_0x13eb39440 .part v0x13eb24470_0, 4, 16;
L_0x13eb39560 .part v0x13eb24470_0, 2, 2;
L_0x13eb39600 .part v0x13eb24470_0, 0, 2;
S_0x13eb1ed70 .scope module, "u_decode" "decode" 3 200, 9 1 0, S_0x13eb04690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D_inst";
    .port_info 2 /OUTPUT 6 "D_opc";
    .port_info 3 /OUTPUT 5 "D_ra";
    .port_info 4 /OUTPUT 5 "D_rb";
    .port_info 5 /OUTPUT 5 "D_rd";
    .port_info 6 /OUTPUT 11 "D_imd";
    .port_info 7 /OUTPUT 1 "D_we";
    .port_info 8 /OUTPUT 4 "D_alu_op";
    .port_info 9 /OUTPUT 1 "D_ld";
    .port_info 10 /OUTPUT 1 "D_str";
    .port_info 11 /OUTPUT 1 "D_byt";
    .port_info 12 /OUTPUT 1 "D_brn";
    .port_info 13 /OUTPUT 1 "D_addi";
    .port_info 14 /OUTPUT 1 "D_mul";
P_0x12e008200 .param/l "OPC_ADD" 1 9 32, C4<000000>;
P_0x12e008240 .param/l "OPC_ADDI" 1 9 40, C4<001000>;
P_0x12e008280 .param/l "OPC_AND" 1 9 34, C4<000010>;
P_0x12e0082c0 .param/l "OPC_CTRL" 1 9 54, C4<001101>;
P_0x12e008300 .param/l "OPC_GT" 1 9 47, C4<001010>;
P_0x12e008340 .param/l "OPC_LOAD" 1 9 50, C4<01011>;
P_0x12e008380 .param/l "OPC_LT" 1 9 46, C4<001001>;
P_0x12e0083c0 .param/l "OPC_MUL" 1 9 56, C4<001110>;
P_0x12e008400 .param/l "OPC_NOT" 1 9 37, C4<000101>;
P_0x12e008440 .param/l "OPC_OR" 1 9 35, C4<000011>;
P_0x12e008480 .param/l "OPC_SHL" 1 9 38, C4<000110>;
P_0x12e0084c0 .param/l "OPC_SHR" 1 9 39, C4<000111>;
P_0x12e008500 .param/l "OPC_STORE" 1 9 51, C4<01100>;
P_0x12e008540 .param/l "OPC_SUB" 1 9 33, C4<000001>;
P_0x12e008580 .param/l "OPC_XOR" 1 9 36, C4<000100>;
P_0x12e0085c0 .param/l "RD_BEQ" 1 9 59, C4<00001>;
P_0x12e008600 .param/l "RD_BGT" 1 9 61, C4<00011>;
P_0x12e008640 .param/l "RD_BLT" 1 9 60, C4<00010>;
P_0x12e008680 .param/l "RD_JMP" 1 9 58, C4<00000>;
P_0x12e0086c0 .param/l "XLEN" 0 9 1, +C4<00000000000000000000000000100000>;
L_0x13eb317b0 .functor AND 1, L_0x13eb31d30, L_0x13eb31dd0, C4<1>, C4<1>;
L_0x13eb31ff0 .functor AND 1, L_0x13eb31d30, L_0x13eb31f10, C4<1>, C4<1>;
L_0x13eb32250 .functor AND 1, L_0x13eb31d30, L_0x13eb32140, C4<1>, C4<1>;
L_0x13eb31b10 .functor AND 1, L_0x13eb31d30, L_0x13eb32360, C4<1>, C4<1>;
L_0x13eb32640 .functor OR 1, L_0x13eb32c30, L_0x13eb32720, C4<0>, C4<0>;
L_0x13eb32e60 .functor OR 1, L_0x13eb32640, L_0x13eb32b90, C4<0>, C4<0>;
L_0x13eb32f90 .functor BUFZ 1, L_0x13eb31d30, C4<0>, C4<0>, C4<0>;
L_0x13eb33ee0 .functor OR 1, L_0x13eb332a0, L_0x13eb32250, C4<0>, C4<0>;
L_0x13eb34030 .functor OR 1, L_0x13eb33f50, L_0x13eb31b10, C4<0>, C4<0>;
v0x13eb1f6f0_0 .net "D_addi", 0 0, L_0x13eb33080;  alias, 1 drivers
v0x13eb1f7a0_0 .net "D_alu_op", 3 0, L_0x13eb35080;  alias, 1 drivers
v0x13eb1f860_0 .net "D_brn", 0 0, L_0x13eb32f90;  alias, 1 drivers
v0x13eb1f930_0 .net "D_byt", 0 0, L_0x13eb32a70;  alias, 1 drivers
v0x13eb1f9e0_0 .net "D_imd", 10 0, L_0x13eb31b90;  alias, 1 drivers
v0x13eb1fab0_0 .net "D_inst", 31 0, v0x13eb25aa0_0;  alias, 1 drivers
v0x13eb1fb40_0 .net "D_ld", 0 0, L_0x13eb32720;  alias, 1 drivers
v0x13eb1fbd0_0 .net "D_mul", 0 0, L_0x13eb32b90;  alias, 1 drivers
v0x13eb1fc80_0 .net "D_opc", 5 0, L_0x13eb316d0;  alias, 1 drivers
v0x13eb1fd90_0 .net "D_ra", 4 0, L_0x13eb31830;  alias, 1 drivers
v0x13eb1fe50_0 .net "D_rb", 4 0, L_0x13eb31950;  alias, 1 drivers
v0x13eb1fee0_0 .net "D_rd", 4 0, L_0x13eb31a70;  alias, 1 drivers
v0x13eb1ffb0_0 .net "D_str", 0 0, L_0x13eb32950;  alias, 1 drivers
v0x13eb20040_0 .net "D_we", 0 0, L_0x13eb32e60;  alias, 1 drivers
L_0x130040178 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x13eb200d0_0 .net/2u *"_ivl_10", 5 0, L_0x130040178;  1 drivers
L_0x130040718 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x13eb20160_0 .net/2u *"_ivl_100", 5 0, L_0x130040718;  1 drivers
v0x13eb20210_0 .net *"_ivl_102", 0 0, L_0x13eb337d0;  1 drivers
L_0x130040760 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x13eb203b0_0 .net/2u *"_ivl_104", 3 0, L_0x130040760;  1 drivers
L_0x1300407a8 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x13eb20460_0 .net/2u *"_ivl_106", 5 0, L_0x1300407a8;  1 drivers
v0x13eb20510_0 .net *"_ivl_108", 0 0, L_0x13eb33870;  1 drivers
L_0x1300407f0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x13eb205b0_0 .net/2u *"_ivl_110", 3 0, L_0x1300407f0;  1 drivers
L_0x130040838 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0x13eb20660_0 .net/2u *"_ivl_112", 5 0, L_0x130040838;  1 drivers
v0x13eb20710_0 .net *"_ivl_114", 0 0, L_0x13eb33730;  1 drivers
L_0x130040880 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x13eb207b0_0 .net/2u *"_ivl_116", 3 0, L_0x130040880;  1 drivers
L_0x1300408c8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x13eb20860_0 .net/2u *"_ivl_118", 3 0, L_0x1300408c8;  1 drivers
L_0x130040910 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13eb20910_0 .net/2u *"_ivl_120", 5 0, L_0x130040910;  1 drivers
v0x13eb209c0_0 .net *"_ivl_122", 0 0, L_0x13eb332a0;  1 drivers
v0x13eb20a60_0 .net *"_ivl_125", 0 0, L_0x13eb33ee0;  1 drivers
L_0x130040958 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x13eb20b00_0 .net/2u *"_ivl_126", 3 0, L_0x130040958;  1 drivers
L_0x1300409a0 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x13eb20bb0_0 .net/2u *"_ivl_128", 5 0, L_0x1300409a0;  1 drivers
v0x13eb20c60_0 .net *"_ivl_130", 0 0, L_0x13eb33f50;  1 drivers
v0x13eb20d00_0 .net *"_ivl_133", 0 0, L_0x13eb34030;  1 drivers
L_0x1300409e8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x13eb20da0_0 .net/2u *"_ivl_134", 3 0, L_0x1300409e8;  1 drivers
L_0x130040a30 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x13eb202c0_0 .net/2u *"_ivl_136", 3 0, L_0x130040a30;  1 drivers
L_0x130040a78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13eb21030_0 .net/2u *"_ivl_138", 3 0, L_0x130040a78;  1 drivers
L_0x1300401c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13eb210c0_0 .net/2u *"_ivl_14", 4 0, L_0x1300401c0;  1 drivers
v0x13eb21160_0 .net *"_ivl_140", 3 0, L_0x13eb34170;  1 drivers
v0x13eb21210_0 .net *"_ivl_142", 3 0, L_0x13eb34300;  1 drivers
v0x13eb212c0_0 .net *"_ivl_144", 3 0, L_0x13eb34420;  1 drivers
v0x13eb21370_0 .net *"_ivl_146", 3 0, L_0x13eb345c0;  1 drivers
v0x13eb21420_0 .net *"_ivl_148", 3 0, L_0x13eb346a0;  1 drivers
v0x13eb214d0_0 .net *"_ivl_150", 3 0, L_0x13eb34850;  1 drivers
v0x13eb21580_0 .net *"_ivl_152", 3 0, L_0x13eb34970;  1 drivers
v0x13eb21630_0 .net *"_ivl_154", 3 0, L_0x13eb34b30;  1 drivers
v0x13eb216e0_0 .net *"_ivl_156", 3 0, L_0x13eb34c50;  1 drivers
v0x13eb21790_0 .net *"_ivl_158", 3 0, L_0x13eb34a90;  1 drivers
v0x13eb21840_0 .net *"_ivl_16", 0 0, L_0x13eb31dd0;  1 drivers
v0x13eb218e0_0 .net *"_ivl_160", 3 0, L_0x13eb34ea0;  1 drivers
L_0x130040208 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13eb21990_0 .net/2u *"_ivl_20", 4 0, L_0x130040208;  1 drivers
v0x13eb21a40_0 .net *"_ivl_22", 0 0, L_0x13eb31f10;  1 drivers
L_0x130040250 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x13eb21ae0_0 .net/2u *"_ivl_26", 4 0, L_0x130040250;  1 drivers
v0x13eb21b90_0 .net *"_ivl_28", 0 0, L_0x13eb32140;  1 drivers
L_0x130040298 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x13eb21c30_0 .net/2u *"_ivl_32", 4 0, L_0x130040298;  1 drivers
v0x13eb21ce0_0 .net *"_ivl_34", 0 0, L_0x13eb32360;  1 drivers
v0x13eb21d80_0 .net *"_ivl_39", 4 0, L_0x13eb325a0;  1 drivers
L_0x1300402e0 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x13eb21e30_0 .net/2u *"_ivl_40", 4 0, L_0x1300402e0;  1 drivers
v0x13eb21ee0_0 .net *"_ivl_45", 4 0, L_0x13eb32840;  1 drivers
L_0x130040328 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x13eb21f90_0 .net/2u *"_ivl_46", 4 0, L_0x130040328;  1 drivers
L_0x130040370 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x13eb22040_0 .net/2u *"_ivl_52", 5 0, L_0x130040370;  1 drivers
L_0x1300403b8 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x13eb220f0_0 .net/2u *"_ivl_56", 5 0, L_0x1300403b8;  1 drivers
v0x13eb221a0_0 .net *"_ivl_58", 0 0, L_0x13eb32c30;  1 drivers
v0x13eb22240_0 .net *"_ivl_61", 0 0, L_0x13eb32640;  1 drivers
L_0x130040400 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x13eb222e0_0 .net/2u *"_ivl_66", 5 0, L_0x130040400;  1 drivers
L_0x130040448 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x13eb22390_0 .net/2u *"_ivl_70", 5 0, L_0x130040448;  1 drivers
v0x13eb22440_0 .net *"_ivl_72", 0 0, L_0x13eb33120;  1 drivers
L_0x130040490 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13eb20e40_0 .net/2u *"_ivl_74", 3 0, L_0x130040490;  1 drivers
L_0x1300404d8 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x13eb20ef0_0 .net/2u *"_ivl_76", 5 0, L_0x1300404d8;  1 drivers
v0x13eb20fa0_0 .net *"_ivl_78", 0 0, L_0x13eb333a0;  1 drivers
L_0x130040520 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x13eb224e0_0 .net/2u *"_ivl_80", 3 0, L_0x130040520;  1 drivers
L_0x130040568 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x13eb22590_0 .net/2u *"_ivl_82", 5 0, L_0x130040568;  1 drivers
v0x13eb22640_0 .net *"_ivl_84", 0 0, L_0x13eb33440;  1 drivers
L_0x1300405b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x13eb226e0_0 .net/2u *"_ivl_86", 3 0, L_0x1300405b0;  1 drivers
L_0x1300405f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x13eb22790_0 .net/2u *"_ivl_88", 5 0, L_0x1300405f8;  1 drivers
v0x13eb22840_0 .net *"_ivl_90", 0 0, L_0x13eb33200;  1 drivers
L_0x130040640 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x13eb228e0_0 .net/2u *"_ivl_92", 3 0, L_0x130040640;  1 drivers
L_0x130040688 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x13eb22990_0 .net/2u *"_ivl_94", 5 0, L_0x130040688;  1 drivers
v0x13eb22a40_0 .net *"_ivl_96", 0 0, L_0x13eb33610;  1 drivers
L_0x1300406d0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x13eb22ae0_0 .net/2u *"_ivl_98", 3 0, L_0x1300406d0;  1 drivers
v0x13eb22b90_0 .net "clk", 0 0, v0x13eb302b0_0;  alias, 1 drivers
v0x13eb22c20_0 .net "is_beq", 0 0, L_0x13eb31ff0;  1 drivers
v0x13eb22cc0_0 .net "is_bgt", 0 0, L_0x13eb31b10;  1 drivers
v0x13eb22d60_0 .net "is_blt", 0 0, L_0x13eb32250;  1 drivers
v0x13eb22e00_0 .net "is_ctrl", 0 0, L_0x13eb31d30;  1 drivers
v0x13eb22ea0_0 .net "is_jmp", 0 0, L_0x13eb317b0;  1 drivers
L_0x13eb316d0 .part v0x13eb25aa0_0, 26, 6;
L_0x13eb31830 .part v0x13eb25aa0_0, 21, 5;
L_0x13eb31950 .part v0x13eb25aa0_0, 16, 5;
L_0x13eb31a70 .part v0x13eb25aa0_0, 11, 5;
L_0x13eb31b90 .part v0x13eb25aa0_0, 0, 11;
L_0x13eb31d30 .cmp/eq 6, L_0x13eb316d0, L_0x130040178;
L_0x13eb31dd0 .cmp/eq 5, L_0x13eb31a70, L_0x1300401c0;
L_0x13eb31f10 .cmp/eq 5, L_0x13eb31a70, L_0x130040208;
L_0x13eb32140 .cmp/eq 5, L_0x13eb31a70, L_0x130040250;
L_0x13eb32360 .cmp/eq 5, L_0x13eb31a70, L_0x130040298;
L_0x13eb325a0 .part L_0x13eb316d0, 0, 5;
L_0x13eb32720 .cmp/eq 5, L_0x13eb325a0, L_0x1300402e0;
L_0x13eb32840 .part L_0x13eb316d0, 0, 5;
L_0x13eb32950 .cmp/eq 5, L_0x13eb32840, L_0x130040328;
L_0x13eb32a70 .part L_0x13eb316d0, 5, 1;
L_0x13eb32b90 .cmp/eq 6, L_0x13eb316d0, L_0x130040370;
L_0x13eb32c30 .cmp/ge 6, L_0x1300403b8, L_0x13eb316d0;
L_0x13eb33080 .cmp/eq 6, L_0x13eb316d0, L_0x130040400;
L_0x13eb33120 .cmp/eq 6, L_0x13eb316d0, L_0x130040448;
L_0x13eb333a0 .cmp/eq 6, L_0x13eb316d0, L_0x1300404d8;
L_0x13eb33440 .cmp/eq 6, L_0x13eb316d0, L_0x130040568;
L_0x13eb33200 .cmp/eq 6, L_0x13eb316d0, L_0x1300405f8;
L_0x13eb33610 .cmp/eq 6, L_0x13eb316d0, L_0x130040688;
L_0x13eb337d0 .cmp/eq 6, L_0x13eb316d0, L_0x130040718;
L_0x13eb33870 .cmp/eq 6, L_0x13eb316d0, L_0x1300407a8;
L_0x13eb33730 .cmp/eq 6, L_0x13eb316d0, L_0x130040838;
L_0x13eb332a0 .cmp/eq 6, L_0x13eb316d0, L_0x130040910;
L_0x13eb33f50 .cmp/eq 6, L_0x13eb316d0, L_0x1300409a0;
L_0x13eb34170 .functor MUXZ 4, L_0x130040a78, L_0x130040a30, L_0x13eb32b90, C4<>;
L_0x13eb34300 .functor MUXZ 4, L_0x13eb34170, L_0x1300409e8, L_0x13eb34030, C4<>;
L_0x13eb34420 .functor MUXZ 4, L_0x13eb34300, L_0x130040958, L_0x13eb33ee0, C4<>;
L_0x13eb345c0 .functor MUXZ 4, L_0x13eb34420, L_0x1300408c8, L_0x13eb31ff0, C4<>;
L_0x13eb346a0 .functor MUXZ 4, L_0x13eb345c0, L_0x130040880, L_0x13eb33730, C4<>;
L_0x13eb34850 .functor MUXZ 4, L_0x13eb346a0, L_0x1300407f0, L_0x13eb33870, C4<>;
L_0x13eb34970 .functor MUXZ 4, L_0x13eb34850, L_0x130040760, L_0x13eb337d0, C4<>;
L_0x13eb34b30 .functor MUXZ 4, L_0x13eb34970, L_0x1300406d0, L_0x13eb33610, C4<>;
L_0x13eb34c50 .functor MUXZ 4, L_0x13eb34b30, L_0x130040640, L_0x13eb33200, C4<>;
L_0x13eb34a90 .functor MUXZ 4, L_0x13eb34c50, L_0x1300405b0, L_0x13eb33440, C4<>;
L_0x13eb34ea0 .functor MUXZ 4, L_0x13eb34a90, L_0x130040520, L_0x13eb333a0, C4<>;
L_0x13eb35080 .functor MUXZ 4, L_0x13eb34ea0, L_0x130040490, L_0x13eb33120, C4<>;
S_0x13eb230b0 .scope module, "u_ex_to_mem_reg" "ex_to_mem_reg" 3 370, 10 1 0, S_0x13eb04690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_alu_out";
    .port_info 3 /INPUT 1 "EX_taken";
    .port_info 4 /INPUT 32 "EX_b2";
    .port_info 5 /INPUT 32 "EX_a2";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_str";
    .port_info 10 /INPUT 1 "EX_byt";
    .port_info 11 /INPUT 1 "MEM_stall";
    .port_info 12 /OUTPUT 32 "MEM_alu_out";
    .port_info 13 /OUTPUT 1 "MEM_taken";
    .port_info 14 /OUTPUT 32 "MEM_b2";
    .port_info 15 /OUTPUT 32 "MEM_a2";
    .port_info 16 /OUTPUT 5 "MEM_rd";
    .port_info 17 /OUTPUT 1 "MEM_we";
    .port_info 18 /OUTPUT 1 "MEM_ld";
    .port_info 19 /OUTPUT 1 "MEM_str";
    .port_info 20 /OUTPUT 1 "MEM_byt";
P_0x13eb1c080 .param/l "XLEN" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x13eb38f80 .functor BUFZ 1, v0x13eb247d0_0, C4<0>, C4<0>, C4<0>;
L_0x13eb38ff0 .functor BUFZ 32, v0x13eb24500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13eb39060 .functor BUFZ 32, v0x13eb243e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13eb39380 .functor BUFZ 1, v0x13eb24590_0, C4<0>, C4<0>, C4<0>;
v0x13eb23580_0 .net "EX_a2", 31 0, L_0x13eb386f0;  alias, 1 drivers
v0x13eb23670_0 .net "EX_alu_out", 31 0, v0x13eb17a60_0;  alias, 1 drivers
v0x13eb23700_0 .net "EX_b2", 31 0, L_0x13eb38850;  alias, 1 drivers
v0x13eb23790_0 .net "EX_byt", 0 0, L_0x13eb38c60;  alias, 1 drivers
v0x13eb23820_0 .net "EX_ld", 0 0, v0x13eb1c780_0;  alias, 1 drivers
v0x13eb23930_0 .net "EX_rd", 4 0, v0x13eb1c8c0_0;  alias, 1 drivers
v0x13eb23a00_0 .net "EX_str", 0 0, L_0x13eb38bf0;  alias, 1 drivers
v0x13eb23a90_0 .net "EX_taken", 0 0, v0x13eb17d70_0;  alias, 1 drivers
v0x13eb23b60_0 .net "EX_we", 0 0, v0x13eb1ca10_0;  alias, 1 drivers
v0x13eb23c70_0 .net "MEM_a2", 31 0, L_0x13eb39060;  alias, 1 drivers
v0x13eb23d00_0 .net "MEM_alu_out", 31 0, v0x13eb24470_0;  alias, 1 drivers
v0x13eb23d90_0 .net "MEM_b2", 31 0, L_0x13eb38ff0;  alias, 1 drivers
v0x13eb23e20_0 .net "MEM_byt", 0 0, L_0x13eb39380;  alias, 1 drivers
v0x13eb23eb0_0 .net "MEM_ld", 0 0, v0x13eb24620_0;  alias, 1 drivers
v0x13eb23f40_0 .net "MEM_rd", 4 0, v0x13eb246b0_0;  alias, 1 drivers
v0x13eb23ff0_0 .net "MEM_stall", 0 0, v0x13eb1dd30_0;  alias, 1 drivers
v0x13eb24080_0 .net "MEM_str", 0 0, v0x13eb24740_0;  alias, 1 drivers
v0x13eb24230_0 .net "MEM_taken", 0 0, L_0x13eb38f80;  alias, 1 drivers
v0x13eb242c0_0 .net "MEM_we", 0 0, v0x13eb24870_0;  alias, 1 drivers
v0x13eb24350_0 .net "clk", 0 0, v0x13eb302b0_0;  alias, 1 drivers
v0x13eb243e0_0 .var "mem_a2_r", 31 0;
v0x13eb24470_0 .var "mem_alu_out_r", 31 0;
v0x13eb24500_0 .var "mem_b2_r", 31 0;
v0x13eb24590_0 .var "mem_byt_r", 0 0;
v0x13eb24620_0 .var "mem_ld_r", 0 0;
v0x13eb246b0_0 .var "mem_rd_r", 4 0;
v0x13eb24740_0 .var "mem_str_r", 0 0;
v0x13eb247d0_0 .var "mem_taken_r", 0 0;
v0x13eb24870_0 .var "mem_we_r", 0 0;
v0x13eb24910_0 .net "rst", 0 0, v0x13eb304f0_0;  alias, 1 drivers
S_0x13eb24c20 .scope module, "u_f2d" "f_to_d_reg" 3 179, 11 1 0, S_0x13eb04690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "F_pc";
    .port_info 3 /INPUT 32 "F_inst";
    .port_info 4 /INPUT 1 "F_BP_taken";
    .port_info 5 /INPUT 1 "stall_D";
    .port_info 6 /INPUT 1 "MEM_stall";
    .port_info 7 /INPUT 1 "EX_taken";
    .port_info 8 /INPUT 32 "F_BP_target_pc";
    .port_info 9 /OUTPUT 32 "D_pc";
    .port_info 10 /OUTPUT 32 "D_inst";
    .port_info 11 /OUTPUT 1 "D_BP_taken";
    .port_info 12 /OUTPUT 32 "D_BP_target_pc";
P_0x13eb24de0 .param/l "NOP" 1 11 29, C4<00100000000000000000000000000000>;
P_0x13eb24e20 .param/l "PC_BITS" 0 11 3, +C4<00000000000000000000000000010100>;
P_0x13eb24e60 .param/l "VPC_BITS" 0 11 4, +C4<00000000000000000000000000100000>;
P_0x13eb24ea0 .param/l "XLEN" 0 11 2, +C4<00000000000000000000000000100000>;
L_0x13eb315d0 .functor BUFZ 1, v0x13eb25980_0, C4<0>, C4<0>, C4<0>;
L_0x13eb31640 .functor BUFZ 32, v0x13eb25a10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13eb251b0_0 .net "D_BP_taken", 0 0, L_0x13eb315d0;  alias, 1 drivers
v0x13eb25260_0 .net "D_BP_target_pc", 31 0, L_0x13eb31640;  alias, 1 drivers
v0x13eb252f0_0 .net "D_inst", 31 0, v0x13eb25aa0_0;  alias, 1 drivers
v0x13eb25380_0 .net "D_pc", 31 0, v0x13eb25b30_0;  alias, 1 drivers
v0x13eb25410_0 .net "EX_taken", 0 0, v0x13eb17d70_0;  alias, 1 drivers
v0x13eb254e0_0 .net "F_BP_taken", 0 0, L_0x13eb30d90;  alias, 1 drivers
v0x13eb25570_0 .net "F_BP_target_pc", 31 0, L_0x13eb31130;  alias, 1 drivers
v0x13eb25600_0 .net "F_inst", 31 0, v0x13eb26460_0;  alias, 1 drivers
v0x13eb256a0_0 .net "F_pc", 31 0, v0x13eb28750_0;  alias, 1 drivers
v0x13eb257e0_0 .net "MEM_stall", 0 0, v0x13eb1dd30_0;  alias, 1 drivers
v0x13eb258f0_0 .net "clk", 0 0, v0x13eb302b0_0;  alias, 1 drivers
v0x13eb25980_0 .var "d_bp_taken", 0 0;
v0x13eb25a10_0 .var "d_bp_target_pc", 31 0;
v0x13eb25aa0_0 .var "d_inst", 31 0;
v0x13eb25b30_0 .var "d_pc", 31 0;
v0x13eb25be0_0 .net "rst", 0 0, v0x13eb304f0_0;  alias, 1 drivers
v0x13eb25c70_0 .net "stall_D", 0 0, L_0x13eb36060;  alias, 1 drivers
S_0x13eb25ec0 .scope module, "u_icache" "icache" 3 156, 12 1 0, S_0x13eb04690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 20 "F_pc";
    .port_info 3 /INPUT 128 "F_mem_inst";
    .port_info 4 /INPUT 1 "F_mem_valid";
    .port_info 5 /OUTPUT 1 "Ic_mem_req";
    .port_info 6 /OUTPUT 16 "Ic_mem_addr";
    .port_info 7 /OUTPUT 32 "F_inst";
    .port_info 8 /OUTPUT 1 "F_stall";
P_0x13eb26100 .param/l "LINE_BITS" 0 12 3, +C4<00000000000000000000000000010000>;
P_0x13eb26140 .param/l "PC_BITS" 0 12 2, +C4<00000000000000000000000000010100>;
v0x13eb26460_0 .var "F_inst", 31 0;
v0x13eb26530_0 .net "F_mem_inst", 127 0, v0x13eb2c2a0_0;  alias, 1 drivers
v0x13eb265c0_0 .net "F_mem_valid", 0 0, v0x13eb2c350_0;  alias, 1 drivers
v0x13eb26650_0 .net "F_pc", 19 0, L_0x13eb31450;  1 drivers
v0x13eb266e0_0 .var "F_stall", 0 0;
v0x13eb267b0_0 .var "Ic_mem_addr", 15 0;
v0x13eb26840_0 .var "Ic_mem_req", 0 0;
v0x13eb268d0_0 .net "clk", 0 0, v0x13eb302b0_0;  alias, 1 drivers
v0x13eb26960 .array "data", 15 0, 31 0;
v0x13eb26bf0_0 .var "fifo_ptr", 1 0;
v0x13eb26ca0_0 .var "hit", 0 0;
v0x13eb26d40_0 .var "hit_idx", 1 0;
v0x13eb26df0_0 .var/i "i", 31 0;
v0x13eb26ea0_0 .var "miss_line", 15 0;
v0x13eb26f50_0 .net "pc_line", 15 0, L_0x13eb312d0;  1 drivers
v0x13eb27000_0 .net "pc_word", 1 0, L_0x13eb31370;  1 drivers
v0x13eb270b0_0 .net "rst", 0 0, v0x13eb304f0_0;  alias, 1 drivers
v0x13eb27240 .array "tag", 3 0, 15 0;
v0x13eb27300 .array "valid", 3 0, 0 0;
v0x13eb27300_0 .array/port v0x13eb27300, 0;
v0x13eb27300_1 .array/port v0x13eb27300, 1;
E_0x13eb26330/0 .event anyedge, v0x13eb26f50_0, v0x13eb265c0_0, v0x13eb27300_0, v0x13eb27300_1;
v0x13eb27300_2 .array/port v0x13eb27300, 2;
v0x13eb27300_3 .array/port v0x13eb27300, 3;
v0x13eb27240_0 .array/port v0x13eb27240, 0;
v0x13eb27240_1 .array/port v0x13eb27240, 1;
E_0x13eb26330/1 .event anyedge, v0x13eb27300_2, v0x13eb27300_3, v0x13eb27240_0, v0x13eb27240_1;
v0x13eb27240_2 .array/port v0x13eb27240, 2;
v0x13eb27240_3 .array/port v0x13eb27240, 3;
E_0x13eb26330/2 .event anyedge, v0x13eb27240_2, v0x13eb27240_3, v0x13eb26ca0_0, v0x13eb26d40_0;
v0x13eb26960_0 .array/port v0x13eb26960, 0;
v0x13eb26960_1 .array/port v0x13eb26960, 1;
v0x13eb26960_2 .array/port v0x13eb26960, 2;
E_0x13eb26330/3 .event anyedge, v0x13eb27000_0, v0x13eb26960_0, v0x13eb26960_1, v0x13eb26960_2;
v0x13eb26960_3 .array/port v0x13eb26960, 3;
v0x13eb26960_4 .array/port v0x13eb26960, 4;
v0x13eb26960_5 .array/port v0x13eb26960, 5;
v0x13eb26960_6 .array/port v0x13eb26960, 6;
E_0x13eb26330/4 .event anyedge, v0x13eb26960_3, v0x13eb26960_4, v0x13eb26960_5, v0x13eb26960_6;
v0x13eb26960_7 .array/port v0x13eb26960, 7;
v0x13eb26960_8 .array/port v0x13eb26960, 8;
v0x13eb26960_9 .array/port v0x13eb26960, 9;
v0x13eb26960_10 .array/port v0x13eb26960, 10;
E_0x13eb26330/5 .event anyedge, v0x13eb26960_7, v0x13eb26960_8, v0x13eb26960_9, v0x13eb26960_10;
v0x13eb26960_11 .array/port v0x13eb26960, 11;
v0x13eb26960_12 .array/port v0x13eb26960, 12;
v0x13eb26960_13 .array/port v0x13eb26960, 13;
v0x13eb26960_14 .array/port v0x13eb26960, 14;
E_0x13eb26330/6 .event anyedge, v0x13eb26960_11, v0x13eb26960_12, v0x13eb26960_13, v0x13eb26960_14;
v0x13eb26960_15 .array/port v0x13eb26960, 15;
E_0x13eb26330/7 .event anyedge, v0x13eb26960_15;
E_0x13eb26330 .event/or E_0x13eb26330/0, E_0x13eb26330/1, E_0x13eb26330/2, E_0x13eb26330/3, E_0x13eb26330/4, E_0x13eb26330/5, E_0x13eb26330/6, E_0x13eb26330/7;
L_0x13eb312d0 .part L_0x13eb31450, 4, 16;
L_0x13eb31370 .part L_0x13eb31450, 2, 2;
S_0x13eb274d0 .scope module, "u_mem_to_wb_reg" "mem_to_wb_reg" 3 461, 13 1 0, S_0x13eb04690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "MEM_data_mem";
    .port_info 3 /INPUT 5 "MEM_rd";
    .port_info 4 /INPUT 1 "MEM_we";
    .port_info 5 /OUTPUT 32 "WB_data_mem";
    .port_info 6 /OUTPUT 5 "WB_rd";
    .port_info 7 /OUTPUT 1 "WB_we";
P_0x13eb269f0 .param/l "XLEN" 0 13 2, +C4<00000000000000000000000000100000>;
v0x13eb277e0_0 .net "MEM_data_mem", 31 0, v0x13eb1db40_0;  alias, 1 drivers
v0x13eb278b0_0 .net "MEM_rd", 4 0, v0x13eb246b0_0;  alias, 1 drivers
v0x13eb27940_0 .net "MEM_we", 0 0, v0x13eb24870_0;  alias, 1 drivers
v0x13eb279d0_0 .net "WB_data_mem", 31 0, v0x13eb27e10_0;  alias, 1 drivers
v0x13eb27a70_0 .net "WB_rd", 4 0, v0x13eb27ea0_0;  alias, 1 drivers
v0x13eb27b40_0 .net "WB_we", 0 0, v0x13eb27f40_0;  alias, 1 drivers
v0x13eb27bf0_0 .net "clk", 0 0, v0x13eb302b0_0;  alias, 1 drivers
v0x13eb27d80_0 .net "rst", 0 0, v0x13eb304f0_0;  alias, 1 drivers
v0x13eb27e10_0 .var "wb_data_mem_r", 31 0;
v0x13eb27ea0_0 .var "wb_rd_r", 4 0;
v0x13eb27f40_0 .var "wb_we_r", 0 0;
S_0x13eb28060 .scope module, "u_pc" "pc" 3 124, 14 4 0, S_0x13eb04690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "EX_taken";
    .port_info 3 /INPUT 32 "EX_alt_pc";
    .port_info 4 /INPUT 1 "stall_D";
    .port_info 5 /INPUT 32 "F_BP_target_pc";
    .port_info 6 /OUTPUT 32 "F_pc";
P_0x13eb28220 .param/l "PCLEN" 0 14 5, +C4<00000000000000000000000000100000>;
P_0x13eb28260 .param/l "RESET_PC" 0 14 6, C4<00000000000000000000000000000000>;
v0x13eb284f0_0 .net "EX_alt_pc", 31 0, v0x13eb17a60_0;  alias, 1 drivers
v0x13eb285a0_0 .net "EX_taken", 0 0, v0x13eb17d70_0;  alias, 1 drivers
v0x13eb286c0_0 .net "F_BP_target_pc", 31 0, L_0x13eb31130;  alias, 1 drivers
v0x13eb28750_0 .var "F_pc", 31 0;
v0x13eb28820_0 .net "clk", 0 0, v0x13eb302b0_0;  alias, 1 drivers
v0x13eb288f0_0 .net "rst", 0 0, v0x13eb304f0_0;  alias, 1 drivers
v0x13eb28a80_0 .net "stall_D", 0 0, L_0x13eb36060;  alias, 1 drivers
E_0x13eb28490 .event posedge, v0x13eb16d20_0, v0x13eb16710_0;
S_0x13eb28b40 .scope module, "u_regfile" "regfile" 3 264, 15 1 0, S_0x13eb04690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "D_ra";
    .port_info 2 /INPUT 5 "D_rb";
    .port_info 3 /INPUT 11 "D_imd";
    .port_info 4 /INPUT 32 "D_pc";
    .port_info 5 /INPUT 1 "D_ld";
    .port_info 6 /INPUT 1 "D_str";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 1 "D_addi";
    .port_info 9 /INPUT 2 "EX_D_bp";
    .port_info 10 /INPUT 2 "MEM_D_bp";
    .port_info 11 /INPUT 2 "WB_D_bp";
    .port_info 12 /INPUT 32 "EX_alu_out";
    .port_info 13 /INPUT 32 "MEM_data_mem";
    .port_info 14 /INPUT 1 "WB_we";
    .port_info 15 /INPUT 5 "WB_rd";
    .port_info 16 /INPUT 32 "WB_data_mem";
    .port_info 17 /OUTPUT 32 "D_a";
    .port_info 18 /OUTPUT 32 "D_b";
    .port_info 19 /OUTPUT 32 "D_a2";
    .port_info 20 /OUTPUT 32 "D_b2";
P_0x13eb28cb0 .param/l "ADDR_SIZE" 0 15 4, +C4<00000000000000000000000000000101>;
P_0x13eb28cf0 .param/l "PC_BITS" 0 15 5, +C4<00000000000000000000000000010100>;
P_0x13eb28d30 .param/l "REG_NUM" 0 15 3, +C4<00000000000000000000000000100000>;
P_0x13eb28d70 .param/l "VPC_BITS" 0 15 6, +C4<00000000000000000000000000100000>;
P_0x13eb28db0 .param/l "XLEN" 0 15 2, +C4<00000000000000000000000000100000>;
L_0x13eb36a10 .functor BUFZ 32, L_0x13eb367d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13eb36d00 .functor BUFZ 32, L_0x13eb36a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13eb37b10 .functor BUFZ 32, L_0x13eb37320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13eb282a0 .functor BUFZ 32, L_0x13eb378f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13eb37d30 .functor OR 1, L_0x13eb32950, L_0x13eb32720, C4<0>, C4<0>;
L_0x13eb37da0 .functor OR 1, L_0x13eb37d30, L_0x13eb33080, C4<0>, C4<0>;
L_0x13eb37e90 .functor OR 1, L_0x13eb37da0, L_0x13eb32f90, C4<0>, C4<0>;
v0x13eb292a0_0 .net "D_a", 31 0, L_0x13eb37c00;  alias, 1 drivers
v0x13eb29360_0 .net "D_a2", 31 0, L_0x13eb37b10;  alias, 1 drivers
v0x13eb293f0_0 .net "D_addi", 0 0, L_0x13eb33080;  alias, 1 drivers
v0x13eb29480_0 .net "D_b", 31 0, L_0x13eb385d0;  alias, 1 drivers
v0x13eb29510_0 .net "D_b2", 31 0, L_0x13eb282a0;  alias, 1 drivers
v0x13eb295e0_0 .net "D_brn", 0 0, L_0x13eb32f90;  alias, 1 drivers
v0x13eb296b0_0 .net "D_imd", 10 0, L_0x13eb31b90;  alias, 1 drivers
v0x13eb29740_0 .net "D_ld", 0 0, L_0x13eb32720;  alias, 1 drivers
v0x13eb29810_0 .net "D_pc", 31 0, v0x13eb25b30_0;  alias, 1 drivers
v0x13eb29920_0 .net "D_ra", 4 0, L_0x13eb31830;  alias, 1 drivers
v0x13eb299b0_0 .net "D_rb", 4 0, L_0x13eb31950;  alias, 1 drivers
v0x13eb29a80_0 .net "D_str", 0 0, L_0x13eb32950;  alias, 1 drivers
v0x13eb29b50_0 .net "EX_D_bp", 1 0, L_0x13eb363e0;  alias, 1 drivers
v0x13eb29be0_0 .net "EX_alu_out", 31 0, v0x13eb17a60_0;  alias, 1 drivers
v0x13eb29c70_0 .net "MEM_D_bp", 1 0, L_0x13eb36560;  alias, 1 drivers
v0x13eb29d00_0 .net "MEM_data_mem", 31 0, v0x13eb1db40_0;  alias, 1 drivers
v0x13eb29dd0_0 .net "WB_D_bp", 1 0, L_0x13eb36640;  alias, 1 drivers
v0x13eb29f60_0 .net "WB_data_mem", 31 0, v0x13eb27e10_0;  alias, 1 drivers
v0x13eb29ff0_0 .net "WB_rd", 4 0, v0x13eb27ea0_0;  alias, 1 drivers
v0x13eb2a080_0 .net "WB_we", 0 0, v0x13eb27f40_0;  alias, 1 drivers
v0x13eb2a150_0 .net *"_ivl_0", 31 0, L_0x13eb367d0;  1 drivers
v0x13eb2a1e0_0 .net *"_ivl_10", 6 0, L_0x13eb36b20;  1 drivers
L_0x130040b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13eb2a270_0 .net *"_ivl_13", 1 0, L_0x130040b98;  1 drivers
v0x13eb2a320_0 .net *"_ivl_17", 0 0, L_0x13eb36d70;  1 drivers
v0x13eb2a3d0_0 .net *"_ivl_19", 0 0, L_0x13eb36e90;  1 drivers
v0x13eb2a480_0 .net *"_ivl_2", 6 0, L_0x13eb36870;  1 drivers
v0x13eb2a530_0 .net *"_ivl_21", 0 0, L_0x13eb36fb0;  1 drivers
v0x13eb2a5e0_0 .net *"_ivl_22", 31 0, L_0x13eb370d0;  1 drivers
v0x13eb2a690_0 .net *"_ivl_24", 31 0, L_0x13eb37170;  1 drivers
v0x13eb2a740_0 .net *"_ivl_29", 0 0, L_0x13eb37400;  1 drivers
v0x13eb2a7f0_0 .net *"_ivl_31", 0 0, L_0x13eb37500;  1 drivers
v0x13eb2a8a0_0 .net *"_ivl_33", 0 0, L_0x13eb375a0;  1 drivers
v0x13eb2a950_0 .net *"_ivl_34", 31 0, L_0x13eb376b0;  1 drivers
v0x13eb29e80_0 .net *"_ivl_36", 31 0, L_0x13eb377d0;  1 drivers
v0x13eb2abe0_0 .net *"_ivl_47", 0 0, L_0x13eb37d30;  1 drivers
v0x13eb2ac70_0 .net *"_ivl_49", 0 0, L_0x13eb37da0;  1 drivers
L_0x130040b50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13eb2ad00_0 .net *"_ivl_5", 1 0, L_0x130040b50;  1 drivers
v0x13eb2ada0_0 .net *"_ivl_51", 0 0, L_0x13eb37e90;  1 drivers
v0x13eb2ae40_0 .net *"_ivl_53", 0 0, L_0x13eb37f40;  1 drivers
v0x13eb2aef0_0 .net *"_ivl_54", 20 0, L_0x13eb38060;  1 drivers
v0x13eb2afa0_0 .net *"_ivl_56", 31 0, L_0x13eb38530;  1 drivers
v0x13eb2b050_0 .net *"_ivl_8", 31 0, L_0x13eb36a80;  1 drivers
v0x13eb2b100_0 .net "clk", 0 0, v0x13eb302b0_0;  alias, 1 drivers
v0x13eb2b190_0 .var/i "i", 31 0;
v0x13eb2b240_0 .net "ra_fwd", 31 0, L_0x13eb37320;  1 drivers
v0x13eb2b2f0_0 .net "ra_raw", 31 0, L_0x13eb36a10;  1 drivers
v0x13eb2b3a0_0 .net "rb_fwd", 31 0, L_0x13eb378f0;  1 drivers
v0x13eb2b450_0 .net "rb_raw", 31 0, L_0x13eb36d00;  1 drivers
v0x13eb2b500 .array "regs", 31 0, 31 0;
L_0x13eb367d0 .array/port v0x13eb2b500, L_0x13eb36870;
L_0x13eb36870 .concat [ 5 2 0 0], L_0x13eb31830, L_0x130040b50;
L_0x13eb36a80 .array/port v0x13eb2b500, L_0x13eb36b20;
L_0x13eb36b20 .concat [ 5 2 0 0], L_0x13eb31950, L_0x130040b98;
L_0x13eb36d70 .part L_0x13eb363e0, 1, 1;
L_0x13eb36e90 .part L_0x13eb36560, 1, 1;
L_0x13eb36fb0 .part L_0x13eb36640, 1, 1;
L_0x13eb370d0 .functor MUXZ 32, L_0x13eb36a10, v0x13eb27e10_0, L_0x13eb36fb0, C4<>;
L_0x13eb37170 .functor MUXZ 32, L_0x13eb370d0, v0x13eb1db40_0, L_0x13eb36e90, C4<>;
L_0x13eb37320 .functor MUXZ 32, L_0x13eb37170, v0x13eb17a60_0, L_0x13eb36d70, C4<>;
L_0x13eb37400 .part L_0x13eb363e0, 0, 1;
L_0x13eb37500 .part L_0x13eb36560, 0, 1;
L_0x13eb375a0 .part L_0x13eb36640, 0, 1;
L_0x13eb376b0 .functor MUXZ 32, L_0x13eb36d00, v0x13eb27e10_0, L_0x13eb375a0, C4<>;
L_0x13eb377d0 .functor MUXZ 32, L_0x13eb376b0, v0x13eb1db40_0, L_0x13eb37500, C4<>;
L_0x13eb378f0 .functor MUXZ 32, L_0x13eb377d0, v0x13eb17a60_0, L_0x13eb37400, C4<>;
L_0x13eb37c00 .functor MUXZ 32, L_0x13eb37320, v0x13eb25b30_0, L_0x13eb32f90, C4<>;
L_0x13eb37f40 .part L_0x13eb31b90, 10, 1;
LS_0x13eb38060_0_0 .concat [ 1 1 1 1], L_0x13eb37f40, L_0x13eb37f40, L_0x13eb37f40, L_0x13eb37f40;
LS_0x13eb38060_0_4 .concat [ 1 1 1 1], L_0x13eb37f40, L_0x13eb37f40, L_0x13eb37f40, L_0x13eb37f40;
LS_0x13eb38060_0_8 .concat [ 1 1 1 1], L_0x13eb37f40, L_0x13eb37f40, L_0x13eb37f40, L_0x13eb37f40;
LS_0x13eb38060_0_12 .concat [ 1 1 1 1], L_0x13eb37f40, L_0x13eb37f40, L_0x13eb37f40, L_0x13eb37f40;
LS_0x13eb38060_0_16 .concat [ 1 1 1 1], L_0x13eb37f40, L_0x13eb37f40, L_0x13eb37f40, L_0x13eb37f40;
LS_0x13eb38060_0_20 .concat [ 1 0 0 0], L_0x13eb37f40;
LS_0x13eb38060_1_0 .concat [ 4 4 4 4], LS_0x13eb38060_0_0, LS_0x13eb38060_0_4, LS_0x13eb38060_0_8, LS_0x13eb38060_0_12;
LS_0x13eb38060_1_4 .concat [ 4 1 0 0], LS_0x13eb38060_0_16, LS_0x13eb38060_0_20;
L_0x13eb38060 .concat [ 16 5 0 0], LS_0x13eb38060_1_0, LS_0x13eb38060_1_4;
L_0x13eb38530 .concat [ 11 21 0 0], L_0x13eb31b90, L_0x13eb38060;
L_0x13eb385d0 .functor MUXZ 32, L_0x13eb378f0, L_0x13eb38530, L_0x13eb37e90, C4<>;
S_0x13eb2b7a0 .scope module, "u_unified_mem" "unified_mem" 3 434, 16 1 0, S_0x13eb04690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Ic_mem_req";
    .port_info 3 /INPUT 16 "Ic_mem_addr";
    .port_info 4 /OUTPUT 128 "F_mem_inst";
    .port_info 5 /OUTPUT 1 "F_mem_valid";
    .port_info 6 /INPUT 1 "Dc_mem_req";
    .port_info 7 /INPUT 16 "Dc_mem_addr";
    .port_info 8 /OUTPUT 128 "MEM_data_line";
    .port_info 9 /OUTPUT 1 "MEM_mem_valid";
    .port_info 10 /INPUT 1 "Dc_wb_we";
    .port_info 11 /INPUT 16 "Dc_wb_addr";
    .port_info 12 /INPUT 128 "Dc_wb_wline";
P_0x13eb2b960 .param/l "LATENCY" 0 16 3, +C4<00000000000000000000000000000011>;
P_0x13eb2b9a0 .param/l "LINE_BITS" 0 16 4, +C4<00000000000000000000000000010000>;
P_0x13eb2b9e0 .param/l "NUM_LINES" 1 16 31, +C4<000000000000000000000000000000010000000000000000>;
P_0x13eb2ba20 .param/l "WORDS_PER_LINE" 0 16 5, +C4<00000000000000000000000000000100>;
P_0x13eb2ba60 .param/l "XLEN" 0 16 2, +C4<00000000000000000000000000100000>;
v0x13eb2be10_0 .var "D_counter", 1 0;
v0x13eb2beb0_0 .var "D_saved_line", 15 0;
v0x13eb2bf50_0 .net "Dc_mem_addr", 15 0, v0x13eb1d480_0;  alias, 1 drivers
v0x13eb2bfe0_0 .net "Dc_mem_req", 0 0, v0x13eb1d540_0;  alias, 1 drivers
v0x13eb2c070_0 .net "Dc_wb_addr", 15 0, v0x13eb1d5e0_0;  alias, 1 drivers
v0x13eb2c140_0 .net "Dc_wb_we", 0 0, v0x13eb1d6a0_0;  alias, 1 drivers
v0x13eb2c1f0_0 .net "Dc_wb_wline", 127 0, v0x13eb1d740_0;  alias, 1 drivers
v0x13eb2c2a0_0 .var "F_mem_inst", 127 0;
v0x13eb2c350_0 .var "F_mem_valid", 0 0;
v0x13eb2c480_0 .var "I_counter", 1 0;
v0x13eb2c510_0 .var "I_saved_line", 15 0;
v0x13eb2c5a0_0 .net "Ic_mem_addr", 15 0, v0x13eb267b0_0;  alias, 1 drivers
v0x13eb2c630_0 .net "Ic_mem_req", 0 0, v0x13eb26840_0;  alias, 1 drivers
v0x13eb2c6c0_0 .var "MEM_data_line", 127 0;
v0x13eb2c770_0 .var "MEM_mem_valid", 0 0;
v0x13eb2c820_0 .net "clk", 0 0, v0x13eb302b0_0;  alias, 1 drivers
v0x13eb2c8b0_0 .var/i "i", 31 0;
v0x13eb2ca40_0 .var/i "j", 31 0;
v0x13eb2cae0 .array "line", 262143 0, 31 0;
v0x13eb2cb80_0 .net "rst", 0 0, v0x13eb304f0_0;  alias, 1 drivers
S_0x13eb300f0 .scope begin, "run_loop" "run_loop" 2 45, 2 45 0, S_0x13eb04170;
 .timescale -9 -12;
    .scope S_0x13eb28060;
T_1 ;
    %wait E_0x13eb28490;
    %load/vec4 v0x13eb288f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13eb28750_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13eb285a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x13eb284f0_0;
    %assign/vec4 v0x13eb28750_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x13eb28a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x13eb28750_0;
    %assign/vec4 v0x13eb28750_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x13eb286c0_0;
    %assign/vec4 v0x13eb28750_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13eb18070;
T_2 ;
    %wait E_0x13eb18610;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb19b50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13eb19be0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb19c70_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x13eb19c70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x13eb19b50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %ix/getv/s 4, v0x13eb19c70_0;
    %load/vec4a v0x13eb19d00, 4;
    %load/vec4 v0x13eb18d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13eb19b50_0, 0, 1;
    %load/vec4 v0x13eb19c70_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x13eb19be0_0, 0, 3;
T_2.2 ;
    %load/vec4 v0x13eb19c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb19c70_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13eb18070;
T_3 ;
    %wait E_0x13eb18580;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb19a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x13eb19ac0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb19c70_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x13eb19c70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x13eb19a30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %ix/getv/s 4, v0x13eb19c70_0;
    %load/vec4a v0x13eb19d00, 4;
    %load/vec4 v0x13eb18ab0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13eb19a30_0, 0, 1;
    %load/vec4 v0x13eb19c70_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x13eb19ac0_0, 0, 3;
T_3.2 ;
    %load/vec4 v0x13eb19c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb19c70_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13eb18070;
T_4 ;
    %wait E_0x13eb05230;
    %load/vec4 v0x13eb19e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb19c70_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x13eb19c70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13eb19c70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb19d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13eb19c70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1a230, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13eb19c70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb19fa0, 0, 4;
    %load/vec4 v0x13eb19c70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb19c70_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13eb18a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x13eb19a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x13eb18b40_0;
    %load/vec4 v0x13eb19ac0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb19fa0, 0, 4;
    %load/vec4 v0x13eb18930_0;
    %load/vec4 v0x13eb19ac0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1a230, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %alloc S_0x13eb186a0;
    %fork TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new, S_0x13eb186a0;
    %join;
    %free S_0x13eb186a0;
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13eb25ec0;
T_5 ;
    %wait E_0x13eb05230;
    %load/vec4 v0x13eb270b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb26df0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x13eb26df0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13eb26df0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb27300, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x13eb26df0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb27240, 0, 4;
    %load/vec4 v0x13eb26df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb26df0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13eb26bf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13eb26ea0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13eb26840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x13eb26ca0_0;
    %nor/r;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x13eb26f50_0;
    %assign/vec4 v0x13eb26ea0_0, 0;
T_5.4 ;
    %load/vec4 v0x13eb265c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13eb26bf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb27300, 0, 4;
    %load/vec4 v0x13eb26ea0_0;
    %load/vec4 v0x13eb26bf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb27240, 0, 4;
    %load/vec4 v0x13eb26530_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x13eb26bf0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb26960, 0, 4;
    %load/vec4 v0x13eb26530_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x13eb26bf0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb26960, 0, 4;
    %load/vec4 v0x13eb26530_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x13eb26bf0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb26960, 0, 4;
    %load/vec4 v0x13eb26530_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x13eb26bf0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb26960, 0, 4;
    %load/vec4 v0x13eb26bf0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x13eb26bf0_0, 0;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13eb25ec0;
T_6 ;
    %wait E_0x13eb26330;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb26ca0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13eb26d40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb266e0_0, 0, 1;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x13eb26460_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb26840_0, 0, 1;
    %load/vec4 v0x13eb26f50_0;
    %store/vec4 v0x13eb267b0_0, 0, 16;
    %load/vec4 v0x13eb265c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb26df0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x13eb26df0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.3, 5;
    %ix/getv/s 4, v0x13eb26df0_0;
    %load/vec4a v0x13eb27300, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %ix/getv/s 4, v0x13eb26df0_0;
    %load/vec4a v0x13eb27240, 4;
    %load/vec4 v0x13eb26f50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13eb26ca0_0, 0, 1;
    %load/vec4 v0x13eb26df0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x13eb26d40_0, 0, 2;
T_6.4 ;
    %load/vec4 v0x13eb26df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb26df0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
T_6.0 ;
    %load/vec4 v0x13eb26ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x13eb26d40_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x13eb27000_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13eb26960, 4;
    %store/vec4 v0x13eb26460_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13eb266e0_0, 0, 1;
    %load/vec4 v0x13eb265c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.9, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %store/vec4 v0x13eb26840_0, 0, 1;
    %load/vec4 v0x13eb26f50_0;
    %store/vec4 v0x13eb267b0_0, 0, 16;
T_6.8 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13eb24c20;
T_7 ;
    %wait E_0x13eb05230;
    %load/vec4 v0x13eb25be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13eb25b30_0, 0;
    %pushi/vec4 536870912, 0, 32;
    %assign/vec4 v0x13eb25aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb25980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13eb25a10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13eb25c70_0;
    %nor/r;
    %load/vec4 v0x13eb257e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x13eb256a0_0;
    %assign/vec4 v0x13eb25b30_0, 0;
    %load/vec4 v0x13eb25600_0;
    %assign/vec4 v0x13eb25aa0_0, 0;
    %load/vec4 v0x13eb254e0_0;
    %assign/vec4 v0x13eb25980_0, 0;
    %load/vec4 v0x13eb25570_0;
    %assign/vec4 v0x13eb25a10_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13eb04c40;
T_8 ;
    %wait E_0x13eb05230;
    %load/vec4 v0x13eb16d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13eb16b70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13eb16c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x13eb16b70_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x13eb16b70_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x13eb16b70_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x13eb16b70_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13eb28b40;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb2b190_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x13eb2b190_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x13eb2b190_0;
    %store/vec4a v0x13eb2b500, 4, 0;
    %load/vec4 v0x13eb2b190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb2b190_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x13eb28b40;
T_10 ;
    %wait E_0x13eb05230;
    %load/vec4 v0x13eb2a080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x13eb29ff0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13eb29f60_0;
    %load/vec4 v0x13eb29ff0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb2b500, 0, 4;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb2b500, 0, 4;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13eb1a380;
T_11 ;
    %wait E_0x13eb05230;
    %load/vec4 v0x13eb1cab0_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.3, 8;
    %load/vec4 v0x13eb1cb80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.3;
    %jmp/1 T_11.2, 8;
    %load/vec4 v0x13eb1bde0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.2;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13eb1c150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13eb1c0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13eb1c470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13eb1c3e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x13eb1b6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb1c640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb1c500_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13eb1c8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb1c780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb1c970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb1c6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb1ca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb1c820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13eb1c590_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x13eb1bf40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x13eb1acc0_0;
    %assign/vec4 v0x13eb1c150_0, 0;
    %load/vec4 v0x13eb1ad50_0;
    %assign/vec4 v0x13eb1c0c0_0, 0;
    %load/vec4 v0x13eb1aeb0_0;
    %assign/vec4 v0x13eb1c470_0, 0;
    %load/vec4 v0x13eb1af60_0;
    %assign/vec4 v0x13eb1c3e0_0, 0;
    %load/vec4 v0x13eb1ade0_0;
    %assign/vec4 v0x13eb1b6a0_0, 0;
    %load/vec4 v0x13eb1b010_0;
    %assign/vec4 v0x13eb1c640_0, 0;
    %load/vec4 v0x13eb1ab70_0;
    %assign/vec4 v0x13eb1c500_0, 0;
    %load/vec4 v0x13eb1b2f0_0;
    %assign/vec4 v0x13eb1c8c0_0, 0;
    %load/vec4 v0x13eb1b1c0_0;
    %assign/vec4 v0x13eb1c780_0, 0;
    %load/vec4 v0x13eb1b3b0_0;
    %assign/vec4 v0x13eb1c970_0, 0;
    %load/vec4 v0x13eb1b0b0_0;
    %assign/vec4 v0x13eb1c6e0_0, 0;
    %load/vec4 v0x13eb1b440_0;
    %assign/vec4 v0x13eb1ca10_0, 0;
    %load/vec4 v0x13eb1b250_0;
    %assign/vec4 v0x13eb1c820_0, 0;
    %load/vec4 v0x13eb1ac20_0;
    %assign/vec4 v0x13eb1c590_0, 0;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13eb17150;
T_12 ;
    %wait E_0x13eb17690;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb17d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb17e10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb17eb0_0, 0, 32;
    %load/vec4 v0x13eb17c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x13eb17990_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13eb17e10_0, 0, 1;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x13eb17900_0;
    %load/vec4 v0x13eb17ba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x13eb17e10_0, 0, 1;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x13eb17900_0;
    %load/vec4 v0x13eb17ba0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x13eb17e10_0, 0, 1;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x13eb17ba0_0;
    %load/vec4 v0x13eb17900_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x13eb17e10_0, 0, 1;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %load/vec4 v0x13eb17e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %load/vec4 v0x13eb17870_0;
    %load/vec4 v0x13eb17b00_0;
    %add;
    %store/vec4 v0x13eb17eb0_0, 0, 32;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x13eb17870_0;
    %addi 4, 0, 32;
    %store/vec4 v0x13eb17eb0_0, 0, 32;
T_12.8 ;
    %load/vec4 v0x13eb17eb0_0;
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %load/vec4 v0x13eb17730_0;
    %load/vec4 v0x13eb17e10_0;
    %xor;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_12.9, 8;
    %load/vec4 v0x13eb177d0_0;
    %load/vec4 v0x13eb17a60_0;
    %xor;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_12.9;
    %store/vec4 v0x13eb17d70_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x13eb17990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %load/vec4 v0x13eb17870_0;
    %load/vec4 v0x13eb17b00_0;
    %add;
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %jmp T_12.23;
T_12.10 ;
    %load/vec4 v0x13eb17870_0;
    %load/vec4 v0x13eb17b00_0;
    %add;
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %jmp T_12.23;
T_12.11 ;
    %load/vec4 v0x13eb17870_0;
    %load/vec4 v0x13eb17b00_0;
    %sub;
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %jmp T_12.23;
T_12.12 ;
    %load/vec4 v0x13eb17870_0;
    %load/vec4 v0x13eb17b00_0;
    %and;
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %jmp T_12.23;
T_12.13 ;
    %load/vec4 v0x13eb17870_0;
    %load/vec4 v0x13eb17b00_0;
    %or;
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %jmp T_12.23;
T_12.14 ;
    %load/vec4 v0x13eb17870_0;
    %load/vec4 v0x13eb17b00_0;
    %xor;
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %jmp T_12.23;
T_12.15 ;
    %load/vec4 v0x13eb17870_0;
    %inv;
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %jmp T_12.23;
T_12.16 ;
    %load/vec4 v0x13eb17870_0;
    %load/vec4 v0x13eb17b00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %jmp T_12.23;
T_12.17 ;
    %load/vec4 v0x13eb17870_0;
    %load/vec4 v0x13eb17b00_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %jmp T_12.23;
T_12.18 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x13eb17870_0;
    %load/vec4 v0x13eb17b00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %jmp T_12.23;
T_12.19 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x13eb17870_0;
    %load/vec4 v0x13eb17b00_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %jmp T_12.23;
T_12.20 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x13eb17b00_0;
    %load/vec4 v0x13eb17870_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %jmp T_12.23;
T_12.21 ;
    %load/vec4 v0x13eb17870_0;
    %load/vec4 v0x13eb17b00_0;
    %mul;
    %store/vec4 v0x13eb17a60_0, 0, 32;
    %jmp T_12.23;
T_12.23 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb17d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb17e10_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x13eb230b0;
T_13 ;
    %wait E_0x13eb05230;
    %load/vec4 v0x13eb24910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13eb24470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb247d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13eb24500_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13eb243e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13eb246b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb24870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb24620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb24740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb24590_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x13eb23ff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x13eb23670_0;
    %assign/vec4 v0x13eb24470_0, 0;
    %load/vec4 v0x13eb23a90_0;
    %assign/vec4 v0x13eb247d0_0, 0;
    %load/vec4 v0x13eb23700_0;
    %assign/vec4 v0x13eb24500_0, 0;
    %load/vec4 v0x13eb23580_0;
    %assign/vec4 v0x13eb243e0_0, 0;
    %load/vec4 v0x13eb23930_0;
    %assign/vec4 v0x13eb246b0_0, 0;
    %load/vec4 v0x13eb23b60_0;
    %assign/vec4 v0x13eb24870_0, 0;
    %load/vec4 v0x13eb23820_0;
    %assign/vec4 v0x13eb24620_0, 0;
    %load/vec4 v0x13eb23a00_0;
    %assign/vec4 v0x13eb24740_0, 0;
    %load/vec4 v0x13eb23790_0;
    %assign/vec4 v0x13eb24590_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13eb1cf00;
T_14 ;
    %wait E_0x13eb05230;
    %load/vec4 v0x13eb1e810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb1e610_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x13eb1e610_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13eb1e610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1eb00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x13eb1e610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1e380, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x13eb1e610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1e8a0, 0, 4;
    %load/vec4 v0x13eb1e610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb1e610_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13eb1e410_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13eb1e6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb1d6a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13eb1d5e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x13eb1d740_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb1d6a0_0, 0;
    %load/vec4 v0x13eb1d540_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.7, 10;
    %load/vec4 v0x13eb1e4c0_0;
    %nor/r;
    %and;
T_14.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v0x13eb1e770_0;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x13eb1df10_0;
    %assign/vec4 v0x13eb1e6c0_0, 0;
T_14.4 ;
    %load/vec4 v0x13eb1dc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x13eb1e410_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x13eb1eb00, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.12, 9;
    %load/vec4 v0x13eb1e410_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x13eb1e380, 4;
    %and;
T_14.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13eb1d6a0_0, 0;
    %load/vec4 v0x13eb1e410_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x13eb1e8a0, 4;
    %assign/vec4 v0x13eb1d5e0_0, 0;
    %load/vec4 v0x13eb1e410_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x13eb1e1e0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13eb1d740_0, 4, 5;
    %load/vec4 v0x13eb1e410_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13eb1e1e0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13eb1d740_0, 4, 5;
    %load/vec4 v0x13eb1e410_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13eb1e1e0, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13eb1d740_0, 4, 5;
    %load/vec4 v0x13eb1e410_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13eb1e1e0, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13eb1d740_0, 4, 5;
T_14.10 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13eb1e410_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1eb00, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13eb1e410_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1e380, 0, 4;
    %load/vec4 v0x13eb1e6c0_0;
    %load/vec4 v0x13eb1e410_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1e8a0, 0, 4;
    %load/vec4 v0x13eb1da30_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x13eb1e410_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1e1e0, 0, 4;
    %load/vec4 v0x13eb1da30_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x13eb1e410_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1e1e0, 0, 4;
    %load/vec4 v0x13eb1da30_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x13eb1e410_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1e1e0, 0, 4;
    %load/vec4 v0x13eb1da30_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x13eb1e410_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1e1e0, 0, 4;
    %load/vec4 v0x13eb1e410_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x13eb1e410_0, 0;
T_14.8 ;
    %load/vec4 v0x13eb1ddc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.15, 9;
    %load/vec4 v0x13eb1e4c0_0;
    %and;
T_14.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %load/vec4 v0x13eb1d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %load/vec4 v0x13eb1e560_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x13eb1dfc0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13eb1e1e0, 4;
    %store/vec4 v0x13eb1ea50_0, 0, 32;
    %load/vec4 v0x13eb1de60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %jmp T_14.22;
T_14.18 ;
    %load/vec4 v0x13eb1d8e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13eb1ea50_0, 4, 8;
    %jmp T_14.22;
T_14.19 ;
    %load/vec4 v0x13eb1d8e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13eb1ea50_0, 4, 8;
    %jmp T_14.22;
T_14.20 ;
    %load/vec4 v0x13eb1d8e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13eb1ea50_0, 4, 8;
    %jmp T_14.22;
T_14.21 ;
    %load/vec4 v0x13eb1d8e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13eb1ea50_0, 4, 8;
    %jmp T_14.22;
T_14.22 ;
    %pop/vec4 1;
    %load/vec4 v0x13eb1ea50_0;
    %load/vec4 v0x13eb1e560_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x13eb1dfc0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1e1e0, 0, 4;
    %jmp T_14.17;
T_14.16 ;
    %load/vec4 v0x13eb1d8e0_0;
    %load/vec4 v0x13eb1e560_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x13eb1dfc0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1e1e0, 0, 4;
T_14.17 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13eb1e560_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb1e380, 0, 4;
T_14.13 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13eb1cf00;
T_15 ;
    %wait E_0x13eb1d310;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb1e4c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13eb1e560_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb1dd30_0, 0, 1;
    %load/vec4 v0x13eb1d830_0;
    %store/vec4 v0x13eb1db40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb1d540_0, 0, 1;
    %load/vec4 v0x13eb1df10_0;
    %store/vec4 v0x13eb1d480_0, 0, 16;
    %load/vec4 v0x13eb1e770_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x13eb1dc90_0;
    %nor/r;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb1e610_0, 0, 32;
T_15.3 ;
    %load/vec4 v0x13eb1e610_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.4, 5;
    %ix/getv/s 4, v0x13eb1e610_0;
    %load/vec4a v0x13eb1eb00, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.7, 9;
    %ix/getv/s 4, v0x13eb1e610_0;
    %load/vec4a v0x13eb1e8a0, 4;
    %load/vec4 v0x13eb1df10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13eb1e4c0_0, 0, 1;
    %load/vec4 v0x13eb1e610_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x13eb1e560_0, 0, 2;
T_15.5 ;
    %load/vec4 v0x13eb1e610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb1e610_0, 0, 32;
    %jmp T_15.3;
T_15.4 ;
T_15.0 ;
    %load/vec4 v0x13eb1dbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x13eb1e4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %load/vec4 v0x13eb1e560_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x13eb1dfc0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13eb1e1e0, 4;
    %store/vec4 v0x13eb1e9a0_0, 0, 32;
    %load/vec4 v0x13eb1d990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %load/vec4 v0x13eb1de60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %jmp T_15.18;
T_15.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13eb1e9a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13eb1db40_0, 0, 32;
    %jmp T_15.18;
T_15.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13eb1e9a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13eb1db40_0, 0, 32;
    %jmp T_15.18;
T_15.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13eb1e9a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13eb1db40_0, 0, 32;
    %jmp T_15.18;
T_15.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13eb1e9a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13eb1db40_0, 0, 32;
    %jmp T_15.18;
T_15.18 ;
    %pop/vec4 1;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x13eb1e9a0_0;
    %store/vec4 v0x13eb1db40_0, 0, 32;
T_15.13 ;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13eb1dd30_0, 0, 1;
    %load/vec4 v0x13eb1dc90_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.19, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.20, 8;
T_15.19 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.20, 8;
 ; End of false expr.
    %blend;
T_15.20;
    %store/vec4 v0x13eb1d540_0, 0, 1;
    %load/vec4 v0x13eb1df10_0;
    %store/vec4 v0x13eb1d480_0, 0, 16;
T_15.11 ;
T_15.8 ;
    %load/vec4 v0x13eb1ddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.21, 8;
    %load/vec4 v0x13eb1e4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13eb1dd30_0, 0, 1;
    %load/vec4 v0x13eb1dc90_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.25, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.26, 8;
T_15.25 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.26, 8;
 ; End of false expr.
    %blend;
T_15.26;
    %store/vec4 v0x13eb1d540_0, 0, 1;
    %load/vec4 v0x13eb1df10_0;
    %store/vec4 v0x13eb1d480_0, 0, 16;
T_15.23 ;
T_15.21 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x13eb2b7a0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb2c8b0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x13eb2c8b0_0;
    %pad/s 48;
    %cmpi/s 65536, 0, 48;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb2ca40_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x13eb2ca40_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x13eb2c8b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x13eb2ca40_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x13eb2cae0, 4, 0;
    %load/vec4 v0x13eb2ca40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb2ca40_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %load/vec4 v0x13eb2c8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb2c8b0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %vpi_call 16 56 "$readmemh", "program.hex", v0x13eb2cae0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x13eb2b7a0;
T_17 ;
    %wait E_0x13eb05230;
    %load/vec4 v0x13eb2cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb2c350_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13eb2c480_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb2c350_0, 0;
    %load/vec4 v0x13eb2c630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v0x13eb2c480_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x13eb2c5a0_0;
    %assign/vec4 v0x13eb2c510_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x13eb2c480_0, 0;
T_17.2 ;
    %load/vec4 v0x13eb2c480_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.5, 4;
    %load/vec4 v0x13eb2c480_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x13eb2c480_0, 0;
    %load/vec4 v0x13eb2c480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.7, 4;
    %load/vec4 v0x13eb2c510_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 4;
    %load/vec4a v0x13eb2cae0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13eb2c2a0_0, 4, 5;
    %load/vec4 v0x13eb2c510_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13eb2cae0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13eb2c2a0_0, 4, 5;
    %load/vec4 v0x13eb2c510_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13eb2cae0, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13eb2c2a0_0, 4, 5;
    %load/vec4 v0x13eb2c510_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13eb2cae0, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13eb2c2a0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13eb2c350_0, 0;
T_17.7 ;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13eb2b7a0;
T_18 ;
    %wait E_0x13eb05230;
    %load/vec4 v0x13eb2cb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb2c770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13eb2be10_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb2c770_0, 0;
    %load/vec4 v0x13eb2bfe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v0x13eb2be10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x13eb2bf50_0;
    %assign/vec4 v0x13eb2beb0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x13eb2be10_0, 0;
T_18.2 ;
    %load/vec4 v0x13eb2be10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.5, 4;
    %load/vec4 v0x13eb2be10_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x13eb2be10_0, 0;
    %load/vec4 v0x13eb2be10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.7, 4;
    %load/vec4 v0x13eb2beb0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 4;
    %load/vec4a v0x13eb2cae0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13eb2c6c0_0, 4, 5;
    %load/vec4 v0x13eb2beb0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13eb2cae0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13eb2c6c0_0, 4, 5;
    %load/vec4 v0x13eb2beb0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13eb2cae0, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13eb2c6c0_0, 4, 5;
    %load/vec4 v0x13eb2beb0_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13eb2cae0, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x13eb2c6c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13eb2c770_0, 0;
T_18.7 ;
T_18.5 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x13eb2b7a0;
T_19 ;
    %wait E_0x13eb05230;
    %load/vec4 v0x13eb2c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x13eb2c1f0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x13eb2c070_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb2cae0, 0, 4;
    %load/vec4 v0x13eb2c1f0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x13eb2c070_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 1, 0, 2;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb2cae0, 0, 4;
    %load/vec4 v0x13eb2c1f0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x13eb2c070_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 2, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb2cae0, 0, 4;
    %load/vec4 v0x13eb2c1f0_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x13eb2c070_0;
    %pad/u 21;
    %pad/u 23;
    %muli 4, 0, 23;
    %pad/u 24;
    %pushi/vec4 3, 0, 3;
    %pad/s 24;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13eb2cae0, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13eb274d0;
T_20 ;
    %wait E_0x13eb05230;
    %load/vec4 v0x13eb27d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13eb27e10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x13eb27ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb27f40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x13eb277e0_0;
    %assign/vec4 v0x13eb27e10_0, 0;
    %load/vec4 v0x13eb278b0_0;
    %assign/vec4 v0x13eb27ea0_0, 0;
    %load/vec4 v0x13eb27940_0;
    %assign/vec4 v0x13eb27f40_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13eb04170;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb302b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13eb304f0_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x13eb04170;
T_22 ;
    %delay 5000, 0;
    %load/vec4 v0x13eb302b0_0;
    %inv;
    %store/vec4 v0x13eb302b0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13eb04170;
T_23 ;
    %vpi_call 2 27 "$dumpfile", "cpu_run_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13eb04170 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x13eb04170;
T_24 ;
    %vpi_call 2 36 "$display", "===========================================" {0 0 0};
    %vpi_call 2 37 "$display", "CPU RUN TB (Verilog-2005): start @ PC=0, stop at first NOP" {0 0 0};
    %vpi_call 2 38 "$display", "===========================================" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_24.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.1, 5;
    %jmp/1 T_24.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13eb05230;
    %jmp T_24.0;
T_24.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eb304f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb303d0_0, 0, 32;
    %fork t_1, S_0x13eb300f0;
    %jmp t_0;
    .scope S_0x13eb300f0;
t_1 ;
T_24.2 ;
    %wait E_0x13eb05230;
    %load/vec4 v0x13eb303d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb303d0_0, 0, 32;
    %load/vec4 v0x13eb2ef20_0;
    %store/vec4 v0x13eb30340_0, 0, 32;
    %load/vec4 v0x13eb303d0_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_24.3, 5;
    %vpi_call 2 54 "$display", "C%0d | F_pc=%0d F_inst=0x%08h | EX_alu_out=%0d | EX_taken=%0b -> EX_ra=%0d | EX_rb=%0d | stall_d=%0b EX_true_taken=%0b", v0x13eb303d0_0, v0x13eb2f150_0, v0x13eb30340_0, v0x13eb2e4d0_0, v0x13eb2ebd0_0, v0x13eb2e2e0_0, v0x13eb2d9e0_0, v0x13eb2ffe0_0, v0x13eb2ec60_0 {0 0 0};
T_24.3 ;
    %load/vec4 v0x13eb30340_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.5, 4;
    %pushi/vec4 5, 0, 32;
T_24.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.8, 5;
    %jmp/1 T_24.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13eb05230;
    %jmp T_24.7;
T_24.8 ;
    %pop/vec4 1;
    %vpi_call 2 69 "$display", "---- End of program reached at PC=%0d after %0d cycles ----", v0x13eb2f150_0, v0x13eb303d0_0 {0 0 0};
    %disable S_0x13eb300f0;
T_24.5 ;
    %load/vec4 v0x13eb303d0_0;
    %cmpi/s 2000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.9, 5;
    %vpi_call 2 75 "$display", "** TIMEOUT: exceeded cycle limit, stopping." {0 0 0};
    %disable S_0x13eb300f0;
T_24.9 ;
    %jmp T_24.2;
    %end;
    .scope S_0x13eb04170;
t_0 %join;
    %vpi_call 2 81 "$display", "\012==== REGISTER FILE DUMP ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb30460_0, 0, 32;
T_24.11 ;
    %load/vec4 v0x13eb30460_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_24.12, 5;
    %vpi_call 2 83 "$display", "x%0d = 0x%08h (%0d)", v0x13eb30460_0, &A<v0x13eb2b500, v0x13eb30460_0 >, &A<v0x13eb2b500, v0x13eb30460_0 > {0 0 0};
    %load/vec4 v0x13eb30460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb30460_0, 0, 32;
    %jmp T_24.11;
T_24.12 ;
    %vpi_call 2 85 "$display", "============================\012" {0 0 0};
    %vpi_call 2 87 "$display", "\012==== MEMORY LINES (0..3) ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb30460_0, 0, 32;
T_24.13 ;
    %load/vec4 v0x13eb30460_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.14, 5;
    %load/vec4 v0x13eb30460_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb2cae0, 4;
    %load/vec4 v0x13eb30460_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb2cae0, 4;
    %load/vec4 v0x13eb30460_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb2cae0, 4;
    %load/vec4 v0x13eb30460_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb2cae0, 4;
    %vpi_call 2 89 "$display", "Line %0d: %08h  %08h  %08h  %08h", v0x13eb30460_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x13eb30460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb30460_0, 0, 32;
    %jmp T_24.13;
T_24.14 ;
    %vpi_call 2 100 "$display", "\012==== BACKING DATA MEMORY (u_data_mem) ====" {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x13eb30460_0, 0, 32;
T_24.15 ;
    %load/vec4 v0x13eb30460_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_24.16, 5;
    %load/vec4 v0x13eb30460_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb2cae0, 4;
    %load/vec4 v0x13eb30460_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb2cae0, 4;
    %load/vec4 v0x13eb30460_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb2cae0, 4;
    %load/vec4 v0x13eb30460_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb2cae0, 4;
    %vpi_call 2 102 "$display", "Line %0d: %08d %08d %08d %08d", v0x13eb30460_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x13eb30460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb30460_0, 0, 32;
    %jmp T_24.15;
T_24.16 ;
    %vpi_call 2 114 "$display", "\012==== D-CACHE CONTENT ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13eb30460_0, 0, 32;
T_24.17 ;
    %load/vec4 v0x13eb30460_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.18, 5;
    %vpi_call 2 116 "$display", "Entry %0d | valid=%0b dirty=%0b tag=%0d", v0x13eb30460_0, &A<v0x13eb1eb00, v0x13eb30460_0 >, &A<v0x13eb1e380, v0x13eb30460_0 >, &A<v0x13eb1e8a0, v0x13eb30460_0 > {0 0 0};
    %load/vec4 v0x13eb30460_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb1e1e0, 4;
    %load/vec4 v0x13eb30460_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb1e1e0, 4;
    %load/vec4 v0x13eb30460_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb1e1e0, 4;
    %load/vec4 v0x13eb30460_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13eb1e1e0, 4;
    %vpi_call 2 122 "$display", "    DATA: %08h %08h %08h %08h", S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x13eb30460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13eb30460_0, 0, 32;
    %jmp T_24.17;
T_24.18 ;
    %vpi_call 2 129 "$display", "==========================================" {0 0 0};
    %vpi_call 2 130 "$display", "               END OF TEST" {0 0 0};
    %vpi_call 2 131 "$display", "==========================================" {0 0 0};
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "tb_cpu.v";
    "cpu.v";
    "Extras/Hazard_unit.v";
    "Stages/alu.v";
    "Extras/Branch_Predictor.v";
    "pipeline_brakes/decode.v";
    "Extras/Caches/Dcache.v";
    "Stages/decode.v";
    "pipeline_brakes/execute.v";
    "pipeline_brakes/fetch.v";
    "Extras/Caches/Icache.v";
    "pipeline_brakes/memory.v";
    "pc.v";
    "Memory/regfile.v";
    "Memory/joined_mem.v";
