
My Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000e44  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000000  20000000  20000000  00010e44  2**0
                  CONTENTS
  2 .lpram        00000000  30000000  30000000  00010e44  2**0
                  CONTENTS
  3 .bss          00000040  20000000  20000000  00020000  2**2
                  ALLOC
  4 .stack        00000800  20000040  20000040  00020000  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  00010e44  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00010e6c  2**0
                  CONTENTS, READONLY
  7 .debug_info   00014a8d  00000000  00000000  00010ec5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001f81  00000000  00000000  00025952  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000090e1  00000000  00000000  000278d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000007f8  00000000  00000000  000309b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c68  00000000  00000000  000311ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00019f1b  00000000  00000000  00031e14  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000c999  00000000  00000000  0004bd2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008d5c7  00000000  00000000  000586c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000013ac  00000000  00000000  000e5c90  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	40 08 00 20 25 01 00 00 21 01 00 00 21 01 00 00     @.. %...!...!...
	...
  2c:	21 01 00 00 00 00 00 00 00 00 00 00 21 01 00 00     !...........!...
  3c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  4c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  5c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  6c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  7c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  8c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  9c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  ac:	21 01 00 00 00 00 00 00                             !.......

000000b4 <__do_global_dtors_aux>:
  b4:	b510      	push	{r4, lr}
  b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
  b8:	7823      	ldrb	r3, [r4, #0]
  ba:	2b00      	cmp	r3, #0
  bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
  be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
  c0:	2b00      	cmp	r3, #0
  c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
  c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
  c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
  c8:	bf00      	nop
  ca:	2301      	movs	r3, #1
  cc:	7023      	strb	r3, [r4, #0]
  ce:	bd10      	pop	{r4, pc}
  d0:	20000000 	.word	0x20000000
  d4:	00000000 	.word	0x00000000
  d8:	00000e44 	.word	0x00000e44

000000dc <frame_dummy>:
  dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
  de:	b510      	push	{r4, lr}
  e0:	2b00      	cmp	r3, #0
  e2:	d003      	beq.n	ec <frame_dummy+0x10>
  e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
  e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
  e8:	e000      	b.n	ec <frame_dummy+0x10>
  ea:	bf00      	nop
  ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
  ee:	6803      	ldr	r3, [r0, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  f4:	bd10      	pop	{r4, pc}
  f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  f8:	2b00      	cmp	r3, #0
  fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
  fc:	4798      	blx	r3
  fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
 100:	00000000 	.word	0x00000000
 104:	20000004 	.word	0x20000004
 108:	00000e44 	.word	0x00000e44
 10c:	00000e44 	.word	0x00000e44
 110:	00000000 	.word	0x00000000

00000114 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
 114:	b510      	push	{r4, lr}
	system_init();
 116:	4b01      	ldr	r3, [pc, #4]	; (11c <atmel_start_init+0x8>)
 118:	4798      	blx	r3
}
 11a:	bd10      	pop	{r4, pc}
 11c:	0000026d 	.word	0x0000026d

00000120 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 120:	e7fe      	b.n	120 <Dummy_Handler>
	...

00000124 <Reset_Handler>:
{
 124:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
 126:	4a1a      	ldr	r2, [pc, #104]	; (190 <Reset_Handler+0x6c>)
 128:	4b1a      	ldr	r3, [pc, #104]	; (194 <Reset_Handler+0x70>)
 12a:	429a      	cmp	r2, r3
 12c:	d011      	beq.n	152 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
 12e:	001a      	movs	r2, r3
 130:	4b19      	ldr	r3, [pc, #100]	; (198 <Reset_Handler+0x74>)
 132:	429a      	cmp	r2, r3
 134:	d20d      	bcs.n	152 <Reset_Handler+0x2e>
 136:	4a19      	ldr	r2, [pc, #100]	; (19c <Reset_Handler+0x78>)
 138:	3303      	adds	r3, #3
 13a:	1a9b      	subs	r3, r3, r2
 13c:	089b      	lsrs	r3, r3, #2
 13e:	3301      	adds	r3, #1
 140:	009b      	lsls	r3, r3, #2
 142:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
 144:	4813      	ldr	r0, [pc, #76]	; (194 <Reset_Handler+0x70>)
 146:	4912      	ldr	r1, [pc, #72]	; (190 <Reset_Handler+0x6c>)
 148:	588c      	ldr	r4, [r1, r2]
 14a:	5084      	str	r4, [r0, r2]
 14c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
 14e:	429a      	cmp	r2, r3
 150:	d1fa      	bne.n	148 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
 152:	4a13      	ldr	r2, [pc, #76]	; (1a0 <Reset_Handler+0x7c>)
 154:	4b13      	ldr	r3, [pc, #76]	; (1a4 <Reset_Handler+0x80>)
 156:	429a      	cmp	r2, r3
 158:	d20a      	bcs.n	170 <Reset_Handler+0x4c>
 15a:	43d3      	mvns	r3, r2
 15c:	4911      	ldr	r1, [pc, #68]	; (1a4 <Reset_Handler+0x80>)
 15e:	185b      	adds	r3, r3, r1
 160:	2103      	movs	r1, #3
 162:	438b      	bics	r3, r1
 164:	3304      	adds	r3, #4
 166:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
 168:	2100      	movs	r1, #0
 16a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
 16c:	4293      	cmp	r3, r2
 16e:	d1fc      	bne.n	16a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 170:	4a0d      	ldr	r2, [pc, #52]	; (1a8 <Reset_Handler+0x84>)
 172:	21ff      	movs	r1, #255	; 0xff
 174:	4b0d      	ldr	r3, [pc, #52]	; (1ac <Reset_Handler+0x88>)
 176:	438b      	bics	r3, r1
 178:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
 17a:	4a0d      	ldr	r2, [pc, #52]	; (1b0 <Reset_Handler+0x8c>)
 17c:	6853      	ldr	r3, [r2, #4]
 17e:	397f      	subs	r1, #127	; 0x7f
 180:	430b      	orrs	r3, r1
 182:	6053      	str	r3, [r2, #4]
        __libc_init_array();
 184:	4b0b      	ldr	r3, [pc, #44]	; (1b4 <Reset_Handler+0x90>)
 186:	4798      	blx	r3
        main();
 188:	4b0b      	ldr	r3, [pc, #44]	; (1b8 <Reset_Handler+0x94>)
 18a:	4798      	blx	r3
 18c:	e7fe      	b.n	18c <Reset_Handler+0x68>
 18e:	46c0      	nop			; (mov r8, r8)
 190:	00000e44 	.word	0x00000e44
 194:	20000000 	.word	0x20000000
 198:	20000000 	.word	0x20000000
 19c:	20000004 	.word	0x20000004
 1a0:	20000000 	.word	0x20000000
 1a4:	20000040 	.word	0x20000040
 1a8:	e000ed00 	.word	0xe000ed00
 1ac:	00000000 	.word	0x00000000
 1b0:	41004000 	.word	0x41004000
 1b4:	00000d8d 	.word	0x00000d8d
 1b8:	00000c71 	.word	0x00000c71

000001bc <I2C_0_PORT_init>:
#include <hal_init.h>

struct i2c_m_sync_desc I2C_0;

void I2C_0_PORT_init(void)
{
 1bc:	b570      	push	{r4, r5, r6, lr}
}

static inline void hri_port_clear_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
 1be:	4b12      	ldr	r3, [pc, #72]	; (208 <I2C_0_PORT_init+0x4c>)
 1c0:	20de      	movs	r0, #222	; 0xde
 1c2:	5c19      	ldrb	r1, [r3, r0]
 1c4:	2204      	movs	r2, #4
 1c6:	4391      	bics	r1, r2
 1c8:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
 1ca:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
 1cc:	2501      	movs	r5, #1
 1ce:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
 1d0:	2401      	movs	r4, #1
 1d2:	4321      	orrs	r1, r4
 1d4:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
 1d6:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
 1d8:	381f      	subs	r0, #31
 1da:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
 1dc:	260f      	movs	r6, #15
 1de:	43b1      	bics	r1, r6
	tmp |= PORT_PMUX_PMUXE(data);
 1e0:	3e0c      	subs	r6, #12
 1e2:	4331      	orrs	r1, r6
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
 1e4:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
 1e6:	21df      	movs	r1, #223	; 0xdf
 1e8:	5c5e      	ldrb	r6, [r3, r1]
 1ea:	4396      	bics	r6, r2
 1ec:	545e      	strb	r6, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
 1ee:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
 1f0:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
 1f2:	4322      	orrs	r2, r4
 1f4:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
 1f6:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
 1f8:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
 1fa:	39d0      	subs	r1, #208	; 0xd0
 1fc:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
 1fe:	3121      	adds	r1, #33	; 0x21
 200:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
 202:	541a      	strb	r2, [r3, r0]
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB31, PINMUX_PB31D_SERCOM5_PAD1);
}
 204:	bd70      	pop	{r4, r5, r6, pc}
 206:	46c0      	nop			; (mov r8, r8)
 208:	40002800 	.word	0x40002800

0000020c <I2C_0_CLOCK_init>:
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
 20c:	4b06      	ldr	r3, [pc, #24]	; (228 <I2C_0_CLOCK_init+0x1c>)
 20e:	2140      	movs	r1, #64	; 0x40
 210:	22e0      	movs	r2, #224	; 0xe0
 212:	5099      	str	r1, [r3, r2]
 214:	3103      	adds	r1, #3
 216:	3a04      	subs	r2, #4
 218:	5099      	str	r1, [r3, r2]
}

static inline void hri_mclk_set_APBDMASK_SERCOM5_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
 21a:	4a04      	ldr	r2, [pc, #16]	; (22c <I2C_0_CLOCK_init+0x20>)
 21c:	6a13      	ldr	r3, [r2, #32]
 21e:	3941      	subs	r1, #65	; 0x41
 220:	430b      	orrs	r3, r1
 222:	6213      	str	r3, [r2, #32]
{
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM5_GCLK_ID_CORE, CONF_GCLK_SERCOM5_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM5_GCLK_ID_SLOW, CONF_GCLK_SERCOM5_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}
 224:	4770      	bx	lr
 226:	46c0      	nop			; (mov r8, r8)
 228:	40001800 	.word	0x40001800
 22c:	40000400 	.word	0x40000400

00000230 <I2C_0_init>:

void I2C_0_init(void)
{
 230:	b510      	push	{r4, lr}
	I2C_0_CLOCK_init();
 232:	4b04      	ldr	r3, [pc, #16]	; (244 <I2C_0_init+0x14>)
 234:	4798      	blx	r3
	i2c_m_sync_init(&I2C_0, SERCOM5);
 236:	4904      	ldr	r1, [pc, #16]	; (248 <I2C_0_init+0x18>)
 238:	4804      	ldr	r0, [pc, #16]	; (24c <I2C_0_init+0x1c>)
 23a:	4b05      	ldr	r3, [pc, #20]	; (250 <I2C_0_init+0x20>)
 23c:	4798      	blx	r3
	I2C_0_PORT_init();
 23e:	4b05      	ldr	r3, [pc, #20]	; (254 <I2C_0_init+0x24>)
 240:	4798      	blx	r3
}
 242:	bd10      	pop	{r4, pc}
 244:	0000020d 	.word	0x0000020d
 248:	43000400 	.word	0x43000400
 24c:	20000020 	.word	0x20000020
 250:	0000031d 	.word	0x0000031d
 254:	000001bd 	.word	0x000001bd

00000258 <delay_driver_init>:

void delay_driver_init(void)
{
 258:	b510      	push	{r4, lr}
	delay_init(SysTick);
 25a:	4802      	ldr	r0, [pc, #8]	; (264 <delay_driver_init+0xc>)
 25c:	4b02      	ldr	r3, [pc, #8]	; (268 <delay_driver_init+0x10>)
 25e:	4798      	blx	r3
}
 260:	bd10      	pop	{r4, pc}
 262:	46c0      	nop			; (mov r8, r8)
 264:	e000e010 	.word	0xe000e010
 268:	00000289 	.word	0x00000289

0000026c <system_init>:

void system_init(void)
{
 26c:	b510      	push	{r4, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
 26e:	4b03      	ldr	r3, [pc, #12]	; (27c <system_init+0x10>)
 270:	4798      	blx	r3
	init_mcu();

	I2C_0_init();
 272:	4b03      	ldr	r3, [pc, #12]	; (280 <system_init+0x14>)
 274:	4798      	blx	r3

	delay_driver_init();
 276:	4b03      	ldr	r3, [pc, #12]	; (284 <system_init+0x18>)
 278:	4798      	blx	r3
}
 27a:	bd10      	pop	{r4, pc}
 27c:	000003e9 	.word	0x000003e9
 280:	00000231 	.word	0x00000231
 284:	00000259 	.word	0x00000259

00000288 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
 288:	b510      	push	{r4, lr}
	_delay_init(hardware = hw);
 28a:	4b02      	ldr	r3, [pc, #8]	; (294 <delay_init+0xc>)
 28c:	6018      	str	r0, [r3, #0]
 28e:	4b02      	ldr	r3, [pc, #8]	; (298 <delay_init+0x10>)
 290:	4798      	blx	r3
}
 292:	bd10      	pop	{r4, pc}
 294:	2000001c 	.word	0x2000001c
 298:	00000bdd 	.word	0x00000bdd

0000029c <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
 29c:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
 29e:	4b04      	ldr	r3, [pc, #16]	; (2b0 <delay_ms+0x14>)
 2a0:	681c      	ldr	r4, [r3, #0]
 2a2:	4b04      	ldr	r3, [pc, #16]	; (2b4 <delay_ms+0x18>)
 2a4:	4798      	blx	r3
 2a6:	0001      	movs	r1, r0
 2a8:	0020      	movs	r0, r4
 2aa:	4b03      	ldr	r3, [pc, #12]	; (2b8 <delay_ms+0x1c>)
 2ac:	4798      	blx	r3
}
 2ae:	bd10      	pop	{r4, pc}
 2b0:	2000001c 	.word	0x2000001c
 2b4:	000003e1 	.word	0x000003e1
 2b8:	00000bf1 	.word	0x00000bf1

000002bc <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
 2bc:	b510      	push	{r4, lr}
 2be:	b084      	sub	sp, #16
 2c0:	0014      	movs	r4, r2
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
 2c2:	ab01      	add	r3, sp, #4
 2c4:	3814      	subs	r0, #20
 2c6:	8b82      	ldrh	r2, [r0, #28]
 2c8:	801a      	strh	r2, [r3, #0]
	msg.len    = n;
 2ca:	9402      	str	r4, [sp, #8]
	msg.flags  = I2C_M_STOP;
 2cc:	4a05      	ldr	r2, [pc, #20]	; (2e4 <i2c_m_sync_write+0x28>)
 2ce:	805a      	strh	r2, [r3, #2]
	msg.buffer = (uint8_t *)buf;
 2d0:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
 2d2:	0019      	movs	r1, r3
 2d4:	4b04      	ldr	r3, [pc, #16]	; (2e8 <i2c_m_sync_write+0x2c>)
 2d6:	4798      	blx	r3

	if (ret) {
 2d8:	2800      	cmp	r0, #0
 2da:	d100      	bne.n	2de <i2c_m_sync_write+0x22>
		return ret;
	}

	return n;
 2dc:	0020      	movs	r0, r4
}
 2de:	b004      	add	sp, #16
 2e0:	bd10      	pop	{r4, pc}
 2e2:	46c0      	nop			; (mov r8, r8)
 2e4:	ffff8000 	.word	0xffff8000
 2e8:	000006a5 	.word	0x000006a5

000002ec <i2c_m_sync_read>:
{
 2ec:	b510      	push	{r4, lr}
 2ee:	b084      	sub	sp, #16
 2f0:	0014      	movs	r4, r2
	msg.addr   = i2c->slave_addr;
 2f2:	ab01      	add	r3, sp, #4
 2f4:	3814      	subs	r0, #20
 2f6:	8b82      	ldrh	r2, [r0, #28]
 2f8:	801a      	strh	r2, [r3, #0]
	msg.len    = n;
 2fa:	9402      	str	r4, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
 2fc:	4a05      	ldr	r2, [pc, #20]	; (314 <i2c_m_sync_read+0x28>)
 2fe:	805a      	strh	r2, [r3, #2]
	msg.buffer = buf;
 300:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
 302:	0019      	movs	r1, r3
 304:	4b04      	ldr	r3, [pc, #16]	; (318 <i2c_m_sync_read+0x2c>)
 306:	4798      	blx	r3
	if (ret) {
 308:	2800      	cmp	r0, #0
 30a:	d100      	bne.n	30e <i2c_m_sync_read+0x22>
	return n;
 30c:	0020      	movs	r0, r4
}
 30e:	b004      	add	sp, #16
 310:	bd10      	pop	{r4, pc}
 312:	46c0      	nop			; (mov r8, r8)
 314:	ffff8001 	.word	0xffff8001
 318:	000006a5 	.word	0x000006a5

0000031c <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
 31c:	b570      	push	{r4, r5, r6, lr}
 31e:	0004      	movs	r4, r0
 320:	000d      	movs	r5, r1
	int32_t init_status;
	ASSERT(i2c);
 322:	1e43      	subs	r3, r0, #1
 324:	4198      	sbcs	r0, r3
 326:	b2c0      	uxtb	r0, r0
 328:	225e      	movs	r2, #94	; 0x5e
 32a:	4907      	ldr	r1, [pc, #28]	; (348 <i2c_m_sync_init+0x2c>)
 32c:	4b07      	ldr	r3, [pc, #28]	; (34c <i2c_m_sync_init+0x30>)
 32e:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
 330:	0029      	movs	r1, r5
 332:	0020      	movs	r0, r4
 334:	4b06      	ldr	r3, [pc, #24]	; (350 <i2c_m_sync_init+0x34>)
 336:	4798      	blx	r3
	if (init_status) {
 338:	2800      	cmp	r0, #0
 33a:	d103      	bne.n	344 <i2c_m_sync_init+0x28>
		return init_status;
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
 33c:	4b05      	ldr	r3, [pc, #20]	; (354 <i2c_m_sync_init+0x38>)
 33e:	61a3      	str	r3, [r4, #24]
	i2c->io.write = i2c_m_sync_write;
 340:	4b05      	ldr	r3, [pc, #20]	; (358 <i2c_m_sync_init+0x3c>)
 342:	6163      	str	r3, [r4, #20]

	return ERR_NONE;
}
 344:	bd70      	pop	{r4, r5, r6, pc}
 346:	46c0      	nop			; (mov r8, r8)
 348:	00000dd4 	.word	0x00000dd4
 34c:	000003d9 	.word	0x000003d9
 350:	000005f1 	.word	0x000005f1
 354:	000002ed 	.word	0x000002ed
 358:	000002bd 	.word	0x000002bd

0000035c <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
 35c:	b510      	push	{r4, lr}
	return _i2c_m_sync_enable(&i2c->device);
 35e:	4b01      	ldr	r3, [pc, #4]	; (364 <i2c_m_sync_enable+0x8>)
 360:	4798      	blx	r3
}
 362:	bd10      	pop	{r4, pc}
 364:	00000621 	.word	0x00000621

00000368 <i2c_m_sync_set_slaveaddr>:
/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
 368:	0589      	lsls	r1, r1, #22
 36a:	0d89      	lsrs	r1, r1, #22
 36c:	2380      	movs	r3, #128	; 0x80
 36e:	00db      	lsls	r3, r3, #3
 370:	401a      	ands	r2, r3
 372:	430a      	orrs	r2, r1
 374:	8382      	strh	r2, [r0, #28]
}
 376:	0010      	movs	r0, r2
 378:	4770      	bx	lr
	...

0000037c <i2c_m_sync_cmd_read>:

/**
 * \brief Sync version of i2c read command
 */
int32_t i2c_m_sync_cmd_read(struct i2c_m_sync_desc *i2c, uint8_t reg, uint8_t *buffer, uint8_t length)
{
 37c:	b570      	push	{r4, r5, r6, lr}
 37e:	b086      	sub	sp, #24
 380:	0004      	movs	r4, r0
 382:	0016      	movs	r6, r2
 384:	001d      	movs	r5, r3
 386:	466b      	mov	r3, sp
 388:	71d9      	strb	r1, [r3, #7]
 38a:	3307      	adds	r3, #7
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
 38c:	a903      	add	r1, sp, #12
 38e:	8b82      	ldrh	r2, [r0, #28]
 390:	800a      	strh	r2, [r1, #0]
	msg.len    = 1;
 392:	2201      	movs	r2, #1
 394:	604a      	str	r2, [r1, #4]
	msg.flags  = 0;
 396:	2200      	movs	r2, #0
 398:	804a      	strh	r2, [r1, #2]
	msg.buffer = &reg;
 39a:	608b      	str	r3, [r1, #8]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
 39c:	4b07      	ldr	r3, [pc, #28]	; (3bc <i2c_m_sync_cmd_read+0x40>)
 39e:	4798      	blx	r3

	if (ret != 0) {
 3a0:	2800      	cmp	r0, #0
 3a2:	d001      	beq.n	3a8 <i2c_m_sync_cmd_read+0x2c>
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
 3a4:	b006      	add	sp, #24
 3a6:	bd70      	pop	{r4, r5, r6, pc}
	msg.flags  = I2C_M_STOP | I2C_M_RD;
 3a8:	a903      	add	r1, sp, #12
 3aa:	4b05      	ldr	r3, [pc, #20]	; (3c0 <i2c_m_sync_cmd_read+0x44>)
 3ac:	804b      	strh	r3, [r1, #2]
	msg.buffer = buffer;
 3ae:	608e      	str	r6, [r1, #8]
	msg.len    = length;
 3b0:	604d      	str	r5, [r1, #4]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
 3b2:	0020      	movs	r0, r4
 3b4:	4b01      	ldr	r3, [pc, #4]	; (3bc <i2c_m_sync_cmd_read+0x40>)
 3b6:	4798      	blx	r3
 3b8:	e7f4      	b.n	3a4 <i2c_m_sync_cmd_read+0x28>
 3ba:	46c0      	nop			; (mov r8, r8)
 3bc:	000006a5 	.word	0x000006a5
 3c0:	ffff8001 	.word	0xffff8001

000003c4 <i2c_m_sync_transfer>:

/**
 * \brief Sync version of i2c transfer command
 */
int32_t i2c_m_sync_transfer(struct i2c_m_sync_desc *const i2c, struct _i2c_m_msg *msg)
{
 3c4:	b510      	push	{r4, lr}
	return _i2c_m_sync_transfer(&i2c->device, msg);
 3c6:	4b01      	ldr	r3, [pc, #4]	; (3cc <i2c_m_sync_transfer+0x8>)
 3c8:	4798      	blx	r3
}
 3ca:	bd10      	pop	{r4, pc}
 3cc:	000006a5 	.word	0x000006a5

000003d0 <i2c_m_sync_get_io_descriptor>:
/**
 * \brief Retrieve I/O descriptor
 */
int32_t i2c_m_sync_get_io_descriptor(struct i2c_m_sync_desc *const i2c, struct io_descriptor **io)
{
	*io = &i2c->io;
 3d0:	3014      	adds	r0, #20
 3d2:	6008      	str	r0, [r1, #0]
	return ERR_NONE;
}
 3d4:	2000      	movs	r0, #0
 3d6:	4770      	bx	lr

000003d8 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
 3d8:	2800      	cmp	r0, #0
 3da:	d100      	bne.n	3de <assert+0x6>
		__asm("BKPT #0");
 3dc:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
 3de:	4770      	bx	lr

000003e0 <_get_cycles_for_ms>:
{
	switch (power) {
	case 8:
		return (ms * (freq / 100000)) * 100;
	case 7:
		return (ms * (freq / 10000)) * 10;
 3e0:	23fa      	movs	r3, #250	; 0xfa
 3e2:	011b      	lsls	r3, r3, #4
 3e4:	4358      	muls	r0, r3
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
 3e6:	4770      	bx	lr

000003e8 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
 3e8:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
 3ea:	4b09      	ldr	r3, [pc, #36]	; (410 <_init_chip+0x28>)
 3ec:	685a      	ldr	r2, [r3, #4]
 3ee:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_set_performance_level(2);
 3f0:	2002      	movs	r0, #2
 3f2:	4b08      	ldr	r3, [pc, #32]	; (414 <_init_chip+0x2c>)
 3f4:	4798      	blx	r3

	_osc32kctrl_init_sources();
 3f6:	4b08      	ldr	r3, [pc, #32]	; (418 <_init_chip+0x30>)
 3f8:	4798      	blx	r3
	_oscctrl_init_sources();
 3fa:	4b08      	ldr	r3, [pc, #32]	; (41c <_init_chip+0x34>)
 3fc:	4798      	blx	r3
	_mclk_init();
 3fe:	4b08      	ldr	r3, [pc, #32]	; (420 <_init_chip+0x38>)
 400:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
 402:	4b08      	ldr	r3, [pc, #32]	; (424 <_init_chip+0x3c>)
 404:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
 406:	20ff      	movs	r0, #255	; 0xff
 408:	4b07      	ldr	r3, [pc, #28]	; (428 <_init_chip+0x40>)
 40a:	4798      	blx	r3
#endif

#if (CONF_PORT_EVCTRL_PORT_0 | CONF_PORT_EVCTRL_PORT_1 | CONF_PORT_EVCTRL_PORT_2 | CONF_PORT_EVCTRL_PORT_3)
	_port_event_init();
#endif
}
 40c:	bd10      	pop	{r4, pc}
 40e:	46c0      	nop			; (mov r8, r8)
 410:	41004000 	.word	0x41004000
 414:	000004b7 	.word	0x000004b7
 418:	00000465 	.word	0x00000465
 41c:	0000047d 	.word	0x0000047d
 420:	00000451 	.word	0x00000451
 424:	000004b5 	.word	0x000004b5
 428:	0000042d 	.word	0x0000042d

0000042c <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
 42c:	07c3      	lsls	r3, r0, #31
 42e:	d507      	bpl.n	440 <_gclk_init_generators_by_fref+0x14>
	((Gclk *)hw)->GENCTRL[index].reg = data;
 430:	4a04      	ldr	r2, [pc, #16]	; (444 <_gclk_init_generators_by_fref+0x18>)
 432:	4b05      	ldr	r3, [pc, #20]	; (448 <_gclk_init_generators_by_fref+0x1c>)
 434:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
 436:	0019      	movs	r1, r3
 438:	4a04      	ldr	r2, [pc, #16]	; (44c <_gclk_init_generators_by_fref+0x20>)
 43a:	684b      	ldr	r3, [r1, #4]
 43c:	4213      	tst	r3, r2
 43e:	d1fc      	bne.n	43a <_gclk_init_generators_by_fref+0xe>
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_8_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SOURCE);
	}
#endif
}
 440:	4770      	bx	lr
 442:	46c0      	nop			; (mov r8, r8)
 444:	00010106 	.word	0x00010106
 448:	40001800 	.word	0x40001800
 44c:	000007fd 	.word	0x000007fd

00000450 <_mclk_init>:
	((Mclk *)hw)->BUPDIV.reg = data;
 450:	4b03      	ldr	r3, [pc, #12]	; (460 <_mclk_init+0x10>)
 452:	2208      	movs	r2, #8
 454:	719a      	strb	r2, [r3, #6]
	((Mclk *)hw)->LPDIV.reg = data;
 456:	3a04      	subs	r2, #4
 458:	715a      	strb	r2, [r3, #5]
	((Mclk *)hw)->CPUDIV.reg = data;
 45a:	3a03      	subs	r2, #3
 45c:	711a      	strb	r2, [r3, #4]
{
	void *hw = (void *)MCLK;
	hri_mclk_write_BUPDIV_reg(hw, MCLK_BUPDIV_BUPDIV(CONF_MCLK_BUPDIV));
	hri_mclk_write_LPDIV_reg(hw, MCLK_LPDIV_LPDIV(CONF_MCLK_LPDIV));
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_CPUDIV(CONF_MCLK_CPUDIV));
}
 45e:	4770      	bx	lr
 460:	40000400 	.word	0x40000400

00000464 <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
 464:	4b04      	ldr	r3, [pc, #16]	; (478 <_osc32kctrl_init_sources+0x14>)
 466:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSC32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSC32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
 468:	21f8      	movs	r1, #248	; 0xf8
 46a:	0149      	lsls	r1, r1, #5
 46c:	400a      	ands	r2, r1
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
 46e:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
 470:	2201      	movs	r2, #1
 472:	611a      	str	r2, [r3, #16]
		;
#endif
#endif
	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
	(void)calib;
}
 474:	4770      	bx	lr
 476:	46c0      	nop			; (mov r8, r8)
 478:	40001000 	.word	0x40001000

0000047c <_oscctrl_init_sources>:
}

static inline void hri_oscctrl_write_OSC16MCTRL_reg(const void *const hw, hri_oscctrl_osc16mctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->OSC16MCTRL.reg = data;
 47c:	2282      	movs	r2, #130	; 0x82
 47e:	4b0c      	ldr	r3, [pc, #48]	; (4b0 <_oscctrl_init_sources+0x34>)
 480:	751a      	strb	r2, [r3, #20]
	while (((Oscctrl *)hw)->DPLLSYNCBUSY.reg & reg) {
 482:	0018      	movs	r0, r3
 484:	2138      	movs	r1, #56	; 0x38
 486:	3a80      	subs	r2, #128	; 0x80
 488:	5c43      	ldrb	r3, [r0, r1]
 48a:	4213      	tst	r3, r2
 48c:	d1fc      	bne.n	488 <_oscctrl_init_sources+0xc>
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_OSC16MRDY) >> OSCCTRL_STATUS_OSC16MRDY_Pos;
 48e:	4908      	ldr	r1, [pc, #32]	; (4b0 <_oscctrl_init_sources+0x34>)
#endif
#endif

#if CONF_OSC16M_CONFIG == 1
#if CONF_OSC16M_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_OSC16MRDY_bit(hw))
 490:	2210      	movs	r2, #16
 492:	68cb      	ldr	r3, [r1, #12]
 494:	421a      	tst	r2, r3
 496:	d0fc      	beq.n	492 <_oscctrl_init_sources+0x16>
	((Oscctrl *)hw)->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ONDEMAND;
 498:	4a05      	ldr	r2, [pc, #20]	; (4b0 <_oscctrl_init_sources+0x34>)
 49a:	7d13      	ldrb	r3, [r2, #20]
 49c:	2180      	movs	r1, #128	; 0x80
 49e:	430b      	orrs	r3, r1
 4a0:	7513      	strb	r3, [r2, #20]
	while (((Oscctrl *)hw)->DPLLSYNCBUSY.reg & reg) {
 4a2:	0010      	movs	r0, r2
 4a4:	3948      	subs	r1, #72	; 0x48
 4a6:	220e      	movs	r2, #14
 4a8:	5c43      	ldrb	r3, [r0, r1]
 4aa:	4213      	tst	r3, r2
 4ac:	d1fc      	bne.n	4a8 <_oscctrl_init_sources+0x2c>
#if CONF_OSC16M_ONDEMAND == 1
	hri_oscctrl_set_OSC16MCTRL_ONDEMAND_bit(hw);
#endif
#endif
	(void)hw;
}
 4ae:	4770      	bx	lr
 4b0:	40000c00 	.word	0x40000c00

000004b4 <_oscctrl_init_referenced_generators>:
#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
		;
#endif
	(void)hw, (void)tmp;
}
 4b4:	4770      	bx	lr

000004b6 <_set_performance_level>:
}

static inline hri_pm_plcfg_reg_t hri_pm_get_PLCFG_PLSEL_bf(const void *const hw, hri_pm_plcfg_reg_t mask)
{
	uint8_t tmp;
	tmp = ((Pm *)hw)->PLCFG.reg;
 4b6:	2380      	movs	r3, #128	; 0x80
 4b8:	05db      	lsls	r3, r3, #23
 4ba:	789b      	ldrb	r3, [r3, #2]
/**
 * \brief Set performance level
 */
void _set_performance_level(const uint8_t level)
{
	if (hri_pm_get_PLCFG_PLSEL_bf(PM, PM_PLCFG_PLSEL_Msk) != level) {
 4bc:	2203      	movs	r2, #3
 4be:	4013      	ands	r3, r2
 4c0:	4298      	cmp	r0, r3
 4c2:	d00c      	beq.n	4de <_set_performance_level+0x28>
	((Pm *)hw)->INTFLAG.reg = mask;
 4c4:	2280      	movs	r2, #128	; 0x80
 4c6:	05d2      	lsls	r2, r2, #23
 4c8:	23ff      	movs	r3, #255	; 0xff
 4ca:	7193      	strb	r3, [r2, #6]

static inline void hri_pm_write_PLCFG_PLSEL_bf(const void *const hw, hri_pm_plcfg_reg_t data)
{
	uint8_t tmp;
	PM_CRITICAL_SECTION_ENTER();
	tmp = ((Pm *)hw)->PLCFG.reg;
 4cc:	7893      	ldrb	r3, [r2, #2]
	tmp &= ~PM_PLCFG_PLSEL_Msk;
 4ce:	2103      	movs	r1, #3
 4d0:	438b      	bics	r3, r1
	tmp |= PM_PLCFG_PLSEL(data);
 4d2:	4008      	ands	r0, r1
 4d4:	4318      	orrs	r0, r3
	((Pm *)hw)->PLCFG.reg = tmp;
 4d6:	7090      	strb	r0, [r2, #2]
	return ((Pm *)hw)->INTFLAG.reg;
 4d8:	7993      	ldrb	r3, [r2, #6]
		hri_pm_clear_INTFLAG_reg(PM, 0xFF);
		hri_pm_write_PLCFG_PLSEL_bf(PM, level);
		while (!hri_pm_read_INTFLAG_reg(PM))
 4da:	2b00      	cmp	r3, #0
 4dc:	d0fc      	beq.n	4d8 <_set_performance_level+0x22>
			;
	}
}
 4de:	4770      	bx	lr

000004e0 <_get_i2cm_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static int8_t _get_i2cm_index(const void *const hw)
{
 4e0:	b510      	push	{r4, lr}
	if ((uint32_t)SERCOM5 == (uint32_t)hw) {
 4e2:	4a08      	ldr	r2, [pc, #32]	; (504 <_get_i2cm_index+0x24>)
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
		if (_i2cms[i].number == sercom_offset) {
			return i;
 4e4:	2300      	movs	r3, #0
	if ((uint32_t)SERCOM5 == (uint32_t)hw) {
 4e6:	4290      	cmp	r0, r2
 4e8:	d00a      	beq.n	500 <_get_i2cm_index+0x20>
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
 4ea:	0380      	lsls	r0, r0, #14
		if (_i2cms[i].number == sercom_offset) {
 4ec:	0e00      	lsrs	r0, r0, #24
 4ee:	2805      	cmp	r0, #5
 4f0:	d006      	beq.n	500 <_get_i2cm_index+0x20>
		}
	}

	ASSERT(false);
 4f2:	4a05      	ldr	r2, [pc, #20]	; (508 <_get_i2cm_index+0x28>)
 4f4:	4905      	ldr	r1, [pc, #20]	; (50c <_get_i2cm_index+0x2c>)
 4f6:	2000      	movs	r0, #0
 4f8:	4b05      	ldr	r3, [pc, #20]	; (510 <_get_i2cm_index+0x30>)
 4fa:	4798      	blx	r3
	return -1;
 4fc:	2301      	movs	r3, #1
 4fe:	425b      	negs	r3, r3
}
 500:	0018      	movs	r0, r3
 502:	bd10      	pop	{r4, pc}
 504:	43000400 	.word	0x43000400
 508:	0000039b 	.word	0x0000039b
 50c:	00000e08 	.word	0x00000e08
 510:	000003d9 	.word	0x000003d9

00000514 <_i2c_m_sync_init_impl>:
	}
	return ERR_NONE;
}

static int32_t _i2c_m_sync_init_impl(struct _i2c_m_service *const service, void *const hw)
{
 514:	b570      	push	{r4, r5, r6, lr}
 516:	0005      	movs	r5, r0
 518:	000c      	movs	r4, r1
	uint8_t i = _get_i2cm_index(hw);
 51a:	0008      	movs	r0, r1
 51c:	4b31      	ldr	r3, [pc, #196]	; (5e4 <_i2c_m_sync_init_impl+0xd0>)
 51e:	4798      	blx	r3
 520:	b2c0      	uxtb	r0, r0
	};
}

static inline bool hri_sercomi2cm_is_syncing(const void *const hw, hri_sercomi2cm_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
 522:	69e3      	ldr	r3, [r4, #28]

	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
 524:	07db      	lsls	r3, r3, #31
 526:	d421      	bmi.n	56c <_i2c_m_sync_init_impl+0x58>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
 528:	0043      	lsls	r3, r0, #1
 52a:	181b      	adds	r3, r3, r0
 52c:	00db      	lsls	r3, r3, #3
 52e:	4a2e      	ldr	r2, [pc, #184]	; (5e8 <_i2c_m_sync_init_impl+0xd4>)
 530:	18d3      	adds	r3, r2, r3
 532:	6859      	ldr	r1, [r3, #4]
 534:	231c      	movs	r3, #28
 536:	4019      	ands	r1, r3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 538:	2203      	movs	r2, #3
 53a:	69e3      	ldr	r3, [r4, #28]
 53c:	421a      	tst	r2, r3
 53e:	d1fc      	bne.n	53a <_i2c_m_sync_init_impl+0x26>
static inline hri_sercomi2cm_ctrla_reg_t hri_sercomi2cm_get_CTRLA_reg(const void *const          hw,
                                                                      hri_sercomi2cm_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
 540:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
 542:	079b      	lsls	r3, r3, #30
 544:	d50b      	bpl.n	55e <_i2c_m_sync_init_impl+0x4a>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
 546:	6823      	ldr	r3, [r4, #0]
 548:	2202      	movs	r2, #2
 54a:	4393      	bics	r3, r2
 54c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 54e:	3201      	adds	r2, #1
 550:	69e3      	ldr	r3, [r4, #28]
 552:	421a      	tst	r2, r3
 554:	d1fc      	bne.n	550 <_i2c_m_sync_init_impl+0x3c>
 556:	2202      	movs	r2, #2
 558:	69e3      	ldr	r3, [r4, #28]
 55a:	421a      	tst	r2, r3
 55c:	d1fc      	bne.n	558 <_i2c_m_sync_init_impl+0x44>
			hri_sercomi2cm_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_ENABLE);
		}
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
 55e:	2301      	movs	r3, #1
 560:	430b      	orrs	r3, r1
}

static inline void hri_sercomi2cm_write_CTRLA_reg(const void *const hw, hri_sercomi2cm_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
 562:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 564:	2203      	movs	r2, #3
 566:	69e3      	ldr	r3, [r4, #28]
 568:	421a      	tst	r2, r3
 56a:	d1fc      	bne.n	566 <_i2c_m_sync_init_impl+0x52>
 56c:	2201      	movs	r2, #1
 56e:	69e3      	ldr	r3, [r4, #28]
 570:	421a      	tst	r2, r3
 572:	d1fc      	bne.n	56e <_i2c_m_sync_init_impl+0x5a>
	}
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST);

	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
 574:	0043      	lsls	r3, r0, #1
 576:	181b      	adds	r3, r3, r0
 578:	00db      	lsls	r3, r3, #3
 57a:	4a1b      	ldr	r2, [pc, #108]	; (5e8 <_i2c_m_sync_init_impl+0xd4>)
 57c:	18d3      	adds	r3, r2, r3
 57e:	6859      	ldr	r1, [r3, #4]
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
 580:	6021      	str	r1, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 582:	2203      	movs	r2, #3
 584:	69e3      	ldr	r3, [r4, #28]
 586:	421a      	tst	r2, r3
 588:	d1fc      	bne.n	584 <_i2c_m_sync_init_impl+0x70>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
 58a:	0043      	lsls	r3, r0, #1
 58c:	181b      	adds	r3, r3, r0
 58e:	00db      	lsls	r3, r3, #3
 590:	4a15      	ldr	r2, [pc, #84]	; (5e8 <_i2c_m_sync_init_impl+0xd4>)
 592:	18d3      	adds	r3, r2, r3
 594:	689b      	ldr	r3, [r3, #8]
}

static inline void hri_sercomi2cm_write_CTRLB_reg(const void *const hw, hri_sercomi2cm_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
 596:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 598:	2204      	movs	r2, #4
 59a:	69e3      	ldr	r3, [r4, #28]
 59c:	421a      	tst	r2, r3
 59e:	d1fc      	bne.n	59a <_i2c_m_sync_init_impl+0x86>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
 5a0:	0043      	lsls	r3, r0, #1
 5a2:	181b      	adds	r3, r3, r0
 5a4:	00db      	lsls	r3, r3, #3
 5a6:	4a10      	ldr	r2, [pc, #64]	; (5e8 <_i2c_m_sync_init_impl+0xd4>)
 5a8:	18d3      	adds	r3, r2, r3
 5aa:	68db      	ldr	r3, [r3, #12]
}

static inline void hri_sercomi2cm_write_BAUD_reg(const void *const hw, hri_sercomi2cm_baud_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.BAUD.reg = data;
 5ac:	60e3      	str	r3, [r4, #12]

	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
 5ae:	0189      	lsls	r1, r1, #6
 5b0:	0f89      	lsrs	r1, r1, #30
 5b2:	81a9      	strh	r1, [r5, #12]

static inline void hri_sercomi2cm_write_ADDR_HS_bit(const void *const hw, bool value)
{
	uint32_t tmp;
	SERCOM_CRITICAL_SECTION_ENTER();
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
 5b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
 5b6:	4e0d      	ldr	r6, [pc, #52]	; (5ec <_i2c_m_sync_init_impl+0xd8>)
 5b8:	401e      	ands	r6, r3
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
 5ba:	2301      	movs	r3, #1
 5bc:	428b      	cmp	r3, r1
 5be:	419b      	sbcs	r3, r3
 5c0:	425b      	negs	r3, r3
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
 5c2:	039b      	lsls	r3, r3, #14
 5c4:	4333      	orrs	r3, r6
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
 5c6:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 5c8:	2204      	movs	r2, #4
 5ca:	69e3      	ldr	r3, [r4, #28]
 5cc:	421a      	tst	r2, r3
 5ce:	d1fc      	bne.n	5ca <_i2c_m_sync_init_impl+0xb6>

	service->trise = _i2cms[i].trise;
 5d0:	0043      	lsls	r3, r0, #1
 5d2:	1818      	adds	r0, r3, r0
 5d4:	00c0      	lsls	r0, r0, #3
 5d6:	4b04      	ldr	r3, [pc, #16]	; (5e8 <_i2c_m_sync_init_impl+0xd4>)
 5d8:	1818      	adds	r0, r3, r0
 5da:	8a43      	ldrh	r3, [r0, #18]
 5dc:	81eb      	strh	r3, [r5, #14]

	return ERR_NONE;
}
 5de:	2000      	movs	r0, #0
 5e0:	bd70      	pop	{r4, r5, r6, pc}
 5e2:	46c0      	nop			; (mov r8, r8)
 5e4:	000004e1 	.word	0x000004e1
 5e8:	00000df0 	.word	0x00000df0
 5ec:	ffffbfff 	.word	0xffffbfff

000005f0 <_i2c_m_sync_init>:
{
 5f0:	b570      	push	{r4, r5, r6, lr}
 5f2:	0004      	movs	r4, r0
 5f4:	000d      	movs	r5, r1
	ASSERT(i2c_dev);
 5f6:	1e43      	subs	r3, r0, #1
 5f8:	4198      	sbcs	r0, r3
 5fa:	b2c0      	uxtb	r0, r0
 5fc:	4a04      	ldr	r2, [pc, #16]	; (610 <_i2c_m_sync_init+0x20>)
 5fe:	4905      	ldr	r1, [pc, #20]	; (614 <_i2c_m_sync_init+0x24>)
 600:	4b05      	ldr	r3, [pc, #20]	; (618 <_i2c_m_sync_init+0x28>)
 602:	4798      	blx	r3
	i2c_dev->hw = hw;
 604:	6125      	str	r5, [r4, #16]
	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
 606:	0029      	movs	r1, r5
 608:	0020      	movs	r0, r4
 60a:	4b04      	ldr	r3, [pc, #16]	; (61c <_i2c_m_sync_init+0x2c>)
 60c:	4798      	blx	r3
}
 60e:	bd70      	pop	{r4, r5, r6, pc}
 610:	0000050a 	.word	0x0000050a
 614:	00000e08 	.word	0x00000e08
 618:	000003d9 	.word	0x000003d9
 61c:	00000515 	.word	0x00000515

00000620 <_i2c_m_sync_enable>:
{
 620:	b570      	push	{r4, r5, r6, lr}
 622:	0004      	movs	r4, r0
	ASSERT(i2c_dev);
 624:	4d1a      	ldr	r5, [pc, #104]	; (690 <_i2c_m_sync_enable+0x70>)
 626:	1e43      	subs	r3, r0, #1
 628:	4198      	sbcs	r0, r3
 62a:	b2c0      	uxtb	r0, r0
 62c:	4a19      	ldr	r2, [pc, #100]	; (694 <_i2c_m_sync_enable+0x74>)
 62e:	0029      	movs	r1, r5
 630:	4e19      	ldr	r6, [pc, #100]	; (698 <_i2c_m_sync_enable+0x78>)
 632:	47b0      	blx	r6
	return _i2c_m_enable_implementation(i2c_dev->hw);
 634:	6924      	ldr	r4, [r4, #16]
	ASSERT(hw);
 636:	0020      	movs	r0, r4
 638:	1e43      	subs	r3, r0, #1
 63a:	4198      	sbcs	r0, r3
 63c:	b2c0      	uxtb	r0, r0
 63e:	4a17      	ldr	r2, [pc, #92]	; (69c <_i2c_m_sync_enable+0x7c>)
 640:	0029      	movs	r1, r5
 642:	47b0      	blx	r6
	((Sercom *)hw)->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
 644:	6823      	ldr	r3, [r4, #0]
 646:	2202      	movs	r2, #2
 648:	4313      	orrs	r3, r2
 64a:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 64c:	3201      	adds	r2, #1
 64e:	69e3      	ldr	r3, [r4, #28]
 650:	421a      	tst	r2, r3
 652:	d1fc      	bne.n	64e <_i2c_m_sync_enable+0x2e>
 654:	2504      	movs	r5, #4
 656:	2204      	movs	r2, #4
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_BUSSTATE_bf(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
 658:	2003      	movs	r0, #3
}

static inline void hri_sercomi2cm_clear_STATUS_reg(const void *const hw, hri_sercomi2cm_status_reg_t mask)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
 65a:	2610      	movs	r6, #16
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 65c:	4910      	ldr	r1, [pc, #64]	; (6a0 <_i2c_m_sync_enable+0x80>)
 65e:	69e3      	ldr	r3, [r4, #28]
 660:	421a      	tst	r2, r3
 662:	d1fc      	bne.n	65e <_i2c_m_sync_enable+0x3e>
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
 664:	8b63      	ldrh	r3, [r4, #26]
 666:	091b      	lsrs	r3, r3, #4
	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
 668:	4003      	ands	r3, r0
 66a:	2b01      	cmp	r3, #1
 66c:	d00a      	beq.n	684 <_i2c_m_sync_enable+0x64>
 66e:	3901      	subs	r1, #1
		if (timeout <= 0) {
 670:	2900      	cmp	r1, #0
 672:	d1f4      	bne.n	65e <_i2c_m_sync_enable+0x3e>
 674:	3d01      	subs	r5, #1
			if (--timeout_attempt)
 676:	2d00      	cmp	r5, #0
 678:	d006      	beq.n	688 <_i2c_m_sync_enable+0x68>
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
 67a:	8366      	strh	r6, [r4, #26]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 67c:	69e3      	ldr	r3, [r4, #28]
 67e:	421a      	tst	r2, r3
 680:	d1fc      	bne.n	67c <_i2c_m_sync_enable+0x5c>
 682:	e7eb      	b.n	65c <_i2c_m_sync_enable+0x3c>
	return ERR_NONE;
 684:	2000      	movs	r0, #0
}
 686:	bd70      	pop	{r4, r5, r6, pc}
				return I2C_ERR_BUSY;
 688:	2006      	movs	r0, #6
 68a:	4240      	negs	r0, r0
	return _i2c_m_enable_implementation(i2c_dev->hw);
 68c:	e7fb      	b.n	686 <_i2c_m_sync_enable+0x66>
 68e:	46c0      	nop			; (mov r8, r8)
 690:	00000e08 	.word	0x00000e08
 694:	00000527 	.word	0x00000527
 698:	000003d9 	.word	0x000003d9
 69c:	000005f7 	.word	0x000005f7
 6a0:	0000ffff 	.word	0x0000ffff

000006a4 <_i2c_m_sync_transfer>:
{
 6a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 6a6:	46de      	mov	lr, fp
 6a8:	4657      	mov	r7, sl
 6aa:	464e      	mov	r6, r9
 6ac:	4645      	mov	r5, r8
 6ae:	b5e0      	push	{r5, r6, r7, lr}
 6b0:	b083      	sub	sp, #12
 6b2:	0005      	movs	r5, r0
 6b4:	4688      	mov	r8, r1
	void *   hw = i2c_dev->hw;
 6b6:	6904      	ldr	r4, [r0, #16]
	ASSERT(i2c_dev);
 6b8:	0006      	movs	r6, r0
 6ba:	1e73      	subs	r3, r6, #1
 6bc:	419e      	sbcs	r6, r3
 6be:	b2f3      	uxtb	r3, r6
 6c0:	9301      	str	r3, [sp, #4]
 6c2:	4fb3      	ldr	r7, [pc, #716]	; (990 <STACK_SIZE+0x190>)
 6c4:	4ab3      	ldr	r2, [pc, #716]	; (994 <STACK_SIZE+0x194>)
 6c6:	0039      	movs	r1, r7
 6c8:	0018      	movs	r0, r3
 6ca:	4eb3      	ldr	r6, [pc, #716]	; (998 <STACK_SIZE+0x198>)
 6cc:	47b0      	blx	r6
	ASSERT(i2c_dev->hw);
 6ce:	6928      	ldr	r0, [r5, #16]
 6d0:	1e43      	subs	r3, r0, #1
 6d2:	4198      	sbcs	r0, r3
 6d4:	b2c0      	uxtb	r0, r0
 6d6:	4ab1      	ldr	r2, [pc, #708]	; (99c <STACK_SIZE+0x19c>)
 6d8:	0039      	movs	r1, r7
 6da:	47b0      	blx	r6
	ASSERT(msg);
 6dc:	4640      	mov	r0, r8
 6de:	1e43      	subs	r3, r0, #1
 6e0:	4198      	sbcs	r0, r3
 6e2:	b2c0      	uxtb	r0, r0
 6e4:	4aae      	ldr	r2, [pc, #696]	; (9a0 <STACK_SIZE+0x1a0>)
 6e6:	0039      	movs	r1, r7
 6e8:	47b0      	blx	r6
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
 6ea:	886b      	ldrh	r3, [r5, #2]
 6ec:	05db      	lsls	r3, r3, #23
 6ee:	d500      	bpl.n	6f2 <_i2c_m_sync_transfer+0x4e>
 6f0:	e225      	b.n	b3e <STACK_SIZE+0x33e>
	msg->flags |= I2C_M_BUSY;
 6f2:	4643      	mov	r3, r8
 6f4:	885a      	ldrh	r2, [r3, #2]
 6f6:	2380      	movs	r3, #128	; 0x80
 6f8:	005b      	lsls	r3, r3, #1
 6fa:	431a      	orrs	r2, r3
 6fc:	4641      	mov	r1, r8
 6fe:	804a      	strh	r2, [r1, #2]
	i2c_dev->service.msg = *msg;
 700:	002a      	movs	r2, r5
 702:	c9c1      	ldmia	r1!, {r0, r6, r7}
 704:	c2c1      	stmia	r2!, {r0, r6, r7}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
 706:	6862      	ldr	r2, [r4, #4]
 708:	4313      	orrs	r3, r2
 70a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 70c:	2204      	movs	r2, #4
 70e:	69e3      	ldr	r3, [r4, #28]
 710:	421a      	tst	r2, r3
 712:	d1fc      	bne.n	70e <_i2c_m_sync_transfer+0x6a>
	void *             hw    = i2c_dev->hw;
 714:	692f      	ldr	r7, [r5, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
 716:	683b      	ldr	r3, [r7, #0]
 718:	4699      	mov	r9, r3
	ASSERT(i2c_dev);
 71a:	4aa2      	ldr	r2, [pc, #648]	; (9a4 <STACK_SIZE+0x1a4>)
 71c:	499c      	ldr	r1, [pc, #624]	; (990 <STACK_SIZE+0x190>)
 71e:	9801      	ldr	r0, [sp, #4]
 720:	4b9d      	ldr	r3, [pc, #628]	; (998 <STACK_SIZE+0x198>)
 722:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
 724:	686b      	ldr	r3, [r5, #4]
 726:	2b01      	cmp	r3, #1
 728:	d05a      	beq.n	7e0 <_i2c_m_sync_transfer+0x13c>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
 72a:	687b      	ldr	r3, [r7, #4]
 72c:	4a9e      	ldr	r2, [pc, #632]	; (9a8 <STACK_SIZE+0x1a8>)
 72e:	4013      	ands	r3, r2
 730:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 732:	2204      	movs	r2, #4
 734:	69fb      	ldr	r3, [r7, #28]
 736:	421a      	tst	r2, r3
 738:	d1fc      	bne.n	734 <_i2c_m_sync_transfer+0x90>
	if (msg->addr & I2C_M_TEN) {
 73a:	882b      	ldrh	r3, [r5, #0]
 73c:	055a      	lsls	r2, r3, #21
 73e:	d55c      	bpl.n	7fa <_i2c_m_sync_transfer+0x156>
		if (msg->flags & I2C_M_RD) {
 740:	886a      	ldrh	r2, [r5, #2]
 742:	07d2      	lsls	r2, r2, #31
 744:	d504      	bpl.n	750 <_i2c_m_sync_transfer+0xac>
			msg->flags |= I2C_M_TEN;
 746:	886a      	ldrh	r2, [r5, #2]
 748:	2180      	movs	r1, #128	; 0x80
 74a:	00c9      	lsls	r1, r1, #3
 74c:	430a      	orrs	r2, r1
 74e:	806a      	strh	r2, [r5, #2]
		                              ((msg->addr & TEN_ADDR_MASK) << 1) | SERCOM_I2CM_ADDR_TENBITEN
 750:	005b      	lsls	r3, r3, #1
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
 752:	4996      	ldr	r1, [pc, #600]	; (9ac <STACK_SIZE+0x1ac>)
 754:	4019      	ands	r1, r3
 756:	2204      	movs	r2, #4
 758:	69fb      	ldr	r3, [r7, #28]
 75a:	421a      	tst	r2, r3
 75c:	d1fc      	bne.n	758 <_i2c_m_sync_transfer+0xb4>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
 75e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 760:	2280      	movs	r2, #128	; 0x80
 762:	01d2      	lsls	r2, r2, #7
 764:	401a      	ands	r2, r3
		hri_sercomi2cm_write_ADDR_reg(hw,
 766:	2380      	movs	r3, #128	; 0x80
 768:	021b      	lsls	r3, r3, #8
 76a:	4313      	orrs	r3, r2
 76c:	4319      	orrs	r1, r3
	((Sercom *)hw)->I2CM.ADDR.reg = data;
 76e:	6279      	str	r1, [r7, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 770:	2204      	movs	r2, #4
 772:	69fb      	ldr	r3, [r7, #28]
 774:	421a      	tst	r2, r3
 776:	d1fc      	bne.n	772 <_i2c_m_sync_transfer+0xce>
	void *   hw      = i2c_dev->hw;
 778:	6929      	ldr	r1, [r5, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
 77a:	7e0b      	ldrb	r3, [r1, #24]
 77c:	b2db      	uxtb	r3, r3
 77e:	4a8c      	ldr	r2, [pc, #560]	; (9b0 <STACK_SIZE+0x1b0>)
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
 780:	2003      	movs	r0, #3
 782:	4218      	tst	r0, r3
 784:	d104      	bne.n	790 <_i2c_m_sync_transfer+0xec>
 786:	7e0b      	ldrb	r3, [r1, #24]
 788:	b2db      	uxtb	r3, r3
 78a:	3a01      	subs	r2, #1
		if (timeout-- == 0) {
 78c:	2a00      	cmp	r2, #0
 78e:	d1f8      	bne.n	782 <_i2c_m_sync_transfer+0xde>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
 790:	683e      	ldr	r6, [r7, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 792:	2104      	movs	r1, #4
 794:	69fa      	ldr	r2, [r7, #28]
 796:	4211      	tst	r1, r2
 798:	d1fc      	bne.n	794 <_i2c_m_sync_transfer+0xf0>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
 79a:	8b7a      	ldrh	r2, [r7, #26]
 79c:	b292      	uxth	r2, r2
	if (flags & MB_FLAG) {
 79e:	07d9      	lsls	r1, r3, #31
 7a0:	d400      	bmi.n	7a4 <_i2c_m_sync_transfer+0x100>
 7a2:	e0a0      	b.n	8e6 <STACK_SIZE+0xe6>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
 7a4:	0793      	lsls	r3, r2, #30
 7a6:	d53e      	bpl.n	826 <STACK_SIZE+0x26>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
 7a8:	2301      	movs	r3, #1
 7aa:	763b      	strb	r3, [r7, #24]
			msg->flags |= I2C_M_FAIL;
 7ac:	886b      	ldrh	r3, [r5, #2]
 7ae:	2180      	movs	r1, #128	; 0x80
 7b0:	0149      	lsls	r1, r1, #5
 7b2:	430b      	orrs	r3, r1
 7b4:	806b      	strh	r3, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
 7b6:	886b      	ldrh	r3, [r5, #2]
 7b8:	497e      	ldr	r1, [pc, #504]	; (9b4 <STACK_SIZE+0x1b4>)
 7ba:	400b      	ands	r3, r1
 7bc:	806b      	strh	r3, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
 7be:	2001      	movs	r0, #1
 7c0:	0003      	movs	r3, r0
 7c2:	4013      	ands	r3, r2
			return I2C_ERR_BAD_ADDRESS;
 7c4:	4258      	negs	r0, r3
 7c6:	4158      	adcs	r0, r3
 7c8:	3805      	subs	r0, #5
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
 7ca:	886b      	ldrh	r3, [r5, #2]
 7cc:	4a79      	ldr	r2, [pc, #484]	; (9b4 <STACK_SIZE+0x1b4>)
 7ce:	4013      	ands	r3, r2
 7d0:	806b      	strh	r3, [r5, #2]
}
 7d2:	b003      	add	sp, #12
 7d4:	bc3c      	pop	{r2, r3, r4, r5}
 7d6:	4690      	mov	r8, r2
 7d8:	4699      	mov	r9, r3
 7da:	46a2      	mov	sl, r4
 7dc:	46ab      	mov	fp, r5
 7de:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (msg->len == 1 && sclsm) {
 7e0:	464b      	mov	r3, r9
 7e2:	011b      	lsls	r3, r3, #4
 7e4:	d5a1      	bpl.n	72a <_i2c_m_sync_transfer+0x86>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
 7e6:	687a      	ldr	r2, [r7, #4]
 7e8:	2380      	movs	r3, #128	; 0x80
 7ea:	02db      	lsls	r3, r3, #11
 7ec:	4313      	orrs	r3, r2
 7ee:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 7f0:	2204      	movs	r2, #4
 7f2:	69fb      	ldr	r3, [r7, #28]
 7f4:	421a      	tst	r2, r3
 7f6:	d1fc      	bne.n	7f2 <_i2c_m_sync_transfer+0x14e>
 7f8:	e79f      	b.n	73a <_i2c_m_sync_transfer+0x96>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
 7fa:	886a      	ldrh	r2, [r5, #2]
 7fc:	005b      	lsls	r3, r3, #1
 7fe:	21ff      	movs	r1, #255	; 0xff
 800:	400b      	ands	r3, r1
 802:	39fe      	subs	r1, #254	; 0xfe
 804:	4011      	ands	r1, r2
 806:	4319      	orrs	r1, r3
 808:	2204      	movs	r2, #4
 80a:	69fb      	ldr	r3, [r7, #28]
 80c:	421a      	tst	r2, r3
 80e:	d1fc      	bne.n	80a <STACK_SIZE+0xa>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
 810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
 812:	2280      	movs	r2, #128	; 0x80
 814:	01d2      	lsls	r2, r2, #7
 816:	4013      	ands	r3, r2
		hri_sercomi2cm_write_ADDR_reg(hw,
 818:	430b      	orrs	r3, r1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
 81a:	627b      	str	r3, [r7, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 81c:	2204      	movs	r2, #4
 81e:	69fb      	ldr	r3, [r7, #28]
 820:	421a      	tst	r2, r3
 822:	d1fc      	bne.n	81e <STACK_SIZE+0x1e>
 824:	e7a8      	b.n	778 <_i2c_m_sync_transfer+0xd4>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
 826:	0753      	lsls	r3, r2, #29
 828:	d41b      	bmi.n	862 <STACK_SIZE+0x62>
			if (msg->flags & I2C_M_TEN) {
 82a:	886b      	ldrh	r3, [r5, #2]
 82c:	055b      	lsls	r3, r3, #21
 82e:	d535      	bpl.n	89c <STACK_SIZE+0x9c>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
 830:	882b      	ldrh	r3, [r5, #0]
 832:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
 834:	2106      	movs	r1, #6
 836:	4019      	ands	r1, r3
 838:	2204      	movs	r2, #4
 83a:	69fb      	ldr	r3, [r7, #28]
 83c:	421a      	tst	r2, r3
 83e:	d1fc      	bne.n	83a <STACK_SIZE+0x3a>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
 840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 842:	2280      	movs	r2, #128	; 0x80
 844:	01d2      	lsls	r2, r2, #7
 846:	4013      	ands	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
 848:	22f1      	movs	r2, #241	; 0xf1
 84a:	4313      	orrs	r3, r2
 84c:	430b      	orrs	r3, r1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
 84e:	627b      	str	r3, [r7, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 850:	3aed      	subs	r2, #237	; 0xed
 852:	69fb      	ldr	r3, [r7, #28]
 854:	421a      	tst	r2, r3
 856:	d1fc      	bne.n	852 <STACK_SIZE+0x52>
				msg->flags &= ~I2C_M_TEN;
 858:	886b      	ldrh	r3, [r5, #2]
 85a:	4a57      	ldr	r2, [pc, #348]	; (9b8 <STACK_SIZE+0x1b8>)
 85c:	4013      	ands	r3, r2
 85e:	806b      	strh	r3, [r5, #2]
 860:	e066      	b.n	930 <STACK_SIZE+0x130>
				if (msg->len > 0) {
 862:	686b      	ldr	r3, [r5, #4]
 864:	2b00      	cmp	r3, #0
 866:	dd04      	ble.n	872 <STACK_SIZE+0x72>
					msg->flags |= I2C_M_FAIL;
 868:	886b      	ldrh	r3, [r5, #2]
 86a:	2280      	movs	r2, #128	; 0x80
 86c:	0152      	lsls	r2, r2, #5
 86e:	4313      	orrs	r3, r2
 870:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
 872:	886b      	ldrh	r3, [r5, #2]
 874:	b21b      	sxth	r3, r3
 876:	2b00      	cmp	r3, #0
 878:	db06      	blt.n	888 <STACK_SIZE+0x88>
				msg->flags &= ~I2C_M_BUSY;
 87a:	886b      	ldrh	r3, [r5, #2]
 87c:	4a4d      	ldr	r2, [pc, #308]	; (9b4 <STACK_SIZE+0x1b4>)
 87e:	4013      	ands	r3, r2
 880:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
 882:	2002      	movs	r0, #2
 884:	4240      	negs	r0, r0
 886:	e7a0      	b.n	7ca <_i2c_m_sync_transfer+0x126>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
 888:	687a      	ldr	r2, [r7, #4]
 88a:	23c0      	movs	r3, #192	; 0xc0
 88c:	029b      	lsls	r3, r3, #10
 88e:	4313      	orrs	r3, r2
 890:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 892:	2304      	movs	r3, #4
 894:	69fa      	ldr	r2, [r7, #28]
 896:	4213      	tst	r3, r2
 898:	d1fc      	bne.n	894 <STACK_SIZE+0x94>
 89a:	e7ee      	b.n	87a <STACK_SIZE+0x7a>
			if (msg->len == 0) {
 89c:	686b      	ldr	r3, [r5, #4]
 89e:	2b00      	cmp	r3, #0
 8a0:	d112      	bne.n	8c8 <STACK_SIZE+0xc8>
				if (msg->flags & I2C_M_STOP) {
 8a2:	886b      	ldrh	r3, [r5, #2]
 8a4:	b21b      	sxth	r3, r3
 8a6:	2b00      	cmp	r3, #0
 8a8:	db04      	blt.n	8b4 <STACK_SIZE+0xb4>
				msg->flags &= ~I2C_M_BUSY;
 8aa:	886b      	ldrh	r3, [r5, #2]
 8ac:	4a41      	ldr	r2, [pc, #260]	; (9b4 <STACK_SIZE+0x1b4>)
 8ae:	4013      	ands	r3, r2
 8b0:	806b      	strh	r3, [r5, #2]
 8b2:	e03d      	b.n	930 <STACK_SIZE+0x130>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
 8b4:	687a      	ldr	r2, [r7, #4]
 8b6:	23c0      	movs	r3, #192	; 0xc0
 8b8:	029b      	lsls	r3, r3, #10
 8ba:	4313      	orrs	r3, r2
 8bc:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 8be:	2204      	movs	r2, #4
 8c0:	69fb      	ldr	r3, [r7, #28]
 8c2:	421a      	tst	r2, r3
 8c4:	d1fc      	bne.n	8c0 <STACK_SIZE+0xc0>
 8c6:	e7f0      	b.n	8aa <STACK_SIZE+0xaa>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
 8c8:	68ab      	ldr	r3, [r5, #8]
 8ca:	781a      	ldrb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
 8cc:	2328      	movs	r3, #40	; 0x28
 8ce:	54fa      	strb	r2, [r7, r3]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 8d0:	2204      	movs	r2, #4
 8d2:	69fb      	ldr	r3, [r7, #28]
 8d4:	421a      	tst	r2, r3
 8d6:	d1fc      	bne.n	8d2 <STACK_SIZE+0xd2>
				msg->buffer++;
 8d8:	68ab      	ldr	r3, [r5, #8]
 8da:	3301      	adds	r3, #1
 8dc:	60ab      	str	r3, [r5, #8]
				msg->len--;
 8de:	686b      	ldr	r3, [r5, #4]
 8e0:	3b01      	subs	r3, #1
 8e2:	606b      	str	r3, [r5, #4]
 8e4:	e024      	b.n	930 <STACK_SIZE+0x130>
	} else if (flags & SB_FLAG) {
 8e6:	079b      	lsls	r3, r3, #30
 8e8:	d522      	bpl.n	930 <STACK_SIZE+0x130>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
 8ea:	686b      	ldr	r3, [r5, #4]
 8ec:	2b00      	cmp	r3, #0
 8ee:	d040      	beq.n	972 <STACK_SIZE+0x172>
 8f0:	0752      	lsls	r2, r2, #29
 8f2:	d43e      	bmi.n	972 <STACK_SIZE+0x172>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
 8f4:	0136      	lsls	r6, r6, #4
 8f6:	0ff6      	lsrs	r6, r6, #31
			msg->len--;
 8f8:	3b01      	subs	r3, #1
 8fa:	606b      	str	r3, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
 8fc:	2b00      	cmp	r3, #0
 8fe:	d000      	beq.n	902 <STACK_SIZE+0x102>
 900:	e120      	b.n	b44 <STACK_SIZE+0x344>
 902:	2e00      	cmp	r6, #0
 904:	d100      	bne.n	908 <STACK_SIZE+0x108>
 906:	e123      	b.n	b50 <STACK_SIZE+0x350>
				if (msg->flags & I2C_M_STOP) {
 908:	886b      	ldrh	r3, [r5, #2]
 90a:	b21b      	sxth	r3, r3
 90c:	2b00      	cmp	r3, #0
 90e:	db1d      	blt.n	94c <STACK_SIZE+0x14c>
				msg->flags &= ~I2C_M_BUSY;
 910:	886b      	ldrh	r3, [r5, #2]
 912:	4a28      	ldr	r2, [pc, #160]	; (9b4 <STACK_SIZE+0x1b4>)
 914:	4013      	ands	r3, r2
 916:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
 918:	68a9      	ldr	r1, [r5, #8]
 91a:	1c4b      	adds	r3, r1, #1
 91c:	60ab      	str	r3, [r5, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 91e:	2204      	movs	r2, #4
 920:	69fb      	ldr	r3, [r7, #28]
 922:	421a      	tst	r2, r3
 924:	d1fc      	bne.n	920 <STACK_SIZE+0x120>
	return ((Sercom *)hw)->I2CM.DATA.reg;
 926:	2328      	movs	r3, #40	; 0x28
 928:	5cfb      	ldrb	r3, [r7, r3]
 92a:	700b      	strb	r3, [r1, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
 92c:	2302      	movs	r3, #2
 92e:	763b      	strb	r3, [r7, #24]
			return I2C_NACK;
 930:	2600      	movs	r6, #0
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
 932:	2380      	movs	r3, #128	; 0x80
 934:	005b      	lsls	r3, r3, #1
 936:	469a      	mov	sl, r3
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
 938:	2103      	movs	r1, #3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 93a:	2204      	movs	r2, #4
	if (flags & MB_FLAG) {
 93c:	3bff      	subs	r3, #255	; 0xff
 93e:	469c      	mov	ip, r3
	} else if (flags & SB_FLAG) {
 940:	3301      	adds	r3, #1
 942:	4699      	mov	r9, r3
	return ((Sercom *)hw)->I2CM.DATA.reg;
 944:	3326      	adds	r3, #38	; 0x26
 946:	469b      	mov	fp, r3
 948:	9601      	str	r6, [sp, #4]
 94a:	e0c3      	b.n	ad4 <STACK_SIZE+0x2d4>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
 94c:	687b      	ldr	r3, [r7, #4]
 94e:	4a19      	ldr	r2, [pc, #100]	; (9b4 <STACK_SIZE+0x1b4>)
 950:	4013      	ands	r3, r2
 952:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 954:	3206      	adds	r2, #6
 956:	32ff      	adds	r2, #255	; 0xff
 958:	69fb      	ldr	r3, [r7, #28]
 95a:	421a      	tst	r2, r3
 95c:	d1fc      	bne.n	958 <STACK_SIZE+0x158>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
 95e:	687a      	ldr	r2, [r7, #4]
 960:	23c0      	movs	r3, #192	; 0xc0
 962:	029b      	lsls	r3, r3, #10
 964:	4313      	orrs	r3, r2
 966:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 968:	2204      	movs	r2, #4
 96a:	69fb      	ldr	r3, [r7, #28]
 96c:	421a      	tst	r2, r3
 96e:	d1fc      	bne.n	96a <STACK_SIZE+0x16a>
 970:	e7ce      	b.n	910 <STACK_SIZE+0x110>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
 972:	2302      	movs	r3, #2
 974:	763b      	strb	r3, [r7, #24]
			return I2C_NACK;
 976:	2002      	movs	r0, #2
 978:	4240      	negs	r0, r0
 97a:	e726      	b.n	7ca <_i2c_m_sync_transfer+0x126>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
 97c:	6862      	ldr	r2, [r4, #4]
 97e:	23c0      	movs	r3, #192	; 0xc0
 980:	029b      	lsls	r3, r3, #10
 982:	4313      	orrs	r3, r2
 984:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 986:	2204      	movs	r2, #4
 988:	69e3      	ldr	r3, [r4, #28]
 98a:	421a      	tst	r2, r3
 98c:	d1fc      	bne.n	988 <STACK_SIZE+0x188>
 98e:	e0b6      	b.n	afe <STACK_SIZE+0x2fe>
 990:	00000e08 	.word	0x00000e08
 994:	000005c2 	.word	0x000005c2
 998:	000003d9 	.word	0x000003d9
 99c:	000005c3 	.word	0x000005c3
 9a0:	000005c4 	.word	0x000005c4
 9a4:	00000597 	.word	0x00000597
 9a8:	fffbffff 	.word	0xfffbffff
 9ac:	000007fe 	.word	0x000007fe
 9b0:	0000ffff 	.word	0x0000ffff
 9b4:	fffffeff 	.word	0xfffffeff
 9b8:	fffffbff 	.word	0xfffffbff
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
 9bc:	4202      	tst	r2, r0
 9be:	d11b      	bne.n	9f8 <STACK_SIZE+0x1f8>
			if (msg->flags & I2C_M_TEN) {
 9c0:	886b      	ldrh	r3, [r5, #2]
 9c2:	055b      	lsls	r3, r3, #21
 9c4:	d535      	bpl.n	a32 <STACK_SIZE+0x232>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
 9c6:	882b      	ldrh	r3, [r5, #0]
 9c8:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
 9ca:	2006      	movs	r0, #6
 9cc:	4018      	ands	r0, r3
 9ce:	69e3      	ldr	r3, [r4, #28]
 9d0:	421a      	tst	r2, r3
 9d2:	d1fc      	bne.n	9ce <STACK_SIZE+0x1ce>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
 9d4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 9d6:	2680      	movs	r6, #128	; 0x80
 9d8:	01f6      	lsls	r6, r6, #7
 9da:	4033      	ands	r3, r6
				hri_sercomi2cm_write_ADDR_reg(hw,
 9dc:	26f1      	movs	r6, #241	; 0xf1
 9de:	4333      	orrs	r3, r6
 9e0:	4303      	orrs	r3, r0
	((Sercom *)hw)->I2CM.ADDR.reg = data;
 9e2:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 9e4:	69e3      	ldr	r3, [r4, #28]
 9e6:	421a      	tst	r2, r3
 9e8:	d1fc      	bne.n	9e4 <STACK_SIZE+0x1e4>
				msg->flags &= ~I2C_M_TEN;
 9ea:	886b      	ldrh	r3, [r5, #2]
 9ec:	4878      	ldr	r0, [pc, #480]	; (bd0 <STACK_SIZE+0x3d0>)
 9ee:	4003      	ands	r3, r0
 9f0:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
 9f2:	2300      	movs	r3, #0
 9f4:	9301      	str	r3, [sp, #4]
 9f6:	e06d      	b.n	ad4 <STACK_SIZE+0x2d4>
				if (msg->len > 0) {
 9f8:	686b      	ldr	r3, [r5, #4]
 9fa:	2b00      	cmp	r3, #0
 9fc:	dd04      	ble.n	a08 <STACK_SIZE+0x208>
					msg->flags |= I2C_M_FAIL;
 9fe:	886b      	ldrh	r3, [r5, #2]
 a00:	2080      	movs	r0, #128	; 0x80
 a02:	0140      	lsls	r0, r0, #5
 a04:	4303      	orrs	r3, r0
 a06:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
 a08:	886b      	ldrh	r3, [r5, #2]
 a0a:	b21b      	sxth	r3, r3
 a0c:	2b00      	cmp	r3, #0
 a0e:	db07      	blt.n	a20 <STACK_SIZE+0x220>
				msg->flags &= ~I2C_M_BUSY;
 a10:	886b      	ldrh	r3, [r5, #2]
 a12:	4870      	ldr	r0, [pc, #448]	; (bd4 <STACK_SIZE+0x3d4>)
 a14:	4003      	ands	r3, r0
 a16:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
 a18:	2302      	movs	r3, #2
 a1a:	425b      	negs	r3, r3
 a1c:	9301      	str	r3, [sp, #4]
 a1e:	e059      	b.n	ad4 <STACK_SIZE+0x2d4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
 a20:	6860      	ldr	r0, [r4, #4]
 a22:	23c0      	movs	r3, #192	; 0xc0
 a24:	029b      	lsls	r3, r3, #10
 a26:	4303      	orrs	r3, r0
 a28:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 a2a:	69e3      	ldr	r3, [r4, #28]
 a2c:	421a      	tst	r2, r3
 a2e:	d1fc      	bne.n	a2a <STACK_SIZE+0x22a>
 a30:	e7ee      	b.n	a10 <STACK_SIZE+0x210>
			if (msg->len == 0) {
 a32:	686b      	ldr	r3, [r5, #4]
 a34:	2b00      	cmp	r3, #0
 a36:	d113      	bne.n	a60 <STACK_SIZE+0x260>
				if (msg->flags & I2C_M_STOP) {
 a38:	886b      	ldrh	r3, [r5, #2]
 a3a:	b21b      	sxth	r3, r3
 a3c:	2b00      	cmp	r3, #0
 a3e:	db06      	blt.n	a4e <STACK_SIZE+0x24e>
				msg->flags &= ~I2C_M_BUSY;
 a40:	886b      	ldrh	r3, [r5, #2]
 a42:	4864      	ldr	r0, [pc, #400]	; (bd4 <STACK_SIZE+0x3d4>)
 a44:	4003      	ands	r3, r0
 a46:	806b      	strh	r3, [r5, #2]
			return I2C_OK;
 a48:	2300      	movs	r3, #0
 a4a:	9301      	str	r3, [sp, #4]
 a4c:	e042      	b.n	ad4 <STACK_SIZE+0x2d4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
 a4e:	6860      	ldr	r0, [r4, #4]
 a50:	23c0      	movs	r3, #192	; 0xc0
 a52:	029b      	lsls	r3, r3, #10
 a54:	4303      	orrs	r3, r0
 a56:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 a58:	69e3      	ldr	r3, [r4, #28]
 a5a:	421a      	tst	r2, r3
 a5c:	d1fc      	bne.n	a58 <STACK_SIZE+0x258>
 a5e:	e7ef      	b.n	a40 <STACK_SIZE+0x240>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
 a60:	68ab      	ldr	r3, [r5, #8]
 a62:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
 a64:	4658      	mov	r0, fp
 a66:	5423      	strb	r3, [r4, r0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 a68:	69e3      	ldr	r3, [r4, #28]
 a6a:	421a      	tst	r2, r3
 a6c:	d1fc      	bne.n	a68 <STACK_SIZE+0x268>
				msg->buffer++;
 a6e:	68ab      	ldr	r3, [r5, #8]
 a70:	3301      	adds	r3, #1
 a72:	60ab      	str	r3, [r5, #8]
				msg->len--;
 a74:	686b      	ldr	r3, [r5, #4]
 a76:	3b01      	subs	r3, #1
 a78:	606b      	str	r3, [r5, #4]
			return I2C_OK;
 a7a:	2300      	movs	r3, #0
 a7c:	9301      	str	r3, [sp, #4]
 a7e:	e029      	b.n	ad4 <STACK_SIZE+0x2d4>
	return I2C_OK;
 a80:	2600      	movs	r6, #0
 a82:	9601      	str	r6, [sp, #4]
	} else if (flags & SB_FLAG) {
 a84:	464e      	mov	r6, r9
 a86:	421e      	tst	r6, r3
 a88:	d024      	beq.n	ad4 <STACK_SIZE+0x2d4>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
 a8a:	686b      	ldr	r3, [r5, #4]
 a8c:	2b00      	cmp	r3, #0
 a8e:	d04d      	beq.n	b2c <STACK_SIZE+0x32c>
 a90:	4202      	tst	r2, r0
 a92:	d14b      	bne.n	b2c <STACK_SIZE+0x32c>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
 a94:	0eff      	lsrs	r7, r7, #27
 a96:	4660      	mov	r0, ip
 a98:	4007      	ands	r7, r0
			msg->len--;
 a9a:	3b01      	subs	r3, #1
 a9c:	606b      	str	r3, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
 a9e:	2b00      	cmp	r3, #0
 aa0:	d000      	beq.n	aa4 <STACK_SIZE+0x2a4>
 aa2:	e082      	b.n	baa <STACK_SIZE+0x3aa>
 aa4:	2f00      	cmp	r7, #0
 aa6:	d100      	bne.n	aaa <STACK_SIZE+0x2aa>
 aa8:	e085      	b.n	bb6 <STACK_SIZE+0x3b6>
				if (msg->flags & I2C_M_STOP) {
 aaa:	886b      	ldrh	r3, [r5, #2]
 aac:	b21b      	sxth	r3, r3
 aae:	2b00      	cmp	r3, #0
 ab0:	db2c      	blt.n	b0c <STACK_SIZE+0x30c>
				msg->flags &= ~I2C_M_BUSY;
 ab2:	886b      	ldrh	r3, [r5, #2]
 ab4:	4847      	ldr	r0, [pc, #284]	; (bd4 <STACK_SIZE+0x3d4>)
 ab6:	4003      	ands	r3, r0
 ab8:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
 aba:	68a8      	ldr	r0, [r5, #8]
 abc:	1c43      	adds	r3, r0, #1
 abe:	60ab      	str	r3, [r5, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 ac0:	69e3      	ldr	r3, [r4, #28]
 ac2:	421a      	tst	r2, r3
 ac4:	d1fc      	bne.n	ac0 <STACK_SIZE+0x2c0>
	return ((Sercom *)hw)->I2CM.DATA.reg;
 ac6:	465b      	mov	r3, fp
 ac8:	5ce3      	ldrb	r3, [r4, r3]
 aca:	7003      	strb	r3, [r0, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
 acc:	464b      	mov	r3, r9
 ace:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
 ad0:	2300      	movs	r3, #0
 ad2:	9301      	str	r3, [sp, #4]
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
 ad4:	886b      	ldrh	r3, [r5, #2]
 ad6:	4650      	mov	r0, sl
 ad8:	4203      	tst	r3, r0
 ada:	d02d      	beq.n	b38 <STACK_SIZE+0x338>
	void *   hw      = i2c_dev->hw;
 adc:	692e      	ldr	r6, [r5, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
 ade:	7e33      	ldrb	r3, [r6, #24]
 ae0:	b2db      	uxtb	r3, r3
 ae2:	483d      	ldr	r0, [pc, #244]	; (bd8 <STACK_SIZE+0x3d8>)
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
 ae4:	4219      	tst	r1, r3
 ae6:	d141      	bne.n	b6c <STACK_SIZE+0x36c>
 ae8:	7e33      	ldrb	r3, [r6, #24]
 aea:	b2db      	uxtb	r3, r3
 aec:	3801      	subs	r0, #1
		if (timeout-- == 0) {
 aee:	2800      	cmp	r0, #0
 af0:	d1f8      	bne.n	ae4 <STACK_SIZE+0x2e4>
			if (msg->flags & I2C_M_STOP) {
 af2:	4643      	mov	r3, r8
 af4:	885b      	ldrh	r3, [r3, #2]
 af6:	b21b      	sxth	r3, r3
 af8:	2b00      	cmp	r3, #0
 afa:	da00      	bge.n	afe <STACK_SIZE+0x2fe>
 afc:	e73e      	b.n	97c <STACK_SIZE+0x17c>
			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
 afe:	886b      	ldrh	r3, [r5, #2]
 b00:	4a34      	ldr	r2, [pc, #208]	; (bd4 <STACK_SIZE+0x3d4>)
 b02:	4013      	ands	r3, r2
 b04:	806b      	strh	r3, [r5, #2]
			return I2C_ERR_BUS;
 b06:	2005      	movs	r0, #5
 b08:	4240      	negs	r0, r0
			return ret;
 b0a:	e662      	b.n	7d2 <_i2c_m_sync_transfer+0x12e>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
 b0c:	6863      	ldr	r3, [r4, #4]
 b0e:	4831      	ldr	r0, [pc, #196]	; (bd4 <STACK_SIZE+0x3d4>)
 b10:	4003      	ands	r3, r0
 b12:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 b14:	69e3      	ldr	r3, [r4, #28]
 b16:	421a      	tst	r2, r3
 b18:	d1fc      	bne.n	b14 <STACK_SIZE+0x314>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
 b1a:	6860      	ldr	r0, [r4, #4]
 b1c:	23c0      	movs	r3, #192	; 0xc0
 b1e:	029b      	lsls	r3, r3, #10
 b20:	4303      	orrs	r3, r0
 b22:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 b24:	69e3      	ldr	r3, [r4, #28]
 b26:	421a      	tst	r2, r3
 b28:	d1fc      	bne.n	b24 <STACK_SIZE+0x324>
 b2a:	e7c2      	b.n	ab2 <STACK_SIZE+0x2b2>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
 b2c:	464b      	mov	r3, r9
 b2e:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
 b30:	2302      	movs	r3, #2
 b32:	425b      	negs	r3, r3
 b34:	9301      	str	r3, [sp, #4]
 b36:	e7cd      	b.n	ad4 <STACK_SIZE+0x2d4>
 b38:	9e01      	ldr	r6, [sp, #4]
 b3a:	0030      	movs	r0, r6
 b3c:	e649      	b.n	7d2 <_i2c_m_sync_transfer+0x12e>
		return I2C_ERR_BUSY;
 b3e:	2006      	movs	r0, #6
 b40:	4240      	negs	r0, r0
 b42:	e646      	b.n	7d2 <_i2c_m_sync_transfer+0x12e>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
 b44:	2b01      	cmp	r3, #1
 b46:	d000      	beq.n	b4a <STACK_SIZE+0x34a>
 b48:	e6e6      	b.n	918 <STACK_SIZE+0x118>
 b4a:	2e00      	cmp	r6, #0
 b4c:	d100      	bne.n	b50 <STACK_SIZE+0x350>
 b4e:	e6e3      	b.n	918 <STACK_SIZE+0x118>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
 b50:	687a      	ldr	r2, [r7, #4]
 b52:	2380      	movs	r3, #128	; 0x80
 b54:	02db      	lsls	r3, r3, #11
 b56:	4313      	orrs	r3, r2
 b58:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 b5a:	2204      	movs	r2, #4
 b5c:	69fb      	ldr	r3, [r7, #28]
 b5e:	421a      	tst	r2, r3
 b60:	d1fc      	bne.n	b5c <STACK_SIZE+0x35c>
			if (msg->len == 0) {
 b62:	686b      	ldr	r3, [r5, #4]
 b64:	2b00      	cmp	r3, #0
 b66:	d100      	bne.n	b6a <STACK_SIZE+0x36a>
 b68:	e6ce      	b.n	908 <STACK_SIZE+0x108>
 b6a:	e6d5      	b.n	918 <STACK_SIZE+0x118>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
 b6c:	6827      	ldr	r7, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 b6e:	69e0      	ldr	r0, [r4, #28]
 b70:	4202      	tst	r2, r0
 b72:	d1fc      	bne.n	b6e <STACK_SIZE+0x36e>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
 b74:	8b60      	ldrh	r0, [r4, #26]
 b76:	b280      	uxth	r0, r0
	if (flags & MB_FLAG) {
 b78:	4666      	mov	r6, ip
 b7a:	421e      	tst	r6, r3
 b7c:	d100      	bne.n	b80 <STACK_SIZE+0x380>
 b7e:	e77f      	b.n	a80 <STACK_SIZE+0x280>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
 b80:	464b      	mov	r3, r9
 b82:	4203      	tst	r3, r0
 b84:	d100      	bne.n	b88 <STACK_SIZE+0x388>
 b86:	e719      	b.n	9bc <STACK_SIZE+0x1bc>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
 b88:	7626      	strb	r6, [r4, #24]
			msg->flags |= I2C_M_FAIL;
 b8a:	886b      	ldrh	r3, [r5, #2]
 b8c:	2680      	movs	r6, #128	; 0x80
 b8e:	0176      	lsls	r6, r6, #5
 b90:	4333      	orrs	r3, r6
 b92:	806b      	strh	r3, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
 b94:	886b      	ldrh	r3, [r5, #2]
 b96:	4e0f      	ldr	r6, [pc, #60]	; (bd4 <STACK_SIZE+0x3d4>)
 b98:	4033      	ands	r3, r6
 b9a:	806b      	strh	r3, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
 b9c:	4663      	mov	r3, ip
 b9e:	4018      	ands	r0, r3
			return I2C_ERR_BAD_ADDRESS;
 ba0:	4246      	negs	r6, r0
 ba2:	4146      	adcs	r6, r0
 ba4:	1f73      	subs	r3, r6, #5
 ba6:	9301      	str	r3, [sp, #4]
 ba8:	e794      	b.n	ad4 <STACK_SIZE+0x2d4>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
 baa:	2b01      	cmp	r3, #1
 bac:	d000      	beq.n	bb0 <STACK_SIZE+0x3b0>
 bae:	e784      	b.n	aba <STACK_SIZE+0x2ba>
 bb0:	2f00      	cmp	r7, #0
 bb2:	d100      	bne.n	bb6 <STACK_SIZE+0x3b6>
 bb4:	e781      	b.n	aba <STACK_SIZE+0x2ba>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
 bb6:	6860      	ldr	r0, [r4, #4]
 bb8:	2380      	movs	r3, #128	; 0x80
 bba:	02db      	lsls	r3, r3, #11
 bbc:	4303      	orrs	r3, r0
 bbe:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
 bc0:	69e3      	ldr	r3, [r4, #28]
 bc2:	421a      	tst	r2, r3
 bc4:	d1fc      	bne.n	bc0 <STACK_SIZE+0x3c0>
			if (msg->len == 0) {
 bc6:	686b      	ldr	r3, [r5, #4]
 bc8:	2b00      	cmp	r3, #0
 bca:	d100      	bne.n	bce <STACK_SIZE+0x3ce>
 bcc:	e76d      	b.n	aaa <STACK_SIZE+0x2aa>
 bce:	e774      	b.n	aba <STACK_SIZE+0x2ba>
 bd0:	fffffbff 	.word	0xfffffbff
 bd4:	fffffeff 	.word	0xfffffeff
 bd8:	0000ffff 	.word	0x0000ffff

00000bdc <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
 bdc:	4b02      	ldr	r3, [pc, #8]	; (be8 <_delay_init+0xc>)
 bde:	4a03      	ldr	r2, [pc, #12]	; (bec <_delay_init+0x10>)
 be0:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
 be2:	2205      	movs	r2, #5
 be4:	601a      	str	r2, [r3, #0]
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
	_system_time_init(hw);
}
 be6:	4770      	bx	lr
 be8:	e000e010 	.word	0xe000e010
 bec:	00ffffff 	.word	0x00ffffff

00000bf0 <_delay_cycles>:
}
/**
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
 bf0:	b570      	push	{r4, r5, r6, lr}
	(void)hw;
	uint8_t  n   = cycles >> 24;
 bf2:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
 bf4:	1e5e      	subs	r6, r3, #1
 bf6:	b2f6      	uxtb	r6, r6
 bf8:	2b00      	cmp	r3, #0
 bfa:	d013      	beq.n	c24 <_delay_cycles+0x34>
 bfc:	0034      	movs	r4, r6
		SysTick->LOAD = 0xFFFFFF;
 bfe:	4a0e      	ldr	r2, [pc, #56]	; (c38 <_delay_cycles+0x48>)
 c00:	4d0e      	ldr	r5, [pc, #56]	; (c3c <_delay_cycles+0x4c>)
		SysTick->VAL  = 0xFFFFFF;
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
 c02:	2080      	movs	r0, #128	; 0x80
 c04:	0240      	lsls	r0, r0, #9
		SysTick->LOAD = 0xFFFFFF;
 c06:	6055      	str	r5, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
 c08:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
 c0a:	6813      	ldr	r3, [r2, #0]
 c0c:	4203      	tst	r3, r0
 c0e:	d0fc      	beq.n	c0a <_delay_cycles+0x1a>
	while (n--) {
 c10:	3c01      	subs	r4, #1
 c12:	b2e4      	uxtb	r4, r4
 c14:	2cff      	cmp	r4, #255	; 0xff
 c16:	d1f6      	bne.n	c06 <_delay_cycles+0x16>
 c18:	0633      	lsls	r3, r6, #24
 c1a:	1af6      	subs	r6, r6, r3
 c1c:	4b08      	ldr	r3, [pc, #32]	; (c40 <_delay_cycles+0x50>)
 c1e:	469c      	mov	ip, r3
 c20:	4461      	add	r1, ip
 c22:	1871      	adds	r1, r6, r1
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
 c24:	4b04      	ldr	r3, [pc, #16]	; (c38 <_delay_cycles+0x48>)
 c26:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
 c28:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
 c2a:	0019      	movs	r1, r3
 c2c:	2280      	movs	r2, #128	; 0x80
 c2e:	0252      	lsls	r2, r2, #9
 c30:	680b      	ldr	r3, [r1, #0]
 c32:	4213      	tst	r3, r2
 c34:	d0fc      	beq.n	c30 <_delay_cycles+0x40>
		;
}
 c36:	bd70      	pop	{r4, r5, r6, pc}
 c38:	e000e010 	.word	0xe000e010
 c3c:	00ffffff 	.word	0x00ffffff
 c40:	ff000001 	.word	0xff000001

00000c44 <bq25155_dev_write_reg>:
#include "driver_init.h"
#include "utils.h"

#include "hal_i2c_m_sync.h"

int32_t bq25155_dev_write_reg(struct i2c_m_sync_desc *const i2c, uint8_t reg_addr, uint8_t val) {
 c44:	b500      	push	{lr}
 c46:	b085      	sub	sp, #20
	uint8_t buf[2];
	struct _i2c_m_msg msg;

	buf[0] = reg_addr;
 c48:	ab03      	add	r3, sp, #12
 c4a:	7019      	strb	r1, [r3, #0]
	buf[1] = val;
 c4c:	705a      	strb	r2, [r3, #1]

	msg.addr = i2c->slave_addr;
 c4e:	8b82      	ldrh	r2, [r0, #28]
 c50:	4669      	mov	r1, sp
 c52:	800a      	strh	r2, [r1, #0]
	msg.len = sizeof(buf);
 c54:	2202      	movs	r2, #2
 c56:	9201      	str	r2, [sp, #4]
	msg.flags = I2C_M_STOP;
 c58:	4a03      	ldr	r2, [pc, #12]	; (c68 <bq25155_dev_write_reg+0x24>)
 c5a:	804a      	strh	r2, [r1, #2]
	msg.buffer = buf;
 c5c:	9302      	str	r3, [sp, #8]

	return i2c_m_sync_transfer(&i2c->device, &msg);
 c5e:	4b03      	ldr	r3, [pc, #12]	; (c6c <bq25155_dev_write_reg+0x28>)
 c60:	4798      	blx	r3
}
 c62:	b005      	add	sp, #20
 c64:	bd00      	pop	{pc}
 c66:	46c0      	nop			; (mov r8, r8)
 c68:	ffff8000 	.word	0xffff8000
 c6c:	000003c5 	.word	0x000003c5

00000c70 <main>:

int main(void)
{
 c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 c72:	46de      	mov	lr, fp
 c74:	4657      	mov	r7, sl
 c76:	464e      	mov	r6, r9
 c78:	4645      	mov	r5, r8
 c7a:	b5e0      	push	{r5, r6, r7, lr}
 c7c:	b083      	sub	sp, #12
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
 c7e:	4b3b      	ldr	r3, [pc, #236]	; (d6c <main+0xfc>)
 c80:	4798      	blx	r3
			uint8_t reg_id_value = 0x00; //expect 0x35 on reset (53 dec)

			int16_t address_BQ25155=0x6B;
			int16_t address_H3LIS200DL=0x18;

			i2c_m_sync_get_io_descriptor(&I2C_0, &I2C_0_io);
 c82:	4b3b      	ldr	r3, [pc, #236]	; (d70 <main+0x100>)
 c84:	469b      	mov	fp, r3
			uint8_t reg_id_value = 0x00; //expect 0x35 on reset (53 dec)
 c86:	2300      	movs	r3, #0
 c88:	4699      	mov	r9, r3
 c8a:	466b      	mov	r3, sp
 c8c:	464a      	mov	r2, r9
 c8e:	701a      	strb	r2, [r3, #0]
			i2c_m_sync_get_io_descriptor(&I2C_0, &I2C_0_io);
 c90:	a901      	add	r1, sp, #4
 c92:	4838      	ldr	r0, [pc, #224]	; (d74 <main+0x104>)
 c94:	47d8      	blx	fp
			i2c_m_sync_enable(&I2C_0);
 c96:	4837      	ldr	r0, [pc, #220]	; (d74 <main+0x104>)
 c98:	4b37      	ldr	r3, [pc, #220]	; (d78 <main+0x108>)
 c9a:	4798      	blx	r3
			i2c_m_sync_set_slaveaddr(&I2C_0, address_BQ25155, I2C_M_SEVEN);//IC address; BQ25155: 
 c9c:	2280      	movs	r2, #128	; 0x80
 c9e:	0112      	lsls	r2, r2, #4
 ca0:	216b      	movs	r1, #107	; 0x6b
 ca2:	4834      	ldr	r0, [pc, #208]	; (d74 <main+0x104>)
 ca4:	4b35      	ldr	r3, [pc, #212]	; (d7c <main+0x10c>)
 ca6:	469a      	mov	sl, r3
 ca8:	4798      	blx	r3
			
			delay_ms(reg_id_value);
			*/
			
			//reg_id_value = 0x00;
			i2c_m_sync_cmd_read(&I2C_0, reg_id_addr, &reg_id_value, 1);
 caa:	2301      	movs	r3, #1
 cac:	466a      	mov	r2, sp
 cae:	216f      	movs	r1, #111	; 0x6f
 cb0:	4830      	ldr	r0, [pc, #192]	; (d74 <main+0x104>)
 cb2:	4e33      	ldr	r6, [pc, #204]	; (d80 <main+0x110>)
 cb4:	47b0      	blx	r6
			delay_ms(reg_id_value);
 cb6:	466b      	mov	r3, sp
 cb8:	7818      	ldrb	r0, [r3, #0]
 cba:	4d32      	ldr	r5, [pc, #200]	; (d84 <main+0x114>)
 cbc:	47a8      	blx	r5
			
			// ---------------------------
			//disable LDO
			
			uint8_t reg_ldoctrl_addr=0x1D;
			uint8_t reg_ldoctrl_value = 0b00110000;//LDO disabled, set voltage to 2.2V (0.6V + 0x10 * 0.1V)
 cbe:	466b      	mov	r3, sp
 cc0:	1c5c      	adds	r4, r3, #1
 cc2:	2330      	movs	r3, #48	; 0x30
 cc4:	7023      	strb	r3, [r4, #0]
			bq25155_dev_write_reg(&I2C_0, reg_ldoctrl_addr, reg_ldoctrl_value);
 cc6:	2230      	movs	r2, #48	; 0x30
 cc8:	211d      	movs	r1, #29
 cca:	482a      	ldr	r0, [pc, #168]	; (d74 <main+0x104>)
 ccc:	4f2e      	ldr	r7, [pc, #184]	; (d88 <main+0x118>)
 cce:	47b8      	blx	r7
			delay_ms(100);
 cd0:	2064      	movs	r0, #100	; 0x64
 cd2:	47a8      	blx	r5
			i2c_m_sync_cmd_read(&I2C_0, reg_ldoctrl_addr, &reg_ldoctrl_value, 1);
 cd4:	2301      	movs	r3, #1
 cd6:	0022      	movs	r2, r4
 cd8:	211d      	movs	r1, #29
 cda:	4826      	ldr	r0, [pc, #152]	; (d74 <main+0x104>)
 cdc:	47b0      	blx	r6
			delay_ms(reg_ldoctrl_value); //TP5 is LDO output
 cde:	7820      	ldrb	r0, [r4, #0]
 ce0:	47a8      	blx	r5
			
			// ---------------------------
			//set LDO to 2.3V
			
			reg_ldoctrl_addr=0x1D;
			reg_ldoctrl_value = 0b01000100;//LDO disabled, set voltage to 2.2V (0.6V + 0x10 * 0.1V)
 ce2:	2344      	movs	r3, #68	; 0x44
 ce4:	7023      	strb	r3, [r4, #0]
			bq25155_dev_write_reg(&I2C_0, reg_ldoctrl_addr, reg_ldoctrl_value);
 ce6:	2244      	movs	r2, #68	; 0x44
 ce8:	211d      	movs	r1, #29
 cea:	4822      	ldr	r0, [pc, #136]	; (d74 <main+0x104>)
 cec:	47b8      	blx	r7
			delay_ms(100);
 cee:	2064      	movs	r0, #100	; 0x64
 cf0:	47a8      	blx	r5
			i2c_m_sync_cmd_read(&I2C_0, reg_ldoctrl_addr, &reg_ldoctrl_value, 1);
 cf2:	2301      	movs	r3, #1
 cf4:	0022      	movs	r2, r4
 cf6:	211d      	movs	r1, #29
 cf8:	481e      	ldr	r0, [pc, #120]	; (d74 <main+0x104>)
 cfa:	47b0      	blx	r6
			delay_ms(reg_ldoctrl_value); //TP5 is LDO output
 cfc:	7820      	ldrb	r0, [r4, #0]
 cfe:	47a8      	blx	r5
			
			// ---------------------------
			//enable LDO
			
			reg_ldoctrl_addr=0x1D;
			reg_ldoctrl_value |= 0b10000000;//LDO disabled, set voltage to 2.2V (0.6V + 0x10 * 0.1V)
 d00:	7822      	ldrb	r2, [r4, #0]
 d02:	2380      	movs	r3, #128	; 0x80
 d04:	425b      	negs	r3, r3
 d06:	4698      	mov	r8, r3
 d08:	431a      	orrs	r2, r3
 d0a:	b2d2      	uxtb	r2, r2
 d0c:	7022      	strb	r2, [r4, #0]
			bq25155_dev_write_reg(&I2C_0, reg_ldoctrl_addr, reg_ldoctrl_value);
 d0e:	211d      	movs	r1, #29
 d10:	4818      	ldr	r0, [pc, #96]	; (d74 <main+0x104>)
 d12:	47b8      	blx	r7
			delay_ms(100);
 d14:	2064      	movs	r0, #100	; 0x64
 d16:	47a8      	blx	r5
			i2c_m_sync_cmd_read(&I2C_0, reg_ldoctrl_addr, &reg_ldoctrl_value, 1);
 d18:	2301      	movs	r3, #1
 d1a:	0022      	movs	r2, r4
 d1c:	211d      	movs	r1, #29
 d1e:	4815      	ldr	r0, [pc, #84]	; (d74 <main+0x104>)
 d20:	47b0      	blx	r6
			delay_ms(reg_ldoctrl_value); //TP5 is LDO output
 d22:	7820      	ldrb	r0, [r4, #0]
 d24:	47a8      	blx	r5
			
			// ---------------------------
			//query ID register of accel
			i2c_m_sync_set_slaveaddr(&I2C_0, address_H3LIS200DL, I2C_M_SEVEN);
 d26:	2280      	movs	r2, #128	; 0x80
 d28:	0112      	lsls	r2, r2, #4
 d2a:	2118      	movs	r1, #24
 d2c:	4811      	ldr	r0, [pc, #68]	; (d74 <main+0x104>)
 d2e:	47d0      	blx	sl
			
			uint8_t reg_WHO_AM_I_addr=0x0F;
			uint8_t reg_WHO_AM_I_value = 0x00;
 d30:	466b      	mov	r3, sp
 d32:	1c9c      	adds	r4, r3, #2
 d34:	464b      	mov	r3, r9
 d36:	7023      	strb	r3, [r4, #0]
			i2c_m_sync_cmd_read(&I2C_0, reg_WHO_AM_I_addr, &reg_WHO_AM_I_value, 1);
 d38:	2301      	movs	r3, #1
 d3a:	0022      	movs	r2, r4
 d3c:	210f      	movs	r1, #15
 d3e:	480d      	ldr	r0, [pc, #52]	; (d74 <main+0x104>)
 d40:	47b0      	blx	r6
			delay_ms(reg_WHO_AM_I_value);
 d42:	7820      	ldrb	r0, [r4, #0]
 d44:	47a8      	blx	r5
			
			// ----------------------------
			//write with effect: change content of the interrupt config register
			
			uint8_t reg_INT1_CFG_addr=0x30;
			uint8_t reg_INT1_CFG_value = 0x80;
 d46:	466b      	mov	r3, sp
 d48:	1cdc      	adds	r4, r3, #3
 d4a:	4643      	mov	r3, r8
 d4c:	7023      	strb	r3, [r4, #0]
			bq25155_dev_write_reg(&I2C_0, reg_INT1_CFG_addr, reg_INT1_CFG_value);
 d4e:	2280      	movs	r2, #128	; 0x80
 d50:	2130      	movs	r1, #48	; 0x30
 d52:	4808      	ldr	r0, [pc, #32]	; (d74 <main+0x104>)
 d54:	47b8      	blx	r7
			//delay_ms(100);
			reg_INT1_CFG_value=0x00;
 d56:	464b      	mov	r3, r9
 d58:	7023      	strb	r3, [r4, #0]
			i2c_m_sync_cmd_read(&I2C_0, reg_INT1_CFG_addr, &reg_INT1_CFG_value, 1);
 d5a:	2301      	movs	r3, #1
 d5c:	0022      	movs	r2, r4
 d5e:	2130      	movs	r1, #48	; 0x30
 d60:	4804      	ldr	r0, [pc, #16]	; (d74 <main+0x104>)
 d62:	47b0      	blx	r6
			delay_ms(reg_INT1_CFG_value);
 d64:	7820      	ldrb	r0, [r4, #0]
 d66:	47a8      	blx	r5
 d68:	e78d      	b.n	c86 <main+0x16>
 d6a:	46c0      	nop			; (mov r8, r8)
 d6c:	00000115 	.word	0x00000115
 d70:	000003d1 	.word	0x000003d1
 d74:	20000020 	.word	0x20000020
 d78:	0000035d 	.word	0x0000035d
 d7c:	00000369 	.word	0x00000369
 d80:	0000037d 	.word	0x0000037d
 d84:	0000029d 	.word	0x0000029d
 d88:	00000c45 	.word	0x00000c45

00000d8c <__libc_init_array>:
 d8c:	b570      	push	{r4, r5, r6, lr}
 d8e:	2600      	movs	r6, #0
 d90:	4d0c      	ldr	r5, [pc, #48]	; (dc4 <__libc_init_array+0x38>)
 d92:	4c0d      	ldr	r4, [pc, #52]	; (dc8 <__libc_init_array+0x3c>)
 d94:	1b64      	subs	r4, r4, r5
 d96:	10a4      	asrs	r4, r4, #2
 d98:	42a6      	cmp	r6, r4
 d9a:	d109      	bne.n	db0 <__libc_init_array+0x24>
 d9c:	2600      	movs	r6, #0
 d9e:	f000 f841 	bl	e24 <_init>
 da2:	4d0a      	ldr	r5, [pc, #40]	; (dcc <__libc_init_array+0x40>)
 da4:	4c0a      	ldr	r4, [pc, #40]	; (dd0 <__libc_init_array+0x44>)
 da6:	1b64      	subs	r4, r4, r5
 da8:	10a4      	asrs	r4, r4, #2
 daa:	42a6      	cmp	r6, r4
 dac:	d105      	bne.n	dba <__libc_init_array+0x2e>
 dae:	bd70      	pop	{r4, r5, r6, pc}
 db0:	00b3      	lsls	r3, r6, #2
 db2:	58eb      	ldr	r3, [r5, r3]
 db4:	4798      	blx	r3
 db6:	3601      	adds	r6, #1
 db8:	e7ee      	b.n	d98 <__libc_init_array+0xc>
 dba:	00b3      	lsls	r3, r6, #2
 dbc:	58eb      	ldr	r3, [r5, r3]
 dbe:	4798      	blx	r3
 dc0:	3601      	adds	r6, #1
 dc2:	e7f2      	b.n	daa <__libc_init_array+0x1e>
 dc4:	00000e30 	.word	0x00000e30
 dc8:	00000e30 	.word	0x00000e30
 dcc:	00000e30 	.word	0x00000e30
 dd0:	00000e34 	.word	0x00000e34
 dd4:	682f2e2e 	.word	0x682f2e2e
 dd8:	732f6c61 	.word	0x732f6c61
 ddc:	682f6372 	.word	0x682f6372
 de0:	695f6c61 	.word	0x695f6c61
 de4:	6d5f6332 	.word	0x6d5f6332
 de8:	6e79735f 	.word	0x6e79735f
 dec:	00632e63 	.word	0x00632e63

00000df0 <_i2cms>:
 df0:	00000005 00200014 00000100 00000f0e     ...... .........
 e00:	00d70000 003d0900 682f2e2e 732f6c70     ......=.../hpl/s
 e10:	6f637265 70682f6d 65735f6c 6d6f6372     ercom/hpl_sercom
 e20:	0000632e                                .c..

00000e24 <_init>:
 e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 e26:	46c0      	nop			; (mov r8, r8)
 e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 e2a:	bc08      	pop	{r3}
 e2c:	469e      	mov	lr, r3
 e2e:	4770      	bx	lr

00000e30 <__init_array_start>:
 e30:	000000dd 	.word	0x000000dd

00000e34 <_fini>:
 e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 e36:	46c0      	nop			; (mov r8, r8)
 e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 e3a:	bc08      	pop	{r3}
 e3c:	469e      	mov	lr, r3
 e3e:	4770      	bx	lr

00000e40 <__fini_array_start>:
 e40:	000000b5 	.word	0x000000b5
