module Top ();

  wire logic[2] chanIn;

  wire logic[2] chanOut;

  (drive (writeTo chanIn));

  for (i = 1)
  begin
    assign (index i (writeTo chanOut)) = (index i (readFrom chanIn));
  end


  (catch (readFrom chanOut));


endmodule
