address	coils	discrete input	holding registers	input registers
[14:03:30.233]
1002	FALSE	FALSE	0000	0000
[14:03:32.237]
1003	FALSE	FALSE	0000	0000
[14:03:34.239]
1177	FALSE	FALSE	0000	0000
[14:03:36.245]
3073	FALSE	FALSE	0000	0000
[14:03:38.251]
1121	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:08:46.235]
1002	FALSE	FALSE	0000	0000
[15:08:47.240]
1003	FALSE	FALSE	0000	0000
[15:08:48.245]
1177	FALSE	FALSE	0000	0000
[15:08:49.256]
3073	FALSE	FALSE	0000	0000
[15:08:50.260]
1121	FALSE	FALSE	0000	0000
[15:08:51.265]
1122	FALSE	FALSE	0000	0000
[15:08:52.267]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:08:53.270]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:08:54.273]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[15:08:55.277]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[15:08:56.284]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[15:08:57.288]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[15:08:58.290]
2002	FALSE	FALSE	0000	0000
[15:08:59.296]
2003	FALSE	FALSE	0000	0000
[15:09:00.301]
2177	FALSE	FALSE	0000	0000
[15:09:01.308]
3074	FALSE	FALSE	0000	0000
[15:09:02.314]
2121	FALSE	FALSE	0000	0000
[15:09:03.317]
2122	FALSE	FALSE	0000	0000
[15:09:04.320]
1011	FALSE	FALSE	0000	0000
1012	FALSE	FALSE	0000	0000
[15:09:05.324]
1021	FALSE	FALSE	0000	0000
1022	FALSE	FALSE	0000	0000
[15:09:06.328]
1031	FALSE	FALSE	0000	0000
1032	FALSE	FALSE	0000	0000
[15:09:07.333]
1041	FALSE	FALSE	0000	0000
1042	FALSE	FALSE	0000	0000
[15:09:08.336]
1051	FALSE	FALSE	0000	0000
1052	FALSE	FALSE	0000	0000
[15:09:09.339]
1061	FALSE	FALSE	0000	0000
1062	FALSE	FALSE	0000	0000
[15:09:10.342]
3002	FALSE	FALSE	0000	0000
[15:09:11.346]
3003	FALSE	FALSE	0000	0000
[15:09:12.349]
3177	FALSE	FALSE	0000	0000
[15:09:13.352]
3075	FALSE	FALSE	0000	0000
[15:09:14.357]
3121	FALSE	FALSE	0000	0000
[15:09:15.361]
3122	FALSE	FALSE	0000	0000
[15:09:16.364]
211	FALSE	FALSE	0000	0000
212	FALSE	FALSE	0000	0000
[15:09:17.365]
221	FALSE	FALSE	0000	0000
222	FALSE	FALSE	0000	0000
[15:09:18.368]
231	FALSE	FALSE	0000	0000
232	FALSE	FALSE	0000	0000
[15:09:19.378]
241	FALSE	FALSE	0000	0000
242	FALSE	FALSE	0000	0000
[15:09:20.381]
251	FALSE	FALSE	0000	0000
252	FALSE	FALSE	0000	0000
[15:09:21.388]
261	FALSE	FALSE	0000	0000
262	FALSE	FALSE	0000	0000
[15:09:22.394]
4002	FALSE	FALSE	0000	0000
[15:09:23.397]
4003	FALSE	FALSE	0000	0000
[15:09:24.400]
4177	FALSE	FALSE	0000	0000
[15:09:25.406]
3076	FALSE	FALSE	0000	0000
[15:09:26.413]
4121	FALSE	FALSE	0000	0000
[15:09:27.415]
4122	FALSE	FALSE	0000	0000
[15:09:28.425]
3011	FALSE	FALSE	0000	0000
3012	FALSE	FALSE	0000	0000
[15:09:29.427]
3021	FALSE	FALSE	0000	0000
3022	FALSE	FALSE	0000	0000
[15:09:30.429]
3031	FALSE	FALSE	0000	0000
3032	FALSE	FALSE	0000	0000
[15:09:31.431]
3041	FALSE	FALSE	0000	0000
3042	FALSE	FALSE	0000	0000
[15:09:32.434]
3051	FALSE	FALSE	0000	0000
3052	FALSE	FALSE	0000	0000
[15:09:33.441]
3061	FALSE	FALSE	0000	0000
3062	FALSE	FALSE	0000	0000
[15:09:34.446]
1002	FALSE	FALSE	0000	0000
[15:09:35.451]
1003	FALSE	FALSE	0000	0000
[15:09:36.453]
1177	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:10:32.043]
1002	FALSE	FALSE	0000	0000
[15:10:33.057]
1003	FALSE	FALSE	0000	0000
[15:10:34.063]
1177	FALSE	FALSE	0000	0000
[15:10:35.070]
3073	FALSE	FALSE	0000	0000
[15:10:36.078]
1121	FALSE	FALSE	0000	0000
[15:10:37.079]
1122	FALSE	FALSE	0000	0000
[15:10:38.083]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:10:39.090]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:10:40.097]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[15:10:41.101]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[15:10:42.103]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:12:13.451]
1002	FALSE	FALSE	0000	0000
[15:12:14.454]
1003	FALSE	FALSE	0000	0000
[15:12:15.455]
1177	FALSE	FALSE	0000	0000
[15:12:16.459]
3073	FALSE	FALSE	0000	0000
[15:12:17.463]
1121	FALSE	FALSE	0000	0000
[15:12:18.465]
1122	FALSE	FALSE	0000	0000
[15:12:19.470]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:12:20.475]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:12:21.478]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
address	coils	discrete input	holding registers	input registers
[15:14:38.690]
1002	FALSE	FALSE	0000	0000
[15:14:39.695]
1003	FALSE	FALSE	0000	0000
[15:14:40.699]
1177	FALSE	FALSE	0000	0000
[15:14:41.704]
3073	FALSE	FALSE	0000	0000
[15:14:42.706]
1121	FALSE	FALSE	0000	0000
[15:14:43.712]
1122	FALSE	FALSE	0000	0000
[15:14:44.714]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:14:45.717]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:14:46.722]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[15:14:47.726]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[15:14:48.730]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[15:14:49.735]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[15:14:50.737]
2002	FALSE	FALSE	0000	0000
[15:14:51.739]
2003	FALSE	FALSE	0000	0000
[15:14:52.742]
2177	FALSE	FALSE	0000	0000
[15:14:53.746]
3074	FALSE	FALSE	0000	0000
[15:14:54.748]
2121	FALSE	FALSE	0000	0000
[15:14:55.752]
2122	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:15:39.697]
1002	FALSE	FALSE	0000	0000
[15:15:40.699]
1003	FALSE	FALSE	0000	0000
[15:15:41.700]
1177	FALSE	FALSE	0000	0000
[15:15:42.702]
3073	FALSE	FALSE	0000	0000
[15:15:43.710]
1121	FALSE	FALSE	0000	0000
[15:15:44.719]
1122	FALSE	FALSE	0000	0000
[15:15:45.723]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:15:46.725]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:15:47.729]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[15:15:48.731]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
address	coils	discrete input	holding registers	input registers
address	coils	discrete input	holding registers	input registers
address	coils	discrete input	holding registers	input registers
address	coils	discrete input	holding registers	input registers
address	coils	discrete input	holding registers	input registers
[15:18:01.984]
1002	FALSE	FALSE	0000	0000
[15:18:02.987]
1003	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:19:13.185]
1002	FALSE	FALSE	0000	0000
[15:19:14.201]
1003	FALSE	FALSE	0000	0000
[15:19:15.204]
1177	FALSE	FALSE	0000	0000
[15:19:16.206]
3073	FALSE	FALSE	0000	0000
[15:19:17.209]
1121	FALSE	FALSE	0000	0000
[15:19:18.213]
1122	FALSE	FALSE	0000	0000
[15:19:19.219]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:20:17.522]
1002	FALSE	FALSE	0000	0000
[15:20:18.525]
1003	FALSE	FALSE	0000	0000
[15:20:19.527]
1177	FALSE	FALSE	0000	0000
[15:20:20.533]
3073	FALSE	FALSE	0000	0000
[15:20:21.535]
1121	FALSE	FALSE	0000	0000
[15:20:22.537]
1122	FALSE	FALSE	0000	0000
[15:20:23.539]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:20:24.547]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:20:25.549]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[15:20:26.556]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[15:20:27.558]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[15:20:28.564]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[15:20:29.567]
2002	FALSE	FALSE	0000	0000
[15:20:30.578]
2003	FALSE	FALSE	0000	0000
[15:20:31.580]
2177	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:21:49.584]
1002	FALSE	FALSE	0000	0000
[15:21:50.588]
1003	FALSE	FALSE	0000	0000
[15:21:51.591]
1177	FALSE	FALSE	0000	0000
[15:21:52.593]
3073	FALSE	FALSE	0000	0000
[15:21:53.595]
1121	FALSE	FALSE	0000	0000
[15:21:54.598]
1122	FALSE	FALSE	0000	0000
[15:21:55.606]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:21:56.609]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:21:57.615]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[15:21:58.622]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[15:21:59.626]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[15:22:00.629]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[15:22:01.634]
2002	FALSE	FALSE	0000	0000
[15:22:02.638]
2003	FALSE	FALSE	0000	0000
[15:22:03.641]
2177	FALSE	FALSE	0000	0000
[15:22:04.643]
3074	FALSE	FALSE	0000	0000
[15:22:05.648]
2121	FALSE	FALSE	0000	0000
[15:22:06.654]
2122	FALSE	FALSE	0000	0000
[15:22:07.661]
1011	FALSE	FALSE	0000	0000
1012	FALSE	FALSE	0000	0000
[15:22:08.664]
1021	FALSE	FALSE	0000	0000
1022	FALSE	FALSE	0000	0000
[15:22:09.669]
1031	FALSE	FALSE	0000	0000
1032	FALSE	FALSE	0000	0000
[15:22:10.671]
1041	FALSE	FALSE	0000	0000
1042	FALSE	FALSE	0000	0000
[15:22:11.673]
1051	FALSE	FALSE	0000	0000
1052	FALSE	FALSE	0000	0000
[15:22:12.679]
1061	FALSE	FALSE	0000	0000
1062	FALSE	FALSE	0000	0000
[15:22:13.686]
3002	FALSE	FALSE	0000	0000
[15:22:14.691]
3003	FALSE	FALSE	0000	0000
[15:22:15.695]
3177	FALSE	FALSE	0000	0000
[15:22:16.698]
3075	FALSE	FALSE	0000	0000
[15:22:17.702]
3121	FALSE	FALSE	0000	0000
[15:22:18.707]
3122	FALSE	FALSE	0000	0000
[15:22:19.712]
211	FALSE	FALSE	0000	0000
212	FALSE	FALSE	0000	0000
[15:22:20.714]
221	FALSE	FALSE	0000	0000
222	FALSE	FALSE	0000	0000
[15:22:21.718]
231	FALSE	FALSE	0000	0000
232	FALSE	FALSE	0000	0000
[15:22:22.723]
241	FALSE	FALSE	0000	0000
242	FALSE	FALSE	0000	0000
[15:22:23.725]
251	FALSE	FALSE	0000	0000
252	FALSE	FALSE	0000	0000
[15:22:24.728]
261	FALSE	FALSE	0000	0000
262	FALSE	FALSE	0000	0000
[15:22:25.730]
4002	FALSE	FALSE	0000	0000
[15:22:26.734]
4003	FALSE	FALSE	0000	0000
[15:22:27.736]
4177	FALSE	FALSE	0000	0000
[15:22:28.738]
3076	FALSE	FALSE	0000	0000
[15:22:29.743]
4121	FALSE	FALSE	0000	0000
[15:22:30.748]
4122	FALSE	FALSE	0000	0000
[15:22:31.751]
3011	FALSE	FALSE	0000	0000
3012	FALSE	FALSE	0000	0000
[15:22:32.757]
3021	FALSE	FALSE	0000	0000
3022	FALSE	FALSE	0000	0000
[15:22:33.759]
3031	FALSE	FALSE	0000	0000
3032	FALSE	FALSE	0000	0000
[15:22:34.771]
3041	FALSE	FALSE	0000	0000
3042	FALSE	FALSE	0000	0000
[15:22:35.777]
3051	FALSE	FALSE	0000	0000
3052	FALSE	FALSE	0000	0000
[15:22:36.780]
3061	FALSE	FALSE	0000	0000
3062	FALSE	FALSE	0000	0000
[15:22:37.787]
1002	FALSE	FALSE	0000	0000
[15:22:38.790]
1003	FALSE	FALSE	0000	0000
[15:22:39.800]
1177	FALSE	FALSE	0000	0000
[15:22:40.806]
3073	FALSE	FALSE	0000	0000
[15:22:41.808]
1121	FALSE	FALSE	0000	0000
[15:22:42.811]
1122	FALSE	FALSE	0000	0000
[15:22:43.813]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:22:44.817]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:22:45.821]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:22:47.911]
1002	FALSE	FALSE	0000	0000
[15:22:48.914]
1003	FALSE	FALSE	0000	0000
[15:22:49.917]
1177	FALSE	FALSE	0000	0000
[15:22:50.920]
3073	FALSE	FALSE	0000	0000
[15:22:51.923]
1121	FALSE	FALSE	0000	0000
[15:22:52.925]
1122	FALSE	FALSE	0000	0000
[15:22:53.928]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:22:54.931]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:22:55.934]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[15:22:56.938]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[15:22:57.941]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:23:43.213]
1002	FALSE	FALSE	0000	0000
[15:23:44.215]
1003	FALSE	FALSE	0000	0000
[15:23:45.217]
1177	FALSE	FALSE	0000	0000
[15:23:46.221]
3073	FALSE	FALSE	0000	0000
[15:23:47.223]
1121	FALSE	FALSE	0000	0000
[15:23:48.227]
1122	FALSE	FALSE	0000	0000
[15:23:49.229]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:23:50.231]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:23:51.234]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[15:23:52.239]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[15:23:53.242]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[15:23:54.244]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[15:23:55.251]
2002	FALSE	FALSE	0000	0000
[15:23:56.254]
2003	FALSE	FALSE	0000	0000
[15:23:57.257]
2177	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:24:05.107]
1002	FALSE	FALSE	0000	0000
[15:24:06.113]
1003	FALSE	FALSE	0000	0000
[15:24:07.116]
1177	FALSE	FALSE	0000	0000
[15:24:08.122]
3073	FALSE	FALSE	0000	0000
[15:24:09.130]
1121	FALSE	FALSE	0000	0000
[15:24:10.142]
1122	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:25:25.662]
1002	FALSE	FALSE	0000	0000
[15:25:26.665]
1003	FALSE	FALSE	0000	0000
[15:25:27.669]
1177	FALSE	FALSE	0000	0000
[15:25:28.673]
3073	FALSE	FALSE	0000	0000
[15:25:29.676]
1121	FALSE	FALSE	0000	0000
[15:25:30.678]
1122	FALSE	FALSE	0000	0000
[15:25:31.684]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:26:05.614]
1002	FALSE	FALSE	0000	0000
[15:26:06.620]
1003	FALSE	FALSE	0000	0000
[15:26:07.623]
1177	FALSE	FALSE	0000	0000
[15:26:08.626]
3073	FALSE	FALSE	0000	0000
[15:26:09.630]
1121	FALSE	FALSE	0000	0000
[15:26:10.632]
1122	FALSE	FALSE	0000	0000
[15:26:11.634]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:28:06.476]
1002	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
address	coils	discrete input	holding registers	input registers
address	coils	discrete input	holding registers	input registers
[15:28:56.849]
1002	FALSE	FALSE	0000	0000
[15:28:57.851]
1003	FALSE	FALSE	0000	0000
[15:28:58.861]
1177	FALSE	FALSE	0000	0000
[15:28:59.865]
3073	FALSE	FALSE	0000	0000
[15:29:00.871]
1121	FALSE	FALSE	0000	0000
[15:29:01.874]
1122	FALSE	FALSE	0000	0000
[15:29:02.876]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:29:03.885]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:29:04.888]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[15:29:05.890]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[15:29:06.895]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[15:29:07.898]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[15:29:08.901]
2002	FALSE	FALSE	0000	0000
[15:29:09.903]
2003	FALSE	FALSE	0000	0000
[15:29:10.911]
2177	FALSE	FALSE	0000	0000
[15:29:11.918]
3074	FALSE	FALSE	0000	0000
[15:29:12.920]
2121	FALSE	FALSE	0000	0000
[15:29:13.923]
2122	FALSE	FALSE	0000	0000
[15:29:14.925]
1011	FALSE	FALSE	0000	0000
1012	FALSE	FALSE	0000	0000
[15:29:15.928]
1021	FALSE	FALSE	0000	0000
1022	FALSE	FALSE	0000	0000
[15:29:16.933]
1031	FALSE	FALSE	0000	0000
1032	FALSE	FALSE	0000	0000
[15:29:17.936]
1041	FALSE	FALSE	0000	0000
1042	FALSE	FALSE	0000	0000
[15:29:18.942]
1051	FALSE	FALSE	0000	0000
1052	FALSE	FALSE	0000	0000
[15:29:19.945]
1061	FALSE	FALSE	0000	0000
1062	FALSE	FALSE	0000	0000
[15:29:20.951]
3002	FALSE	FALSE	0000	0000
[15:29:21.957]
3003	FALSE	FALSE	0000	0000
[15:29:22.963]
3177	FALSE	FALSE	0000	0000
[15:29:23.967]
3075	FALSE	FALSE	0000	0000
[15:29:24.970]
3121	FALSE	FALSE	0000	0000
[15:29:25.974]
3122	FALSE	FALSE	0000	0000
[15:29:26.978]
211	FALSE	FALSE	0000	0000
212	FALSE	FALSE	0000	0000
[15:29:27.987]
221	FALSE	FALSE	0000	0000
222	FALSE	FALSE	0000	0000
[15:29:28.994]
231	FALSE	FALSE	0000	0000
232	FALSE	FALSE	0000	0000
[15:29:30.007]
241	FALSE	FALSE	0000	0000
242	FALSE	FALSE	0000	0000
[15:29:31.011]
251	FALSE	FALSE	0000	0000
252	FALSE	FALSE	0000	0000
[15:29:32.018]
261	FALSE	FALSE	0000	0000
262	FALSE	FALSE	0000	0000
[15:29:33.022]
4002	FALSE	FALSE	0000	0000
[15:29:34.025]
4003	FALSE	FALSE	0000	0000
[15:29:35.028]
4177	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
address	coils	discrete input	holding registers	input registers
[15:39:09.317]
1002	FALSE	FALSE	0000	0000
[15:39:10.322]
1003	FALSE	FALSE	0000	0000
[15:39:11.324]
1177	FALSE	FALSE	0000	0000
[15:39:12.329]
3073	FALSE	FALSE	0000	0000
[15:39:13.337]
1121	FALSE	FALSE	0000	0000
[15:39:14.342]
1122	FALSE	FALSE	0000	0000
[15:39:15.348]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:39:16.350]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:39:17.353]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[15:39:18.354]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[15:39:19.364]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:39:37.395]
1002	FALSE	FALSE	0000	0000
[15:39:38.400]
1003	FALSE	FALSE	0000	0000
[15:39:39.405]
1177	FALSE	FALSE	0000	0000
[15:39:40.409]
3073	FALSE	FALSE	0000	0000
[15:39:41.410]
1121	FALSE	FALSE	0000	0000
[15:39:42.413]
1122	FALSE	FALSE	0000	0000
[15:39:43.416]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:39:44.418]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:39:45.422]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[15:39:46.427]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[15:39:47.429]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[15:39:48.433]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[15:39:49.438]
2002	FALSE	FALSE	0000	0000
[15:39:50.445]
2003	FALSE	FALSE	0000	0000
[15:39:51.449]
2177	FALSE	FALSE	0000	0000
[15:39:52.455]
3074	FALSE	FALSE	0000	0000
[15:39:53.463]
2121	FALSE	FALSE	0000	0000
[15:39:54.466]
2122	FALSE	FALSE	0000	0000
[15:39:55.471]
1011	FALSE	FALSE	0000	0000
1012	FALSE	FALSE	0000	0000
[15:39:56.477]
1021	FALSE	FALSE	0000	0000
1022	FALSE	FALSE	0000	0000
[15:39:57.480]
1031	FALSE	FALSE	0000	0000
1032	FALSE	FALSE	0000	0000
[15:39:58.482]
1041	FALSE	FALSE	0000	0000
1042	FALSE	FALSE	0000	0000
[15:39:59.485]
1051	FALSE	FALSE	0000	0000
1052	FALSE	FALSE	0000	0000
[15:40:00.487]
1061	FALSE	FALSE	0000	0000
1062	FALSE	FALSE	0000	0000
[15:40:01.491]
3002	FALSE	FALSE	0000	0000
[15:40:02.497]
3003	FALSE	FALSE	0000	0000
[15:40:03.503]
3177	FALSE	FALSE	0000	0000
[15:40:04.507]
3075	FALSE	FALSE	0000	0000
[15:40:05.514]
3121	FALSE	FALSE	0000	0000
[15:40:06.517]
3122	FALSE	FALSE	0000	0000
[15:40:07.519]
211	FALSE	FALSE	0000	0000
212	FALSE	FALSE	0000	0000
[15:40:08.523]
221	FALSE	FALSE	0000	0000
222	FALSE	FALSE	0000	0000
[15:40:09.528]
231	FALSE	FALSE	0000	0000
232	FALSE	FALSE	0000	0000
[15:40:10.530]
241	FALSE	FALSE	0000	0000
242	FALSE	FALSE	0000	0000
[15:40:11.537]
251	FALSE	FALSE	0000	0000
252	FALSE	FALSE	0000	0000
[15:40:12.542]
261	FALSE	FALSE	0000	0000
262	FALSE	FALSE	0000	0000
[15:40:13.545]
4002	FALSE	FALSE	0000	0000
[15:40:14.555]
4003	FALSE	FALSE	0000	0000
[15:40:15.558]
4177	FALSE	FALSE	0000	0000
[15:40:16.561]
3076	FALSE	FALSE	0000	0000
[15:40:17.564]
4121	FALSE	FALSE	0000	0000
[15:40:18.567]
4122	FALSE	FALSE	0000	0000
[15:40:19.570]
3011	FALSE	FALSE	0000	0000
3012	FALSE	FALSE	0000	0000
[15:40:20.571]
3021	FALSE	FALSE	0000	0000
3022	FALSE	FALSE	0000	0000
[15:40:21.574]
3031	FALSE	FALSE	0000	0000
3032	FALSE	FALSE	0000	0000
[15:40:22.576]
3041	FALSE	FALSE	0000	0000
3042	FALSE	FALSE	0000	0000
[15:40:23.580]
3051	FALSE	FALSE	0000	0000
3052	FALSE	FALSE	0000	0000
[15:40:24.582]
3061	FALSE	FALSE	0000	0000
3062	FALSE	FALSE	0000	0000
[15:40:25.583]
1002	FALSE	FALSE	0000	0000
[15:40:26.588]
1003	FALSE	FALSE	0000	0000
[15:40:27.593]
1177	FALSE	FALSE	0000	0000
[15:40:28.598]
3073	FALSE	FALSE	0000	0000
[15:40:29.601]
1121	FALSE	FALSE	0000	0000
[15:40:30.604]
1122	FALSE	FALSE	0000	0000
[15:40:31.607]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:40:32.611]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:40:33.617]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[15:40:34.619]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[15:40:35.623]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[15:40:36.626]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[15:40:37.629]
2002	FALSE	FALSE	0000	0000
[15:40:38.634]
2003	FALSE	FALSE	0000	0000
[15:40:39.637]
2177	FALSE	FALSE	0000	0000
[15:40:40.642]
3074	FALSE	FALSE	0000	0000
[15:40:41.646]
2121	FALSE	FALSE	0000	0000
[15:40:42.651]
2122	FALSE	FALSE	0000	0000
[15:40:43.656]
1011	FALSE	FALSE	0000	0000
1012	FALSE	FALSE	0000	0000
[15:40:44.660]
1021	FALSE	FALSE	0000	0000
1022	FALSE	FALSE	0000	0000
[15:40:45.661]
1031	FALSE	FALSE	0000	0000
1032	FALSE	FALSE	0000	0000
[15:40:46.667]
1041	FALSE	FALSE	0000	0000
1042	FALSE	FALSE	0000	0000
[15:40:47.672]
1051	FALSE	FALSE	0000	0000
1052	FALSE	FALSE	0000	0000
[15:40:48.675]
1061	FALSE	FALSE	0000	0000
1062	FALSE	FALSE	0000	0000
[15:40:49.677]
3002	FALSE	FALSE	0000	0000
[15:40:50.679]
3003	FALSE	FALSE	0000	0000
[15:40:51.681]
3177	FALSE	FALSE	0000	0000
[15:40:52.685]
3075	FALSE	FALSE	0000	0000
[15:40:53.687]
3121	FALSE	FALSE	0000	0000
[15:40:54.690]
3122	FALSE	FALSE	0000	0000
[15:40:55.692]
211	FALSE	FALSE	0000	0000
212	FALSE	FALSE	0000	0000
[15:40:56.694]
221	FALSE	FALSE	0000	0000
222	FALSE	FALSE	0000	0000
[15:40:57.696]
231	FALSE	FALSE	0000	0000
232	FALSE	FALSE	0000	0000
[15:40:58.698]
241	FALSE	FALSE	0000	0000
242	FALSE	FALSE	0000	0000
[15:40:59.700]
251	FALSE	FALSE	0000	0000
252	FALSE	FALSE	0000	0000
[15:41:00.702]
261	FALSE	FALSE	0000	0000
262	FALSE	FALSE	0000	0000
[15:41:01.705]
4002	FALSE	FALSE	0000	0000
[15:41:02.707]
4003	FALSE	FALSE	0000	0000
[15:41:03.708]
4177	FALSE	FALSE	0000	0000
[15:41:04.711]
3076	FALSE	FALSE	0000	0000
[15:41:05.713]
4121	FALSE	FALSE	0000	0000
[15:41:06.714]
4122	FALSE	FALSE	0000	0000
[15:41:07.717]
3011	FALSE	FALSE	0000	0000
3012	FALSE	FALSE	0000	0000
[15:41:08.720]
3021	FALSE	FALSE	0000	0000
3022	FALSE	FALSE	0000	0000
[15:41:09.726]
3031	FALSE	FALSE	0000	0000
3032	FALSE	FALSE	0000	0000
[15:41:10.732]
3041	FALSE	FALSE	0000	0000
3042	FALSE	FALSE	0000	0000
[15:41:11.737]
3051	FALSE	FALSE	0000	0000
3052	FALSE	FALSE	0000	0000
[15:41:12.744]
3061	FALSE	FALSE	0000	0000
3062	FALSE	FALSE	0000	0000
[15:41:13.746]
1002	FALSE	FALSE	0000	0000
[15:41:14.747]
1003	FALSE	FALSE	0000	0000
[15:41:15.749]
1177	FALSE	FALSE	0000	0000
[15:41:16.752]
3073	FALSE	FALSE	0000	0000
[15:41:17.754]
1121	FALSE	FALSE	0000	0000
[15:41:18.756]
1122	FALSE	FALSE	0000	0000
[15:41:19.760]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:41:20.768]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:41:21.771]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[15:41:22.774]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[15:41:23.777]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[15:41:24.781]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[15:41:25.783]
2002	FALSE	FALSE	0000	0000
[15:41:26.785]
2003	FALSE	FALSE	0000	0000
[15:41:27.787]
2177	FALSE	FALSE	0000	0000
[15:41:28.790]
3074	FALSE	FALSE	0000	0000
[15:41:29.792]
2121	FALSE	FALSE	0000	0000
[15:41:30.795]
2122	FALSE	FALSE	0000	0000
[15:41:31.797]
1011	FALSE	FALSE	0000	0000
1012	FALSE	FALSE	0000	0000
[15:41:32.802]
1021	FALSE	FALSE	0000	0000
1022	FALSE	FALSE	0000	0000
[15:41:33.805]
1031	FALSE	FALSE	0000	0000
1032	FALSE	FALSE	0000	0000
[15:41:34.814]
1041	FALSE	FALSE	0000	0000
1042	FALSE	FALSE	0000	0000
[15:41:35.819]
1051	FALSE	FALSE	0000	0000
1052	FALSE	FALSE	0000	0000
[15:41:36.823]
1061	FALSE	FALSE	0000	0000
1062	FALSE	FALSE	0000	0000
[15:41:37.828]
3002	FALSE	FALSE	0000	0000
[15:41:38.830]
3003	FALSE	FALSE	0000	0000
[15:41:39.832]
3177	FALSE	FALSE	0000	0000
[15:41:40.834]
3075	FALSE	FALSE	0000	0000
[15:41:41.837]
3121	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[15:43:30.852]
1002	FALSE	FALSE	0000	0000
[15:43:31.854]
1003	FALSE	FALSE	0000	0000
[15:43:32.858]
1177	FALSE	FALSE	0000	0000
[15:43:33.861]
3073	FALSE	FALSE	0000	0000
[15:43:34.866]
1121	FALSE	FALSE	0000	0000
[15:43:35.870]
1122	FALSE	FALSE	0000	0000
[15:43:36.872]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[15:43:37.875]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[15:43:38.881]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[15:43:39.886]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[15:43:40.891]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[15:43:41.893]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[15:43:42.897]
2002	FALSE	FALSE	0000	0000
[15:43:43.899]
2003	FALSE	FALSE	0000	0000
[15:43:44.903]
2177	FALSE	FALSE	0000	0000
[15:43:45.906]
3074	FALSE	FALSE	0000	0000
[15:43:46.908]
2121	FALSE	FALSE	0000	0000
[15:43:47.913]
2122	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[17:38:18.005]
1002	FALSE	FALSE	0000	0000
[17:38:19.015]
1003	FALSE	FALSE	0000	0000
[17:38:20.020]
1177	FALSE	FALSE	0000	0000
[17:38:21.022]
3073	FALSE	FALSE	0000	0000
[17:38:22.024]
1121	FALSE	FALSE	0000	0000
[17:38:23.026]
1122	FALSE	FALSE	0000	0000
[17:38:24.029]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[17:38:25.033]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[17:38:26.034]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[17:38:27.036]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[17:38:28.038]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[17:38:29.042]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[17:38:30.048]
2002	FALSE	FALSE	0000	0000
[17:38:31.050]
2003	FALSE	FALSE	0000	0000
[17:38:32.052]
2177	FALSE	FALSE	0000	0000
[17:38:33.056]
3074	FALSE	FALSE	0000	0000
[17:38:34.058]
2121	FALSE	FALSE	0000	0000
[17:38:35.067]
2122	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[17:38:35.573]
1002	FALSE	FALSE	0000	0000
[17:38:36.070]
1011	FALSE	FALSE	0000	0000
1012	FALSE	FALSE	0000	0000
[17:38:37.074]
1021	FALSE	FALSE	0000	0000
1022	FALSE	FALSE	0000	0000
[17:38:38.077]
1031	FALSE	FALSE	0000	0000
1032	FALSE	FALSE	0000	0000
[17:38:39.079]
1041	FALSE	FALSE	0000	0000
1042	FALSE	FALSE	0000	0000
[17:38:40.086]
1051	FALSE	FALSE	0000	0000
1052	FALSE	FALSE	0000	0000
[17:38:41.089]
1061	FALSE	FALSE	0000	0000
1062	FALSE	FALSE	0000	0000
[17:38:42.092]
3002	FALSE	FALSE	0000	0000
[17:38:43.102]
3003	FALSE	FALSE	0000	0000
[17:38:44.107]
3177	FALSE	FALSE	0000	0000
[17:38:45.111]
3075	FALSE	FALSE	0000	0000
[17:38:46.116]
3121	FALSE	FALSE	0000	0000
[17:38:47.121]
3122	FALSE	FALSE	0000	0000
[17:38:48.123]
211	FALSE	FALSE	0000	0000
212	FALSE	FALSE	0000	0000
[17:38:49.129]
221	FALSE	FALSE	0000	0000
222	FALSE	FALSE	0000	0000
[17:38:50.135]
231	FALSE	FALSE	0000	0000
232	FALSE	FALSE	0000	0000
[17:38:51.139]
241	FALSE	FALSE	0000	0000
242	FALSE	FALSE	0000	0000
[17:38:52.143]
251	FALSE	FALSE	0000	0000
252	FALSE	FALSE	0000	0000
[17:38:53.147]
261	FALSE	FALSE	0000	0000
262	FALSE	FALSE	0000	0000
[17:38:54.159]
4002	FALSE	FALSE	0000	0000
[17:38:55.164]
4003	FALSE	FALSE	0000	0000
[17:38:56.167]
4177	FALSE	FALSE	0000	0000
[17:38:57.169]
3076	FALSE	FALSE	0000	0000
[17:38:58.174]
4121	FALSE	FALSE	0000	0000
[17:38:59.178]
4122	FALSE	FALSE	0000	0000
[17:39:00.179]
3011	FALSE	FALSE	0000	0000
3012	FALSE	FALSE	0000	0000
[17:39:01.182]
3021	FALSE	FALSE	0000	0000
3022	FALSE	FALSE	0000	0000
[17:39:02.186]
3031	FALSE	FALSE	0000	0000
3032	FALSE	FALSE	0000	0000
[17:39:03.190]
3041	FALSE	FALSE	0000	0000
3042	FALSE	FALSE	0000	0000
[17:39:04.191]
3051	FALSE	FALSE	0000	0000
3052	FALSE	FALSE	0000	0000
[17:39:05.194]
3061	FALSE	FALSE	0000	0000
3062	FALSE	FALSE	0000	0000
[17:39:06.195]
1002	FALSE	FALSE	0000	0000
[17:39:07.198]
1003	FALSE	FALSE	0000	0000
[17:39:08.200]
1177	FALSE	FALSE	0000	0000
[17:39:09.203]
3073	FALSE	FALSE	0000	0000
[17:39:10.206]
1121	FALSE	FALSE	0000	0000
[17:39:11.212]
1122	FALSE	FALSE	0000	0000
[17:39:12.216]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[17:39:13.221]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[17:39:14.225]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[17:39:15.231]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[17:39:16.234]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[17:39:17.238]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[17:39:18.239]
2002	FALSE	FALSE	0000	0000
[17:39:19.244]
2003	FALSE	FALSE	0000	0000
[17:39:20.247]
2177	FALSE	FALSE	0000	0000
[17:39:21.249]
3074	FALSE	FALSE	0000	0000
[17:39:22.253]
2121	FALSE	FALSE	0000	0000
[17:39:23.259]
2122	FALSE	FALSE	0000	0000
[17:39:24.265]
1011	FALSE	FALSE	0000	0000
1012	FALSE	FALSE	0000	0000
[17:39:25.270]
1021	FALSE	FALSE	0000	0000
1022	FALSE	FALSE	0000	0000
[17:39:26.273]
1031	FALSE	FALSE	0000	0000
1032	FALSE	FALSE	0000	0000
[17:39:27.278]
1041	FALSE	FALSE	0000	0000
1042	FALSE	FALSE	0000	0000
[17:39:28.282]
1051	FALSE	FALSE	0000	0000
1052	FALSE	FALSE	0000	0000
[17:39:29.285]
1061	FALSE	FALSE	0000	0000
1062	FALSE	FALSE	0000	0000
[17:39:30.287]
3002	FALSE	FALSE	0000	0000
[17:39:31.291]
3003	FALSE	FALSE	0000	0000
[17:39:32.294]
3177	FALSE	FALSE	0000	0000
[17:39:33.297]
3075	FALSE	FALSE	0000	0000
[17:39:34.299]
3121	FALSE	FALSE	0000	0000
[17:39:35.302]
3122	FALSE	FALSE	0000	0000
[17:39:36.304]
211	FALSE	FALSE	0000	0000
212	FALSE	FALSE	0000	0000
[17:39:37.306]
221	FALSE	FALSE	0000	0000
222	FALSE	FALSE	0000	0000
[17:39:38.309]
231	FALSE	FALSE	0000	0000
232	FALSE	FALSE	0000	0000
[17:39:39.312]
241	FALSE	FALSE	0000	0000
242	FALSE	FALSE	0000	0000
[17:39:40.319]
251	FALSE	FALSE	0000	0000
252	FALSE	FALSE	0000	0000
[17:39:41.322]
261	FALSE	FALSE	0000	0000
262	FALSE	FALSE	0000	0000
[17:39:42.324]
4002	FALSE	FALSE	0000	0000
[17:39:43.328]
4003	FALSE	FALSE	0000	0000
[17:39:44.333]
4177	FALSE	FALSE	0000	0000
[17:39:45.335]
3076	FALSE	FALSE	0000	0000
[17:39:46.339]
4121	FALSE	FALSE	0000	0000
[17:39:47.349]
4122	FALSE	FALSE	0000	0000
[17:39:48.352]
3011	FALSE	FALSE	0000	0000
3012	FALSE	FALSE	0000	0000
[17:39:49.357]
3021	FALSE	FALSE	0000	0000
3022	FALSE	FALSE	0000	0000
[17:39:50.360]
3031	FALSE	FALSE	0000	0000
3032	FALSE	FALSE	0000	0000
[17:39:51.368]
3041	FALSE	FALSE	0000	0000
3042	FALSE	FALSE	0000	0000
[17:39:52.373]
3051	FALSE	FALSE	0000	0000
3052	FALSE	FALSE	0000	0000
[17:39:53.376]
3061	FALSE	FALSE	0000	0000
3062	FALSE	FALSE	0000	0000
[17:39:54.382]
1002	FALSE	FALSE	0000	0000
[17:39:55.385]
1003	FALSE	FALSE	0000	0000
[17:39:56.391]
1177	FALSE	FALSE	0000	0000
[17:39:57.393]
3073	FALSE	FALSE	0000	0000
[17:39:58.398]
1121	FALSE	FALSE	0000	0000
[17:39:59.399]
1122	FALSE	FALSE	0000	0000
[17:40:00.402]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[17:40:01.412]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[17:40:02.415]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[17:40:03.419]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[17:40:04.424]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[17:40:05.432]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[17:40:06.434]
2002	FALSE	FALSE	0000	0000
[17:40:07.439]
2003	FALSE	FALSE	0000	0000
[17:40:08.445]
2177	FALSE	FALSE	0000	0000
[17:40:09.449]
3074	FALSE	FALSE	0000	0000
[17:40:10.458]
2121	FALSE	FALSE	0000	0000
[17:40:11.461]
2122	FALSE	FALSE	0000	0000
[17:40:12.462]
1011	FALSE	FALSE	0000	0000
1012	FALSE	FALSE	0000	0000
[17:40:13.465]
1021	FALSE	FALSE	0000	0000
1022	FALSE	FALSE	0000	0000
[17:40:14.473]
1031	FALSE	FALSE	0000	0000
1032	FALSE	FALSE	0000	0000
[17:40:15.475]
1041	FALSE	FALSE	0000	0000
1042	FALSE	FALSE	0000	0000
[17:40:16.478]
1051	FALSE	FALSE	0000	0000
1052	FALSE	FALSE	0000	0000
[17:40:17.483]
1061	FALSE	FALSE	0000	0000
1062	FALSE	FALSE	0000	0000
[17:40:18.495]
3002	FALSE	FALSE	0000	0000
[17:40:19.497]
3003	FALSE	FALSE	0000	0000
[17:40:20.500]
3177	FALSE	FALSE	0000	0000
[17:40:21.508]
3075	FALSE	FALSE	0000	0000
[17:40:22.511]
3121	FALSE	FALSE	0000	0000
[17:40:23.517]
3122	FALSE	FALSE	0000	0000
[17:40:24.523]
211	FALSE	FALSE	0000	0000
212	FALSE	FALSE	0000	0000
[17:40:25.534]
221	FALSE	FALSE	0000	0000
222	FALSE	FALSE	0000	0000
[17:40:26.538]
231	FALSE	FALSE	0000	0000
232	FALSE	FALSE	0000	0000
[17:40:27.545]
241	FALSE	FALSE	0000	0000
242	FALSE	FALSE	0000	0000
[17:40:28.550]
251	FALSE	FALSE	0000	0000
252	FALSE	FALSE	0000	0000
[17:40:29.552]
261	FALSE	FALSE	0000	0000
262	FALSE	FALSE	0000	0000
[17:40:30.554]
4002	FALSE	FALSE	0000	0000
[17:40:31.562]
4003	FALSE	FALSE	0000	0000
[17:40:32.564]
4177	FALSE	FALSE	0000	0000
[17:40:33.566]
3076	FALSE	FALSE	0000	0000
[17:40:34.568]
4121	FALSE	FALSE	0000	0000
[17:40:35.574]
4122	FALSE	FALSE	0000	0000
[17:40:36.576]
3011	FALSE	FALSE	0000	0000
3012	FALSE	FALSE	0000	0000
[17:40:37.579]
3021	FALSE	FALSE	0000	0000
3022	FALSE	FALSE	0000	0000
[17:40:38.581]
3031	FALSE	FALSE	0000	0000
3032	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[17:44:31.478]
1002	FALSE	FALSE	0000	0000
address	coils	discrete input	holding registers	input registers
[17:44:31.499]
1002	FALSE	FALSE	0000	0000
[17:44:32.485]
1003	FALSE	FALSE	0000	0000
[17:44:33.487]
1177	FALSE	FALSE	0000	0000
[17:44:34.490]
3073	FALSE	FALSE	0000	0000
[17:44:35.498]
1121	FALSE	FALSE	0000	0000
[17:44:36.501]
1122	FALSE	FALSE	0000	0000
[17:44:37.508]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[17:44:38.517]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[17:44:39.520]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[17:44:40.532]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[17:44:41.548]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[17:44:42.551]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[17:44:43.554]
2002	FALSE	FALSE	0000	0000
[17:44:44.567]
2003	FALSE	FALSE	0000	0000
[17:44:45.574]
2177	FALSE	FALSE	0000	0000
[17:44:46.582]
3074	FALSE	FALSE	0000	0000
[17:44:47.595]
2121	FALSE	FALSE	0000	0000
[17:44:48.610]
2122	FALSE	FALSE	0000	0000
[17:44:49.616]
1011	FALSE	FALSE	0000	0000
1012	FALSE	FALSE	0000	0000
[17:44:50.619]
1021	FALSE	FALSE	0000	0000
1022	FALSE	FALSE	0000	0000
[17:44:51.625]
1031	FALSE	FALSE	0000	0000
1032	FALSE	FALSE	0000	0000
[17:44:52.633]
1041	FALSE	FALSE	0000	0000
1042	FALSE	FALSE	0000	0000
[17:44:53.638]
1051	FALSE	FALSE	0000	0000
1052	FALSE	FALSE	0000	0000
[17:44:54.648]
1061	FALSE	FALSE	0000	0000
1062	FALSE	FALSE	0000	0000
[17:44:55.650]
3002	FALSE	FALSE	0000	0000
[17:44:56.652]
3003	FALSE	FALSE	0000	0000
[17:44:57.657]
3177	FALSE	FALSE	0000	0000
[17:44:58.659]
3075	FALSE	FALSE	0000	0000
[17:44:59.674]
3121	FALSE	FALSE	0000	0000
[17:45:00.675]
3122	FALSE	FALSE	0000	0000
[17:45:01.678]
211	FALSE	FALSE	0000	0000
212	FALSE	FALSE	0000	0000
[17:45:02.683]
221	FALSE	FALSE	0000	0000
222	FALSE	FALSE	0000	0000
[17:45:03.688]
231	FALSE	FALSE	0000	0000
232	FALSE	FALSE	0000	0000
[17:45:04.693]
241	FALSE	FALSE	0000	0000
242	FALSE	FALSE	0000	0000
[17:45:05.701]
251	FALSE	FALSE	0000	0000
252	FALSE	FALSE	0000	0000
[17:45:06.705]
261	FALSE	FALSE	0000	0000
262	FALSE	FALSE	0000	0000
[17:45:07.709]
4002	FALSE	FALSE	0000	0000
[17:45:08.712]
4003	FALSE	FALSE	0000	0000
[17:45:09.715]
4177	FALSE	FALSE	0000	0000
[17:45:10.717]
3076	FALSE	FALSE	0000	0000
[17:45:11.729]
4121	FALSE	FALSE	0000	0000
[17:45:12.741]
4122	FALSE	FALSE	0000	0000
[17:45:13.757]
3011	FALSE	FALSE	0000	0000
3012	FALSE	FALSE	0000	0000
[17:45:14.760]
3021	FALSE	FALSE	0000	0000
3022	FALSE	FALSE	0000	0000
[17:45:15.763]
3031	FALSE	FALSE	0000	0000
3032	FALSE	FALSE	0000	0000
[17:45:16.767]
3041	FALSE	FALSE	0000	0000
3042	FALSE	FALSE	0000	0000
[17:45:17.770]
3051	FALSE	FALSE	0000	0000
3052	FALSE	FALSE	0000	0000
[17:45:18.776]
3061	FALSE	FALSE	0000	0000
3062	FALSE	FALSE	0000	0000
[17:45:19.792]
1002	FALSE	FALSE	0000	0000
[17:45:20.807]
1003	FALSE	FALSE	0000	0000
[17:45:21.817]
1177	FALSE	FALSE	0000	0000
[17:45:22.821]
3073	FALSE	FALSE	0000	0000
[17:45:23.823]
1121	FALSE	FALSE	0000	0000
[17:45:24.829]
1122	FALSE	FALSE	0000	0000
[17:45:25.836]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[17:45:26.839]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[17:45:27.849]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[17:45:28.854]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[17:45:29.855]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[17:45:30.858]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[17:45:31.870]
2002	FALSE	FALSE	0000	0000
[17:45:32.882]
2003	FALSE	FALSE	0000	0000
[17:45:33.885]
2177	FALSE	FALSE	0000	0000
[17:45:34.886]
3074	FALSE	FALSE	0000	0000
[17:45:35.897]
2121	FALSE	FALSE	0000	0000
[17:45:36.900]
2122	FALSE	FALSE	0000	0000
[17:45:37.903]
1011	FALSE	FALSE	0000	0000
1012	FALSE	FALSE	0000	0000
[17:45:38.905]
1021	FALSE	FALSE	0000	0000
1022	FALSE	FALSE	0000	0000
[17:45:39.910]
1031	FALSE	FALSE	0000	0000
1032	FALSE	FALSE	0000	0000
[17:45:40.917]
1041	FALSE	FALSE	0000	0000
1042	FALSE	FALSE	0000	0000
[17:45:41.932]
1051	FALSE	FALSE	0000	0000
1052	FALSE	FALSE	0000	0000
[17:45:42.937]
1061	FALSE	FALSE	0000	0000
1062	FALSE	FALSE	0000	0000
[17:45:43.950]
3002	FALSE	FALSE	0000	0000
[17:45:44.958]
3003	FALSE	FALSE	0000	0000
[17:45:45.966]
3177	FALSE	FALSE	0000	0000
[17:45:46.973]
3075	FALSE	FALSE	0000	0000
[17:45:47.978]
3121	FALSE	FALSE	0000	0000
[17:45:48.988]
3122	FALSE	FALSE	0000	0000
[17:45:49.994]
211	FALSE	FALSE	0000	0000
212	FALSE	FALSE	0000	0000
[17:45:50.997]
221	FALSE	FALSE	0000	0000
222	FALSE	FALSE	0000	0000
[17:45:52.000]
231	FALSE	FALSE	0000	0000
232	FALSE	FALSE	0000	0000
[17:45:53.005]
241	FALSE	FALSE	0000	0000
242	FALSE	FALSE	0000	0000
[17:45:54.007]
251	FALSE	FALSE	0000	0000
252	FALSE	FALSE	0000	0000
[17:45:55.025]
261	FALSE	FALSE	0000	0000
262	FALSE	FALSE	0000	0000
[17:45:56.052]
4002	FALSE	FALSE	0000	0000
[17:45:57.058]
4003	FALSE	FALSE	0000	0000
[17:45:58.076]
4177	FALSE	FALSE	0000	0000
[17:45:59.079]
3076	FALSE	FALSE	0000	0000
[17:46:00.086]
4121	FALSE	FALSE	0000	0000
[17:46:01.099]
4122	FALSE	FALSE	0000	0000
[17:46:02.110]
3011	FALSE	FALSE	0000	0000
3012	FALSE	FALSE	0000	0000
[17:46:03.117]
3021	FALSE	FALSE	0000	0000
3022	FALSE	FALSE	0000	0000
[17:46:04.121]
3031	FALSE	FALSE	0000	0000
3032	FALSE	FALSE	0000	0000
[17:46:05.122]
3041	FALSE	FALSE	0000	0000
3042	FALSE	FALSE	0000	0000
[17:46:06.125]
3051	FALSE	FALSE	0000	0000
3052	FALSE	FALSE	0000	0000
[17:46:07.137]
3061	FALSE	FALSE	0000	0000
3062	FALSE	FALSE	0000	0000
[17:46:08.145]
1002	FALSE	FALSE	0000	0000
[17:46:09.151]
1003	FALSE	FALSE	0000	0000
[17:46:10.157]
1177	FALSE	FALSE	0000	0000
[17:46:11.166]
3073	FALSE	FALSE	0000	0000
[17:46:12.178]
1121	FALSE	FALSE	0000	0000
[17:46:13.186]
1122	FALSE	FALSE	0000	0000
[17:46:14.187]
11	FALSE	FALSE	0000	0000
12	FALSE	FALSE	0000	0000
[17:46:15.190]
21	FALSE	FALSE	0000	0000
22	FALSE	FALSE	0000	0000
[17:46:16.192]
31	FALSE	FALSE	0000	0000
32	FALSE	FALSE	0000	0000
[17:46:17.198]
41	FALSE	FALSE	0000	0000
42	FALSE	FALSE	0000	0000
[17:46:18.202]
51	FALSE	FALSE	0000	0000
52	FALSE	FALSE	0000	0000
[17:46:19.206]
61	FALSE	FALSE	0000	0000
62	FALSE	FALSE	0000	0000
[17:46:20.210]
2002	FALSE	FALSE	0000	0000
[17:46:21.212]
2003	FALSE	FALSE	0000	0000
[17:46:22.218]
2177	FALSE	FALSE	0000	0000
[17:46:23.221]
3074	FALSE	FALSE	0000	0000
[17:46:24.223]
2121	FALSE	FALSE	0000	0000
[17:46:25.240]
2122	FALSE	FALSE	0000	0000
[17:46:26.246]
1011	FALSE	FALSE	0000	0000
1012	FALSE	FALSE	0000	0000
[17:46:27.249]
1021	FALSE	FALSE	0000	0000
1022	FALSE	FALSE	0000	0000
