COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /lc3_env_pkg/imem_coverage/imem_coverage__1/CTRL_OPR_cg 
                                                       58.13%        100          -    Uncovered            
    covered/total bins:                                   510        526          -                      
    missing/total bins:                                    16        526          -                      
    % Hit:                                             96.95%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(1)
    Coverpoint OPCODE                                  50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin BR_bin                                       7382          1          -    Covered              
        bin JMP_bin                                         0          1          -    ZERO                 
    Coverpoint BASER                                    0.00%        100          -    ZERO                 
        covered/total bins:                                 0          8          -                      
        missing/total bins:                                 8          8          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin BaseR_JMP_bin[0]                                0          1          -    ZERO                 
        bin BaseR_JMP_bin[1]                                0          1          -    ZERO                 
        bin BaseR_JMP_bin[2]                                0          1          -    ZERO                 
        bin BaseR_JMP_bin[3]                                0          1          -    ZERO                 
        bin BaseR_JMP_bin[4]                                0          1          -    ZERO                 
        bin BaseR_JMP_bin[5]                                0          1          -    ZERO                 
        bin BaseR_JMP_bin[6]                                0          1          -    ZERO                 
        bin BaseR_JMP_bin[7]                                0          1          -    ZERO                 
    Coverpoint NZP_JMP                                  0.00%        100          -    ZERO                 
        covered/total bins:                                 0          1          -                      
        missing/total bins:                                 1          1          -                      
        % Hit:                                          0.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin NZP_JMP_bin                                     0          1          -    ZERO                 
    Coverpoint NZP_BR                                 100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin NZP_BR_bin                                   2675          1          -    Covered              
    Coverpoint PCOFFSET9                               98.82%        100          -    Uncovered            
        covered/total bins:                               506        512          -                      
        missing/total bins:                                 6        512          -                      
        % Hit:                                         98.82%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                        86          1          -    Covered              
        bin auto[1]                                        14          1          -    Covered              
        bin auto[2]                                         4          1          -    Covered              
        bin auto[3]                                         9          1          -    Covered              
        bin auto[4]                                         6          1          -    Covered              
        bin auto[5]                                         5          1          -    Covered              
        bin auto[6]                                         7          1          -    Covered              
        bin auto[7]                                         4          1          -    Covered              
        bin auto[8]                                         7          1          -    Covered              
        bin auto[9]                                         2          1          -    Covered              
        bin auto[10]                                        7          1          -    Covered              
        bin auto[11]                                        2          1          -    Covered              
        bin auto[12]                                       15          1          -    Covered              
        bin auto[13]                                       12          1          -    Covered              
        bin auto[14]                                       14          1          -    Covered              
        bin auto[15]                                        5          1          -    Covered              
        bin auto[16]                                        2          1          -    Covered              
        bin auto[17]                                       12          1          -    Covered              
        bin auto[18]                                        8          1          -    Covered              
        bin auto[19]                                        6          1          -    Covered              
        bin auto[20]                                        7          1          -    Covered              
        bin auto[21]                                       11          1          -    Covered              
        bin auto[22]                                        7          1          -    Covered              
        bin auto[23]                                        5          1          -    Covered              
        bin auto[24]                                        9          1          -    Covered              
        bin auto[25]                                        2          1          -    Covered              
        bin auto[26]                                       11          1          -    Covered              
        bin auto[27]                                        5          1          -    Covered              
        bin auto[28]                                        7          1          -    Covered              
        bin auto[29]                                       11          1          -    Covered              
        bin auto[30]                                       12          1          -    Covered              
        bin auto[31]                                        1          1          -    Covered              
        bin auto[32]                                        5          1          -    Covered              
        bin auto[33]                                        7          1          -    Covered              
        bin auto[34]                                       13          1          -    Covered              
        bin auto[35]                                        4          1          -    Covered              
        bin auto[36]                                       11          1          -    Covered              
        bin auto[37]                                       13          1          -    Covered              
        bin auto[38]                                        7          1          -    Covered              
        bin auto[39]                                        8          1          -    Covered              
        bin auto[40]                                        3          1          -    Covered              
        bin auto[41]                                        8          1          -    Covered              
        bin auto[42]                                        3          1          -    Covered              
        bin auto[43]                                       13          1          -    Covered              
        bin auto[44]                                        8          1          -    Covered              
        bin auto[45]                                        3          1          -    Covered              
        bin auto[46]                                        2          1          -    Covered              
        bin auto[47]                                       10          1          -    Covered              
        bin auto[48]                                        8          1          -    Covered              
        bin auto[49]                                        6          1          -    Covered              
        bin auto[50]                                        3          1          -    Covered              
        bin auto[51]                                        4          1          -    Covered              
        bin auto[52]                                        4          1          -    Covered              
        bin auto[53]                                       14          1          -    Covered              
        bin auto[54]                                        2          1          -    Covered              
        bin auto[55]                                        6          1          -    Covered              
        bin auto[56]                                        4          1          -    Covered              
        bin auto[57]                                        0          1          -    ZERO                 
        bin auto[58]                                        8          1          -    Covered              
        bin auto[59]                                        5          1          -    Covered              
        bin auto[60]                                       12          1          -    Covered              
        bin auto[61]                                        9          1          -    Covered              
        bin auto[62]                                        9          1          -    Covered              
        bin auto[63]                                        7          1          -    Covered              
        bin auto[64]                                        5          1          -    Covered              
        bin auto[65]                                        2          1          -    Covered              
        bin auto[66]                                       10          1          -    Covered              
        bin auto[67]                                        4          1          -    Covered              
        bin auto[68]                                       10          1          -    Covered              
        bin auto[69]                                        7          1          -    Covered              
        bin auto[70]                                        7          1          -    Covered              
        bin auto[71]                                       13          1          -    Covered              
        bin auto[72]                                       14          1          -    Covered              
        bin auto[73]                                        0          1          -    ZERO                 
        bin auto[74]                                        7          1          -    Covered              
        bin auto[75]                                        1          1          -    Covered              
        bin auto[76]                                        8          1          -    Covered              
        bin auto[77]                                       14          1          -    Covered              
        bin auto[78]                                        0          1          -    ZERO                 
        bin auto[79]                                        1          1          -    Covered              
        bin auto[80]                                        7          1          -    Covered              
        bin auto[81]                                       11          1          -    Covered              
        bin auto[82]                                        6          1          -    Covered              
        bin auto[83]                                       13          1          -    Covered              
        bin auto[84]                                        5          1          -    Covered              
        bin auto[85]                                        2          1          -    Covered              
        bin auto[86]                                       10          1          -    Covered              
        bin auto[87]                                        4          1          -    Covered              
        bin auto[88]                                       13          1          -    Covered              
        bin auto[89]                                        4          1          -    Covered              
        bin auto[90]                                        1          1          -    Covered              
        bin auto[91]                                        9          1          -    Covered              
        bin auto[92]                                        2          1          -    Covered              
        bin auto[93]                                        2          1          -    Covered              
        bin auto[94]                                        2          1          -    Covered              
        bin auto[95]                                        3          1          -    Covered              
        bin auto[96]                                      497          1          -    Covered              
        bin auto[97]                                      495          1          -    Covered              
        bin auto[98]                                      441          1          -    Covered              
        bin auto[99]                                      484          1          -    Covered              
        bin auto[100]                                     510          1          -    Covered              
        bin auto[101]                                     440          1          -    Covered              
        bin auto[102]                                     445          1          -    Covered              
        bin auto[103]                                     426          1          -    Covered              
        bin auto[104]                                       2          1          -    Covered              
        bin auto[105]                                       8          1          -    Covered              
        bin auto[106]                                       7          1          -    Covered              
        bin auto[107]                                       7          1          -    Covered              
        bin auto[108]                                       6          1          -    Covered              
        bin auto[109]                                       2          1          -    Covered              
        bin auto[110]                                       1          1          -    Covered              
        bin auto[111]                                       5          1          -    Covered              
        bin auto[112]                                      11          1          -    Covered              
        bin auto[113]                                       7          1          -    Covered              
        bin auto[114]                                      13          1          -    Covered              
        bin auto[115]                                      10          1          -    Covered              
        bin auto[116]                                      15          1          -    Covered              
        bin auto[117]                                       6          1          -    Covered              
        bin auto[118]                                       3          1          -    Covered              
        bin auto[119]                                       7          1          -    Covered              
        bin auto[120]                                      11          1          -    Covered              
        bin auto[121]                                       5          1          -    Covered              
        bin auto[122]                                       3          1          -    Covered              
        bin auto[123]                                       1          1          -    Covered              
        bin auto[124]                                       8          1          -    Covered              
        bin auto[125]                                       2          1          -    Covered              
        bin auto[126]                                       9          1          -    Covered              
        bin auto[127]                                      11          1          -    Covered              
        bin auto[128]                                       9          1          -    Covered              
        bin auto[129]                                       1          1          -    Covered              
        bin auto[130]                                       6          1          -    Covered              
        bin auto[131]                                       4          1          -    Covered              
        bin auto[132]                                       2          1          -    Covered              
        bin auto[133]                                       4          1          -    Covered              
        bin auto[134]                                       3          1          -    Covered              
        bin auto[135]                                      12          1          -    Covered              
        bin auto[136]                                       3          1          -    Covered              
        bin auto[137]                                      10          1          -    Covered              
        bin auto[138]                                       3          1          -    Covered              
        bin auto[139]                                       7          1          -    Covered              
        bin auto[140]                                       7          1          -    Covered              
        bin auto[141]                                       7          1          -    Covered              
        bin auto[142]                                      11          1          -    Covered              
        bin auto[143]                                      10          1          -    Covered              
        bin auto[144]                                       2          1          -    Covered              
        bin auto[145]                                       8          1          -    Covered              
        bin auto[146]                                      15          1          -    Covered              
        bin auto[147]                                       8          1          -    Covered              
        bin auto[148]                                       3          1          -    Covered              
        bin auto[149]                                       7          1          -    Covered              
        bin auto[150]                                       7          1          -    Covered              
        bin auto[151]                                       8          1          -    Covered              
        bin auto[152]                                       5          1          -    Covered              
        bin auto[153]                                       9          1          -    Covered              
        bin auto[154]                                      12          1          -    Covered              
        bin auto[155]                                       1          1          -    Covered              
        bin auto[156]                                       7          1          -    Covered              
        bin auto[157]                                       2          1          -    Covered              
        bin auto[158]                                       8          1          -    Covered              
        bin auto[159]                                       1          1          -    Covered              
        bin auto[160]                                       0          1          -    ZERO                 
        bin auto[161]                                       9          1          -    Covered              
        bin auto[162]                                       8          1          -    Covered              
        bin auto[163]                                       8          1          -    Covered              
        bin auto[164]                                       9          1          -    Covered              
        bin auto[165]                                       9          1          -    Covered              
        bin auto[166]                                       8          1          -    Covered              
        bin auto[167]                                       7          1          -    Covered              
        bin auto[168]                                      12          1          -    Covered              
        bin auto[169]                                       2          1          -    Covered              
        bin auto[170]                                       5          1          -    Covered              
        bin auto[171]                                       8          1          -    Covered              
        bin auto[172]                                       6          1          -    Covered              
        bin auto[173]                                      10          1          -    Covered              
        bin auto[174]                                       9          1          -    Covered              
        bin auto[175]                                       7          1          -    Covered              
        bin auto[176]                                      10          1          -    Covered              
        bin auto[177]                                       3          1          -    Covered              
        bin auto[178]                                       2          1          -    Covered              
        bin auto[179]                                       1          1          -    Covered              
        bin auto[180]                                       5          1          -    Covered              
        bin auto[181]                                       3          1          -    Covered              
        bin auto[182]                                      10          1          -    Covered              
        bin auto[183]                                       8          1          -    Covered              
        bin auto[184]                                       2          1          -    Covered              
        bin auto[185]                                       8          1          -    Covered              
        bin auto[186]                                      10          1          -    Covered              
        bin auto[187]                                      10          1          -    Covered              
        bin auto[188]                                       5          1          -    Covered              
        bin auto[189]                                       3          1          -    Covered              
        bin auto[190]                                      11          1          -    Covered              
        bin auto[191]                                      13          1          -    Covered              
        bin auto[192]                                       6          1          -    Covered              
        bin auto[193]                                       8          1          -    Covered              
        bin auto[194]                                      10          1          -    Covered              
        bin auto[195]                                       9          1          -    Covered              
        bin auto[196]                                       7          1          -    Covered              
        bin auto[197]                                       7          1          -    Covered              
        bin auto[198]                                      11          1          -    Covered              
        bin auto[199]                                       1          1          -    Covered              
        bin auto[200]                                       6          1          -    Covered              
        bin auto[201]                                       2          1          -    Covered              
        bin auto[202]                                       6          1          -    Covered              
        bin auto[203]                                       5          1          -    Covered              
        bin auto[204]                                      11          1          -    Covered              
        bin auto[205]                                       4          1          -    Covered              
        bin auto[206]                                       9          1          -    Covered              
        bin auto[207]                                       6          1          -    Covered              
        bin auto[208]                                       1          1          -    Covered              
        bin auto[209]                                       6          1          -    Covered              
        bin auto[210]                                       5          1          -    Covered              
        bin auto[211]                                       6          1          -    Covered              
        bin auto[212]                                       9          1          -    Covered              
        bin auto[213]                                       4          1          -    Covered              
        bin auto[214]                                       7          1          -    Covered              
        bin auto[215]                                       5          1          -    Covered              
        bin auto[216]                                       4          1          -    Covered              
        bin auto[217]                                       8          1          -    Covered              
        bin auto[218]                                       3          1          -    Covered              
        bin auto[219]                                       6          1          -    Covered              
        bin auto[220]                                       4          1          -    Covered              
        bin auto[221]                                       8          1          -    Covered              
        bin auto[222]                                       9          1          -    Covered              
        bin auto[223]                                      10          1          -    Covered              
        bin auto[224]                                       5          1          -    Covered              
        bin auto[225]                                       1          1          -    Covered              
        bin auto[226]                                      11          1          -    Covered              
        bin auto[227]                                       8          1          -    Covered              
        bin auto[228]                                       5          1          -    Covered              
        bin auto[229]                                      11          1          -    Covered              
        bin auto[230]                                       8          1          -    Covered              
        bin auto[231]                                       6          1          -    Covered              
        bin auto[232]                                       9          1          -    Covered              
        bin auto[233]                                       5          1          -    Covered              
        bin auto[234]                                      10          1          -    Covered              
        bin auto[235]                                      25          1          -    Covered              
        bin auto[236]                                       8          1          -    Covered              
        bin auto[237]                                       4          1          -    Covered              
        bin auto[238]                                       8          1          -    Covered              
        bin auto[239]                                       6          1          -    Covered              
        bin auto[240]                                       8          1          -    Covered              
        bin auto[241]                                       5          1          -    Covered              
        bin auto[242]                                       6          1          -    Covered              
        bin auto[243]                                       4          1          -    Covered              
        bin auto[244]                                       4          1          -    Covered              
        bin auto[245]                                       4          1          -    Covered              
        bin auto[246]                                       5          1          -    Covered              
        bin auto[247]                                       9          1          -    Covered              
        bin auto[248]                                       3          1          -    Covered              
        bin auto[249]                                       6          1          -    Covered              
        bin auto[250]                                      12          1          -    Covered              
        bin auto[251]                                      12          1          -    Covered              
        bin auto[252]                                       5          1          -    Covered              
        bin auto[253]                                       5          1          -    Covered              
        bin auto[254]                                       8          1          -    Covered              
        bin auto[255]                                       2          1          -    Covered              
        bin auto[256]                                       4          1          -    Covered              
        bin auto[257]                                       9          1          -    Covered              
        bin auto[258]                                      12          1          -    Covered              
        bin auto[259]                                       4          1          -    Covered              
        bin auto[260]                                       2          1          -    Covered              
        bin auto[261]                                       3          1          -    Covered              
        bin auto[262]                                       8          1          -    Covered              
        bin auto[263]                                       7          1          -    Covered              
        bin auto[264]                                       4          1          -    Covered              
        bin auto[265]                                      16          1          -    Covered              
        bin auto[266]                                       3          1          -    Covered              
        bin auto[267]                                      18          1          -    Covered              
        bin auto[268]                                       3          1          -    Covered              
        bin auto[269]                                      11          1          -    Covered              
        bin auto[270]                                       7          1          -    Covered              
        bin auto[271]                                      11          1          -    Covered              
        bin auto[272]                                       8          1          -    Covered              
        bin auto[273]                                      13          1          -    Covered              
        bin auto[274]                                       1          1          -    Covered              
        bin auto[275]                                       0          1          -    ZERO                 
        bin auto[276]                                       2          1          -    Covered              
        bin auto[277]                                       4          1          -    Covered              
        bin auto[278]                                       6          1          -    Covered              
        bin auto[279]                                       9          1          -    Covered              
        bin auto[280]                                       5          1          -    Covered              
        bin auto[281]                                      12          1          -    Covered              
        bin auto[282]                                       4          1          -    Covered              
        bin auto[283]                                      14          1          -    Covered              
        bin auto[284]                                      11          1          -    Covered              
        bin auto[285]                                       5          1          -    Covered              
        bin auto[286]                                       6          1          -    Covered              
        bin auto[287]                                      15          1          -    Covered              
        bin auto[288]                                       7          1          -    Covered              
        bin auto[289]                                       8          1          -    Covered              
        bin auto[290]                                       5          1          -    Covered              
        bin auto[291]                                       1          1          -    Covered              
        bin auto[292]                                      10          1          -    Covered              
        bin auto[293]                                       5          1          -    Covered              
        bin auto[294]                                       6          1          -    Covered              
        bin auto[295]                                       2          1          -    Covered              
        bin auto[296]                                       7          1          -    Covered              
        bin auto[297]                                      12          1          -    Covered              
        bin auto[298]                                       5          1          -    Covered              
        bin auto[299]                                       7          1          -    Covered              
        bin auto[300]                                       3          1          -    Covered              
        bin auto[301]                                      12          1          -    Covered              
        bin auto[302]                                      18          1          -    Covered              
        bin auto[303]                                       7          1          -    Covered              
        bin auto[304]                                       5          1          -    Covered              
        bin auto[305]                                       7          1          -    Covered              
        bin auto[306]                                      11          1          -    Covered              
        bin auto[307]                                       6          1          -    Covered              
        bin auto[308]                                       8          1          -    Covered              
        bin auto[309]                                       7          1          -    Covered              
        bin auto[310]                                       7          1          -    Covered              
        bin auto[311]                                       4          1          -    Covered              
        bin auto[312]                                       8          1          -    Covered              
        bin auto[313]                                      10          1          -    Covered              
        bin auto[314]                                       9          1          -    Covered              
        bin auto[315]                                      21          1          -    Covered              
        bin auto[316]                                       7          1          -    Covered              
        bin auto[317]                                       9          1          -    Covered              
        bin auto[318]                                       7          1          -    Covered              
        bin auto[319]                                       9          1          -    Covered              
        bin auto[320]                                       7          1          -    Covered              
        bin auto[321]                                      11          1          -    Covered              
        bin auto[322]                                      10          1          -    Covered              
        bin auto[323]                                       7          1          -    Covered              
        bin auto[324]                                       8          1          -    Covered              
        bin auto[325]                                       8          1          -    Covered              
        bin auto[326]                                       8          1          -    Covered              
        bin auto[327]                                       8          1          -    Covered              
        bin auto[328]                                       9          1          -    Covered              
        bin auto[329]                                      10          1          -    Covered              
        bin auto[330]                                       7          1          -    Covered              
        bin auto[331]                                       6          1          -    Covered              
        bin auto[332]                                       7          1          -    Covered              
        bin auto[333]                                       4          1          -    Covered              
        bin auto[334]                                      14          1          -    Covered              
        bin auto[335]                                       8          1          -    Covered              
        bin auto[336]                                       8          1          -    Covered              
        bin auto[337]                                      11          1          -    Covered              
        bin auto[338]                                       5          1          -    Covered              
        bin auto[339]                                       5          1          -    Covered              
        bin auto[340]                                       8          1          -    Covered              
        bin auto[341]                                       5          1          -    Covered              
        bin auto[342]                                       3          1          -    Covered              
        bin auto[343]                                       3          1          -    Covered              
        bin auto[344]                                      12          1          -    Covered              
        bin auto[345]                                       3          1          -    Covered              
        bin auto[346]                                       8          1          -    Covered              
        bin auto[347]                                       5          1          -    Covered              
        bin auto[348]                                      10          1          -    Covered              
        bin auto[349]                                       8          1          -    Covered              
        bin auto[350]                                      13          1          -    Covered              
        bin auto[351]                                       4          1          -    Covered              
        bin auto[352]                                       8          1          -    Covered              
        bin auto[353]                                      12          1          -    Covered              
        bin auto[354]                                      18          1          -    Covered              
        bin auto[355]                                       1          1          -    Covered              
        bin auto[356]                                       8          1          -    Covered              
        bin auto[357]                                      11          1          -    Covered              
        bin auto[358]                                       6          1          -    Covered              
        bin auto[359]                                       7          1          -    Covered              
        bin auto[360]                                       9          1          -    Covered              
        bin auto[361]                                       6          1          -    Covered              
        bin auto[362]                                       7          1          -    Covered              
        bin auto[363]                                       5          1          -    Covered              
        bin auto[364]                                       5          1          -    Covered              
        bin auto[365]                                       9          1          -    Covered              
        bin auto[366]                                       9          1          -    Covered              
        bin auto[367]                                      10          1          -    Covered              
        bin auto[368]                                       3          1          -    Covered              
        bin auto[369]                                       3          1          -    Covered              
        bin auto[370]                                       5          1          -    Covered              
        bin auto[371]                                       6          1          -    Covered              
        bin auto[372]                                       8          1          -    Covered              
        bin auto[373]                                       8          1          -    Covered              
        bin auto[374]                                       7          1          -    Covered              
        bin auto[375]                                       7          1          -    Covered              
        bin auto[376]                                      17          1          -    Covered              
        bin auto[377]                                      13          1          -    Covered              
        bin auto[378]                                      10          1          -    Covered              
        bin auto[379]                                       5          1          -    Covered              
        bin auto[380]                                       5          1          -    Covered              
        bin auto[381]                                       7          1          -    Covered              
        bin auto[382]                                       7          1          -    Covered              
        bin auto[383]                                       4          1          -    Covered              
        bin auto[384]                                      11          1          -    Covered              
        bin auto[385]                                       3          1          -    Covered              
        bin auto[386]                                      11          1          -    Covered              
        bin auto[387]                                      12          1          -    Covered              
        bin auto[388]                                      12          1          -    Covered              
        bin auto[389]                                      12          1          -    Covered              
        bin auto[390]                                      15          1          -    Covered              
        bin auto[391]                                       6          1          -    Covered              
        bin auto[392]                                       7          1          -    Covered              
        bin auto[393]                                      16          1          -    Covered              
        bin auto[394]                                       5          1          -    Covered              
        bin auto[395]                                       4          1          -    Covered              
        bin auto[396]                                       5          1          -    Covered              
        bin auto[397]                                       9          1          -    Covered              
        bin auto[398]                                       6          1          -    Covered              
        bin auto[399]                                       9          1          -    Covered              
        bin auto[400]                                       6          1          -    Covered              
        bin auto[401]                                       6          1          -    Covered              
        bin auto[402]                                       5          1          -    Covered              
        bin auto[403]                                       5          1          -    Covered              
        bin auto[404]                                       4          1          -    Covered              
        bin auto[405]                                       4          1          -    Covered              
        bin auto[406]                                       2          1          -    Covered              
        bin auto[407]                                      10          1          -    Covered              
        bin auto[408]                                       4          1          -    Covered              
        bin auto[409]                                       5          1          -    Covered              
        bin auto[410]                                       9          1          -    Covered              
        bin auto[411]                                       6          1          -    Covered              
        bin auto[412]                                       9          1          -    Covered              
        bin auto[413]                                       3          1          -    Covered              
        bin auto[414]                                      11          1          -    Covered              
        bin auto[415]                                       4          1          -    Covered              
        bin auto[416]                                       6          1          -    Covered              
        bin auto[417]                                       9          1          -    Covered              
        bin auto[418]                                       8          1          -    Covered              
        bin auto[419]                                      13          1          -    Covered              
        bin auto[420]                                       7          1          -    Covered              
        bin auto[421]                                       6          1          -    Covered              
        bin auto[422]                                       7          1          -    Covered              
        bin auto[423]                                      11          1          -    Covered              
        bin auto[424]                                       8          1          -    Covered              
        bin auto[425]                                       5          1          -    Covered              
        bin auto[426]                                       5          1          -    Covered              
        bin auto[427]                                       7          1          -    Covered              
        bin auto[428]                                       6          1          -    Covered              
        bin auto[429]                                      13          1          -    Covered              
        bin auto[430]                                      14          1          -    Covered              
        bin auto[431]                                      14          1          -    Covered              
        bin auto[432]                                       9          1          -    Covered              
        bin auto[433]                                       7          1          -    Covered              
        bin auto[434]                                       7          1          -    Covered              
        bin auto[435]                                       3          1          -    Covered              
        bin auto[436]                                      14          1          -    Covered              
        bin auto[437]                                      11          1          -    Covered              
        bin auto[438]                                       4          1          -    Covered              
        bin auto[439]                                       3          1          -    Covered              
        bin auto[440]                                      15          1          -    Covered              
        bin auto[441]                                       7          1          -    Covered              
        bin auto[442]                                      11          1          -    Covered              
        bin auto[443]                                       1          1          -    Covered              
        bin auto[444]                                       9          1          -    Covered              
        bin auto[445]                                       6          1          -    Covered              
        bin auto[446]                                       7          1          -    Covered              
        bin auto[447]                                       8          1          -    Covered              
        bin auto[448]                                       6          1          -    Covered              
        bin auto[449]                                       6          1          -    Covered              
        bin auto[450]                                      12          1          -    Covered              
        bin auto[451]                                       8          1          -    Covered              
        bin auto[452]                                       6          1          -    Covered              
        bin auto[453]                                       0          1          -    ZERO                 
        bin auto[454]                                       9          1          -    Covered              
        bin auto[455]                                       5          1          -    Covered              
        bin auto[456]                                       1          1          -    Covered              
        bin auto[457]                                       4          1          -    Covered              
        bin auto[458]                                       5          1          -    Covered              
        bin auto[459]                                       8          1          -    Covered              
        bin auto[460]                                       9          1          -    Covered              
        bin auto[461]                                      12          1          -    Covered              
        bin auto[462]                                       3          1          -    Covered              
        bin auto[463]                                       5          1          -    Covered              
        bin auto[464]                                       8          1          -    Covered              
        bin auto[465]                                       7          1          -    Covered              
        bin auto[466]                                       9          1          -    Covered              
        bin auto[467]                                       4          1          -    Covered              
        bin auto[468]                                       8          1          -    Covered              
        bin auto[469]                                       8          1          -    Covered              
        bin auto[470]                                       8          1          -    Covered              
        bin auto[471]                                      10          1          -    Covered              
        bin auto[472]                                       9          1          -    Covered              
        bin auto[473]                                       5          1          -    Covered              
        bin auto[474]                                       6          1          -    Covered              
        bin auto[475]                                       9          1          -    Covered              
        bin auto[476]                                       4          1          -    Covered              
        bin auto[477]                                       6          1          -    Covered              
        bin auto[478]                                       5          1          -    Covered              
        bin auto[479]                                       5          1          -    Covered              
        bin auto[480]                                       3          1          -    Covered              
        bin auto[481]                                       6          1          -    Covered              
        bin auto[482]                                       3          1          -    Covered              
        bin auto[483]                                      14          1          -    Covered              
        bin auto[484]                                       3          1          -    Covered              
        bin auto[485]                                       6          1          -    Covered              
        bin auto[486]                                       6          1          -    Covered              
        bin auto[487]                                       7          1          -    Covered              
        bin auto[488]                                       4          1          -    Covered              
        bin auto[489]                                       7          1          -    Covered              
        bin auto[490]                                       6          1          -    Covered              
        bin auto[491]                                       7          1          -    Covered              
        bin auto[492]                                       4          1          -    Covered              
        bin auto[493]                                       4          1          -    Covered              
        bin auto[494]                                       4          1          -    Covered              
        bin auto[495]                                       2          1          -    Covered              
        bin auto[496]                                       9          1          -    Covered              
        bin auto[497]                                       4          1          -    Covered              
        bin auto[498]                                       4          1          -    Covered              
        bin auto[499]                                      10          1          -    Covered              
        bin auto[500]                                       7          1          -    Covered              
        bin auto[501]                                      10          1          -    Covered              
        bin auto[502]                                       8          1          -    Covered              
        bin auto[503]                                      11          1          -    Covered              
        bin auto[504]                                       7          1          -    Covered              
        bin auto[505]                                       6          1          -    Covered              
        bin auto[506]                                       4          1          -    Covered              
        bin auto[507]                                      10          1          -    Covered              
        bin auto[508]                                       1          1          -    Covered              
        bin auto[509]                                      16          1          -    Covered              
        bin auto[510]                                       9          1          -    Covered              
        bin auto[511]                                      14          1          -    Covered              
    Coverpoint PCOFFSET9C                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin pcoffset9_corner_low                           86          1          -    Covered              
        bin pcoffset9_corner_high                          14          1          -    Covered              
 TYPE /lc3_env_pkg/imem_coverage/imem_coverage__1/ALU_OPR_cg 
                                                       96.99%        100          -    Uncovered            
    covered/total bins:                                  3867       5188          -                      
    missing/total bins:                                  1321       5188          -                      
    % Hit:                                             74.53%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(1)
    Coverpoint Cov_alu_opcode                         100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin ADD_b                                        5019          1          -    Covered              
        bin AND_b                                        5126          1          -    Covered              
        bin NOT_b                                        4957          1          -    Covered              
    Coverpoint Cov_alu_opcode_AND_ADD                 100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin AND_p                                        5126          1          -    Covered              
        bin ADD_p                                        5019          1          -    Covered              
    Coverpoint Cov_alu_opcode_NOT                     100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin NOT_p                                        4957          1          -    Covered              
    Coverpoint Cov_imm_en                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin HIGH                                        17110          1          -    Covered              
        bin LOW                                          8265          1          -    Covered              
    Coverpoint Cov_SR1                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin ALU_SR1[0]                                   2685          1          -    Covered              
        bin ALU_SR1[1]                                   6409          1          -    Covered              
        bin ALU_SR1[2]                                   2734          1          -    Covered              
        bin ALU_SR1[3]                                   2725          1          -    Covered              
        bin ALU_SR1[4]                                   2960          1          -    Covered              
        bin ALU_SR1[5]                                   2642          1          -    Covered              
        bin ALU_SR1[6]                                   2681          1          -    Covered              
        bin ALU_SR1[7]                                   2539          1          -    Covered              
    Coverpoint Cov_SR2                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin ALU_SR2[0]                                   2592          1          -    Covered              
        bin ALU_SR2[1]                                   2590          1          -    Covered              
        bin ALU_SR2[2]                                   2504          1          -    Covered              
        bin ALU_SR2[3]                                   2549          1          -    Covered              
        bin ALU_SR2[4]                                   2559          1          -    Covered              
        bin ALU_SR2[5]                                   2507          1          -    Covered              
        bin ALU_SR2[6]                                   2572          1          -    Covered              
        bin ALU_SR2[7]                                   7502          1          -    Covered              
    Coverpoint Cov_DR                                 100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin ALU_DR[0]                                    6393          1          -    Covered              
        bin ALU_DR[1]                                    2751          1          -    Covered              
        bin ALU_DR[2]                                    2705          1          -    Covered              
        bin ALU_DR[3]                                    2700          1          -    Covered              
        bin ALU_DR[4]                                    2757          1          -    Covered              
        bin ALU_DR[5]                                    2746          1          -    Covered              
        bin ALU_DR[6]                                    2580          1          -    Covered              
        bin ALU_DR[7]                                    2743          1          -    Covered              
    Coverpoint Cov_imm5                               100.00%        100          -    Covered              
        covered/total bins:                                32         32          -                      
        missing/total bins:                                 0         32          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin IMM[0]                                        706          1          -    Covered              
        bin IMM[1]                                        728          1          -    Covered              
        bin IMM[2]                                        707          1          -    Covered              
        bin IMM[3]                                        743          1          -    Covered              
        bin IMM[4]                                        769          1          -    Covered              
        bin IMM[5]                                        696          1          -    Covered              
        bin IMM[6]                                        704          1          -    Covered              
        bin IMM[7]                                        702          1          -    Covered              
        bin IMM[8]                                        271          1          -    Covered              
        bin IMM[9]                                        257          1          -    Covered              
        bin IMM[10]                                       243          1          -    Covered              
        bin IMM[11]                                       306          1          -    Covered              
        bin IMM[12]                                       245          1          -    Covered              
        bin IMM[13]                                       258          1          -    Covered              
        bin IMM[14]                                       293          1          -    Covered              
        bin IMM[15]                                       255          1          -    Covered              
        bin IMM[16]                                       254          1          -    Covered              
        bin IMM[17]                                       264          1          -    Covered              
        bin IMM[18]                                       262          1          -    Covered              
        bin IMM[19]                                       261          1          -    Covered              
        bin IMM[20]                                       290          1          -    Covered              
        bin IMM[21]                                       245          1          -    Covered              
        bin IMM[22]                                       244          1          -    Covered              
        bin IMM[23]                                       279          1          -    Covered              
        bin IMM[24]                                       276          1          -    Covered              
        bin IMM[25]                                       262          1          -    Covered              
        bin IMM[26]                                       266          1          -    Covered              
        bin IMM[27]                                       248          1          -    Covered              
        bin IMM[28]                                       265          1          -    Covered              
        bin IMM[29]                                       273          1          -    Covered              
        bin IMM[30]                                       294          1          -    Covered              
        bin IMM[31]                                      5244          1          -    Covered              
    Cross Xc_opcode_imm_en                            100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        Auto, Default and User Defined Bins:
            bin <ADD_p,LOW>                              2439          1          -    Covered              
            bin <AND_p,LOW>                              2576          1          -    Covered              
            bin <ADD_p,HIGH>                             2580          1          -    Covered              
            bin <AND_p,HIGH>                             2550          1          -    Covered              
    Cross Xc_opcode_dr_sr1_imm5                        68.01%        100          -    Uncovered            
        covered/total bins:                              2786       4096          -                      
        missing/total bins:                              1310       4096          -                      
        % Hit:                                         68.01%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        Auto, Default and User Defined Bins:
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[26]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[23]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[23]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[31]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[31]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[31]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[31]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[31]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[31]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[31]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[31]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[30]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[30]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[30]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[30]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[29]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[29]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[29]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[29]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[29]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[29]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[29]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[29]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[29]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[29]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[29]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[29]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[29]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[29]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[29]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[29]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[29]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[29]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[29]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[29]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[28]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[28]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[28]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[27]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[27]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[27]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[27]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[27]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[25]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[25]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[25]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[25]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[25]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[25]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[25]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[25]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[25]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[25]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[25]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[25]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[24]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[24]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[24]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[24]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[24]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[24]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[24]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[24]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[24]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[24]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[23]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[22]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[22]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[22]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[22]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[22]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[22]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[22]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[20]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[20]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[20]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[20]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[20]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[20]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[20]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[20]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[20]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[20]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[19]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[19]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[19]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[19]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[19]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[18]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[18]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[18]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[18]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[18]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[18]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[18]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[18]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[17]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[17]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[17]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[17]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[17]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[17]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[16]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[16]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[15]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[15]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[15]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[15]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[15]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[15]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[15]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[14]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[14]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[14]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[14]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[14]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[14]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[14]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[14]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[13]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[13]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[13]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[13]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[13]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[13]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[13]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[13]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[12]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[12]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[12]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[12]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[12]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[12]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[12]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[12]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[12]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[12]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[11]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[11]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[11]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[11]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[11]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[11]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[11]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[11]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[11]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[11]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[11]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[11]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[11]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[11]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[11]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[11]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[11]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[10]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[10]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[10]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[10]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[10]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[10]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[10]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[10]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[10]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[10]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[9]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[9]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[9]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[9]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[9]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[9]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[9]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[9]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[9]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[9]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[9]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[8]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[8]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[8]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[8]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[8]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[8]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[8]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[8]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[8]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[8]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[6]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[6]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[6]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[6]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[6]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[5]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[5]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[4]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[3]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[3]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[2]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[2]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[2]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[1]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[1]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[0]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[0]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[31]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[31]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[31]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[31]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[31]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[31]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[30]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[30]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[30]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[30]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[30]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[30]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[30]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[29]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[29]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[28]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[28]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[28]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[28]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[28]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[28]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[28]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[28]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[28]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[28]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[28]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[28]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[27]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[27]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[26]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[26]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[26]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[26]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[26]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[26]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[26]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[26]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[26]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[26]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[26]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[26]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[25]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[25]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[25]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[25]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[25]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[25]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[25]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[25]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[25]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[24]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[24]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[24]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[24]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[24]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[24]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[24]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[24]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[23]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[23]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[23]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[23]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[23]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[23]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[23]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[23]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[23]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[23]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[23]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[23]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[23]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[23]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[22]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[21]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[21]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[21]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[21]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[21]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[21]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[21]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[21]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[20]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[20]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[20]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[20]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[20]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[20]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[20]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[20]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[20]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[20]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[20]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[20]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[19]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[19]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[19]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[19]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[19]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[19]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[19]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[19]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[19]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[19]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[19]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[19]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[19]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[18]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[18]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[18]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[18]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[18]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[18]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[18]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[18]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[18]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[18]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[18]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[18]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[17]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[17]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[16]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[16]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[16]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[16]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[16]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[16]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[16]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[16]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[16]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[15]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[15]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[15]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[15]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[14]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[14]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[14]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[14]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[14]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[14]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[14]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[14]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[14]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[13]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[13]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[13]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[13]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[13]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[13]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[13]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[13]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[13]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[13]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[12]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[12]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[12]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[12]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[12]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[12]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[12]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[12]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[12]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[12]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[12]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[12]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[12]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[11]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[11]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[11]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[11]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[11]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[11]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[11]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[11]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[11]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[11]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[11]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[11]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[10]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[9]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[9]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[9]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[9]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[9]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[9]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[9]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[7]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[7]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[31]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[31]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[31]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[31]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[31]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[31]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[31]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[31]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[31]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[31]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[31]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[31]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[31]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[31]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[31]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[31]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[30]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[30]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[30]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[30]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[30]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[30]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[30]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[30]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[30]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[30]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[29]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[29]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[29]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[29]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[29]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[29]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[29]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[29]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[29]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[29]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[29]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[29]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[29]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[29]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[29]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[29]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[29]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[29]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[29]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[29]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[29]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[29]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[28]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[28]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[28]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[28]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[28]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[28]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[28]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[28]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[28]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[28]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[27]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[27]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[27]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[27]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[27]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[27]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[27]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[27]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[27]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[27]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[27]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[27]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[26]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[26]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[26]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[26]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[26]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[26]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[26]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[26]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[25]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[25]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[25]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[25]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[25]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[25]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[25]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[25]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[25]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[25]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[25]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[25]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[25]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[25]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[25]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[24]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[24]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[24]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[24]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[24]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[24]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[24]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[24]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[24]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[24]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[24]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[24]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[24]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[24]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[23]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[23]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[23]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[23]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[23]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[23]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[23]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[23]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[23]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[23]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[23]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[23]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[22]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[22]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[22]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[22]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[22]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[22]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[22]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[22]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[22]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[22]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[22]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[22]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[22]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[21]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[21]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[21]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[21]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[21]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[20]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[20]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[20]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[20]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[20]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[20]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[20]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[20]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[20]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[20]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[20]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[20]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[20]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[20]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[20]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[20]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[20]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[19]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[19]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[19]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[19]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[19]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[19]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[19]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[19]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[19]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[19]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[18]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[18]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[18]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[18]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[18]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[18]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[18]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[18]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[18]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[18]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[18]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[18]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[18]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[18]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[18]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[18]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[18]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[17]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[17]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[17]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[17]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[17]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[17]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[17]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[17]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[17]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[17]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[17]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[17]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[17]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[17]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[17]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[16]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[16]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[16]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[16]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[16]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[16]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[16]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[16]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[15]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[15]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[15]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[15]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[15]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[15]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[15]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[15]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[15]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[15]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[15]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[15]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[14]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[14]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[14]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[14]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[14]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[14]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[14]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[14]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[14]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[14]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[14]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[14]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[14]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[14]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[14]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[14]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[13]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[13]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[13]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[13]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[13]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[13]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[13]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[13]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[13]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[13]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[13]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[13]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[13]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[12]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[12]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[12]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[12]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[12]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[12]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[12]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[12]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[12]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[12]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[12]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[12]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[12]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[12]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[11]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[11]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[11]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[11]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[11]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[11]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[11]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[11]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[11]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[11]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[10]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[10]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[10]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[10]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[10]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[10]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[10]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[10]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[10]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[10]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[10]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[10]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[9]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[9]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[9]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[9]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[9]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[9]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[9]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[9]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[8]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[8]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[8]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[8]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[8]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[8]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[8]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[8]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[8]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[8]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[8]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[8]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[7]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[6]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[6]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[6]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[6]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[6]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[6]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[6]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[5]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[3]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[3]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[3]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[3]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[3]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[3]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[2]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[2]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[2]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[1]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[1]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[1]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[0]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[0]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[31]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[31]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[31]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[31]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[31]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[31]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[30]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[30]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[30]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[30]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[30]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[30]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[30]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[30]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[30]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[30]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[30]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[30]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[30]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[30]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[29]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[29]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[29]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[29]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[29]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[29]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[29]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[29]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[29]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[29]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[28]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[28]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[28]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[28]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[28]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[28]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[28]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[28]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[28]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[28]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[28]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[28]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[27]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[27]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[27]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[26]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[26]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[26]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[26]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[26]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[26]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[26]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[26]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[25]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[25]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[25]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[25]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[25]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[25]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[25]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[25]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[25]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[25]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[25]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[25]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[25]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[24]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[24]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[24]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[24]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[24]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[24]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[24]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[23]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[23]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[23]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[23]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[23]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[23]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[23]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[23]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[23]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[23]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[23]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[23]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[22]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[22]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[22]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[21]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[21]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[21]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[21]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[21]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[21]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[21]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[21]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[21]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[21]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[21]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[21]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[21]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[21]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[20]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[20]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[20]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[20]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[20]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[20]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[20]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[20]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[20]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[20]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[20]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[20]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[20]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[20]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[19]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[19]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[19]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[19]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[19]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[19]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[19]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[19]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[19]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[19]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[19]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[19]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[19]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[19]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[18]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[18]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[18]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[18]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[18]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[18]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[18]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[18]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[18]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[17]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[17]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[17]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[17]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[17]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[17]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[17]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[17]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[17]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[16]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[16]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[16]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[16]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[16]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[16]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[16]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[16]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[16]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[16]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[16]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[16]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[15]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[15]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[15]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[15]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[15]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[14]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[14]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[14]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[14]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[14]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[14]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[14]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[14]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[14]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[14]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[14]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[14]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[14]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[13]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[13]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[13]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[13]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[13]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[13]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[13]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[13]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[13]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[13]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[13]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[13]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[13]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[13]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[13]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[12]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[12]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[12]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[12]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[12]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[12]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[12]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[12]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[12]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[12]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[12]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[11]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[11]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[11]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[11]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[11]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[11]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[11]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[11]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[11]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[11]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[11]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[11]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[11]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[11]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[10]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[10]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[10]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[10]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[10]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[10]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[10]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[10]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[10]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[10]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[10]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[9]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[9]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[9]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[9]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[9]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[9]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[9]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[9]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[9]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[9]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[9]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[9]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[9]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[8]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[8]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[8]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[8]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[8]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[8]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[8]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[8]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[8]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[8]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[6]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[5]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[5]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[5]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[4]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[4]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[4]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[4]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[3]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[3]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[1]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[1]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[1]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[0]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[0]> 
                                                            2          1          -    Covered              
            bin <*,ALU_SR1[0],ALU_DR[7],IMM[31]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[5],IMM[31]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[5],IMM[31]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[1],IMM[31]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[1],IMM[31]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[6],IMM[30]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[6],IMM[30]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[6],IMM[30]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[6],IMM[30]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[4],IMM[30]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[3],IMM[30]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[3],IMM[30]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[3],IMM[30]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[1],IMM[30]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[0],IMM[30]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[0],IMM[30]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[7],IMM[29]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[6],IMM[29]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[6],IMM[29]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[5],IMM[29]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[4],IMM[29]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[4],IMM[29]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[1],IMM[29]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[0],IMM[29]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[0],IMM[29]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[0],IMM[29]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[7],IMM[28]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[6],IMM[28]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[6],IMM[28]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[4],IMM[28]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[4],IMM[28]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[2],IMM[28]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[0],IMM[28]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[7],IMM[27]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[6],IMM[27]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[6],IMM[27]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[6],IMM[27]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[5],IMM[27]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[3],IMM[27]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[1],IMM[27]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[1],IMM[27]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[0],IMM[27]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[6],IMM[26]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[5],IMM[26]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[4],IMM[26]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[4],IMM[26]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[4],IMM[26]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[3],IMM[26]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[3],IMM[26]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[3],IMM[26]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[2],IMM[26]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[0],IMM[26]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[7],IMM[25]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[7],IMM[25]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[7],IMM[25]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[6],IMM[25]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[1],IMM[25]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[1],IMM[25]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[1],IMM[25]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[0],IMM[25]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[0],IMM[25]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[7],IMM[24]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[7],IMM[24]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[5],IMM[24]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[4],IMM[24]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[2],IMM[24]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[1],IMM[24]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[5],IMM[23]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[4],IMM[23]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[4],IMM[23]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[4],IMM[23]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[2],IMM[23]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[2],IMM[23]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[1],IMM[23]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[7],IMM[22]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[7],IMM[22]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[6],IMM[22]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[5],IMM[22]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[4],IMM[22]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[3],IMM[22]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[3],IMM[22]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[0],IMM[22]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[6],IMM[21]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[6],IMM[21]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[5],IMM[21]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[5],IMM[21]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[4],IMM[21]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[4],IMM[21]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[3],IMM[21]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[3],IMM[21]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[1],IMM[21]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[1],IMM[21]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[0],IMM[21]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[0],IMM[21]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[0],IMM[21]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[6],IMM[20]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[5],IMM[20]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[4],IMM[20]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[3],IMM[20]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[3],IMM[20]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[3],IMM[20]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[2],IMM[20]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[1],IMM[20]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[1],IMM[20]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[1],IMM[20]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[0],IMM[20]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[6],IMM[19]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[6],IMM[19]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[5],IMM[19]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[4],IMM[19]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[4],IMM[19]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[2],IMM[19]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[2],IMM[19]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[0],IMM[19]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[0],IMM[19]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[0],IMM[19]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[7],IMM[18]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[7],IMM[18]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[3],IMM[18]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[2],IMM[18]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[1],IMM[18]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[0],IMM[18]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[7],IMM[17]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[7],IMM[17]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[5],IMM[17]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[5],IMM[17]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[4],IMM[17]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[3],IMM[17]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[2],IMM[17]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[2],IMM[17]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[0],IMM[17]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[7],IMM[16]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[7],IMM[16]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[7],IMM[16]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[6],IMM[16]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[5],IMM[16]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[5],IMM[16]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[5],IMM[16]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[4],IMM[16]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[4],IMM[16]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[4],IMM[16]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[3],IMM[16]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[3],IMM[16]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[0],IMM[16]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[6],IMM[15]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[6],IMM[15]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[6],IMM[15]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[5],IMM[15]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[5],IMM[15]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[4],IMM[15]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[2],IMM[15]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[1],IMM[15]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[7],IMM[14]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[7],IMM[14]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[7],IMM[14]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[6],IMM[14]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[6],IMM[14]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[4],IMM[14]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[4],IMM[14]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[2],IMM[14]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[1],IMM[14]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[5],IMM[13]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[5],IMM[13]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[4],IMM[13]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[4],IMM[13]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[3],IMM[13]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[3],IMM[13]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[2],IMM[13]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[1],IMM[13]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[1],IMM[13]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[0],IMM[13]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[6],IMM[12]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[6],IMM[12]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[5],IMM[12]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[4],IMM[12]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[2],IMM[12]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[1],IMM[12]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[0],IMM[12]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[7],IMM[11]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[6],IMM[11]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[3],IMM[11]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[2],IMM[11]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[0],IMM[11]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[7],IMM[10]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[6],IMM[10]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[5],IMM[10]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[3],IMM[10]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[2],IMM[10]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[2],IMM[10]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[2],IMM[10]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[1],IMM[10]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[1],IMM[10]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[1],IMM[10]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[0],IMM[10]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[0],IMM[10]>            0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[7],IMM[9]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[7],IMM[9]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[6],IMM[9]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[6],IMM[9]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[5],IMM[9]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[5],IMM[9]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[5],IMM[9]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[4],IMM[9]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[3],IMM[9]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[2],IMM[9]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[0],IMM[9]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[7],IMM[8]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[6],IMM[8]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[5],IMM[8]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[7],IMM[7]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[6],IMM[7]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[6],IMM[7]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[5],IMM[7]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[5],IMM[7]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[4],IMM[7]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[4],IMM[7]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[1],IMM[7]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[1],IMM[7]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[1],IMM[7]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[0],IMM[7]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[0],IMM[7]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[0],IMM[7]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[7],IMM[6]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[4],IMM[6]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[4],IMM[6]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[3],IMM[6]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[3],IMM[6]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[2],IMM[6]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[1],IMM[6]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[1],IMM[6]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[0],IMM[6]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[0],IMM[6]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[0],IMM[6]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[7],IMM[5]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[7],IMM[5]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[6],IMM[5]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[5],IMM[5]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[0],IMM[5]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[6],IMM[4]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[5],IMM[4]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[5],IMM[4]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[5],IMM[4]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[4],IMM[4]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[4],IMM[4]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[2],IMM[4]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[2],IMM[4]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[2],IMM[4]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[0],IMM[4]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[0],IMM[4]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[6],IMM[3]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[4],ALU_DR[5],IMM[3]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[5],IMM[3]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[3],IMM[3]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[1],IMM[3]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[0],IMM[3]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[0],IMM[3]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[0],IMM[3]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[0],IMM[3]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[7],IMM[2]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[7],IMM[2]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[5],IMM[2]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[3],IMM[2]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[2],IMM[2]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[1],IMM[2]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[0],IMM[2]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[7],IMM[1]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[7],IMM[1]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[6],IMM[1]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[5],IMM[1]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[4],IMM[1]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[4],IMM[1]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[3],IMM[1]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[2],IMM[1]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[2],IMM[1]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[2],IMM[1]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[1],ALU_DR[2],IMM[1]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[7],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[5],ALU_DR[6],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[6],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[5],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[5],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[5],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[4],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[2],ALU_DR[4],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[3],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[3],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[7],ALU_DR[2],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[3],ALU_DR[2],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[2],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[6],ALU_DR[1],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[1],IMM[0]>             0          1          2    ZERO                 
            bin <*,ALU_SR1[0],ALU_DR[0],IMM[0]>             0          1          2    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[31]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[30]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[29]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[6],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[28]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[27]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[26]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[25]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[24]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[23]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[3],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[22]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[21]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[3],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[20]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[6],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[19]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[18]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[17]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[5],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[2],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[16]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[4],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[15]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[14]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[7],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[1],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[13]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[12]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[6],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[0],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[11]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[7],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[6],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[4],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[10]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[4],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[2],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[0],IMM[9]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[5],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[4],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[3],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[2],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[1],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[8]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[7],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[5],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[3],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[2],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[2],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[7]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[5],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[5],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[2],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[1],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[0],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[6]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[7],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[4],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[4],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[4],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[3],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[2],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[2],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[2],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[1],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[1],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[0],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[0],IMM[5]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[7],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[7],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[7],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[7],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[6],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[6],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[3],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[3],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[1],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[1],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[0],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[0],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[0],IMM[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[7],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[7],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[7],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[6],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[6],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[6],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[6],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[5],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[5],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[4],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[3],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[2],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[0],IMM[3]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[7],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[6],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[5],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[5],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[5],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[5],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[5],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[4],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[4],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[3],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[3],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[3],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[3],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[2],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[1],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[1],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[1],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[0],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[0],IMM[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[7],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[6],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[6],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[6],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[5],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[5],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[5],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[4],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[4],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[4],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[3],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[2],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[0],ALU_DR[2],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[1],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[1],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[1],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[0],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[0],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_DR[0],IMM[1]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[7],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_DR[7],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[7],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[6],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[3],ALU_DR[6],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_DR[5],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[4],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[4],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_DR[4],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[5],ALU_DR[3],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_DR[3],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[1],ALU_DR[3],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_DR[2],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_DR[2],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[4],ALU_DR[2],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[1],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[3],ALU_DR[1],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[2],ALU_DR[1],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[7],ALU_DR[0],IMM[0]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_DR[0],IMM[0]> 
                                                            0          1          1    ZERO                 
    Cross Xc_opcode_dr_sr1_sr2                         98.92%        100          -    Uncovered            
        covered/total bins:                              1013       1024          -                      
        missing/total bins:                                11       1024          -                      
        % Hit:                                         98.92%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        Auto, Default and User Defined Bins:
            bin <AND_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[3],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[3],ALU_DR[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[3],ALU_DR[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[5]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[4]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[4]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[3],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[4]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[4]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[4]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[4]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[3]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[3]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[3]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[3]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[3],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[3]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[3]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[3]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[3]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[2]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[3],ALU_DR[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[2]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[1]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[1]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[1]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[0]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[7]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[7]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[7]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[6]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[6]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[4]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[3],ALU_DR[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[4]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[3]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[3]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[3]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[3]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[3]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[3]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[2]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[2]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[1]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[1]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[1]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[0]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[0]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[0]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[7]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[7]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[7]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[7]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[7]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[7]> 
                                                            9          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[7]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[7]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[7]> 
                                                           11          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[7]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[7]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[7]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[7]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[7]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[6]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[6]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[6]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[6]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[6]> 
                                                            9          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[6]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[6]> 
                                                           11          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[6]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[6]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[6]> 
                                                           11          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[6]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[6]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[6]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[6]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[6]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[6]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[5]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[5]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[5]> 
                                                            9          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[5]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[5]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[5]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[5]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[4]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[4]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[4]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[4]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[4]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[4]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[4]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[4]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[4]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[4]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[4]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[4]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[4]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[4]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[4]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[4]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[4]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[4]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[4]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[4]> 
                                                           12          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[3]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[3]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[3]> 
                                                            9          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[3]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[3]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[3]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[3]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[3]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[3]> 
                                                            9          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[3]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[3]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[3]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[3]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[3]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[3]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[3]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[3]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[3]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[3]> 
                                                            9          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[3]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[2]> 
                                                           11          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[2]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[2]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[2]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[2]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[2]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[2]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[2]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[2]> 
                                                           12          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[2]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[2]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[2]> 
                                                            9          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[2]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[2]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[1]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[1]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[1]> 
                                                            9          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[1]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[1]> 
                                                            1          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[1]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[1]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[1]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[1]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[1]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[3],ALU_DR[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[1]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[1]> 
                                                            9          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[1]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[1]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[1]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[1]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[1]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[1]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[1]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[0]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[0]> 
                                                           10          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[0]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[0]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[0]> 
                                                            8          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[0]> 
                                                            9          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[0]> 
                                                            2          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[0]> 
                                                            9          1          -    Covered              
            bin <ADD_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <ADD_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <ADD_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <ADD_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[0]> 
                                                            9          1          -    Covered              
            bin <ADD_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[0]> 
                                                            9          1          -    Covered              
            bin <ADD_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[0]> 
                                                           11          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[7]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[7]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[7]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[3],ALU_DR[7]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[7]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[7]> 
                                                           10          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[7]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[7]> 
                                                           10          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[7]> 
                                                           11          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[7]> 
                                                           10          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[7]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[7]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[7]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[7]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[7]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[7]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[7]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[7]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[6]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[6]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[6]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[6]> 
                                                           10          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[3],ALU_DR[6]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[6]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[6]> 
                                                           11          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[6]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[6]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[6]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[6]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[6]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[6]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[6]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[6]> 
                                                           10          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[6]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[6]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[6]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[6]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[5]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[5]> 
                                                           10          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[5]> 
                                                           10          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[5]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[5]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[5]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[3],ALU_DR[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[5]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[5]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[5]> 
                                                           10          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[5]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[5]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[5]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[5]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[5]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[5]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[5]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[5]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[5]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[4]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[4]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[4]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[4]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[4]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[4]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[4]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[4]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[4]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[4]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[4]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[4]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[4]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[3],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[4]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[4]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[4]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[4]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[4]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[4]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[4]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[4]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[4]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[4]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[4]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[4]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[4]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[3]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[3]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[3]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[3]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[3]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[3]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[3]> 
                                                           10          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[3]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[3]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[3],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[3]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[3]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[3]> 
                                                           10          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[3]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[3]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[3]> 
                                                           11          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[3]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[3]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[3]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[3]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[3]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[3]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[3]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[3]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[3]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[2]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[7],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[2]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[5],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[2]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[2]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[2]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[3],ALU_DR[2]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[2]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[2]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[2]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[2]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[2]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[2]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[2]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[2]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[2]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[2]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[2]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[2]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[2]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[2]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[2]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[7],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[7],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[1]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[1]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[1]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[1]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[1]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[6],ALU_DR[1]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[1]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[1]> 
                                                           10          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[5],ALU_DR[1]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[1]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[4],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[4],ALU_DR[1]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[1]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[3],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[1]> 
                                                            9          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[3],ALU_DR[1]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[1]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[1]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[1]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[2],ALU_DR[1]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[2],ALU_DR[1]> 
                                                           11          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[1]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[1],ALU_DR[1]> 
                                                           10          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[1],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[1]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[1]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[1]> 
                                                           11          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[0],ALU_DR[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[1]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[0],ALU_DR[1]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[1]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[7],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[7],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[7],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[7],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[6],ALU_DR[0]> 
                                                           11          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[6],ALU_DR[0]> 
                                                            4          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[6],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[6],ALU_DR[0]> 
                                                            1          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[6],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[5],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[5],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[5],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[5],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[5],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[4],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[4],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[4],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[4],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[4],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[4],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[3],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[3],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[3],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[3],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[3],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[2],ALU_DR[0]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[2],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[4],ALU_SR2[2],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[2],ALU_DR[0]> 
                                                            5          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[1],ALU_DR[0]> 
                                                            6          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[1],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[2],ALU_SR2[1],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[1],ALU_SR2[1],ALU_DR[0]> 
                                                            7          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[1],ALU_DR[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[7],ALU_SR2[0],ALU_DR[0]> 
                                                            8          1          -    Covered              
            bin <AND_p,ALU_SR1[6],ALU_SR2[0],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[5],ALU_SR2[0],ALU_DR[0]> 
                                                            2          1          -    Covered              
            bin <AND_p,ALU_SR1[3],ALU_SR2[0],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <AND_p,ALU_SR1[0],ALU_SR2[0],ALU_DR[0]> 
                                                            3          1          -    Covered              
            bin <*,ALU_SR1[7],ALU_SR2[3],ALU_DR[0]> 
                                                            0          1          2    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[7]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[1],ALU_SR2[2],ALU_DR[5]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[7],ALU_SR2[5],ALU_DR[4]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[6],ALU_SR2[1],ALU_DR[4]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[0],ALU_SR2[7],ALU_DR[3]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[6],ALU_SR2[2],ALU_DR[3]> 
                                                            0          1          1    ZERO                 
            bin <ADD_p,ALU_SR1[5],ALU_SR2[6],ALU_DR[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[2],ALU_SR2[0],ALU_DR[2]> 
                                                            0          1          1    ZERO                 
            bin <AND_p,ALU_SR1[4],ALU_SR2[6],ALU_DR[0]> 
                                                            0          1          1    ZERO                 
 TYPE /lc3_env_pkg/imem_coverage/imem_coverage__1/MEM_OPR_cg 
                                                       99.97%        100          -    Uncovered            
    covered/total bins:                                   657        659          -                      
    missing/total bins:                                     2        659          -                      
    % Hit:                                             99.69%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(1)
    Coverpoint Cov_mem_opcode                         100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin LD_b                                          459          1          -    Covered              
        bin LDR_b                                         435          1          -    Covered              
        bin LDI_b                                         382          1          -    Covered              
        bin LEA_b                                         388          1          -    Covered              
        bin ST_b                                          402          1          -    Covered              
        bin STR_b                                         421          1          -    Covered              
        bin STI_b                                         404          1          -    Covered              
    Coverpoint Cov_BaseR_LDR                          100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin LDR_BaseR[0]                                   62          1          -    Covered              
        bin LDR_BaseR[1]                                   53          1          -    Covered              
        bin LDR_BaseR[2]                                   52          1          -    Covered              
        bin LDR_BaseR[3]                                   53          1          -    Covered              
        bin LDR_BaseR[4]                                   56          1          -    Covered              
        bin LDR_BaseR[5]                                   42          1          -    Covered              
        bin LDR_BaseR[6]                                   61          1          -    Covered              
        bin LDR_BaseR[7]                                   56          1          -    Covered              
    Coverpoint Cov_BaseR_STR                          100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin STR_BaseR[0]                                   57          1          -    Covered              
        bin STR_BaseR[1]                                   62          1          -    Covered              
        bin STR_BaseR[2]                                   47          1          -    Covered              
        bin STR_BaseR[3]                                   62          1          -    Covered              
        bin STR_BaseR[4]                                   60          1          -    Covered              
        bin STR_BaseR[5]                                   45          1          -    Covered              
        bin STR_BaseR[6]                                   54          1          -    Covered              
        bin STR_BaseR[7]                                   34          1          -    Covered              
    Coverpoint Cov_SR_ST                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin ST_SR[0]                                       55          1          -    Covered              
        bin ST_SR[1]                                       45          1          -    Covered              
        bin ST_SR[2]                                       52          1          -    Covered              
        bin ST_SR[3]                                       60          1          -    Covered              
        bin ST_SR[4]                                       53          1          -    Covered              
        bin ST_SR[5]                                       49          1          -    Covered              
        bin ST_SR[6]                                       47          1          -    Covered              
        bin ST_SR[7]                                       41          1          -    Covered              
    Coverpoint Cov_SR_STI                             100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin STI_SR[0]                                      42          1          -    Covered              
        bin STI_SR[1]                                      60          1          -    Covered              
        bin STI_SR[2]                                      57          1          -    Covered              
        bin STI_SR[3]                                      51          1          -    Covered              
        bin STI_SR[4]                                      62          1          -    Covered              
        bin STI_SR[5]                                      49          1          -    Covered              
        bin STI_SR[6]                                      36          1          -    Covered              
        bin STI_SR[7]                                      47          1          -    Covered              
    Coverpoint Cov_SR_STR                             100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin STR_SR[0]                                      41          1          -    Covered              
        bin STR_SR[1]                                      64          1          -    Covered              
        bin STR_SR[2]                                      49          1          -    Covered              
        bin STR_SR[3]                                      58          1          -    Covered              
        bin STR_SR[4]                                      54          1          -    Covered              
        bin STR_SR[5]                                      54          1          -    Covered              
        bin STR_SR[6]                                      48          1          -    Covered              
        bin STR_SR[7]                                      53          1          -    Covered              
    Coverpoint Cov_DR_LD                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin LD_DR[0]                                       47          1          -    Covered              
        bin LD_DR[1]                                       77          1          -    Covered              
        bin LD_DR[2]                                       59          1          -    Covered              
        bin LD_DR[3]                                       51          1          -    Covered              
        bin LD_DR[4]                                       54          1          -    Covered              
        bin LD_DR[5]                                       70          1          -    Covered              
        bin LD_DR[6]                                       41          1          -    Covered              
        bin LD_DR[7]                                       60          1          -    Covered              
    Coverpoint Cov_DR_LDR                             100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin LDR_DR[0]                                      54          1          -    Covered              
        bin LDR_DR[1]                                      61          1          -    Covered              
        bin LDR_DR[2]                                      51          1          -    Covered              
        bin LDR_DR[3]                                      54          1          -    Covered              
        bin LDR_DR[4]                                      66          1          -    Covered              
        bin LDR_DR[5]                                      53          1          -    Covered              
        bin LDR_DR[6]                                      48          1          -    Covered              
        bin LDR_DR[7]                                      48          1          -    Covered              
    Coverpoint Cov_DR_LDI                             100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin LDI_DR[0]                                      54          1          -    Covered              
        bin LDI_DR[1]                                      43          1          -    Covered              
        bin LDI_DR[2]                                      56          1          -    Covered              
        bin LDI_DR[3]                                      57          1          -    Covered              
        bin LDI_DR[4]                                      47          1          -    Covered              
        bin LDI_DR[5]                                      40          1          -    Covered              
        bin LDI_DR[6]                                      41          1          -    Covered              
        bin LDI_DR[7]                                      44          1          -    Covered              
    Coverpoint Cov_DR_LEA                             100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin LEA_DR[0]                                      44          1          -    Covered              
        bin LEA_DR[1]                                      54          1          -    Covered              
        bin LEA_DR[2]                                      47          1          -    Covered              
        bin LEA_DR[3]                                      47          1          -    Covered              
        bin LEA_DR[4]                                      46          1          -    Covered              
        bin LEA_DR[5]                                      43          1          -    Covered              
        bin LEA_DR[6]                                      61          1          -    Covered              
        bin LEA_DR[7]                                      46          1          -    Covered              
    Coverpoint Cov_PCoffset9                           99.60%        100          -    Uncovered            
        covered/total bins:                               510        512          -                      
        missing/total bins:                                 2        512          -                      
        % Hit:                                         99.60%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                        91          1          -    Covered              
        bin auto[1]                                        18          1          -    Covered              
        bin auto[2]                                         7          1          -    Covered              
        bin auto[3]                                        11          1          -    Covered              
        bin auto[4]                                         7          1          -    Covered              
        bin auto[5]                                         8          1          -    Covered              
        bin auto[6]                                        10          1          -    Covered              
        bin auto[7]                                         5          1          -    Covered              
        bin auto[8]                                        11          1          -    Covered              
        bin auto[9]                                         6          1          -    Covered              
        bin auto[10]                                       10          1          -    Covered              
        bin auto[11]                                        3          1          -    Covered              
        bin auto[12]                                       20          1          -    Covered              
        bin auto[13]                                       15          1          -    Covered              
        bin auto[14]                                       15          1          -    Covered              
        bin auto[15]                                        9          1          -    Covered              
        bin auto[16]                                        3          1          -    Covered              
        bin auto[17]                                       13          1          -    Covered              
        bin auto[18]                                        9          1          -    Covered              
        bin auto[19]                                        7          1          -    Covered              
        bin auto[20]                                       11          1          -    Covered              
        bin auto[21]                                       20          1          -    Covered              
        bin auto[22]                                       11          1          -    Covered              
        bin auto[23]                                        6          1          -    Covered              
        bin auto[24]                                       14          1          -    Covered              
        bin auto[25]                                        4          1          -    Covered              
        bin auto[26]                                       15          1          -    Covered              
        bin auto[27]                                        7          1          -    Covered              
        bin auto[28]                                       10          1          -    Covered              
        bin auto[29]                                       15          1          -    Covered              
        bin auto[30]                                       17          1          -    Covered              
        bin auto[31]                                        6          1          -    Covered              
        bin auto[32]                                        8          1          -    Covered              
        bin auto[33]                                       10          1          -    Covered              
        bin auto[34]                                       21          1          -    Covered              
        bin auto[35]                                        5          1          -    Covered              
        bin auto[36]                                       20          1          -    Covered              
        bin auto[37]                                       16          1          -    Covered              
        bin auto[38]                                       15          1          -    Covered              
        bin auto[39]                                       12          1          -    Covered              
        bin auto[40]                                        9          1          -    Covered              
        bin auto[41]                                       12          1          -    Covered              
        bin auto[42]                                        4          1          -    Covered              
        bin auto[43]                                       17          1          -    Covered              
        bin auto[44]                                       12          1          -    Covered              
        bin auto[45]                                        4          1          -    Covered              
        bin auto[46]                                        5          1          -    Covered              
        bin auto[47]                                       13          1          -    Covered              
        bin auto[48]                                        8          1          -    Covered              
        bin auto[49]                                       12          1          -    Covered              
        bin auto[50]                                        7          1          -    Covered              
        bin auto[51]                                        4          1          -    Covered              
        bin auto[52]                                        7          1          -    Covered              
        bin auto[53]                                       21          1          -    Covered              
        bin auto[54]                                        7          1          -    Covered              
        bin auto[55]                                        9          1          -    Covered              
        bin auto[56]                                        6          1          -    Covered              
        bin auto[57]                                        1          1          -    Covered              
        bin auto[58]                                       16          1          -    Covered              
        bin auto[59]                                        9          1          -    Covered              
        bin auto[60]                                       18          1          -    Covered              
        bin auto[61]                                       13          1          -    Covered              
        bin auto[62]                                       16          1          -    Covered              
        bin auto[63]                                       12          1          -    Covered              
        bin auto[64]                                        5          1          -    Covered              
        bin auto[65]                                        5          1          -    Covered              
        bin auto[66]                                       18          1          -    Covered              
        bin auto[67]                                        8          1          -    Covered              
        bin auto[68]                                       15          1          -    Covered              
        bin auto[69]                                       10          1          -    Covered              
        bin auto[70]                                        9          1          -    Covered              
        bin auto[71]                                       22          1          -    Covered              
        bin auto[72]                                       22          1          -    Covered              
        bin auto[73]                                        1          1          -    Covered              
        bin auto[74]                                       12          1          -    Covered              
        bin auto[75]                                        6          1          -    Covered              
        bin auto[76]                                       13          1          -    Covered              
        bin auto[77]                                       20          1          -    Covered              
        bin auto[78]                                        0          1          -    ZERO                 
        bin auto[79]                                        2          1          -    Covered              
        bin auto[80]                                       11          1          -    Covered              
        bin auto[81]                                       17          1          -    Covered              
        bin auto[82]                                        7          1          -    Covered              
        bin auto[83]                                       20          1          -    Covered              
        bin auto[84]                                       10          1          -    Covered              
        bin auto[85]                                        8          1          -    Covered              
        bin auto[86]                                       15          1          -    Covered              
        bin auto[87]                                        8          1          -    Covered              
        bin auto[88]                                       19          1          -    Covered              
        bin auto[89]                                       11          1          -    Covered              
        bin auto[90]                                        4          1          -    Covered              
        bin auto[91]                                       14          1          -    Covered              
        bin auto[92]                                        4          1          -    Covered              
        bin auto[93]                                        7          1          -    Covered              
        bin auto[94]                                        4          1          -    Covered              
        bin auto[95]                                        4          1          -    Covered              
        bin auto[96]                                      502          1          -    Covered              
        bin auto[97]                                      499          1          -    Covered              
        bin auto[98]                                      448          1          -    Covered              
        bin auto[99]                                      486          1          -    Covered              
        bin auto[100]                                     514          1          -    Covered              
        bin auto[101]                                     444          1          -    Covered              
        bin auto[102]                                     451          1          -    Covered              
        bin auto[103]                                     430          1          -    Covered              
        bin auto[104]                                       4          1          -    Covered              
        bin auto[105]                                      11          1          -    Covered              
        bin auto[106]                                      11          1          -    Covered              
        bin auto[107]                                      14          1          -    Covered              
        bin auto[108]                                      11          1          -    Covered              
        bin auto[109]                                       3          1          -    Covered              
        bin auto[110]                                       4          1          -    Covered              
        bin auto[111]                                       8          1          -    Covered              
        bin auto[112]                                      13          1          -    Covered              
        bin auto[113]                                      15          1          -    Covered              
        bin auto[114]                                      20          1          -    Covered              
        bin auto[115]                                      19          1          -    Covered              
        bin auto[116]                                      22          1          -    Covered              
        bin auto[117]                                      10          1          -    Covered              
        bin auto[118]                                      10          1          -    Covered              
        bin auto[119]                                       9          1          -    Covered              
        bin auto[120]                                      16          1          -    Covered              
        bin auto[121]                                      10          1          -    Covered              
        bin auto[122]                                       6          1          -    Covered              
        bin auto[123]                                       2          1          -    Covered              
        bin auto[124]                                      13          1          -    Covered              
        bin auto[125]                                       5          1          -    Covered              
        bin auto[126]                                      13          1          -    Covered              
        bin auto[127]                                      17          1          -    Covered              
        bin auto[128]                                      13          1          -    Covered              
        bin auto[129]                                       3          1          -    Covered              
        bin auto[130]                                      16          1          -    Covered              
        bin auto[131]                                       7          1          -    Covered              
        bin auto[132]                                       3          1          -    Covered              
        bin auto[133]                                       8          1          -    Covered              
        bin auto[134]                                       5          1          -    Covered              
        bin auto[135]                                      16          1          -    Covered              
        bin auto[136]                                       6          1          -    Covered              
        bin auto[137]                                      14          1          -    Covered              
        bin auto[138]                                       6          1          -    Covered              
        bin auto[139]                                      14          1          -    Covered              
        bin auto[140]                                      13          1          -    Covered              
        bin auto[141]                                      13          1          -    Covered              
        bin auto[142]                                      14          1          -    Covered              
        bin auto[143]                                      16          1          -    Covered              
        bin auto[144]                                       7          1          -    Covered              
        bin auto[145]                                      14          1          -    Covered              
        bin auto[146]                                      19          1          -    Covered              
        bin auto[147]                                      17          1          -    Covered              
        bin auto[148]                                       3          1          -    Covered              
        bin auto[149]                                      13          1          -    Covered              
        bin auto[150]                                      12          1          -    Covered              
        bin auto[151]                                      13          1          -    Covered              
        bin auto[152]                                       7          1          -    Covered              
        bin auto[153]                                      14          1          -    Covered              
        bin auto[154]                                      18          1          -    Covered              
        bin auto[155]                                       3          1          -    Covered              
        bin auto[156]                                      10          1          -    Covered              
        bin auto[157]                                       4          1          -    Covered              
        bin auto[158]                                      13          1          -    Covered              
        bin auto[159]                                       2          1          -    Covered              
        bin auto[160]                                       2          1          -    Covered              
        bin auto[161]                                      13          1          -    Covered              
        bin auto[162]                                      10          1          -    Covered              
        bin auto[163]                                      12          1          -    Covered              
        bin auto[164]                                      13          1          -    Covered              
        bin auto[165]                                      10          1          -    Covered              
        bin auto[166]                                       9          1          -    Covered              
        bin auto[167]                                      10          1          -    Covered              
        bin auto[168]                                      17          1          -    Covered              
        bin auto[169]                                       3          1          -    Covered              
        bin auto[170]                                       7          1          -    Covered              
        bin auto[171]                                      13          1          -    Covered              
        bin auto[172]                                       7          1          -    Covered              
        bin auto[173]                                      17          1          -    Covered              
        bin auto[174]                                      13          1          -    Covered              
        bin auto[175]                                      11          1          -    Covered              
        bin auto[176]                                      17          1          -    Covered              
        bin auto[177]                                       5          1          -    Covered              
        bin auto[178]                                       3          1          -    Covered              
        bin auto[179]                                       2          1          -    Covered              
        bin auto[180]                                       9          1          -    Covered              
        bin auto[181]                                       5          1          -    Covered              
        bin auto[182]                                      16          1          -    Covered              
        bin auto[183]                                      10          1          -    Covered              
        bin auto[184]                                      11          1          -    Covered              
        bin auto[185]                                      10          1          -    Covered              
        bin auto[186]                                      13          1          -    Covered              
        bin auto[187]                                      11          1          -    Covered              
        bin auto[188]                                       9          1          -    Covered              
        bin auto[189]                                       5          1          -    Covered              
        bin auto[190]                                      13          1          -    Covered              
        bin auto[191]                                      15          1          -    Covered              
        bin auto[192]                                      12          1          -    Covered              
        bin auto[193]                                      11          1          -    Covered              
        bin auto[194]                                      11          1          -    Covered              
        bin auto[195]                                      10          1          -    Covered              
        bin auto[196]                                       8          1          -    Covered              
        bin auto[197]                                      11          1          -    Covered              
        bin auto[198]                                      15          1          -    Covered              
        bin auto[199]                                       4          1          -    Covered              
        bin auto[200]                                      12          1          -    Covered              
        bin auto[201]                                       3          1          -    Covered              
        bin auto[202]                                      10          1          -    Covered              
        bin auto[203]                                       9          1          -    Covered              
        bin auto[204]                                      15          1          -    Covered              
        bin auto[205]                                       7          1          -    Covered              
        bin auto[206]                                      15          1          -    Covered              
        bin auto[207]                                       9          1          -    Covered              
        bin auto[208]                                       3          1          -    Covered              
        bin auto[209]                                      10          1          -    Covered              
        bin auto[210]                                       7          1          -    Covered              
        bin auto[211]                                       8          1          -    Covered              
        bin auto[212]                                      10          1          -    Covered              
        bin auto[213]                                       7          1          -    Covered              
        bin auto[214]                                      14          1          -    Covered              
        bin auto[215]                                      10          1          -    Covered              
        bin auto[216]                                       9          1          -    Covered              
        bin auto[217]                                      17          1          -    Covered              
        bin auto[218]                                       5          1          -    Covered              
        bin auto[219]                                      13          1          -    Covered              
        bin auto[220]                                       5          1          -    Covered              
        bin auto[221]                                      12          1          -    Covered              
        bin auto[222]                                      12          1          -    Covered              
        bin auto[223]                                      14          1          -    Covered              
        bin auto[224]                                       9          1          -    Covered              
        bin auto[225]                                       3          1          -    Covered              
        bin auto[226]                                      16          1          -    Covered              
        bin auto[227]                                      12          1          -    Covered              
        bin auto[228]                                       9          1          -    Covered              
        bin auto[229]                                      15          1          -    Covered              
        bin auto[230]                                      13          1          -    Covered              
        bin auto[231]                                      11          1          -    Covered              
        bin auto[232]                                      14          1          -    Covered              
        bin auto[233]                                       7          1          -    Covered              
        bin auto[234]                                      14          1          -    Covered              
        bin auto[235]                                      29          1          -    Covered              
        bin auto[236]                                      13          1          -    Covered              
        bin auto[237]                                       7          1          -    Covered              
        bin auto[238]                                      11          1          -    Covered              
        bin auto[239]                                      11          1          -    Covered              
        bin auto[240]                                      12          1          -    Covered              
        bin auto[241]                                       6          1          -    Covered              
        bin auto[242]                                       9          1          -    Covered              
        bin auto[243]                                       6          1          -    Covered              
        bin auto[244]                                      11          1          -    Covered              
        bin auto[245]                                       6          1          -    Covered              
        bin auto[246]                                       7          1          -    Covered              
        bin auto[247]                                      12          1          -    Covered              
        bin auto[248]                                       4          1          -    Covered              
        bin auto[249]                                      11          1          -    Covered              
        bin auto[250]                                      15          1          -    Covered              
        bin auto[251]                                      19          1          -    Covered              
        bin auto[252]                                       9          1          -    Covered              
        bin auto[253]                                       6          1          -    Covered              
        bin auto[254]                                      16          1          -    Covered              
        bin auto[255]                                       2          1          -    Covered              
        bin auto[256]                                       7          1          -    Covered              
        bin auto[257]                                      14          1          -    Covered              
        bin auto[258]                                      19          1          -    Covered              
        bin auto[259]                                       7          1          -    Covered              
        bin auto[260]                                       6          1          -    Covered              
        bin auto[261]                                       6          1          -    Covered              
        bin auto[262]                                      11          1          -    Covered              
        bin auto[263]                                      12          1          -    Covered              
        bin auto[264]                                       5          1          -    Covered              
        bin auto[265]                                      23          1          -    Covered              
        bin auto[266]                                       5          1          -    Covered              
        bin auto[267]                                      26          1          -    Covered              
        bin auto[268]                                       6          1          -    Covered              
        bin auto[269]                                      16          1          -    Covered              
        bin auto[270]                                      11          1          -    Covered              
        bin auto[271]                                      15          1          -    Covered              
        bin auto[272]                                      11          1          -    Covered              
        bin auto[273]                                      19          1          -    Covered              
        bin auto[274]                                       4          1          -    Covered              
        bin auto[275]                                       0          1          -    ZERO                 
        bin auto[276]                                       3          1          -    Covered              
        bin auto[277]                                       8          1          -    Covered              
        bin auto[278]                                      11          1          -    Covered              
        bin auto[279]                                      14          1          -    Covered              
        bin auto[280]                                       7          1          -    Covered              
        bin auto[281]                                      18          1          -    Covered              
        bin auto[282]                                      11          1          -    Covered              
        bin auto[283]                                      17          1          -    Covered              
        bin auto[284]                                      19          1          -    Covered              
        bin auto[285]                                      10          1          -    Covered              
        bin auto[286]                                      15          1          -    Covered              
        bin auto[287]                                      22          1          -    Covered              
        bin auto[288]                                      13          1          -    Covered              
        bin auto[289]                                      13          1          -    Covered              
        bin auto[290]                                       8          1          -    Covered              
        bin auto[291]                                       5          1          -    Covered              
        bin auto[292]                                      12          1          -    Covered              
        bin auto[293]                                       9          1          -    Covered              
        bin auto[294]                                      11          1          -    Covered              
        bin auto[295]                                       4          1          -    Covered              
        bin auto[296]                                      13          1          -    Covered              
        bin auto[297]                                      18          1          -    Covered              
        bin auto[298]                                       6          1          -    Covered              
        bin auto[299]                                      12          1          -    Covered              
        bin auto[300]                                       7          1          -    Covered              
        bin auto[301]                                      19          1          -    Covered              
        bin auto[302]                                      24          1          -    Covered              
        bin auto[303]                                      12          1          -    Covered              
        bin auto[304]                                       8          1          -    Covered              
        bin auto[305]                                      13          1          -    Covered              
        bin auto[306]                                      15          1          -    Covered              
        bin auto[307]                                       7          1          -    Covered              
        bin auto[308]                                      12          1          -    Covered              
        bin auto[309]                                      11          1          -    Covered              
        bin auto[310]                                       8          1          -    Covered              
        bin auto[311]                                       9          1          -    Covered              
        bin auto[312]                                      12          1          -    Covered              
        bin auto[313]                                      16          1          -    Covered              
        bin auto[314]                                      15          1          -    Covered              
        bin auto[315]                                      31          1          -    Covered              
        bin auto[316]                                      10          1          -    Covered              
        bin auto[317]                                      15          1          -    Covered              
        bin auto[318]                                      14          1          -    Covered              
        bin auto[319]                                      12          1          -    Covered              
        bin auto[320]                                      12          1          -    Covered              
        bin auto[321]                                      14          1          -    Covered              
        bin auto[322]                                      17          1          -    Covered              
        bin auto[323]                                      18          1          -    Covered              
        bin auto[324]                                      13          1          -    Covered              
        bin auto[325]                                      11          1          -    Covered              
        bin auto[326]                                       8          1          -    Covered              
        bin auto[327]                                      16          1          -    Covered              
        bin auto[328]                                      11          1          -    Covered              
        bin auto[329]                                      14          1          -    Covered              
        bin auto[330]                                      11          1          -    Covered              
        bin auto[331]                                       7          1          -    Covered              
        bin auto[332]                                      12          1          -    Covered              
        bin auto[333]                                       8          1          -    Covered              
        bin auto[334]                                      20          1          -    Covered              
        bin auto[335]                                      10          1          -    Covered              
        bin auto[336]                                      13          1          -    Covered              
        bin auto[337]                                      13          1          -    Covered              
        bin auto[338]                                      10          1          -    Covered              
        bin auto[339]                                       8          1          -    Covered              
        bin auto[340]                                      10          1          -    Covered              
        bin auto[341]                                       7          1          -    Covered              
        bin auto[342]                                       6          1          -    Covered              
        bin auto[343]                                       5          1          -    Covered              
        bin auto[344]                                      21          1          -    Covered              
        bin auto[345]                                       7          1          -    Covered              
        bin auto[346]                                       9          1          -    Covered              
        bin auto[347]                                       7          1          -    Covered              
        bin auto[348]                                      15          1          -    Covered              
        bin auto[349]                                       9          1          -    Covered              
        bin auto[350]                                      17          1          -    Covered              
        bin auto[351]                                       5          1          -    Covered              
        bin auto[352]                                      11          1          -    Covered              
        bin auto[353]                                      15          1          -    Covered              
        bin auto[354]                                      25          1          -    Covered              
        bin auto[355]                                       3          1          -    Covered              
        bin auto[356]                                      13          1          -    Covered              
        bin auto[357]                                      14          1          -    Covered              
        bin auto[358]                                      11          1          -    Covered              
        bin auto[359]                                      14          1          -    Covered              
        bin auto[360]                                      12          1          -    Covered              
        bin auto[361]                                      11          1          -    Covered              
        bin auto[362]                                      12          1          -    Covered              
        bin auto[363]                                       9          1          -    Covered              
        bin auto[364]                                       7          1          -    Covered              
        bin auto[365]                                      13          1          -    Covered              
        bin auto[366]                                      13          1          -    Covered              
        bin auto[367]                                      17          1          -    Covered              
        bin auto[368]                                       6          1          -    Covered              
        bin auto[369]                                       6          1          -    Covered              
        bin auto[370]                                       7          1          -    Covered              
        bin auto[371]                                       7          1          -    Covered              
        bin auto[372]                                      12          1          -    Covered              
        bin auto[373]                                      11          1          -    Covered              
        bin auto[374]                                      12          1          -    Covered              
        bin auto[375]                                      15          1          -    Covered              
        bin auto[376]                                      24          1          -    Covered              
        bin auto[377]                                      20          1          -    Covered              
        bin auto[378]                                      15          1          -    Covered              
        bin auto[379]                                      11          1          -    Covered              
        bin auto[380]                                       9          1          -    Covered              
        bin auto[381]                                       9          1          -    Covered              
        bin auto[382]                                       9          1          -    Covered              
        bin auto[383]                                       8          1          -    Covered              
        bin auto[384]                                      14          1          -    Covered              
        bin auto[385]                                       6          1          -    Covered              
        bin auto[386]                                      15          1          -    Covered              
        bin auto[387]                                      15          1          -    Covered              
        bin auto[388]                                      16          1          -    Covered              
        bin auto[389]                                      17          1          -    Covered              
        bin auto[390]                                      20          1          -    Covered              
        bin auto[391]                                      11          1          -    Covered              
        bin auto[392]                                      11          1          -    Covered              
        bin auto[393]                                      22          1          -    Covered              
        bin auto[394]                                       6          1          -    Covered              
        bin auto[395]                                       7          1          -    Covered              
        bin auto[396]                                       9          1          -    Covered              
        bin auto[397]                                      11          1          -    Covered              
        bin auto[398]                                       8          1          -    Covered              
        bin auto[399]                                      13          1          -    Covered              
        bin auto[400]                                      12          1          -    Covered              
        bin auto[401]                                       8          1          -    Covered              
        bin auto[402]                                      12          1          -    Covered              
        bin auto[403]                                       6          1          -    Covered              
        bin auto[404]                                       7          1          -    Covered              
        bin auto[405]                                      10          1          -    Covered              
        bin auto[406]                                       2          1          -    Covered              
        bin auto[407]                                      14          1          -    Covered              
        bin auto[408]                                       8          1          -    Covered              
        bin auto[409]                                      10          1          -    Covered              
        bin auto[410]                                      13          1          -    Covered              
        bin auto[411]                                      12          1          -    Covered              
        bin auto[412]                                      11          1          -    Covered              
        bin auto[413]                                       7          1          -    Covered              
        bin auto[414]                                      14          1          -    Covered              
        bin auto[415]                                       6          1          -    Covered              
        bin auto[416]                                      10          1          -    Covered              
        bin auto[417]                                      10          1          -    Covered              
        bin auto[418]                                      14          1          -    Covered              
        bin auto[419]                                      20          1          -    Covered              
        bin auto[420]                                      13          1          -    Covered              
        bin auto[421]                                       8          1          -    Covered              
        bin auto[422]                                      10          1          -    Covered              
        bin auto[423]                                      19          1          -    Covered              
        bin auto[424]                                      11          1          -    Covered              
        bin auto[425]                                      10          1          -    Covered              
        bin auto[426]                                       8          1          -    Covered              
        bin auto[427]                                      10          1          -    Covered              
        bin auto[428]                                      12          1          -    Covered              
        bin auto[429]                                      15          1          -    Covered              
        bin auto[430]                                      21          1          -    Covered              
        bin auto[431]                                      17          1          -    Covered              
        bin auto[432]                                      15          1          -    Covered              
        bin auto[433]                                      11          1          -    Covered              
        bin auto[434]                                      11          1          -    Covered              
        bin auto[435]                                       5          1          -    Covered              
        bin auto[436]                                      18          1          -    Covered              
        bin auto[437]                                      16          1          -    Covered              
        bin auto[438]                                       9          1          -    Covered              
        bin auto[439]                                       6          1          -    Covered              
        bin auto[440]                                      22          1          -    Covered              
        bin auto[441]                                      11          1          -    Covered              
        bin auto[442]                                      15          1          -    Covered              
        bin auto[443]                                       4          1          -    Covered              
        bin auto[444]                                      14          1          -    Covered              
        bin auto[445]                                      11          1          -    Covered              
        bin auto[446]                                      12          1          -    Covered              
        bin auto[447]                                      13          1          -    Covered              
        bin auto[448]                                      13          1          -    Covered              
        bin auto[449]                                       7          1          -    Covered              
        bin auto[450]                                      16          1          -    Covered              
        bin auto[451]                                      11          1          -    Covered              
        bin auto[452]                                       9          1          -    Covered              
        bin auto[453]                                       2          1          -    Covered              
        bin auto[454]                                      12          1          -    Covered              
        bin auto[455]                                       6          1          -    Covered              
        bin auto[456]                                       4          1          -    Covered              
        bin auto[457]                                      10          1          -    Covered              
        bin auto[458]                                       9          1          -    Covered              
        bin auto[459]                                      14          1          -    Covered              
        bin auto[460]                                      16          1          -    Covered              
        bin auto[461]                                      17          1          -    Covered              
        bin auto[462]                                      10          1          -    Covered              
        bin auto[463]                                      13          1          -    Covered              
        bin auto[464]                                      11          1          -    Covered              
        bin auto[465]                                      13          1          -    Covered              
        bin auto[466]                                      16          1          -    Covered              
        bin auto[467]                                       6          1          -    Covered              
        bin auto[468]                                      16          1          -    Covered              
        bin auto[469]                                      12          1          -    Covered              
        bin auto[470]                                      11          1          -    Covered              
        bin auto[471]                                      12          1          -    Covered              
        bin auto[472]                                      15          1          -    Covered              
        bin auto[473]                                       7          1          -    Covered              
        bin auto[474]                                      10          1          -    Covered              
        bin auto[475]                                      13          1          -    Covered              
        bin auto[476]                                       9          1          -    Covered              
        bin auto[477]                                       9          1          -    Covered              
        bin auto[478]                                      12          1          -    Covered              
        bin auto[479]                                      10          1          -    Covered              
        bin auto[480]                                       6          1          -    Covered              
        bin auto[481]                                      11          1          -    Covered              
        bin auto[482]                                       5          1          -    Covered              
        bin auto[483]                                      19          1          -    Covered              
        bin auto[484]                                       7          1          -    Covered              
        bin auto[485]                                       9          1          -    Covered              
        bin auto[486]                                      10          1          -    Covered              
        bin auto[487]                                      11          1          -    Covered              
        bin auto[488]                                       7          1          -    Covered              
        bin auto[489]                                      14          1          -    Covered              
        bin auto[490]                                      10          1          -    Covered              
        bin auto[491]                                       9          1          -    Covered              
        bin auto[492]                                       9          1          -    Covered              
        bin auto[493]                                      10          1          -    Covered              
        bin auto[494]                                       8          1          -    Covered              
        bin auto[495]                                       4          1          -    Covered              
        bin auto[496]                                      14          1          -    Covered              
        bin auto[497]                                       7          1          -    Covered              
        bin auto[498]                                       8          1          -    Covered              
        bin auto[499]                                      12          1          -    Covered              
        bin auto[500]                                      13          1          -    Covered              
        bin auto[501]                                      10          1          -    Covered              
        bin auto[502]                                      11          1          -    Covered              
        bin auto[503]                                      14          1          -    Covered              
        bin auto[504]                                      12          1          -    Covered              
        bin auto[505]                                       9          1          -    Covered              
        bin auto[506]                                       8          1          -    Covered              
        bin auto[507]                                      17          1          -    Covered              
        bin auto[508]                                       5          1          -    Covered              
        bin auto[509]                                      21          1          -    Covered              
        bin auto[510]                                      14          1          -    Covered              
        bin auto[511]                                      17          1          -    Covered              
    Coverpoint Cov_PCoffset6                          100.00%        100          -    Covered              
        covered/total bins:                                64         64          -                      
        missing/total bins:                                 0         64          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin auto[0]                                         7          1          -    Covered              
        bin auto[1]                                        18          1          -    Covered              
        bin auto[2]                                         8          1          -    Covered              
        bin auto[3]                                        16          1          -    Covered              
        bin auto[4]                                        13          1          -    Covered              
        bin auto[5]                                        12          1          -    Covered              
        bin auto[6]                                        22          1          -    Covered              
        bin auto[7]                                        13          1          -    Covered              
        bin auto[8]                                        15          1          -    Covered              
        bin auto[9]                                        17          1          -    Covered              
        bin auto[10]                                        9          1          -    Covered              
        bin auto[11]                                        9          1          -    Covered              
        bin auto[12]                                       11          1          -    Covered              
        bin auto[13]                                       11          1          -    Covered              
        bin auto[14]                                       13          1          -    Covered              
        bin auto[15]                                       13          1          -    Covered              
        bin auto[16]                                       12          1          -    Covered              
        bin auto[17]                                       10          1          -    Covered              
        bin auto[18]                                       12          1          -    Covered              
        bin auto[19]                                        9          1          -    Covered              
        bin auto[20]                                        8          1          -    Covered              
        bin auto[21]                                       16          1          -    Covered              
        bin auto[22]                                       10          1          -    Covered              
        bin auto[23]                                       12          1          -    Covered              
        bin auto[24]                                       15          1          -    Covered              
        bin auto[25]                                       18          1          -    Covered              
        bin auto[26]                                       13          1          -    Covered              
        bin auto[27]                                       12          1          -    Covered              
        bin auto[28]                                       11          1          -    Covered              
        bin auto[29]                                       12          1          -    Covered              
        bin auto[30]                                       11          1          -    Covered              
        bin auto[31]                                       17          1          -    Covered              
        bin auto[32]                                       10          1          -    Covered              
        bin auto[33]                                       17          1          -    Covered              
        bin auto[34]                                       13          1          -    Covered              
        bin auto[35]                                       17          1          -    Covered              
        bin auto[36]                                        9          1          -    Covered              
        bin auto[37]                                       15          1          -    Covered              
        bin auto[38]                                       14          1          -    Covered              
        bin auto[39]                                       18          1          -    Covered              
        bin auto[40]                                        8          1          -    Covered              
        bin auto[41]                                       26          1          -    Covered              
        bin auto[42]                                        8          1          -    Covered              
        bin auto[43]                                        8          1          -    Covered              
        bin auto[44]                                       10          1          -    Covered              
        bin auto[45]                                       16          1          -    Covered              
        bin auto[46]                                       21          1          -    Covered              
        bin auto[47]                                       13          1          -    Covered              
        bin auto[48]                                       15          1          -    Covered              
        bin auto[49]                                       16          1          -    Covered              
        bin auto[50]                                       16          1          -    Covered              
        bin auto[51]                                       17          1          -    Covered              
        bin auto[52]                                       12          1          -    Covered              
        bin auto[53]                                       12          1          -    Covered              
        bin auto[54]                                       22          1          -    Covered              
        bin auto[55]                                       10          1          -    Covered              
        bin auto[56]                                       19          1          -    Covered              
        bin auto[57]                                        6          1          -    Covered              
        bin auto[58]                                       12          1          -    Covered              
        bin auto[59]                                       15          1          -    Covered              
        bin auto[60]                                        8          1          -    Covered              
        bin auto[61]                                       15          1          -    Covered              
        bin auto[62]                                       21          1          -    Covered              
        bin auto[63]                                       12          1          -    Covered              
    Coverpoint Cov_PCoffset9_c                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin PCoffset9_c_high                               17          1          -    Covered              
        bin PCoffset9_c_low                                91          1          -    Covered              
    Coverpoint Cov_PCoffset6_c                        100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
        bin PCoffset6_c_high                               12          1          -    Covered              
        bin PCoffset6_c_low                                 7          1          -    Covered              
 TYPE /lc3_env_pkg/imem_coverage/imem_coverage__1/OPR_SEQ_cg 
                                                       87.50%        100          -    Uncovered            
    covered/total bins:                                    17         18          -                      
    missing/total bins:                                     1         18          -                      
    % Hit:                                             94.44%        100          -                      
    type_option.weight=1
    type_option.goal=100
    type_option.comment=
    type_option.strobe=0
    type_option.merge_instances=auto(0)
    Coverpoint Cov_opcode_order                       100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint Cov_mem_opcode_temp                    100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint Cov_alu_opcode_temp                    100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
    Coverpoint Cov_ctrl_opcode_temp                    50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        type_option.weight=1
        type_option.goal=100
        type_option.comment=
 Covergroup instance OPR_SEQ_cg_uvm_test_top.environment.imem_cov 
                                                       87.50%        100          -    Uncovered            
    covered/total bins:                                    17         18          -                      
    missing/total bins:                                     1         18          -                      
    % Hit:                                             94.44%        100          -                      
    option.name=OPR_SEQ_cg_uvm_test_top.environment.imem_cov
    option.weight=1
    option.goal=100
    option.comment=
    option.at_least=1
    option.auto_bin_max=64
    option.cross_num_print_missing=0
    option.detect_overlap=0
    option.per_instance=0
    option.get_inst_coverage=0
    Coverpoint Cov_opcode_order                       100.00%        100          -    Covered              
        covered/total bins:                                 6          6          -                      
        missing/total bins:                                 0          6          -                      
        % Hit:                                        100.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin ALU_Memory                                    733          1          -    Covered              
        bin ALU_Control                                  1705          1          -    Covered              
        bin Control_Memory                                485          1          -    Covered              
        bin Memory_ALU                                    725          1          -    Covered              
        bin Control_ALU                                  1716          1          -    Covered              
        bin Memory_Control                                493          1          -    Covered              
    Coverpoint Cov_mem_opcode_temp                    100.00%        100          -    Covered              
        covered/total bins:                                 7          7          -                      
        missing/total bins:                                 0          7          -                      
        % Hit:                                        100.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin LD_b                                          459          1          -    Covered              
        bin LDR_b                                         435          1          -    Covered              
        bin LDI_b                                         382          1          -    Covered              
        bin LEA_b                                         388          1          -    Covered              
        bin ST_b                                          402          1          -    Covered              
        bin STR_b                                         421          1          -    Covered              
        bin STI_b                                         404          1          -    Covered              
    Coverpoint Cov_alu_opcode_temp                    100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin ADD_b                                        5019          1          -    Covered              
        bin AND_b                                        5126          1          -    Covered              
        bin NOT_b                                        4957          1          -    Covered              
    Coverpoint Cov_ctrl_opcode_temp                    50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        option.weight=1
        option.goal=100
        option.comment=
        option.at_least=1
        option.auto_bin_max=64
        option.detect_overlap=0
        bin BR_b                                         7382          1          -    Covered              
        bin JMP_b                                           0          1          -    ZERO                 

TOTAL COVERGROUP COVERAGE: 85.65%  COVERGROUP TYPES: 4
