Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Mon Mar 06 15:11:12 2017
| Host              : edell34 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -file ./report/CCLabel_timing_routed.rpt
| Design            : CCLabel
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 179 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.267        0.000                      0                 6068        0.018        0.000                      0                 6068        3.725        0.000                       0                  3880  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.267        0.000                      0                 6068        0.018        0.000                      0                 6068        3.725        0.000                       0                  3880  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.472ns  (logic 1.616ns (19.074%)  route 6.856ns (80.926%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         1.721     1.721    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X82Y53                                                      r  grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y53         FDRE (Prop_fdre_C_Q)         0.518     2.239 r  grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213_reg[0]/Q
                         net (fo=26, routed)          1.036     3.275    grp_CCLabel_calCentroid_fu_53/sel_tmp2_i1_reg_1213
    SLICE_X84Y51         LUT3 (Prop_lut3_I1_O)        0.124     3.399 f  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_8/O
                         net (fo=2, routed)           0.822     4.221    grp_CCLabel_calCentroid_fu_53/tmp_i_i_i1_cast_fu_845_p1[4]
    SLICE_X84Y52         LUT6 (Prop_lut6_I1_O)        0.124     4.345 f  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_3/O
                         net (fo=5, routed)           0.588     4.933    grp_CCLabel_calCentroid_fu_53/n_3_isNeg_1_reg_1233[0]_i_3
    SLICE_X86Y51         LUT5 (Prop_lut5_I1_O)        0.124     5.057 r  grp_CCLabel_calCentroid_fu_53/isNeg_1_reg_1233[0]_i_1/O
                         net (fo=7, routed)           1.010     6.067    grp_CCLabel_calCentroid_fu_53/isNeg_1_fu_855_p3
    SLICE_X85Y52         LUT5 (Prop_lut5_I1_O)        0.152     6.219 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[11]_i_6/O
                         net (fo=15, routed)          1.032     7.252    grp_CCLabel_calCentroid_fu_53/sh_assign_3_cast_fu_881_p1[5]
    SLICE_X88Y47         LUT2 (Prop_lut2_I0_O)        0.326     7.578 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[27]_i_5/O
                         net (fo=22, routed)          1.230     8.807    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[27]_i_5
    SLICE_X86Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.931 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[16]_i_3/O
                         net (fo=1, routed)           0.564     9.495    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[16]_i_3
    SLICE_X88Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.619 r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243[16]_i_1/O
                         net (fo=1, routed)           0.574    10.193    grp_CCLabel_calCentroid_fu_53/n_3_tmp_21_reg_1243[16]_i_1
    SLICE_X88Y44         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=3881, unset)         1.563    11.563    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X88Y44                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[16]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.035    11.528    
    SLICE_X88Y44         FDRE (Setup_fdre_C_D)       -0.067    11.461    grp_CCLabel_calCentroid_fu_53/tmp_21_reg_1243_reg[16]
  -------------------------------------------------------------------
                         required time                         11.461    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  1.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.579     0.579    grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X67Y50                                                      r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y50         FDRE (Prop_fdre_C_Q)         0.141     0.720 r  grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/Q
                         net (fo=2, routed)           0.229     0.949    grp_CCLabel_calCentroid_fu_53/grp_fu_351_p2[8]
    SLICE_X75Y49         FDRE                                         r  grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3881, unset)         0.856     0.856    grp_CCLabel_calCentroid_fu_53/ap_clk
    SLICE_X75Y49                                                      r  grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[8]/C
                         clock pessimism              0.000     0.856    
    SLICE_X75Y49         FDRE (Hold_fdre_C_D)         0.075     0.931    grp_CCLabel_calCentroid_fu_53/tmp_17_reg_1121_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                       
Min Period        n/a     DSP48E1/CLK  n/a            3.884     10.000  6.116  DSP48_X2Y21   grp_CCLabel_firstPass_fu_76/CCLabel_mul_32s_4ns_32_3_U1/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/buff0_reg/CLK  
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250     4.975   3.725  SLICE_X34Y41  status_U/CCLabel_status_ram_U/ram_reg_0_31_0_0/SP/CLK                                                     
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250     4.975   3.725  SLICE_X34Y40  status_U/CCLabel_status_ram_U/ram_reg_0_15_0_0/SP/CLK                                                     



