Release 10.1.03 Map K.39 (nt)
Xilinx Mapping Report File for Design 'cpu'

Design Information
------------------
Command Line   : map -ise C:/XProjects/ISE10.1i/A6502/A6502.ise -intstyle ise -p
xc2s200-pq208-5 -timing -cm balanced -detail -ignore_keep_hierarchy -pr b -k 4
-tx off -o cpu_map.ncd cpu.ngd cpu.pcf 
Target Device  : xc2s200
Target Package : pq208
Target Speed   : -5
Mapper Version : spartan2 -- $Revision: 1.46.12.2 $
Mapped Date    : Tue May 01 21:08:16 2012

Design Summary
--------------
Number of errors:      0
Number of warnings:    2
Logic Utilization:
  Number of Slice Flip Flops:       165 out of  4,704    3%
  Number of 4 input LUTs:           495 out of  4,704   10%
Logic Distribution:
    Number of occupied Slices:                         281 out of  2,352   11%
    Number of Slices containing only related logic:    281 out of    281  100%
    Number of Slices containing unrelated logic:         0 out of    281    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          506 out of  4,704   10%
      Number used as logic:                       495
      Number used as a route-thru:                  3
      Number used as 16x1 RAMs:                     8
   Number of bonded IOBs:            37 out of    140   26%
      IOB Flip Flops:                              10
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%

Peak Memory Usage:  134 MB
Total REAL time to MAP completion:  2 secs 
Total CPU time to MAP completion:   1 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Map:117 - The -timing switch is not supported for this architecture, and
   will be ignored.
WARNING:Pack:266 - The function generator IR<2>1 failed to merge with F5
   multiplexer write_back_or00002_f5.  There is a conflict for the FXMUX.  The
   design will exhibit suboptimal timing.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away
  64 Block(s) redundant

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF 		load_reg_or000031/LUT2_D_BUF
LOCALBUF 		state_FSM_FFd33-In511/LUT4_D_BUF
LOCALBUF 		dst_reg_mux0000<1>_SW0/LUT4_L_BUF
LOCALBUF 		src_reg_mux0000<1>31/LUT2_D_BUF
LOCALBUF 		state_FSM_FFd33-In62/LUT4_L_BUF
LOCALBUF 		IR_or00001/LUT3_D_BUF
LOCALBUF 		AI<7>11/LUT4_L_BUF
LOCALBUF 		AI<6>11/LUT4_L_BUF
LOCALBUF 		BI<3>1/LUT4_D_BUF
LOCALBUF 		BI<2>1/LUT4_D_BUF
LOCALBUF 		BI<1>1/LUT4_D_BUF
LOCALBUF 		regsel_or00014/LUT4_L_BUF
LOCALBUF 		alu_op_1_mux00001/LUT4_D_BUF
LOCALBUF 		AI<0>114_SW0/LUT4_L_BUF
LOCALBUF 		AI<1>11/LUT4_D_BUF
LOCALBUF 		AI<0>171_SW0/LUT4_D_BUF
LOCALBUF 		AI<3>11_SW0/LUT4_L_BUF
LOCALBUF 		ALU/logic<7>73_SW0/LUT4_L_BUF
LOCALBUF 		ALU/logic<6>_SW1/LUT4_L_BUF
LOCALBUF 		CI86/LUT4_D_BUF
LOCALBUF 		ALU/logic<5>_SW1/LUT4_L_BUF
LOCALBUF 		AI<2>11/LUT4_D_BUF
LOCALBUF 		BI_or0001_SW0_SW0/LUT3_L_BUF
LOCALBUF 		dst_reg_or0002226/LUT4_D_BUF
LOCALBUF 		op_or000080/LUT4_D_BUF
LOCALBUF 		regsel_or000117/LUT4_D_BUF
LOCALBUF 		IR<3>1_1/LUT4_D_BUF
LOCALBUF 		state_FSM_FFd39-In_SW0/LUT3_L_BUF
LOCALBUF 		state_FSM_FFd34-In_SW0/LUT3_L_BUF
LOCALBUF 		state_cmp_eq001811/LUT4_D_BUF
LOCALBUF 		AB_or0000_SW0/LUT4_L_BUF
LOCALBUF 		AB_or00061/LUT3_D_BUF
LOCALBUF 		AB_or00011/LUT3_D_BUF
LOCALBUF 		state_FSM_FFd46-In_SW0/LUT3_L_BUF
LOCALBUF 		AB_or00034/LUT4_D_BUF
LOCALBUF 		clc_cmp_eq000021/LUT3_D_BUF
LOCALBUF 		src_reg_mux0000<0>31/LUT4_L_BUF
LOCALBUF 		PC_inc21/LUT4_D_BUF
LOCALBUF 		state_FSM_FFd33-In19/LUT3_D_BUF
LOCALBUF 		PC_temp<0>14/LUT4_L_BUF
LOCALBUF 		PC_temp<2>210/LUT2_D_BUF
LOCALBUF 		alu_op_3_mux00001/LUT2_D_BUF
LOCALBUF 		alu_op_2_mux0000/LUT4_D_BUF
LOCALBUF 		BI<6>1/LUT4_D_BUF
LOCALBUF 		BI<5>1/LUT4_D_BUF
LOCALBUF 		BI<4>1/LUT4_D_BUF
LOCALBUF 		ABL_and000033/LUT4_L_BUF
LOCALBUF 		CI25_SW0/LUT4_L_BUF
LOCALBUF 		AB<7>25_SW0/LUT4_L_BUF
LOCALBUF 		AB<6>25_SW0/LUT4_L_BUF
LOCALBUF 		AB<5>25_SW0/LUT4_L_BUF
LOCALBUF 		AB<4>25_SW0/LUT4_L_BUF
LOCALBUF 		AB<3>25_SW0/LUT4_L_BUF
LOCALBUF 		AB<2>25_SW0/LUT4_L_BUF
LOCALBUF 		AB<1>25_SW0/LUT4_L_BUF
LOCALBUF 		state_FSM_FFd48-In9/LUT4_L_BUF
LOCALBUF 		PC_temp<2>33/LUT4_D_BUF
LOCALBUF 		PC_inc18/LUT4_D_BUF
LOCALBUF 		op_or000057_SW0/LUT4_L_BUF
LOCALBUF 		state_FSM_FFd41-In_SW1/LUT4_L_BUF
LOCALBUF 		index_y_or000021_SW1/LUT4_L_BUF
LOCALBUF 		AB_or000711_SW1/LUT4_L_BUF
LOCALBUF 		compare_or000024_F/LUT4_L_BUF
INV 		adc_sbc_inv1_INV_0

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| clk                                | GCLKIOB | INPUT     | LVTTL       |          |      |          |          |       |
| AB<0>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<1>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<2>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<3>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<4>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<5>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<6>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<7>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<8>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<9>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<10>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<11>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<12>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<13>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<14>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| AB<15>                             | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| DI<0>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| DI<1>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| DI<2>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| DI<3>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| DI<4>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| DI<5>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| DI<6>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| DI<7>                              | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| DO<0>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| DO<1>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| DO<2>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| DO<3>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| DO<4>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| DO<5>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| DO<6>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| DO<7>                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| IRQ                                | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| NMI                                | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| RDY                                | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| WE                                 | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| reset                              | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
No timing report for this architecture.

Section 12 - Configuration String Details
-----------------------------------------
GCLK "clk_BUFGP/BUFG": Configuration String is:
   "CEMUX:1 DISABLE_ATTR:LOW"

