// Seed: 3674588576
module module_0 (
    output wor id_0
);
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output wand id_2,
    input tri id_3,
    output tri1 id_4,
    input wor id_5,
    inout tri id_6,
    input supply1 id_7,
    input wire id_8
);
  wire id_10;
  module_0(
      id_6
  );
  logic [7:0] id_11, id_12;
  assign id_11[1] = id_8;
  always begin
    $display(1);
  end
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    output wor id_5,
    output uwire void id_6,
    input wor id_7
    , id_11, id_12,
    input wor id_8,
    output wand id_9
);
  wor id_13, id_14;
  module_0(
      id_6
  );
  supply0 id_15 = 1, id_16 = 1;
  if (id_15) assign id_6 = id_13;
  else wire id_17;
endmodule
