--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\ISE_13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml best_d.twx best_d.ncd -o best_d.twr best_d.pcf -ucf
best_d.ucf

Design file:              best_d.ncd
Physical constraint file: best_d.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;

 650 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.294ns.
--------------------------------------------------------------------------------

Paths for end point multiplier/blk00000003 (DSP48_X0Y42.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_3 (FF)
  Destination:          multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.255ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.898 - 0.902)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_3 to multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y105.BMUX   Tshcko                0.351   theta<4>
                                                       theta_3
    DSP48_X0Y42.A3       net (fanout=1)        0.266   theta<3>
    DSP48_X0Y42.CLK      Tdspdck_A_PREG_MULT   2.638   multiplier/blk00000003
                                                       multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.255ns (2.989ns logic, 0.266ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point multiplier/blk00000003 (DSP48_X0Y42.A0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_0 (FF)
  Destination:          multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.232ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.898 - 0.902)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_0 to multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y105.BQ     Tcko                  0.246   theta<0>
                                                       theta_0
    DSP48_X0Y42.A0       net (fanout=1)        0.348   theta<0>
    DSP48_X0Y42.CLK      Tdspdck_A_PREG_MULT   2.638   multiplier/blk00000003
                                                       multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (2.884ns logic, 0.348ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point multiplier/blk00000003 (DSP48_X0Y42.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               theta_2 (FF)
  Destination:          multiplier/blk00000003 (DSP)
  Requirement:          3.333ns
  Data Path Delay:      3.192ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.898 - 0.902)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: theta_2 to multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y105.CQ     Tcko                  0.283   theta<4>
                                                       theta_2
    DSP48_X0Y42.A2       net (fanout=1)        0.271   theta<2>
    DSP48_X0Y42.CLK      Tdspdck_A_PREG_MULT   2.638   multiplier/blk00000003
                                                       multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (2.921ns logic, 0.271ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point multiplier/blk00000003 (DSP48_X0Y42.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theta_4 (FF)
  Destination:          multiplier/blk00000003 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.538 - 0.453)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theta_4 to multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y105.DQ     Tcko                  0.115   theta<4>
                                                       theta_4
    DSP48_X0Y42.A4       net (fanout=1)        0.125   theta<4>
    DSP48_X0Y42.CLK      Tdspckd_A_PREG_MULT(-Th)    -0.228   multiplier/blk00000003
                                                       multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.343ns logic, 0.125ns route)
                                                       (73.3% logic, 26.7% route)

--------------------------------------------------------------------------------

Paths for end point multiplier/blk00000003 (DSP48_X0Y42.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theta_1 (FF)
  Destination:          multiplier/blk00000003 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.538 - 0.453)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theta_1 to multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y105.BQ     Tcko                  0.115   theta<4>
                                                       theta_1
    DSP48_X0Y42.A1       net (fanout=1)        0.138   theta<1>
    DSP48_X0Y42.CLK      Tdspckd_A_PREG_MULT(-Th)    -0.228   multiplier/blk00000003
                                                       multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.343ns logic, 0.138ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Paths for end point multiplier/blk00000003 (DSP48_X0Y42.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               theta_2 (FF)
  Destination:          multiplier/blk00000003 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (0.538 - 0.453)
  Source Clock:         clk_BUFGP rising at 3.333ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: theta_2 to multiplier/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y105.CQ     Tcko                  0.115   theta<4>
                                                       theta_2
    DSP48_X0Y42.A2       net (fanout=1)        0.139   theta<2>
    DSP48_X0Y42.CLK      Tdspckd_A_PREG_MULT(-Th)    -0.228   multiplier/blk00000003
                                                       multiplier/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.343ns logic, 0.139ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 3.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.767ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.566ns (638.570MHz) (Tdspper_PREG)
  Physical resource: multiplier/blk00000003/CLK
  Logical resource: multiplier/blk00000003/CLK
  Location pin: DSP48_X0Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.083ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.250ns (800.000MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 2.501ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.333ns
  High pulse: 1.666ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: theta<4>/SR
  Logical resource: theta_3/SR
  Location pin: SLICE_X10Y105.SR
  Clock network: n0002_inv_0
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.294|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 650 paths, 0 nets, and 174 connections

Design statistics:
   Minimum period:   3.294ns{1}   (Maximum frequency: 303.582MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 22 17:35:48 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 612 MB



