// Library - 16nm, Cell - 6T_4x, View - schematic
// LAST TIME SAVED: May 28 02:32:10 2015
// NETLIST TIME: May 28 02:43:14 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module \6T_4x  (A, B0, B1);

inout  B0, B1;

inout [3:0]  A;

