<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › zd1211rw › zd_rf_uw2453.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>zd_rf_uw2453.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* ZD1211 USB-WLAN driver for Linux</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2007 Ulrich Kunitz &lt;kune@deine-taler.de&gt;</span>
<span class="cm"> * Copyright (C) 2006-2007 Daniel Drake &lt;dsd@gentoo.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#include &quot;zd_rf.h&quot;</span>
<span class="cp">#include &quot;zd_usb.h&quot;</span>
<span class="cp">#include &quot;zd_chip.h&quot;</span>

<span class="cm">/* This RF programming code is based upon the code found in v2.16.0.0 of the</span>
<span class="cm"> * ZyDAS vendor driver. Unlike other RF&#39;s, Ubec publish full technical specs</span>
<span class="cm"> * for this RF on their website, so we&#39;re able to understand more than</span>
<span class="cm"> * usual as to what is going on. Thumbs up for Ubec for doing that. */</span>

<span class="cm">/* The 3-wire serial interface provides access to 8 write-only registers.</span>
<span class="cm"> * The data format is a 4 bit register address followed by a 20 bit value. */</span>
<span class="cp">#define UW2453_REGWRITE(reg, val) ((((reg) &amp; 0xf) &lt;&lt; 20) | ((val) &amp; 0xfffff))</span>

<span class="cm">/* For channel tuning, we have to configure registers 1 (synthesizer), 2 (synth</span>
<span class="cm"> * fractional divide ratio) and 3 (VCO config).</span>
<span class="cm"> *</span>
<span class="cm"> * We configure the RF to produce an interrupt when the PLL is locked onto</span>
<span class="cm"> * the configured frequency. During initialization, we run through a variety</span>
<span class="cm"> * of different VCO configurations on channel 1 until we detect a PLL lock.</span>
<span class="cm"> * When this happens, we remember which VCO configuration produced the lock</span>
<span class="cm"> * and use it later. Actually, we use the configuration *after* the one that</span>
<span class="cm"> * produced the lock, which seems odd, but it works.</span>
<span class="cm"> *</span>
<span class="cm"> * If we do not see a PLL lock on any standard VCO config, we fall back on an</span>
<span class="cm"> * autocal configuration, which has a fixed (as opposed to per-channel) VCO</span>
<span class="cm"> * config and different synth values from the standard set (divide ratio</span>
<span class="cm"> * is still shared with the standard set). */</span>

<span class="cm">/* The per-channel synth values for all standard VCO configurations. These get</span>
<span class="cm"> * written to register 1. */</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">uw2453_std_synth</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">1</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x47</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">2</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x47</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">3</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x67</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x67</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">5</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x67</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">6</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x67</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">7</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x57</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">8</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x57</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">9</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x57</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x57</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x77</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x77</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x77</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x4f</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* This table stores the synthesizer fractional divide ratio for *all* VCO</span>
<span class="cm"> * configurations (both standard and autocal). These get written to register 2.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">uw2453_synth_divide</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">1</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x999</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">2</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x99b</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">3</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x998</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x99a</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">5</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x999</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">6</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x99b</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">7</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x998</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">8</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x99a</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">9</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x999</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x99b</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x998</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x99a</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x999</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0xccc</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Here is the data for all the standard VCO configurations. We shrink our</span>
<span class="cm"> * table a little by observing that both channels in a consecutive pair share</span>
<span class="cm"> * the same value. We also observe that the high 4 bits ([0:3] in the specs)</span>
<span class="cm"> * are all &#39;Reserved&#39; and are always set to 0x4 - we chop them off in the data</span>
<span class="cm"> * below. */</span>
<span class="cp">#define CHAN_TO_PAIRIDX(a) ((a - 1) / 2)</span>
<span class="cp">#define RF_CHANPAIR(a,b) [CHAN_TO_PAIRIDX(a)]</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">uw2453_std_vco_cfg</span><span class="p">[][</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="cm">/* table 1 */</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x664d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x604d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">5</span><span class="p">,</span>  <span class="mi">6</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6675</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">7</span><span class="p">,</span>  <span class="mi">8</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6475</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6655</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6455</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6665</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* table 2 */</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x666d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x606d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">5</span><span class="p">,</span>  <span class="mi">6</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x664d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">7</span><span class="p">,</span>  <span class="mi">8</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x644d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6675</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6475</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6655</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* table 3 */</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x665d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x605d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">5</span><span class="p">,</span>  <span class="mi">6</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x666d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">7</span><span class="p">,</span>  <span class="mi">8</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x646d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x664d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x644d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6675</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* table 4 */</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x667d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x607d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">5</span><span class="p">,</span>  <span class="mi">6</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x665d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">7</span><span class="p">,</span>  <span class="mi">8</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x645d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x666d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x646d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x664d</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* table 5 */</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6643</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6043</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">5</span><span class="p">,</span>  <span class="mi">6</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x667d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">7</span><span class="p">,</span>  <span class="mi">8</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x647d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x665d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x645d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x666d</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* table 6 */</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6663</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6063</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">5</span><span class="p">,</span>  <span class="mi">6</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6643</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">7</span><span class="p">,</span>  <span class="mi">8</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6443</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x667d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x647d</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x665d</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* table 7 */</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6653</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6053</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">5</span><span class="p">,</span>  <span class="mi">6</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6663</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">7</span><span class="p">,</span>  <span class="mi">8</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6463</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6643</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6443</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x667d</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* table 8 */</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6673</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6073</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">5</span><span class="p">,</span>  <span class="mi">6</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6653</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">7</span><span class="p">,</span>  <span class="mi">8</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6453</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6663</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6463</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6643</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* table 9 */</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x664b</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x604b</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">5</span><span class="p">,</span>  <span class="mi">6</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6673</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">7</span><span class="p">,</span>  <span class="mi">8</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6473</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6653</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6453</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6663</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* table 10 */</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x666b</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x606b</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">5</span><span class="p">,</span>  <span class="mi">6</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x664b</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">7</span><span class="p">,</span>  <span class="mi">8</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x644b</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6673</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6473</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6653</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* table 11 */</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x665b</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x605b</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">5</span><span class="p">,</span>  <span class="mi">6</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x666b</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">7</span><span class="p">,</span>  <span class="mi">8</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x646b</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x664b</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x644b</span><span class="p">,</span>
		<span class="n">RF_CHANPAIR</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6673</span><span class="p">,</span>
	<span class="p">},</span>

<span class="p">};</span>

<span class="cm">/* The per-channel synth values for autocal. These get written to register 1. */</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">uw2453_autocal_synth</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">1</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6847</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">2</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6847</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">3</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6867</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6867</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">5</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6867</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">6</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6867</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">7</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6857</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">8</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6857</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span> <span class="mi">9</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6857</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6857</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6877</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">12</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6877</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">13</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x6877</span><span class="p">,</span>
	<span class="n">RF_CHANNEL</span><span class="p">(</span><span class="mi">14</span><span class="p">)</span> <span class="o">=</span> <span class="mh">0x684f</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* The VCO configuration for autocal (all channels) */</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">u16</span> <span class="n">UW2453_AUTOCAL_VCO_CFG</span> <span class="o">=</span> <span class="mh">0x6662</span><span class="p">;</span>

<span class="cm">/* TX gain settings. The array index corresponds to the TX power integration</span>
<span class="cm"> * values found in the EEPROM. The values get written to register 7. */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="n">uw2453_txgain</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mh">0x00</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x0e313</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x01</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x0fb13</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x02</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x0e093</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x03</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x0f893</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x04</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x0ea93</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x05</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1f093</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x06</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1f493</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x07</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1f693</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x08</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1f393</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x09</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1f35b</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x0a</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1e6db</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x0b</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1ff3f</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x0c</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x1ffff</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x0d</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x361d7</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x0e</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x37fbf</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x0f</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x3ff8b</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x10</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x3ff33</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x11</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x3fb3f</span><span class="p">,</span>
	<span class="p">[</span><span class="mh">0x12</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x3ffff</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* RF-specific structure */</span>
<span class="k">struct</span> <span class="n">uw2453_priv</span> <span class="p">{</span>
	<span class="cm">/* index into synth/VCO config tables where PLL lock was found</span>
<span class="cm">	 * -1 means autocal */</span>
	<span class="kt">int</span> <span class="n">config</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define UW2453_PRIV(rf) ((struct uw2453_priv *) (rf)-&gt;priv)</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">uw2453_synth_set_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">zd_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">int</span> <span class="n">channel</span><span class="p">,</span>
	<span class="n">bool</span> <span class="n">autocal</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">channel</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">autocal</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">uw2453_autocal_synth</span><span class="p">[</span><span class="n">idx</span><span class="p">]);</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">uw2453_std_synth</span><span class="p">[</span><span class="n">idx</span><span class="p">]);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">zd_rfwrite_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">RF_RV_BITS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">zd_rfwrite_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">uw2453_synth_divide</span><span class="p">[</span><span class="n">idx</span><span class="p">]),</span> <span class="n">RF_RV_BITS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">uw2453_write_vco_cfg</span><span class="p">(</span><span class="k">struct</span> <span class="n">zd_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="n">u16</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* vendor driver always sets these upper bits even though the specs say</span>
<span class="cm">	 * they are reserved */</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="mh">0x40000</span> <span class="o">|</span> <span class="n">value</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">zd_rfwrite_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">val</span><span class="p">),</span> <span class="n">RF_RV_BITS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">uw2453_init_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">zd_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">rv</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0x25f98</span><span class="p">),</span> <span class="cm">/* enter IDLE mode */</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0x25f9a</span><span class="p">),</span> <span class="cm">/* enter CAL_VCO mode */</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0x25f94</span><span class="p">),</span> <span class="cm">/* enter RX/TX mode */</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0x27fd4</span><span class="p">),</span> <span class="cm">/* power down RSSI circuit */</span>
	<span class="p">};</span>

	<span class="k">return</span> <span class="n">zd_rfwritev_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">rv</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rv</span><span class="p">),</span> <span class="n">RF_RV_BITS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">uw2453_set_tx_gain_level</span><span class="p">(</span><span class="k">struct</span> <span class="n">zd_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">int_value</span> <span class="o">=</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">pwr_int_values</span><span class="p">[</span><span class="n">channel</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">int_value</span> <span class="o">&gt;=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uw2453_txgain</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg_f</span><span class="p">(</span><span class="n">zd_chip_dev</span><span class="p">(</span><span class="n">chip</span><span class="p">),</span> <span class="s">&quot;can&#39;t configure TX gain for &quot;</span>
			  <span class="s">&quot;int value %x on channel %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">int_value</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">zd_rfwrite_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="n">uw2453_txgain</span><span class="p">[</span><span class="n">int_value</span><span class="p">]),</span> <span class="n">RF_RV_BITS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">uw2453_init_hw</span><span class="p">(</span><span class="k">struct</span> <span class="n">zd_rf</span> <span class="o">*</span><span class="n">rf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">found_config</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">intr_status</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">zd_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">zd_rf_to_chip</span><span class="p">(</span><span class="n">rf</span><span class="p">);</span>

	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">zd_ioreq16</span> <span class="n">ioreqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span> <span class="n">ZD_CR10</span><span class="p">,</span>  <span class="mh">0x89</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR15</span><span class="p">,</span>  <span class="mh">0x20</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR17</span><span class="p">,</span>  <span class="mh">0x28</span> <span class="p">},</span> <span class="cm">/* 6112 no change */</span>
		<span class="p">{</span> <span class="n">ZD_CR23</span><span class="p">,</span>  <span class="mh">0x38</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR24</span><span class="p">,</span>  <span class="mh">0x20</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR26</span><span class="p">,</span>  <span class="mh">0x93</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR27</span><span class="p">,</span>  <span class="mh">0x15</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR28</span><span class="p">,</span>  <span class="mh">0x3e</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR29</span><span class="p">,</span>  <span class="mh">0x00</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR33</span><span class="p">,</span>  <span class="mh">0x28</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR34</span><span class="p">,</span>  <span class="mh">0x30</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR35</span><span class="p">,</span>  <span class="mh">0x43</span> <span class="p">},</span> <span class="cm">/* 6112 3e-&gt;43 */</span>
		<span class="p">{</span> <span class="n">ZD_CR41</span><span class="p">,</span>  <span class="mh">0x24</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR44</span><span class="p">,</span>  <span class="mh">0x32</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR46</span><span class="p">,</span>  <span class="mh">0x92</span> <span class="p">},</span> <span class="cm">/* 6112 96-&gt;92 */</span>
		<span class="p">{</span> <span class="n">ZD_CR47</span><span class="p">,</span>  <span class="mh">0x1e</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR48</span><span class="p">,</span>  <span class="mh">0x04</span> <span class="p">},</span> <span class="cm">/* 5602 Roger */</span>
		<span class="p">{</span> <span class="n">ZD_CR49</span><span class="p">,</span>  <span class="mh">0xfa</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR79</span><span class="p">,</span>  <span class="mh">0x58</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR80</span><span class="p">,</span>  <span class="mh">0x30</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR81</span><span class="p">,</span>  <span class="mh">0x30</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR87</span><span class="p">,</span>  <span class="mh">0x0a</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR89</span><span class="p">,</span>  <span class="mh">0x04</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR91</span><span class="p">,</span>  <span class="mh">0x00</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR92</span><span class="p">,</span>  <span class="mh">0x0a</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR98</span><span class="p">,</span>  <span class="mh">0x8d</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR99</span><span class="p">,</span>  <span class="mh">0x28</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR100</span><span class="p">,</span> <span class="mh">0x02</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR101</span><span class="p">,</span> <span class="mh">0x09</span> <span class="p">},</span> <span class="cm">/* 6112 13-&gt;1f 6220 1f-&gt;13 6407 13-&gt;9 */</span>
		<span class="p">{</span> <span class="n">ZD_CR102</span><span class="p">,</span> <span class="mh">0x27</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR106</span><span class="p">,</span> <span class="mh">0x1c</span> <span class="p">},</span> <span class="cm">/* 5d07 5112 1f-&gt;1c 6220 1c-&gt;1f</span>
<span class="cm">				     * 6221 1f-&gt;1c</span>
<span class="cm">				     */</span>
		<span class="p">{</span> <span class="n">ZD_CR107</span><span class="p">,</span> <span class="mh">0x1c</span> <span class="p">},</span> <span class="cm">/* 6220 1c-&gt;1a 5221 1a-&gt;1c */</span>
		<span class="p">{</span> <span class="n">ZD_CR109</span><span class="p">,</span> <span class="mh">0x13</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR110</span><span class="p">,</span> <span class="mh">0x1f</span> <span class="p">},</span> <span class="cm">/* 6112 13-&gt;1f 6221 1f-&gt;13 6407 13-&gt;0x09 */</span>
		<span class="p">{</span> <span class="n">ZD_CR111</span><span class="p">,</span> <span class="mh">0x13</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR112</span><span class="p">,</span> <span class="mh">0x1f</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR113</span><span class="p">,</span> <span class="mh">0x27</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR114</span><span class="p">,</span> <span class="mh">0x23</span> <span class="p">},</span> <span class="cm">/* 6221 27-&gt;23 */</span>
		<span class="p">{</span> <span class="n">ZD_CR115</span><span class="p">,</span> <span class="mh">0x24</span> <span class="p">},</span> <span class="cm">/* 6112 24-&gt;1c 6220 1c-&gt;24 */</span>
		<span class="p">{</span> <span class="n">ZD_CR116</span><span class="p">,</span> <span class="mh">0x24</span> <span class="p">},</span> <span class="cm">/* 6220 1c-&gt;24 */</span>
		<span class="p">{</span> <span class="n">ZD_CR117</span><span class="p">,</span> <span class="mh">0xfa</span> <span class="p">},</span> <span class="cm">/* 6112 fa-&gt;f8 6220 f8-&gt;f4 6220 f4-&gt;fa */</span>
		<span class="p">{</span> <span class="n">ZD_CR118</span><span class="p">,</span> <span class="mh">0xf0</span> <span class="p">},</span> <span class="cm">/* 5d07 6112 f0-&gt;f2 6220 f2-&gt;f0 */</span>
		<span class="p">{</span> <span class="n">ZD_CR119</span><span class="p">,</span> <span class="mh">0x1a</span> <span class="p">},</span> <span class="cm">/* 6112 1a-&gt;10 6220 10-&gt;14 6220 14-&gt;1a */</span>
		<span class="p">{</span> <span class="n">ZD_CR120</span><span class="p">,</span> <span class="mh">0x4f</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR121</span><span class="p">,</span> <span class="mh">0x1f</span> <span class="p">},</span> <span class="cm">/* 6220 4f-&gt;1f */</span>
		<span class="p">{</span> <span class="n">ZD_CR122</span><span class="p">,</span> <span class="mh">0xf0</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR123</span><span class="p">,</span> <span class="mh">0x57</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR125</span><span class="p">,</span> <span class="mh">0xad</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR126</span><span class="p">,</span> <span class="mh">0x6c</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR127</span><span class="p">,</span> <span class="mh">0x03</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR128</span><span class="p">,</span> <span class="mh">0x14</span> <span class="p">},</span> <span class="cm">/* 6302 12-&gt;11 */</span>
		<span class="p">{</span> <span class="n">ZD_CR129</span><span class="p">,</span> <span class="mh">0x12</span> <span class="p">},</span> <span class="cm">/* 6301 10-&gt;0f */</span>
		<span class="p">{</span> <span class="n">ZD_CR130</span><span class="p">,</span> <span class="mh">0x10</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR137</span><span class="p">,</span> <span class="mh">0x50</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR138</span><span class="p">,</span> <span class="mh">0xa8</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR144</span><span class="p">,</span> <span class="mh">0xac</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR146</span><span class="p">,</span> <span class="mh">0x20</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR252</span><span class="p">,</span> <span class="mh">0xff</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR253</span><span class="p">,</span> <span class="mh">0xff</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">rv</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">4</span><span class="p">,</span> <span class="mh">0x2b</span><span class="p">),</span>    <span class="cm">/* configure receiver gain */</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="mh">0x19e4f</span><span class="p">),</span> <span class="cm">/* configure transmitter gain */</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="mh">0xf81ad</span><span class="p">),</span> <span class="cm">/* enable RX/TX filter tuning */</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">7</span><span class="p">,</span> <span class="mh">0x3fffe</span><span class="p">),</span> <span class="cm">/* disable TX gain in test mode */</span>

		<span class="cm">/* enter CAL_FIL mode, TX gain set by registers, RX gain set by pins,</span>
<span class="cm">		 * RSSI circuit powered down, reduced RSSI range */</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0x25f9c</span><span class="p">),</span> <span class="cm">/* 5d01 cal_fil */</span>

		<span class="cm">/* synthesizer configuration for channel 1 */</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="mh">0x47</span><span class="p">),</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="mh">0x999</span><span class="p">),</span>

		<span class="cm">/* disable manual VCO band selection */</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mh">0x7602</span><span class="p">),</span>

		<span class="cm">/* enable manual VCO band selection, configure current level */</span>
		<span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="mh">0x46063</span><span class="p">),</span>
	<span class="p">};</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">zd_iowrite16a_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">ioreqs</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ioreqs</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">zd_rfwritev_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">rv</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rv</span><span class="p">),</span> <span class="n">RF_RV_BITS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">uw2453_init_mode</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Try all standard VCO configuration settings on channel 1 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uw2453_std_vco_cfg</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Configure synthesizer for channel 1 */</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">uw2453_synth_set_channel</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

		<span class="cm">/* Write VCO config */</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">uw2453_write_vco_cfg</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">uw2453_std_vco_cfg</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">0</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

		<span class="cm">/* ack interrupt event */</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">zd_iowrite16_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="mh">0x0f</span><span class="p">,</span> <span class="n">UW2453_INTR_REG</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

		<span class="cm">/* check interrupt status */</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">zd_ioread16_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intr_status</span><span class="p">,</span> <span class="n">UW2453_INTR_REG</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dev_dbg_f</span><span class="p">(</span><span class="n">zd_chip_dev</span><span class="p">(</span><span class="n">chip</span><span class="p">),</span>
				<span class="s">&quot;PLL locked on configuration %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">found_config</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">found_config</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* autocal */</span>
		<span class="n">dev_dbg_f</span><span class="p">(</span><span class="n">zd_chip_dev</span><span class="p">(</span><span class="n">chip</span><span class="p">),</span>
			<span class="s">&quot;PLL did not lock, using autocal</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">uw2453_synth_set_channel</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">uw2453_write_vco_cfg</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">UW2453_AUTOCAL_VCO_CFG</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* To match the vendor driver behaviour, we use the configuration after</span>
<span class="cm">	 * the one that produced a lock. */</span>
	<span class="n">UW2453_PRIV</span><span class="p">(</span><span class="n">rf</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">=</span> <span class="n">found_config</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">zd_iowrite16_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="n">ZD_CR203</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">uw2453_set_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">zd_rf</span> <span class="o">*</span><span class="n">rf</span><span class="p">,</span> <span class="n">u8</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vco_cfg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">config</span> <span class="o">=</span> <span class="n">UW2453_PRIV</span><span class="p">(</span><span class="n">rf</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">autocal</span> <span class="o">=</span> <span class="p">(</span><span class="n">config</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">zd_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">zd_rf_to_chip</span><span class="p">(</span><span class="n">rf</span><span class="p">);</span>

	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">zd_ioreq16</span> <span class="n">ioreqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span> <span class="n">ZD_CR80</span><span class="p">,</span>  <span class="mh">0x30</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR81</span><span class="p">,</span>  <span class="mh">0x30</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR79</span><span class="p">,</span>  <span class="mh">0x58</span> <span class="p">},</span>
		<span class="p">{</span> <span class="n">ZD_CR12</span><span class="p">,</span>  <span class="mh">0xf0</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR77</span><span class="p">,</span>  <span class="mh">0x1b</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR78</span><span class="p">,</span>  <span class="mh">0x58</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">uw2453_synth_set_channel</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">channel</span><span class="p">,</span> <span class="n">autocal</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">autocal</span><span class="p">)</span>
		<span class="n">vco_cfg</span> <span class="o">=</span> <span class="n">UW2453_AUTOCAL_VCO_CFG</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">vco_cfg</span> <span class="o">=</span> <span class="n">uw2453_std_vco_cfg</span><span class="p">[</span><span class="n">config</span><span class="p">][</span><span class="n">CHAN_TO_PAIRIDX</span><span class="p">(</span><span class="n">channel</span><span class="p">)];</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">uw2453_write_vco_cfg</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">vco_cfg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">uw2453_init_mode</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">zd_iowrite16a_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">ioreqs</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ioreqs</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">uw2453_set_tx_gain_level</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">zd_iowrite16_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="n">ZD_CR203</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">uw2453_switch_radio_on</span><span class="p">(</span><span class="k">struct</span> <span class="n">zd_rf</span> <span class="o">*</span><span class="n">rf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">zd_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">zd_rf_to_chip</span><span class="p">(</span><span class="n">rf</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">zd_ioreq16</span> <span class="n">ioreqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span> <span class="n">ZD_CR11</span><span class="p">,</span>  <span class="mh">0x00</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR251</span><span class="p">,</span> <span class="mh">0x3f</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="cm">/* enter RXTX mode */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">zd_rfwrite_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0x25f94</span><span class="p">),</span> <span class="n">RF_RV_BITS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">zd_chip_is_zd1211b</span><span class="p">(</span><span class="n">chip</span><span class="p">))</span>
		<span class="n">ioreqs</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">value</span> <span class="o">=</span> <span class="mh">0x7f</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">zd_iowrite16a_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">ioreqs</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ioreqs</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">uw2453_switch_radio_off</span><span class="p">(</span><span class="k">struct</span> <span class="n">zd_rf</span> <span class="o">*</span><span class="n">rf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">zd_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">zd_rf_to_chip</span><span class="p">(</span><span class="n">rf</span><span class="p">);</span>
	<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">zd_ioreq16</span> <span class="n">ioreqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span> <span class="n">ZD_CR11</span><span class="p">,</span>  <span class="mh">0x04</span> <span class="p">},</span> <span class="p">{</span> <span class="n">ZD_CR251</span><span class="p">,</span> <span class="mh">0x2f</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="cm">/* enter IDLE mode */</span>
	<span class="cm">/* FIXME: shouldn&#39;t we go to SLEEP? sent email to zydas */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">zd_rfwrite_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">UW2453_REGWRITE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0x25f90</span><span class="p">),</span> <span class="n">RF_RV_BITS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">zd_iowrite16a_locked</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">ioreqs</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ioreqs</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">uw2453_clear</span><span class="p">(</span><span class="k">struct</span> <span class="n">zd_rf</span> <span class="o">*</span><span class="n">rf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">rf</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">zd_rf_init_uw2453</span><span class="p">(</span><span class="k">struct</span> <span class="n">zd_rf</span> <span class="o">*</span><span class="n">rf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">rf</span><span class="o">-&gt;</span><span class="n">init_hw</span> <span class="o">=</span> <span class="n">uw2453_init_hw</span><span class="p">;</span>
	<span class="n">rf</span><span class="o">-&gt;</span><span class="n">set_channel</span> <span class="o">=</span> <span class="n">uw2453_set_channel</span><span class="p">;</span>
	<span class="n">rf</span><span class="o">-&gt;</span><span class="n">switch_radio_on</span> <span class="o">=</span> <span class="n">uw2453_switch_radio_on</span><span class="p">;</span>
	<span class="n">rf</span><span class="o">-&gt;</span><span class="n">switch_radio_off</span> <span class="o">=</span> <span class="n">uw2453_switch_radio_off</span><span class="p">;</span>
	<span class="n">rf</span><span class="o">-&gt;</span><span class="n">patch_6m_band_edge</span> <span class="o">=</span> <span class="n">zd_rf_generic_patch_6m</span><span class="p">;</span>
	<span class="n">rf</span><span class="o">-&gt;</span><span class="n">clear</span> <span class="o">=</span> <span class="n">uw2453_clear</span><span class="p">;</span>
	<span class="cm">/* we have our own TX integration code */</span>
	<span class="n">rf</span><span class="o">-&gt;</span><span class="n">update_channel_int</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">rf</span><span class="o">-&gt;</span><span class="n">priv</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">uw2453_priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rf</span><span class="o">-&gt;</span><span class="n">priv</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
