// Seed: 892256472
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input reg id_5,
    output id_6
);
  initial begin
    id_2 <= id_5;
    id_3 <= 1;
  end
endmodule
