vendor_name = ModelSim
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.mif
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG8/REG8.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG0/REG0.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PC/PC.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX2E/MUX2E.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/COMP/COMP.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ADD1/ADD1.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/testebomgeralzão.vwf
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/teste_cu.vhd
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/CTL2000.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf
source_file = 1, prgdata.mif
source_file = 1, C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_gra1.tdf
design_name = CTL2000
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a7 , datapath|mem|altsyncram_component|auto_generated|ram_block1a7, CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a6 , datapath|mem|altsyncram_component|auto_generated|ram_block1a6, CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a5 , datapath|mem|altsyncram_component|auto_generated|ram_block1a5, CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a4 , datapath|mem|altsyncram_component|auto_generated|ram_block1a4, CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a3 , datapath|mem|altsyncram_component|auto_generated|ram_block1a3, CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a2 , datapath|mem|altsyncram_component|auto_generated|ram_block1a2, CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a1 , datapath|mem|altsyncram_component|auto_generated|ram_block1a1, CTL2000, 1
instance = comp, \datapath|mem|altsyncram_component|auto_generated|ram_block1a0 , datapath|mem|altsyncram_component|auto_generated|ram_block1a0, CTL2000, 1
instance = comp, \datapath|R3|data_out[7] , datapath|R3|data_out[7], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux0~0 , datapath|mux5E1|Mux0~0, CTL2000, 1
instance = comp, \datapath|R3|data_out[6] , datapath|R3|data_out[6], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux1~0 , datapath|mux5E1|Mux1~0, CTL2000, 1
instance = comp, \datapath|R3|data_out[5] , datapath|R3|data_out[5], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux2~0 , datapath|mux5E1|Mux2~0, CTL2000, 1
instance = comp, \datapath|R3|data_out[4] , datapath|R3|data_out[4], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux3~0 , datapath|mux5E1|Mux3~0, CTL2000, 1
instance = comp, \datapath|R3|data_out[3] , datapath|R3|data_out[3], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux4~0 , datapath|mux5E1|Mux4~0, CTL2000, 1
instance = comp, \datapath|R3|data_out[2] , datapath|R3|data_out[2], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux5~0 , datapath|mux5E1|Mux5~0, CTL2000, 1
instance = comp, \datapath|R3|data_out[1] , datapath|R3|data_out[1], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux6~0 , datapath|mux5E1|Mux6~0, CTL2000, 1
instance = comp, \datapath|R3|data_out[0] , datapath|R3|data_out[0], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux7~0 , datapath|mux5E1|Mux7~0, CTL2000, 1
instance = comp, \datapath|compa|Equal0~0 , datapath|compa|Equal0~0, CTL2000, 1
instance = comp, \control|WideOr1~0 , control|WideOr1~0, CTL2000, 1
instance = comp, \control|Selector32~0 , control|Selector32~0, CTL2000, 1
instance = comp, \control|pstate.exe_addi , control|pstate.exe_addi, CTL2000, 1
instance = comp, \control|Selector29~0 , control|Selector29~0, CTL2000, 1
instance = comp, \datapath|mux5|Mux0~1 , datapath|mux5|Mux0~1, CTL2000, 1
instance = comp, \datapath|mux5|Mux1~1 , datapath|mux5|Mux1~1, CTL2000, 1
instance = comp, \datapath|mux5|Mux2~1 , datapath|mux5|Mux2~1, CTL2000, 1
instance = comp, \datapath|mux5|Mux3~1 , datapath|mux5|Mux3~1, CTL2000, 1
instance = comp, \datapath|mux5|Mux4~1 , datapath|mux5|Mux4~1, CTL2000, 1
instance = comp, \datapath|mux5|Mux5~1 , datapath|mux5|Mux5~1, CTL2000, 1
instance = comp, \datapath|mux5|Mux6~1 , datapath|mux5|Mux6~1, CTL2000, 1
instance = comp, \datapath|mux5|Mux7~1 , datapath|mux5|Mux7~1, CTL2000, 1
instance = comp, \control|Selector33~3 , control|Selector33~3, CTL2000, 1
instance = comp, \control|Selector33~4 , control|Selector33~4, CTL2000, 1
instance = comp, \control|Selector34~0 , control|Selector34~0, CTL2000, 1
instance = comp, \control|state.exe_addi~1 , control|state.exe_addi~1, CTL2000, 1
instance = comp, \control|mem_adr~0 , control|mem_adr~0, CTL2000, 1
instance = comp, \control|Selector35~0 , control|Selector35~0, CTL2000, 1
instance = comp, \control|R3_ld , control|R3_ld, CTL2000, 1
instance = comp, \control|mem_adr[7] , control|mem_adr[7], CTL2000, 1
instance = comp, \control|mem_adr[6] , control|mem_adr[6], CTL2000, 1
instance = comp, \control|mem_adr[5] , control|mem_adr[5], CTL2000, 1
instance = comp, \control|mem_adr[4] , control|mem_adr[4], CTL2000, 1
instance = comp, \control|mem_adr[3] , control|mem_adr[3], CTL2000, 1
instance = comp, \control|mem_adr[2] , control|mem_adr[2], CTL2000, 1
instance = comp, \control|mem_adr[1] , control|mem_adr[1], CTL2000, 1
instance = comp, \control|mem_adr[0] , control|mem_adr[0], CTL2000, 1
instance = comp, \control|wren , control|wren, CTL2000, 1
instance = comp, \rst~I , rst, CTL2000, 1
instance = comp, \control|pstate.fetch , control|pstate.fetch, CTL2000, 1
instance = comp, \control|pstate.decode , control|pstate.decode, CTL2000, 1
instance = comp, \clk~I , clk, CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[0]~10 , datapath|pcounter|addr_tmp[0]~10, CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[1]~12 , datapath|pcounter|addr_tmp[1]~12, CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[2]~14 , datapath|pcounter|addr_tmp[2]~14, CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[3]~16 , datapath|pcounter|addr_tmp[3]~16, CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[4]~18 , datapath|pcounter|addr_tmp[4]~18, CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[5]~20 , datapath|pcounter|addr_tmp[5]~20, CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[6]~22 , datapath|pcounter|addr_tmp[6]~22, CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[7]~24 , datapath|pcounter|addr_tmp[7]~24, CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[8]~26 , datapath|pcounter|addr_tmp[8]~26, CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[9]~28 , datapath|pcounter|addr_tmp[9]~28, CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a10 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a10, CTL2000, 1
instance = comp, \datapath|IR|data_out[10] , datapath|IR|data_out[10], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a15 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a15, CTL2000, 1
instance = comp, \datapath|IR|data_out[15] , datapath|IR|data_out[15], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a13 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a13, CTL2000, 1
instance = comp, \datapath|IR|data_out[13] , datapath|IR|data_out[13], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a14 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a14, CTL2000, 1
instance = comp, \datapath|IR|data_out[14] , datapath|IR|data_out[14], CTL2000, 1
instance = comp, \control|state.exe_cjmp~0 , control|state.exe_cjmp~0, CTL2000, 1
instance = comp, \control|state.exe_jmph~0 , control|state.exe_jmph~0, CTL2000, 1
instance = comp, \control|pstate.exe_jmph , control|pstate.exe_jmph, CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a12 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a12, CTL2000, 1
instance = comp, \datapath|IR|data_out[12] , datapath|IR|data_out[12], CTL2000, 1
instance = comp, \control|state.exe_ld~1 , control|state.exe_ld~1, CTL2000, 1
instance = comp, \control|pstate.exe_ld , control|pstate.exe_ld, CTL2000, 1
instance = comp, \control|alu_sel[3]~0 , control|alu_sel[3]~0, CTL2000, 1
instance = comp, \control|state.exe_addi~0 , control|state.exe_addi~0, CTL2000, 1
instance = comp, \control|state.exe_inot~0 , control|state.exe_inot~0, CTL2000, 1
instance = comp, \control|pstate.exe_inot , control|pstate.exe_inot, CTL2000, 1
instance = comp, \control|state.exe_ixor~0 , control|state.exe_ixor~0, CTL2000, 1
instance = comp, \control|pstate.exe_ixor , control|pstate.exe_ixor, CTL2000, 1
instance = comp, \control|WideOr5~1 , control|WideOr5~1, CTL2000, 1
instance = comp, \control|Selector30~0 , control|Selector30~0, CTL2000, 1
instance = comp, \control|sel_mux5[1] , control|sel_mux5[1], CTL2000, 1
instance = comp, \control|state.exe_ld~0 , control|state.exe_ld~0, CTL2000, 1
instance = comp, \control|state.exe_mov~0 , control|state.exe_mov~0, CTL2000, 1
instance = comp, \control|pstate.exe_mov , control|pstate.exe_mov, CTL2000, 1
instance = comp, \control|sel_mux5[0] , control|sel_mux5[0], CTL2000, 1
instance = comp, \datapath|mux5|Mux5~2 , datapath|mux5|Mux5~2, CTL2000, 1
instance = comp, \control|pstate.reset , control|pstate.reset, CTL2000, 1
instance = comp, \control|R1_ld~0 , control|R1_ld~0, CTL2000, 1
instance = comp, \control|state.exe_pinin~0 , control|state.exe_pinin~0, CTL2000, 1
instance = comp, \control|pstate.exe_pinin , control|pstate.exe_pinin, CTL2000, 1
instance = comp, \control|state.exe_pinout~0 , control|state.exe_pinout~0, CTL2000, 1
instance = comp, \control|state.exe_pinout~1 , control|state.exe_pinout~1, CTL2000, 1
instance = comp, \control|pstate.exe_pinout , control|pstate.exe_pinout, CTL2000, 1
instance = comp, \control|Selector33~0 , control|Selector33~0, CTL2000, 1
instance = comp, \control|state.exe_goto~0 , control|state.exe_goto~0, CTL2000, 1
instance = comp, \control|pstate.exe_goto , control|pstate.exe_goto, CTL2000, 1
instance = comp, \control|state.exe_movi~0 , control|state.exe_movi~0, CTL2000, 1
instance = comp, \control|pstate.exe_movi , control|pstate.exe_movi, CTL2000, 1
instance = comp, \control|state.exe_cmp~0 , control|state.exe_cmp~0, CTL2000, 1
instance = comp, \control|pstate.exe_cmp , control|pstate.exe_cmp, CTL2000, 1
instance = comp, \control|Selector33~1 , control|Selector33~1, CTL2000, 1
instance = comp, \control|Selector33~2 , control|Selector33~2, CTL2000, 1
instance = comp, \control|Equal23~1 , control|Equal23~1, CTL2000, 1
instance = comp, \control|Selector34~1 , control|Selector34~1, CTL2000, 1
instance = comp, \control|R2_ld , control|R2_ld, CTL2000, 1
instance = comp, \datapath|R2|data_out[2] , datapath|R2|data_out[2], CTL2000, 1
instance = comp, \control|state.exe_st~0 , control|state.exe_st~0, CTL2000, 1
instance = comp, \control|pstate.exe_st , control|pstate.exe_st, CTL2000, 1
instance = comp, \control|Selector2~0 , control|Selector2~0, CTL2000, 1
instance = comp, \control|Selector29~1 , control|Selector29~1, CTL2000, 1
instance = comp, \control|sel_5e2[2] , control|sel_5e2[2], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux0~0 , datapath|mux5E2|Mux0~0, CTL2000, 1
instance = comp, \control|Selector8~0 , control|Selector8~0, CTL2000, 1
instance = comp, \control|sel_5e2[0] , control|sel_5e2[0], CTL2000, 1
instance = comp, \control|Equal23~0 , control|Equal23~0, CTL2000, 1
instance = comp, \control|Selector35~1 , control|Selector35~1, CTL2000, 1
instance = comp, \control|R1_ld , control|R1_ld, CTL2000, 1
instance = comp, \datapath|R1|data_out[2] , datapath|R1|data_out[2], CTL2000, 1
instance = comp, \control|Selector3~0 , control|Selector3~0, CTL2000, 1
instance = comp, \control|sel_5e2[1] , control|sel_5e2[1], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux5~0 , datapath|mux5E2|Mux5~0, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux5~1 , datapath|mux5E2|Mux5~1, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux5 , datapath|mux5E2|Mux5, CTL2000, 1
instance = comp, \control|state.exe_subi~0 , control|state.exe_subi~0, CTL2000, 1
instance = comp, \control|pstate.exe_subi , control|pstate.exe_subi, CTL2000, 1
instance = comp, \control|state.exe_iand~0 , control|state.exe_iand~0, CTL2000, 1
instance = comp, \control|pstate.exe_iand , control|pstate.exe_iand, CTL2000, 1
instance = comp, \control|state.exe_ior~0 , control|state.exe_ior~0, CTL2000, 1
instance = comp, \control|pstate.exe_ior , control|pstate.exe_ior, CTL2000, 1
instance = comp, \control|WideOr5~0 , control|WideOr5~0, CTL2000, 1
instance = comp, \control|Selector28~0 , control|Selector28~0, CTL2000, 1
instance = comp, \control|sel_5e1[1] , control|sel_5e1[1], CTL2000, 1
instance = comp, \control|sel_5e1[0] , control|sel_5e1[0], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux5~1 , datapath|mux5E1|Mux5~1, CTL2000, 1
instance = comp, \datapath|R1|data_out[3] , datapath|R1|data_out[3], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux4~0 , datapath|mux5E2|Mux4~0, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux4~1 , datapath|mux5E2|Mux4~1, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux4 , datapath|mux5E2|Mux4, CTL2000, 1
instance = comp, \datapath|mux5|Mux4~2 , datapath|mux5|Mux4~2, CTL2000, 1
instance = comp, \datapath|R2|data_out[3] , datapath|R2|data_out[3], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux4~1 , datapath|mux5E1|Mux4~1, CTL2000, 1
instance = comp, \datapath|compa|Equal0~1 , datapath|compa|Equal0~1, CTL2000, 1
instance = comp, \datapath|mux5|Mux3~2 , datapath|mux5|Mux3~2, CTL2000, 1
instance = comp, \datapath|R2|data_out[4] , datapath|R2|data_out[4], CTL2000, 1
instance = comp, \datapath|R1|data_out[4] , datapath|R1|data_out[4], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux3~0 , datapath|mux5E2|Mux3~0, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux3~1 , datapath|mux5E2|Mux3~1, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux3 , datapath|mux5E2|Mux3, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux3~1 , datapath|mux5E1|Mux3~1, CTL2000, 1
instance = comp, \datapath|R1|data_out[5] , datapath|R1|data_out[5], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux2~0 , datapath|mux5E2|Mux2~0, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux2~1 , datapath|mux5E2|Mux2~1, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux2 , datapath|mux5E2|Mux2, CTL2000, 1
instance = comp, \datapath|mux5|Mux2~2 , datapath|mux5|Mux2~2, CTL2000, 1
instance = comp, \datapath|R2|data_out[5] , datapath|R2|data_out[5], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux2~1 , datapath|mux5E1|Mux2~1, CTL2000, 1
instance = comp, \datapath|compa|Equal0~2 , datapath|compa|Equal0~2, CTL2000, 1
instance = comp, \datapath|mux5|Mux1~2 , datapath|mux5|Mux1~2, CTL2000, 1
instance = comp, \datapath|R2|data_out[6] , datapath|R2|data_out[6], CTL2000, 1
instance = comp, \datapath|R1|data_out[6] , datapath|R1|data_out[6], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux1~0 , datapath|mux5E2|Mux1~0, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux1~1 , datapath|mux5E2|Mux1~1, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux1 , datapath|mux5E2|Mux1, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux1~1 , datapath|mux5E1|Mux1~1, CTL2000, 1
instance = comp, \datapath|R1|data_out[7] , datapath|R1|data_out[7], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux0~1 , datapath|mux5E2|Mux0~1, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux0~2 , datapath|mux5E2|Mux0~2, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux0 , datapath|mux5E2|Mux0, CTL2000, 1
instance = comp, \datapath|mux5|Mux0~2 , datapath|mux5|Mux0~2, CTL2000, 1
instance = comp, \datapath|R2|data_out[7] , datapath|R2|data_out[7], CTL2000, 1
instance = comp, \datapath|mux5E1|Mux0~1 , datapath|mux5E1|Mux0~1, CTL2000, 1
instance = comp, \datapath|compa|Equal0~3 , datapath|compa|Equal0~3, CTL2000, 1
instance = comp, \datapath|compa|Equal0~4 , datapath|compa|Equal0~4, CTL2000, 1
instance = comp, \datapath|mux5|Mux6~2 , datapath|mux5|Mux6~2, CTL2000, 1
instance = comp, \datapath|R2|data_out[1] , datapath|R2|data_out[1], CTL2000, 1
instance = comp, \datapath|R1|data_out[1] , datapath|R1|data_out[1], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux6~0 , datapath|mux5E2|Mux6~0, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux6~1 , datapath|mux5E2|Mux6~1, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux6 , datapath|mux5E2|Mux6, CTL2000, 1
instance = comp, \datapath|mux5|Mux7~2 , datapath|mux5|Mux7~2, CTL2000, 1
instance = comp, \datapath|R2|data_out[0] , datapath|R2|data_out[0], CTL2000, 1
instance = comp, \datapath|R1|data_out[0] , datapath|R1|data_out[0], CTL2000, 1
instance = comp, \datapath|mux5E2|Mux7~0 , datapath|mux5E2|Mux7~0, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux7~1 , datapath|mux5E2|Mux7~1, CTL2000, 1
instance = comp, \datapath|mux5E2|Mux7 , datapath|mux5E2|Mux7, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~1 , datapath|compa|LessThan1~1, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~3 , datapath|compa|LessThan1~3, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~5 , datapath|compa|LessThan1~5, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~7 , datapath|compa|LessThan1~7, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~9 , datapath|compa|LessThan1~9, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~11 , datapath|compa|LessThan1~11, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~13 , datapath|compa|LessThan1~13, CTL2000, 1
instance = comp, \datapath|compa|LessThan1~14 , datapath|compa|LessThan1~14, CTL2000, 1
instance = comp, \control|Selector15~0 , control|Selector15~0, CTL2000, 1
instance = comp, \control|state.exe_jmpl~0 , control|state.exe_jmpl~0, CTL2000, 1
instance = comp, \control|pstate.exe_jmpl , control|pstate.exe_jmpl, CTL2000, 1
instance = comp, \control|Selector15~1 , control|Selector15~1, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux6~1 , datapath|mux5E1|Mux6~1, CTL2000, 1
instance = comp, \datapath|mux5E1|Mux7~1 , datapath|mux5E1|Mux7~1, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~1 , datapath|compa|LessThan0~1, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~3 , datapath|compa|LessThan0~3, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~5 , datapath|compa|LessThan0~5, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~7 , datapath|compa|LessThan0~7, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~9 , datapath|compa|LessThan0~9, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~11 , datapath|compa|LessThan0~11, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~13 , datapath|compa|LessThan0~13, CTL2000, 1
instance = comp, \datapath|compa|LessThan0~14 , datapath|compa|LessThan0~14, CTL2000, 1
instance = comp, \control|Selector15~2 , control|Selector15~2, CTL2000, 1
instance = comp, \control|mux2_in1[9] , control|mux2_in1[9], CTL2000, 1
instance = comp, \control|state.exe_cjmp~1 , control|state.exe_cjmp~1, CTL2000, 1
instance = comp, \control|pstate.exe_cjmp , control|pstate.exe_cjmp, CTL2000, 1
instance = comp, \control|Selector32~1 , control|Selector32~1, CTL2000, 1
instance = comp, \control|Selector32~2 , control|Selector32~2, CTL2000, 1
instance = comp, \control|Selector32~3 , control|Selector32~3, CTL2000, 1
instance = comp, \control|Selector32~4 , control|Selector32~4, CTL2000, 1
instance = comp, \control|sel_mux_pc , control|sel_mux_pc, CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[9] , datapath|pcounter|addr_tmp[9], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a9 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a9, CTL2000, 1
instance = comp, \datapath|IR|data_out[9] , datapath|IR|data_out[9], CTL2000, 1
instance = comp, \control|mux2_in1[8] , control|mux2_in1[8], CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[8] , datapath|pcounter|addr_tmp[8], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a8 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a8, CTL2000, 1
instance = comp, \datapath|IR|data_out[8] , datapath|IR|data_out[8], CTL2000, 1
instance = comp, \control|mux2_in1[7] , control|mux2_in1[7], CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[7] , datapath|pcounter|addr_tmp[7], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a7 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a7, CTL2000, 1
instance = comp, \datapath|IR|data_out[7] , datapath|IR|data_out[7], CTL2000, 1
instance = comp, \control|mux2_in1[6] , control|mux2_in1[6], CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[6] , datapath|pcounter|addr_tmp[6], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a6 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a6, CTL2000, 1
instance = comp, \datapath|IR|data_out[6] , datapath|IR|data_out[6], CTL2000, 1
instance = comp, \control|mux2_in1[5] , control|mux2_in1[5], CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[5] , datapath|pcounter|addr_tmp[5], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a5 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a5, CTL2000, 1
instance = comp, \datapath|IR|data_out[5] , datapath|IR|data_out[5], CTL2000, 1
instance = comp, \control|mux2_in1[4] , control|mux2_in1[4], CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[4] , datapath|pcounter|addr_tmp[4], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a4 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a4, CTL2000, 1
instance = comp, \datapath|IR|data_out[4] , datapath|IR|data_out[4], CTL2000, 1
instance = comp, \control|mux2_in1[3] , control|mux2_in1[3], CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[3] , datapath|pcounter|addr_tmp[3], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a3 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a3, CTL2000, 1
instance = comp, \datapath|IR|data_out[3] , datapath|IR|data_out[3], CTL2000, 1
instance = comp, \control|mux2_in1[2] , control|mux2_in1[2], CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[2] , datapath|pcounter|addr_tmp[2], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a2 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a2, CTL2000, 1
instance = comp, \datapath|IR|data_out[2] , datapath|IR|data_out[2], CTL2000, 1
instance = comp, \control|mux2_in1[1] , control|mux2_in1[1], CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[1] , datapath|pcounter|addr_tmp[1], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a1 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a1, CTL2000, 1
instance = comp, \datapath|IR|data_out[1] , datapath|IR|data_out[1], CTL2000, 1
instance = comp, \control|mux2_in1[0] , control|mux2_in1[0], CTL2000, 1
instance = comp, \datapath|pcounter|addr_tmp[0] , datapath|pcounter|addr_tmp[0], CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a11 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a11, CTL2000, 1
instance = comp, \datapath|IR|data_out[11] , datapath|IR|data_out[11], CTL2000, 1
instance = comp, \control|Selector16~0 , control|Selector16~0, CTL2000, 1
instance = comp, \control|Selector16~1 , control|Selector16~1, CTL2000, 1
instance = comp, \control|Selector16~2 , control|Selector16~2, CTL2000, 1
instance = comp, \datapath|pmem|altsyncram_component|auto_generated|ram_block1a0 , datapath|pmem|altsyncram_component|auto_generated|ram_block1a0, CTL2000, 1
instance = comp, \datapath|IR|data_out[0] , datapath|IR|data_out[0], CTL2000, 1
instance = comp, \teste[0]~I , teste[0], CTL2000, 1
instance = comp, \teste[1]~I , teste[1], CTL2000, 1
instance = comp, \teste[2]~I , teste[2], CTL2000, 1
instance = comp, \teste[3]~I , teste[3], CTL2000, 1
instance = comp, \teste[4]~I , teste[4], CTL2000, 1
instance = comp, \teste[5]~I , teste[5], CTL2000, 1
instance = comp, \teste[6]~I , teste[6], CTL2000, 1
instance = comp, \teste[7]~I , teste[7], CTL2000, 1
instance = comp, \teste2[0]~I , teste2[0], CTL2000, 1
instance = comp, \teste2[1]~I , teste2[1], CTL2000, 1
instance = comp, \teste2[2]~I , teste2[2], CTL2000, 1
instance = comp, \teste2[3]~I , teste2[3], CTL2000, 1
instance = comp, \teste2[4]~I , teste2[4], CTL2000, 1
instance = comp, \teste2[5]~I , teste2[5], CTL2000, 1
instance = comp, \teste2[6]~I , teste2[6], CTL2000, 1
instance = comp, \teste2[7]~I , teste2[7], CTL2000, 1
instance = comp, \teste2[8]~I , teste2[8], CTL2000, 1
instance = comp, \teste2[9]~I , teste2[9], CTL2000, 1
instance = comp, \teste2[10]~I , teste2[10], CTL2000, 1
instance = comp, \teste2[11]~I , teste2[11], CTL2000, 1
instance = comp, \teste2[12]~I , teste2[12], CTL2000, 1
instance = comp, \teste2[13]~I , teste2[13], CTL2000, 1
instance = comp, \teste2[14]~I , teste2[14], CTL2000, 1
instance = comp, \teste2[15]~I , teste2[15], CTL2000, 1
instance = comp, \pinin[0]~I , pinin[0], CTL2000, 1
instance = comp, \pinin[1]~I , pinin[1], CTL2000, 1
instance = comp, \pinin[2]~I , pinin[2], CTL2000, 1
instance = comp, \pinin[3]~I , pinin[3], CTL2000, 1
instance = comp, \pinin[4]~I , pinin[4], CTL2000, 1
instance = comp, \pinin[5]~I , pinin[5], CTL2000, 1
instance = comp, \pinin[6]~I , pinin[6], CTL2000, 1
instance = comp, \pinin[7]~I , pinin[7], CTL2000, 1
instance = comp, \pinout[0]~I , pinout[0], CTL2000, 1
instance = comp, \pinout[1]~I , pinout[1], CTL2000, 1
instance = comp, \pinout[2]~I , pinout[2], CTL2000, 1
instance = comp, \pinout[3]~I , pinout[3], CTL2000, 1
instance = comp, \pinout[4]~I , pinout[4], CTL2000, 1
instance = comp, \pinout[5]~I , pinout[5], CTL2000, 1
instance = comp, \pinout[6]~I , pinout[6], CTL2000, 1
instance = comp, \pinout[7]~I , pinout[7], CTL2000, 1
