{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576582874684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576582874685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 13:41:14 2019 " "Processing started: Tue Dec 17 13:41:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576582874685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576582874685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp6 -c Exp6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exp6 -c Exp6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576582874685 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576582875284 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Vend_FSM.v(69) " "Verilog HDL information at Vend_FSM.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576582875359 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Vend_FSM.v(120) " "Verilog HDL information at Vend_FSM.v(120): always construct contains both blocking and non-blocking assignments" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1576582875359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vend_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file vend_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vend_FSM " "Found entity 1: Vend_FSM" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1576582875362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1576582875362 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Vend_FSM " "Elaborating entity \"Vend_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1576582875407 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Vend_FSM.v(63) " "Verilog HDL warning at Vend_FSM.v(63): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 63 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1576582875409 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Vend_FSM.v(72) " "Verilog HDL Case Statement warning at Vend_FSM.v(72): incomplete case statement has no default case item" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1576582875410 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Vend_FSM.v(69) " "Verilog HDL Always Construct warning at Vend_FSM.v(69): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576582875410 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vend_enable Vend_FSM.v(69) " "Verilog HDL Always Construct warning at Vend_FSM.v(69): inferring latch(es) for variable \"vend_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576582875411 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_choice Vend_FSM.v(121) " "Verilog HDL Always Construct warning at Vend_FSM.v(121): variable \"_choice\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576582875411 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vend Vend_FSM.v(124) " "Verilog HDL Always Construct warning at Vend_FSM.v(124): variable \"vend\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576582875411 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vend Vend_FSM.v(126) " "Verilog HDL Always Construct warning at Vend_FSM.v(126): variable \"vend\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576582875411 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vend Vend_FSM.v(131) " "Verilog HDL Always Construct warning at Vend_FSM.v(131): variable \"vend\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576582875412 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop Vend_FSM.v(135) " "Verilog HDL Always Construct warning at Vend_FSM.v(135): variable \"stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576582875412 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count Vend_FSM.v(136) " "Verilog HDL Always Construct warning at Vend_FSM.v(136): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576582875412 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state Vend_FSM.v(141) " "Verilog HDL Always Construct warning at Vend_FSM.v(141): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1576582875414 "|Vend_FSM"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "Vend_FSM.v(141) " "Verilog HDL warning at Vend_FSM.v(141): converting signed shift amount to unsigned" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 141 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1576582875415 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 Vend_FSM.v(141) " "Verilog HDL assignment warning at Vend_FSM.v(141): truncated value with size 6 to match size of target (3)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1576582875415 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Vend_FSM.v(120) " "Verilog HDL Always Construct warning at Vend_FSM.v(120): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576582875415 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count Vend_FSM.v(120) " "Verilog HDL Always Construct warning at Vend_FSM.v(120): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576582875415 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop Vend_FSM.v(120) " "Verilog HDL Always Construct warning at Vend_FSM.v(120): inferring latch(es) for variable \"stop\", which holds its previous value in one or more paths through the always construct" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576582875416 "|Vend_FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_change Vend_FSM.v(120) " "Verilog HDL Always Construct warning at Vend_FSM.v(120): inferring latch(es) for variable \"_change\", which holds its previous value in one or more paths through the always construct" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1576582875416 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_change\[0\] Vend_FSM.v(120) " "Inferred latch for \"_change\[0\]\" at Vend_FSM.v(120)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875420 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_change\[1\] Vend_FSM.v(120) " "Inferred latch for \"_change\[1\]\" at Vend_FSM.v(120)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875420 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_change\[2\] Vend_FSM.v(120) " "Inferred latch for \"_change\[2\]\" at Vend_FSM.v(120)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop Vend_FSM.v(131) " "Inferred latch for \"stop\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Vend_FSM.v(131) " "Inferred latch for \"count\[0\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Vend_FSM.v(131) " "Inferred latch for \"count\[1\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Vend_FSM.v(131) " "Inferred latch for \"count\[2\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Vend_FSM.v(131) " "Inferred latch for \"count\[3\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875421 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Vend_FSM.v(131) " "Inferred latch for \"count\[4\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875422 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Vend_FSM.v(131) " "Inferred latch for \"count\[5\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875422 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Vend_FSM.v(131) " "Inferred latch for \"count\[6\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875422 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Vend_FSM.v(131) " "Inferred latch for \"count\[7\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875422 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] Vend_FSM.v(131) " "Inferred latch for \"count\[8\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875423 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] Vend_FSM.v(131) " "Inferred latch for \"count\[9\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875423 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] Vend_FSM.v(131) " "Inferred latch for \"count\[10\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875423 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] Vend_FSM.v(131) " "Inferred latch for \"count\[11\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875423 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] Vend_FSM.v(131) " "Inferred latch for \"count\[12\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875424 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] Vend_FSM.v(131) " "Inferred latch for \"count\[13\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875424 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] Vend_FSM.v(131) " "Inferred latch for \"count\[14\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875424 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] Vend_FSM.v(131) " "Inferred latch for \"count\[15\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875424 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] Vend_FSM.v(131) " "Inferred latch for \"count\[16\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875424 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] Vend_FSM.v(131) " "Inferred latch for \"count\[17\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875424 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] Vend_FSM.v(131) " "Inferred latch for \"count\[18\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875425 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] Vend_FSM.v(131) " "Inferred latch for \"count\[19\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875425 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] Vend_FSM.v(131) " "Inferred latch for \"count\[20\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875425 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] Vend_FSM.v(131) " "Inferred latch for \"count\[21\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875425 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] Vend_FSM.v(131) " "Inferred latch for \"count\[22\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875425 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] Vend_FSM.v(131) " "Inferred latch for \"count\[23\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875425 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] Vend_FSM.v(131) " "Inferred latch for \"count\[24\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875425 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] Vend_FSM.v(131) " "Inferred latch for \"count\[25\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875426 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] Vend_FSM.v(131) " "Inferred latch for \"count\[26\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875426 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] Vend_FSM.v(131) " "Inferred latch for \"count\[27\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875426 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] Vend_FSM.v(131) " "Inferred latch for \"count\[28\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875426 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] Vend_FSM.v(131) " "Inferred latch for \"count\[29\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875426 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] Vend_FSM.v(131) " "Inferred latch for \"count\[30\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875426 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] Vend_FSM.v(131) " "Inferred latch for \"count\[31\]\" at Vend_FSM.v(131)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875427 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vend_enable\[0\] Vend_FSM.v(69) " "Inferred latch for \"vend_enable\[0\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875428 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vend_enable\[1\] Vend_FSM.v(69) " "Inferred latch for \"vend_enable\[1\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875428 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vend_enable\[2\] Vend_FSM.v(69) " "Inferred latch for \"vend_enable\[2\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875428 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vend_enable\[3\] Vend_FSM.v(69) " "Inferred latch for \"vend_enable\[3\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875428 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] Vend_FSM.v(69) " "Inferred latch for \"next_state\[0\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875428 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] Vend_FSM.v(69) " "Inferred latch for \"next_state\[1\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875429 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] Vend_FSM.v(69) " "Inferred latch for \"next_state\[2\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875429 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] Vend_FSM.v(69) " "Inferred latch for \"next_state\[3\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875429 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[4\] Vend_FSM.v(69) " "Inferred latch for \"next_state\[4\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875429 "|Vend_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[5\] Vend_FSM.v(69) " "Inferred latch for \"next_state\[5\]\" at Vend_FSM.v(69)" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1576582875429 "|Vend_FSM"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vend_enable\[3\] vend_enable\[0\] " "Duplicate LATCH primitive \"vend_enable\[3\]\" merged with LATCH primitive \"vend_enable\[0\]\"" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576582876021 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vend_enable\[2\] vend_enable\[1\] " "Duplicate LATCH primitive \"vend_enable\[2\]\" merged with LATCH primitive \"vend_enable\[1\]\"" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1576582876021 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1576582876021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vend_enable\[0\] " "Latch vend_enable\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal next_state\[1\]" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576582876022 ""}  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576582876022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vend_enable\[1\] " "Latch vend_enable\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state\[4\] " "Ports D and ENA on the latch are fed by the same signal next_state\[4\]" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576582876022 ""}  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576582876022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[1\] " "Latch next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal next_state\[1\]" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576582876022 ""}  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576582876022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[2\] " "Latch next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal next_state\[1\]" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576582876022 ""}  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576582876022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[3\] " "Latch next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal next_state\[1\]" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576582876022 ""}  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576582876022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state\[4\] " "Latch next_state\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA next_state\[1\] " "Ports D and ENA on the latch are fed by the same signal next_state\[1\]" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1576582876023 ""}  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1576582876023 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state\[0\] GND " "Pin \"state\[0\]\" is stuck at GND" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576582876045 "|Vend_FSM|state[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state\[5\] GND " "Pin \"state\[5\]\" is stuck at GND" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576582876045 "|Vend_FSM|state[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "_change\[0\] GND " "Pin \"_change\[0\]\" is stuck at GND" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1576582876045 "|Vend_FSM|_change[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1576582876045 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1576582876193 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LOGIC DESIGN/Exp6/output_files/Exp6.map.smsg " "Generated suppressed messages file D:/LOGIC DESIGN/Exp6/output_files/Exp6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1576582876401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1576582876669 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576582876669 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576582876751 "|Vend_FSM|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "_cancel " "No output dependent on input pin \"_cancel\"" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1576582876751 "|Vend_FSM|_cancel"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1576582876751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1576582876753 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1576582876753 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1576582876753 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1576582876753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576582876819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 13:41:16 2019 " "Processing ended: Tue Dec 17 13:41:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576582876819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576582876819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576582876819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576582876819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576582878657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576582878658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 13:41:18 2019 " "Processing started: Tue Dec 17 13:41:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576582878658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576582878658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Exp6 -c Exp6 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Exp6 -c Exp6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576582878658 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576582878826 ""}
{ "Info" "0" "" "Project  = Exp6" {  } {  } 0 0 "Project  = Exp6" 0 0 "Fitter" 0 0 1576582878827 ""}
{ "Info" "0" "" "Revision = Exp6" {  } {  } 0 0 "Revision = Exp6" 0 0 "Fitter" 0 0 1576582878827 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1576582878897 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Exp6 EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"Exp6\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576582878906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576582878987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576582878987 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576582878987 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576582879096 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576582879110 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576582879506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576582879506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1576582879506 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1576582879506 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576582879509 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576582879509 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576582879509 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576582879509 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1576582879509 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1576582879509 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576582879510 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_cancel " "Pin _cancel not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { _cancel } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _cancel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vend\[0\] " "Pin vend\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vend[0] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vend[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vend\[1\] " "Pin vend\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vend[1] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vend[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vend\[2\] " "Pin vend\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vend[2] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vend[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vend\[3\] " "Pin vend\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { vend[3] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vend[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[0\] " "Pin state\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[0] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[1\] " "Pin state\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[1] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[2\] " "Pin state\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[2] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[3\] " "Pin state\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[3] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[4\] " "Pin state\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[4] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "state\[5\] " "Pin state\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { state[5] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_change\[0\] " "Pin _change\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { _change[0] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _change[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_change\[1\] " "Pin _change\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { _change[1] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _change[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_change\[2\] " "Pin _change\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { _change[2] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 120 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _change[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_choice\[0\] " "Pin _choice\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { _choice[0] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _choice[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_choice\[1\] " "Pin _choice\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { _choice[1] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _choice[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_choice\[2\] " "Pin _choice\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { _choice[2] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _choice[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "_choice\[3\] " "Pin _choice\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { _choice[3] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { _choice[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coin\[0\] " "Pin coin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { coin[0] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { coin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "coin\[1\] " "Pin coin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { coin[1] } } } { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { coin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1576582880561 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1576582880561 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1576582880715 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Exp6.sdc " "Synopsys Design Constraints File file not found: 'Exp6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576582880716 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576582880716 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector7~2  from: datad  to: combout " "Cell: Selector7~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576582880718 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1576582880718 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1576582880718 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1576582880719 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1576582880719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector9~2  " "Automatically promoted node Selector9~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576582880725 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state\[3\] " "Destination node next_state\[3\]" {  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 69 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1576582880725 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1576582880725 ""}  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 72 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector9~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576582880725 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr2  " "Automatically promoted node WideOr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1576582880725 ""}  } { { "Vend_FSM.v" "" { Text "D:/LOGIC DESIGN/Exp6/Vend_FSM.v" 131 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1576582880725 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576582880925 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576582880926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1576582880926 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576582880927 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576582880927 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576582880928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576582880928 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576582880928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576582880928 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1576582880928 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576582880928 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 2.5V 9 13 0 " "Number of I/O pins in group: 22 (unused VREF, 2.5V VCCIO, 9 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1576582880931 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1576582880931 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1576582880931 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576582880932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576582880932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576582880932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576582880932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576582880932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576582880932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576582880932 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1576582880932 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1576582880932 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1576582880932 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576582880962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576582882417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576582882518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576582882551 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576582883116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576582883117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576582883387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y20 X20_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } { { "loc" "" { Generic "D:/LOGIC DESIGN/Exp6/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} 10 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1576582884250 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576582884250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576582885023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1576582885028 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576582885028 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1576582885039 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576582885110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576582885537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576582885582 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576582885971 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576582886701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/LOGIC DESIGN/Exp6/output_files/Exp6.fit.smsg " "Generated suppressed messages file D:/LOGIC DESIGN/Exp6/output_files/Exp6.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576582887814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576582888227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 13:41:28 2019 " "Processing ended: Tue Dec 17 13:41:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576582888227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576582888227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576582888227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576582888227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576582889485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576582889485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 13:41:29 2019 " "Processing started: Tue Dec 17 13:41:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576582889485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576582889485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Exp6 -c Exp6 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Exp6 -c Exp6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576582889486 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1576582890587 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576582890637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576582891170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 13:41:31 2019 " "Processing ended: Tue Dec 17 13:41:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576582891170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576582891170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576582891170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576582891170 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576582891967 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576582892832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576582892833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 13:41:32 2019 " "Processing started: Tue Dec 17 13:41:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576582892833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576582892833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Exp6 -c Exp6 " "Command: quartus_sta Exp6 -c Exp6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576582892833 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1576582893120 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1576582893546 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1576582893547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1576582893637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1576582893638 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1576582893849 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Exp6.sdc " "Synopsys Design Constraints File file not found: 'Exp6.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1576582893982 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1576582893982 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name coin\[0\] coin\[0\] " "create_clock -period 1.000 -name coin\[0\] coin\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576582893983 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name _choice\[0\] _choice\[0\] " "create_clock -period 1.000 -name _choice\[0\] _choice\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576582893983 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1576582893983 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector7~2  from: datab  to: combout " "Cell: Selector7~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576582894158 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1576582894158 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1576582894159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1576582894159 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1576582894160 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1576582894185 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1576582894202 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576582894202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.491 " "Worst-case setup slack is -6.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582894208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582894208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.491       -19.658 coin\[0\]  " "   -6.491       -19.658 coin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582894208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.615        -9.116 _choice\[0\]  " "   -4.615        -9.116 _choice\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582894208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576582894208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.760 " "Worst-case hold slack is -0.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582894222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582894222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760        -0.760 coin\[0\]  " "   -0.760        -0.760 coin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582894222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.986         0.000 _choice\[0\]  " "    3.986         0.000 _choice\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582894222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576582894222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576582894239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576582894243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582894308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582894308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.339 coin\[0\]  " "   -3.000        -3.339 coin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582894308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 _choice\[0\]  " "   -3.000        -3.000 _choice\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582894308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576582894308 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1576582894499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1576582894525 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1576582894991 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector7~2  from: datab  to: combout " "Cell: Selector7~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895144 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1576582895144 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895144 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1576582895155 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576582895155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.834 " "Worst-case setup slack is -5.834" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.834       -17.283 coin\[0\]  " "   -5.834       -17.283 coin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.221        -8.340 _choice\[0\]  " "   -4.221        -8.340 _choice\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576582895166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.681 " "Worst-case hold slack is -0.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681        -0.681 coin\[0\]  " "   -0.681        -0.681 coin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.762         0.000 _choice\[0\]  " "    3.762         0.000 _choice\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576582895239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576582895289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576582895382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 _choice\[0\]  " "   -3.000        -3.000 _choice\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 coin\[0\]  " "   -3.000        -3.000 coin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576582895428 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1576582895575 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector7~2  from: datab  to: combout " "Cell: Selector7~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895680 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1576582895680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895680 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1576582895681 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1576582895681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.374 " "Worst-case setup slack is -3.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.374        -8.749 coin\[0\]  " "   -3.374        -8.749 coin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.113        -4.170 _choice\[0\]  " "   -2.113        -4.170 _choice\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576582895692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.415 " "Worst-case hold slack is -0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.415        -0.415 coin\[0\]  " "   -0.415        -0.415 coin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.153         0.000 _choice\[0\]  " "    2.153         0.000 _choice\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576582895702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576582895712 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1576582895722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.494 coin\[0\]  " "   -3.000        -7.494 coin\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.144 _choice\[0\]  " "   -3.000        -3.144 _choice\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1576582895732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1576582895732 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576582896040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1576582896040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576582896177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 13:41:36 2019 " "Processing ended: Tue Dec 17 13:41:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576582896177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576582896177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576582896177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576582896177 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1576582897496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1576582897496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 13:41:37 2019 " "Processing started: Tue Dec 17 13:41:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1576582897496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1576582897496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Exp6 -c Exp6 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Exp6 -c Exp6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1576582897497 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Exp6.vo D:/LOGIC DESIGN/Exp6/simulation/modelsim/ simulation " "Generated file Exp6.vo in folder \"D:/LOGIC DESIGN/Exp6/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1576582897994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4511 " "Peak virtual memory: 4511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1576582898079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 13:41:38 2019 " "Processing ended: Tue Dec 17 13:41:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1576582898079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1576582898079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1576582898079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576582898079 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus II Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1576582898768 ""}
