Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Aug 10 15:11:02 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               8 |            1 |
| No           | Yes                   | No                     |              41 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1247 |          470 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+--------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                               Enable Signal                              |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+--------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
| ~your_instance_name/inst/clk_cpu                  |                                                                          |                                           |                3 |              7 |         2.33 |
|  your_instance_name/inst/clk_cpu_clk_wiz_0_en_clk |                                                                          | BTNC_IBUF                                 |                1 |              8 |         8.00 |
|  your_instance_name/inst/clk_cpu                  | cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]_0[0] | BTNC_IBUF                                 |                2 |             12 |         6.00 |
|  your_instance_name/inst/clk_cpu                  | cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]_0[1] | BTNC_IBUF                                 |                2 |             16 |         8.00 |
|  your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/O8                                              | BTNC_IBUF                                 |                3 |             16 |         5.33 |
|  your_instance_name/inst/clk_cpu                  | cpu/led_device/data_reg_en                                               | BTNC_IBUF                                 |                2 |             16 |         8.00 |
| ~your_instance_name/inst/clk_cpu                  |                                                                          | cpu/core_1/core_pipeline/stage_fetch/Q[0] |                5 |             19 |         3.80 |
|  your_instance_name/inst/clk_cpu                  |                                                                          | BTNC_IBUF                                 |                6 |             22 |         3.67 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[10]_52      | BTNC_IBUF                                 |                9 |             32 |         3.56 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[11]_51      | BTNC_IBUF                                 |               11 |             32 |         2.91 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[13]_49      | BTNC_IBUF                                 |               12 |             32 |         2.67 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[15]_47      | BTNC_IBUF                                 |               15 |             32 |         2.13 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[16]_46      | BTNC_IBUF                                 |                9 |             32 |         3.56 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[17]_45      | BTNC_IBUF                                 |                9 |             32 |         3.56 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[18]_44      | BTNC_IBUF                                 |               13 |             32 |         2.46 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[19]_43      | BTNC_IBUF                                 |               10 |             32 |         3.20 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[1]_61       | BTNC_IBUF                                 |               11 |             32 |         2.91 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[20]_42      | BTNC_IBUF                                 |               10 |             32 |         3.20 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[12]_50      | BTNC_IBUF                                 |                9 |             32 |         3.56 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[14]_48      | BTNC_IBUF                                 |               11 |             32 |         2.91 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[7]_55       | BTNC_IBUF                                 |               18 |             32 |         1.78 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[29]_33      | BTNC_IBUF                                 |               12 |             32 |         2.67 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[21]_41      | BTNC_IBUF                                 |               15 |             32 |         2.13 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[27]_35      | BTNC_IBUF                                 |                9 |             32 |         3.56 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[24]_38      | BTNC_IBUF                                 |                9 |             32 |         3.56 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[6]_56       | BTNC_IBUF                                 |               14 |             32 |         2.29 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[3]_59       | BTNC_IBUF                                 |               12 |             32 |         2.67 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_57       | BTNC_IBUF                                 |               12 |             32 |         2.67 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[9]_53       | BTNC_IBUF                                 |               18 |             32 |         1.78 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[22]_40      | BTNC_IBUF                                 |               17 |             32 |         1.88 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[8]_54       | BTNC_IBUF                                 |               19 |             32 |         1.68 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[31]_31      | BTNC_IBUF                                 |               19 |             32 |         1.68 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[30]_32      | BTNC_IBUF                                 |               13 |             32 |         2.46 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[25]_37      | BTNC_IBUF                                 |                6 |             32 |         5.33 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[26]_36      | BTNC_IBUF                                 |               13 |             32 |         2.46 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[28]_34      | BTNC_IBUF                                 |                8 |             32 |         4.00 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[4]_58       | BTNC_IBUF                                 |               11 |             32 |         2.91 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[23]_39      | BTNC_IBUF                                 |               20 |             32 |         1.60 |
| ~your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[2]_60       | BTNC_IBUF                                 |               15 |             32 |         2.13 |
|  your_instance_name/inst/clk_cpu                  | cpu/core_1/core_pipeline/ex_mem_register[alu_result][31]_i_1_n_0         | BTNC_IBUF                                 |               72 |            195 |         2.71 |
+---------------------------------------------------+--------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


