# SystemVerilog Properties
## Description
* ex0: simple example of a concurrent assertion.
* ex1: extending ex0.
* ex2: abstracting values within an initial block.
