$date
	Thu Nov 21 12:58:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module ffd $end
$var wire 1 ! carga $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 % q $end
$upscope $end
$scope module microc_tb $end
$var wire 6 & Opcode [5:0] $end
$var wire 1 ' z $end
$var reg 3 ( Op [2:0] $end
$var reg 1 ) clk $end
$var reg 1 * reset $end
$var reg 1 + s_inc $end
$var reg 1 , s_inm $end
$var reg 1 - s_skip $end
$var reg 1 . we3 $end
$scope module micro $end
$var wire 3 / Op [2:0] $end
$var wire 6 0 Opcode [5:0] $end
$var wire 1 ) clk $end
$var wire 1 1 n1 $end
$var wire 1 2 n2 $end
$var wire 1 * reset $end
$var wire 1 + s_inc $end
$var wire 1 , s_inm $end
$var wire 1 - s_skip $end
$var wire 1 . we3 $end
$var wire 1 ' z $end
$var wire 8 3 wd3 [7:0] $end
$var wire 10 4 sum_out [9:0] $end
$var wire 8 5 rd2 [7:0] $end
$var wire 8 6 rd1 [7:0] $end
$var wire 10 7 pc_out [9:0] $end
$var wire 10 8 pc_in [9:0] $end
$var wire 10 9 mux_out [9:0] $end
$var wire 16 : instruccion [15:0] $end
$var wire 8 ; inm [7:0] $end
$var wire 10 < dir_salto [9:0] $end
$var wire 8 = alu_out [7:0] $end
$var wire 1 > OPCODE $end
$scope module ALU $end
$var wire 3 ? Op [2:0] $end
$var wire 8 @ B [7:0] $end
$var wire 8 A A [7:0] $end
$var reg 8 B S [7:0] $end
$var reg 1 ' zero $end
$upscope $end
$scope module Banco_reg $end
$var wire 4 C RA1 [3:0] $end
$var wire 4 D RA2 [3:0] $end
$var wire 4 E WA3 [3:0] $end
$var wire 8 F WD3 [7:0] $end
$var wire 1 ) clk $end
$var wire 1 . we3 $end
$var wire 8 G RD2 [7:0] $end
$var wire 8 H RD1 [7:0] $end
$upscope $end
$scope module PC $end
$var wire 1 ) clk $end
$var wire 1 * reset $end
$var wire 10 I D [9:0] $end
$var reg 10 J Q [9:0] $end
$upscope $end
$scope module memoria $end
$var wire 10 K Address [9:0] $end
$var wire 16 L Data [15:0] $end
$var wire 1 ) clk $end
$upscope $end
$scope module mux1 $end
$var wire 10 M D0 [9:0] $end
$var wire 1 + s $end
$var wire 10 N Y [9:0] $end
$var wire 10 O D1 [9:0] $end
$upscope $end
$scope module mux2 $end
$var wire 10 P D0 [9:0] $end
$var wire 10 Q D1 [9:0] $end
$var wire 1 - s $end
$var wire 10 R Y [9:0] $end
$upscope $end
$scope module mux3 $end
$var wire 10 S D0 [9:0] $end
$var wire 10 T D1 [9:0] $end
$var wire 1 , s $end
$var wire 10 U Y [9:0] $end
$upscope $end
$scope module sumador $end
$var wire 10 V A [9:0] $end
$var wire 10 W B [9:0] $end
$var wire 10 X Y [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx X
b0 W
b0x V
b0xxxxxxxx U
b0 T
b0xxxxxxxx S
b0x R
b0 Q
b1 P
bx O
bx N
b1 M
b1000000000001 L
b0 K
b0 J
bx I
b0 H
b0 G
bx F
b0 E
b0 D
b1 C
bx B
b0 A
b0 @
bx ?
0>
bx =
b1 <
b0 ;
b1000000000001 :
b0x 9
bx 8
b0 7
b0 6
b0 5
bx 4
bx 3
02
11
bz 0
bx /
x.
x-
x,
x+
1*
1)
bx (
x'
bz &
x%
z$
z#
z"
z!
$end
#500
0*
#1000
b0 3
b0 F
b1 8
b1 I
b1 N
b0 U
1'
b0 S
b0 =
b0 B
b1 4
b1 O
b1 X
b1 9
b1 R
b1 V
1,
b0 (
b0 /
b0 ?
1.
0-
1+
0)
#2000
b1 3
b1 F
b1 U
b1 T
b1 ;
b1 D
b10 C
b10010 <
b10010 M
b10 8
b10 I
b10 N
b1000000010010 :
b1000000010010 L
b10 4
b10 O
b10 X
b1 7
b1 J
b1 K
b1 W
1)
#3000
0)
#4000
b100 3
b100 F
b100 U
b100 T
b100 ;
b100 D
b11 C
b1000011 <
b1000011 M
b11 8
b11 I
b11 N
b1000001000011 :
b1000001000011 L
b11 4
b11 O
b11 X
b10 7
b10 J
b10 K
b10 W
1)
#5000
0)
#6000
b0 3
b0 F
b0 U
b0 T
b0 ;
b0 D
b100 C
b100 <
b100 M
b100 8
b100 I
b100 N
b1000000000100 :
b1000000000100 L
b100 4
b100 O
b100 X
b11 7
b11 J
b11 K
b11 W
1)
#7000
0)
#8000
b110010 3
b110010 F
b110010 U
b110010 T
b110010 ;
b11 E
b10 D
b101 C
b1100100101 <
b1100100101 M
b101 8
b101 I
b101 N
b1100001100100101 :
b1100001100100101 L
b101 4
b101 O
b101 X
b100 7
b100 J
b100 K
b100 W
1)
#9000
b0 3
b0 F
b0 U
0)
0,
b100 (
b100 /
b100 ?
#10000
1>
b1010100 T
b1010100 ;
b101 E
b100 D
b1 C
b101000001 <
b101000001 M
b110 8
b110 I
b110 N
b100010101000001 :
b100010101000001 L
b110 4
b110 O
b110 X
b101 7
b101 J
b101 K
b101 W
1)
#11000
0)
b11 (
b11 /
b11 ?
#12000
0>
b10010 T
b10010 ;
b1 E
b10 D
b100100001 <
b100100001 M
b111 8
b111 I
b111 N
b1010000100100001 :
b1010000100100001 L
b111 4
b111 O
b111 X
b110 7
b110 J
b110 K
b110 W
1)
#13000
0)
b10 (
b10 /
b10 ?
#14000
b110010 T
b110010 ;
b11 E
b11 C
b1100100011 <
b1100100011 M
b1000 8
b1000 I
b1000 N
b1011001100100011 :
b1011001100100011 L
b1000 4
b1000 O
b1000 X
b111 7
b111 J
b111 K
b111 W
1)
#15000
0)
b11 (
b11 /
b11 ?
#16000
b1 C
b1100100001 <
b1100100001 M
b1001 8
b1001 I
b1001 N
b11001100100001 :
b11001100100001 L
b1001 4
b1001 O
b1001 X
b1000 7
b1000 J
b1000 K
b1000 W
1)
#17000
0)
0.
#18000
b0 T
b0 ;
b0 E
b0 D
b100 C
b100 <
b100 M
b1010 8
b1010 I
b1010 N
b10000000000100 :
b10000000000100 L
b1010 4
b1010 O
b1010 X
b1001 7
b1001 J
b1001 K
b1001 W
1)
#19000
b100 8
b100 I
b100 N
0)
b0 (
b0 /
b0 ?
0+
#20000
b1100100101 8
b1100100101 I
b1100100101 N
b110010 T
b110010 ;
b11 E
b10 D
b101 C
b1100100101 <
b1100100101 M
b1100001100100101 :
b1100001100100101 L
b101 4
b101 O
b101 X
b100 7
b100 J
b100 K
b100 W
1)
#21000
b101 8
b101 I
b101 N
0)
b100 (
b100 /
b100 ?
1.
1+
#22000
1>
b1010100 T
b1010100 ;
b101 E
b100 D
b1 C
b101000001 <
b101000001 M
b110 8
b110 I
b110 N
b100010101000001 :
b100010101000001 L
b110 4
b110 O
b110 X
b101 7
b101 J
b101 K
b101 W
1)
#23000
0)
b11 (
b11 /
b11 ?
#24000
0>
b10010 T
b10010 ;
b1 E
b10 D
b100100001 <
b100100001 M
b111 8
b111 I
b111 N
b1010000100100001 :
b1010000100100001 L
b111 4
b111 O
b111 X
b110 7
b110 J
b110 K
b110 W
1)
#25000
0)
b10 (
b10 /
b10 ?
#26000
b110010 T
b110010 ;
b11 E
b11 C
b1100100011 <
b1100100011 M
b1000 8
b1000 I
b1000 N
b1011001100100011 :
b1011001100100011 L
b1000 4
b1000 O
b1000 X
b111 7
b111 J
b111 K
b111 W
1)
#27000
0)
b11 (
b11 /
b11 ?
#28000
b1 C
b1100100001 <
b1100100001 M
b1001 8
b1001 I
b1001 N
b11001100100001 :
b11001100100001 L
b1001 4
b1001 O
b1001 X
b1000 7
b1000 J
b1000 K
b1000 W
1)
#29000
0)
0.
#30000
b0 T
b0 ;
b0 E
b0 D
b100 C
b100 <
b100 M
b1010 8
b1010 I
b1010 N
b10000000000100 :
b10000000000100 L
b1010 4
b1010 O
b1010 X
b1001 7
b1001 J
b1001 K
b1001 W
1)
#31000
b100 8
b100 I
b100 N
0)
b0 (
b0 /
b0 ?
0+
#32000
b1100100101 8
b1100100101 I
b1100100101 N
b110010 T
b110010 ;
b11 E
b10 D
b101 C
b1100100101 <
b1100100101 M
b1100001100100101 :
b1100001100100101 L
b101 4
b101 O
b101 X
b100 7
b100 J
b100 K
b100 W
1)
#33000
b101 8
b101 I
b101 N
0)
b100 (
b100 /
b100 ?
1.
1+
#34000
1>
b1010100 T
b1010100 ;
b101 E
b100 D
b1 C
b101000001 <
b101000001 M
b110 8
b110 I
b110 N
b100010101000001 :
b100010101000001 L
b110 4
b110 O
b110 X
b101 7
b101 J
b101 K
b101 W
1)
#35000
0)
b11 (
b11 /
b11 ?
0.
#36000
0>
b10010 T
b10010 ;
b1 E
b10 D
b100100001 <
b100100001 M
b111 8
b111 I
b111 N
b1010000100100001 :
b1010000100100001 L
b111 4
b111 O
b111 X
b110 7
b110 J
b110 K
b110 W
1)
#37000
0)
b10 (
b10 /
b10 ?
1.
#38000
b110010 T
b110010 ;
b11 E
b11 C
b1100100011 <
b1100100011 M
b1000 8
b1000 I
b1000 N
b1011001100100011 :
b1011001100100011 L
b1000 4
b1000 O
b1000 X
b111 7
b111 J
b111 K
b111 W
1)
#39000
0)
b11 (
b11 /
b11 ?
#40000
b1 C
b1100100001 <
b1100100001 M
b1001 8
b1001 I
b1001 N
b11001100100001 :
b11001100100001 L
b1001 4
b1001 O
b1001 X
b1000 7
b1000 J
b1000 K
b1000 W
1)
#41000
b1000 8
b1000 I
b1000 N
b1000 4
b1000 O
b1000 X
b0 9
b0 R
b0 V
0)
0.
1-
#42000
1)
#43000
b1001 4
b1001 O
b1001 X
b1 9
b1 R
b1 V
b1100100001 8
b1100100001 I
b1100100001 N
0)
b0 (
b0 /
b0 ?
0-
0+
#44000
b0 8
b0 I
b0 N
b0 T
b0 ;
b0 E
b0 D
b0 C
b0 <
b0 M
b0 :
b0 L
b1100100010 4
b1100100010 O
b1100100010 X
b1100100001 7
b1100100001 J
b1100100001 K
b1100100001 W
1)
#45000
0)
