vhdtdtfi -lib work {/home/ise/ism_projects/xi share/pro/clock.v} -lang verilog -prj moter_with_encoder -o clock.spl -module clock -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family aspartan6 clock.spl {/home/ise/ism_projects/xi share/moter_with_encoder/clock.sym} 
