// Seed: 4167721178
module module_0;
  parameter id_1[1 'b0 : (  1  -  1  )] = -1 & -1'd0;
  parameter id_2 = 1;
  assign module_1.id_12 = 0;
  logic [7:0]["" : -1 'b0] id_3;
  always id_3 <= id_2;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output uwire id_5,
    input wire id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11,
    input tri0 id_12,
    output uwire id_13,
    output tri1 id_14
);
  assign id_14 = id_3;
  xnor primCall (id_13, id_2, id_3, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
  wire id_16, id_17;
  logic id_18;
endmodule
