

================================================================
== Synthesis Summary Report of 'mm'
================================================================
+ General Information: 
    * Date:           Mon Mar 11 09:09:30 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        proj_gemm
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7v585t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |                     Modules                    | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |                     & Loops                    | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ mm                                            |     -|   0.05|     2060|  4.120e+04|         -|     2061|     -|        no|  2 (~0%)|  6 (~0%)|  296 (~0%)|  730 (~0%)|    -|
    | + mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6  |     -|   9.20|     1026|  2.052e+04|         -|     1026|     -|        no|        -|        -|   25 (~0%)|  160 (~0%)|    -|
    |  o VITIS_LOOP_60_5_VITIS_LOOP_61_6             |     -|  14.60|     1024|  2.048e+04|         1|        1|  1024|       yes|        -|        -|          -|          -|    -|
    | + mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8  |     -|   8.22|     1026|  2.052e+04|         -|     1026|     -|        no|        -|        -|   68 (~0%)|  286 (~0%)|    -|
    |  o VITIS_LOOP_73_7_VITIS_LOOP_75_8             |     -|  14.60|     1024|  2.048e+04|         2|        1|  1024|       yes|        -|        -|          -|          -|    -|
    +------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| ap_return |         | 32       |
| gamma     | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+
| Argument | Direction |
+----------+-----------+
| gamma    | in        |
| return   | out       |
+----------+-----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| gamma    | gamma        | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------------+-----+--------+-------------------------+------+--------+---------+
| Name                                           | DSP | Pragma | Variable                | Op   | Impl   | Latency |
+------------------------------------------------+-----+--------+-------------------------+------+--------+---------+
| + mm                                           | 6   |        |                         |      |        |         |
|   fmul_32ns_32ns_32_2_max_dsp_1_U4             | 3   |        | tmp                     | fmul | maxdsp | 1       |
|   mul_32s_32s_56_1_1_U7                        | 3   |        | empty_14                | mul  | auto   | 0       |
|   fmul_32ns_32ns_32_2_max_dsp_1_U4             | 3   |        | tmp_2                   | fmul | maxdsp | 1       |
|  + mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6 | 0   |        |                         |      |        |         |
|    indvar_flatten_next_fu_92_p2                | -   |        | indvar_flatten_next     | add  | fabric | 0       |
|    indvars_iv_next29_dup12_fu_118_p2           | -   |        | indvars_iv_next29_dup12 | add  | fabric | 0       |
|    empty_13_fu_148_p2                          | -   |        | empty_13                | add  | fabric | 0       |
|    indvars_iv_next25_fu_159_p2                 | -   |        | indvars_iv_next25       | add  | fabric | 0       |
|  + mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 | 0   |        |                         |      |        |         |
|    indvar_flatten_next10_fu_129_p2             | -   |        | indvar_flatten_next10   | add  | fabric | 0       |
|    indvars_iv_next21_dup15_fu_155_p2           | -   |        | indvars_iv_next21_dup15 | add  | fabric | 0       |
|    empty_9_fu_185_p2                           | -   |        | empty_9                 | add  | fabric | 0       |
|    empty_11_fu_244_p2                          | -   |        | empty_11                | sub  | fabric | 0       |
|    add132_s8_24fixp_fu_275_p2                  | -   |        | add132_s8_24fixp        | add  | fabric | 0       |
|    indvars_iv_next17_fu_196_p2                 | -   |        | indvars_iv_next17       | add  | fabric | 0       |
+------------------------------------------------+-----+--------+-------------------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------+------+------+--------+-------------+---------+------+---------+
| Name            | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+-----------------+------+------+--------+-------------+---------+------+---------+
| + mm            | 2    | 0    |        |             |         |      |         |
|   D_s6_26fixp_U | 2    | -    |        | D_s6_26fixp | ram_s2p | auto | 1       |
+-----------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-------------------------+
| Type     | Options | Location                |
+----------+---------+-------------------------+
| pipeline | II=1    | gemm_taffoin.c:77 in mm |
+----------+---------+-------------------------+


