Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/" --output-directory="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/dma_controller/" --report-file="bsf:/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/dma_controller.bsf" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/dma_controller.qsys"
Progress: Loading DMA_Controller/dma_controller.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding dma_0 [altera_avalon_dma 13.1]
Progress: Parameterizing module dma_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: dma_controller.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/" --output-directory="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/dma_controller/synthesis/" --file-set=QUARTUS_SYNTH --report-file="html:/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/dma_controller.html" --report-file="sopcinfo:/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/dma_controller.sopcinfo" --report-file="cmp:/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/dma_controller.cmp" --report-file="qip:/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/dma_controller/synthesis/dma_controller.qip" --report-file=svd --report-file="regmap:/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/dma_controller/synthesis/dma_controller.regmap" --report-file="debuginfo:/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/dma_controller/synthesis/dma_controller.debuginfo" --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file="/home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/dma_controller.qsys" --language=VERILOG
Progress: Loading DMA_Controller/dma_controller.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding dma_0 [altera_avalon_dma 13.1]
Progress: Parameterizing module dma_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: dma_controller.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver
Info: dma_controller: Generating dma_controller "dma_controller" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 8 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 6 connections
Info: merlin_translator_transform: After transform: 6 modules, 15 connections
Info: merlin_domain_transform: After transform: 11 modules, 39 connections
Info: merlin_router_transform: After transform: 14 modules, 48 connections
Info: merlin_network_to_switch_transform: After transform: 19 modules, 58 connections
Info: merlin_width_transform: After transform: 21 modules, 64 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 23 modules, 86 connections
Info: merlin_hierarchy_transform: After transform: 4 modules, 11 connections
Info: merlin_mm_transform: After transform: 4 modules, 11 connections
Info: reset_adaptation_transform: After transform: 6 modules, 16 connections
Info: dma_0: Starting RTL generation for module 'dma_controller_dma_0'
Info: dma_0:   Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux//perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux//perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=dma_controller_dma_0 --dir=/tmp/alt7746_7232946113724266574.dir/0029_dma_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_7232946113724266574.dir/0029_dma_0_gen//dma_controller_dma_0_component_configuration.pl  --do_build_sim=0  ]
Info: dma_0: # 2018.08.03 08:00:55 (*)   dma_controller_dma_0: allowing these transactions: byte_access
Info: dma_0: Done RTL generation for module 'dma_controller_dma_0'
Info: dma_0: "dma_controller" instantiated altera_avalon_dma "dma_0"
Info: onchip_memory2_0: Starting RTL generation for module 'dma_controller_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/gaut/Programs/altera/13.1/quartus/linux/perl/bin/perl -I /home/gaut/Programs/altera/13.1/quartus/linux/perl/lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/europa -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /home/gaut/Programs/altera/13.1/quartus/sopc_builder/bin -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/gaut/Programs/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=dma_controller_onchip_memory2_0 --dir=/tmp/alt7746_7232946113724266574.dir/0030_onchip_memory2_0_gen/ --quartus_dir=/home/gaut/Programs/altera/13.1/quartus --verilog --config=/tmp/alt7746_7232946113724266574.dir/0030_onchip_memory2_0_gen//dma_controller_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'dma_controller_onchip_memory2_0'
Info: onchip_memory2_0: "dma_controller" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pipeline_bridge_swap_transform: After transform: 20 modules, 58 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 58 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 58 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 20 modules, 58 connections
Info: mm_interconnect_0: "dma_controller" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: rst_controller: "dma_controller" instantiated altera_reset_controller "rst_controller"
Info: dma_0_write_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "dma_0_write_master_translator"
Info: onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: dma_0_write_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "dma_0_write_master_translator_avalon_universal_master_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/dma_controller/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file /home/gaut/Documents/Remote Repository/MI-SD-Coprocessador-Imagem/metas/DMA_Controller/dma_controller/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: dma_controller: Done "dma_controller" with 17 modules, 22 files, 392423 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
