easy_uvm

The purpose of this project is use UVM easily.
These codes are available for Modelsim ASE.
If you try this project, you clone this prpject and edit "reg.tcl" first line.

example 
set UVM_PATH C:\altera\14.0\modelsim_ase\verilog_src\uvm-1.2


Second, start modelsim ASE and input this sentence in terminal.
>>>source reg.tcl

You can run register test.

========
