# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SIPO_v2.srcs/sources_1/new/SIPO_v2.vhd" \
"../../../../SIPO_v2.srcs/sim_1/imports/Shift_register/top_sim.vhd" \

# Do not sort compile order
nosort
