<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 11.4 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/11.1/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e
200 -xml system.twx system.ncd system.pcf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vsx95t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.66 2009-11-16, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twErr" dlyHyperLnks="t" ><twItemLimit>200</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO        TIMEGRP &quot;RAMS&quot; 10 ns; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twErrRpt><twConst anchorID="6" twConstType="NETDELAY" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;epb_cs_n_IBUF&quot; MAXDELAY = 4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.954</twMaxNetDel></twConstHead></twConst><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/drdy_clk&quot; PERIOD = 3.6364         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/drdy_clk&quot; PERIOD = 3.6364
        ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/drdy_clk&quot; PERIOD = 3.6364         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="10"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/drdy_clk&quot; PERIOD = 3.6364
        ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/dcm_clk&quot; derived from  NET &quot;chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/drdy_clk&quot; PERIOD = 3.6364        ns HIGH 50%;  duty cycle corrected to 3.636 nS  HIGH 1.818 nS  </twConstName><twItemCnt>131169</twItemCnt><twErrCntSetup>12</twErrCntSetup><twErrCntEndPt>12</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>85765</twEndPtCnt><twPathErrCnt>84</twPathErrCnt><twMinPer>4.915</twMinPer></twConstHead><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.279</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twTotPathDel>4.857</twTotPathDel><twClkSkew dest = "0.144" src = "0.167">0.023</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.972</twRouteDel><twTotDel>4.857</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.261</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twTotPathDel>4.845</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.960</twRouteDel><twTotDel>4.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.261</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twTotPathDel>4.845</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.960</twRouteDel><twTotDel>4.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.261</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twTotPathDel>4.845</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.960</twRouteDel><twTotDel>4.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.261</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twTotPathDel>4.845</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.960</twRouteDel><twTotDel>4.845</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.248</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twTotPathDel>4.849</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.964</twRouteDel><twTotDel>4.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.248</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twTotPathDel>4.849</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.964</twRouteDel><twTotDel>4.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.248</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twTotPathDel>4.849</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.964</twRouteDel><twTotDel>4.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.248</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twTotPathDel>4.849</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.964</twRouteDel><twTotDel>4.849</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.940</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twTotPathDel>4.518</twTotPathDel><twClkSkew dest = "0.144" src = "0.167">0.023</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.633</twRouteDel><twTotDel>4.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.922</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twTotPathDel>4.506</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.621</twRouteDel><twTotDel>4.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.922</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twTotPathDel>4.506</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.621</twRouteDel><twTotDel>4.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.922</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twTotPathDel>4.506</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.621</twRouteDel><twTotDel>4.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.922</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twTotPathDel>4.506</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.621</twRouteDel><twTotDel>4.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.909</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twTotPathDel>4.510</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.625</twRouteDel><twTotDel>4.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.909</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twTotPathDel>4.510</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.625</twRouteDel><twTotDel>4.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.909</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twTotPathDel>4.510</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.625</twRouteDel><twTotDel>4.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.909</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twTotPathDel>4.510</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.645</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.625</twRouteDel><twTotDel>4.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.897</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twTotPathDel>4.475</twTotPathDel><twClkSkew dest = "0.144" src = "0.167">0.023</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.602</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.590</twRouteDel><twTotDel>4.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.879</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twTotPathDel>4.463</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.602</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.578</twRouteDel><twTotDel>4.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.879</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twTotPathDel>4.463</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.602</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.578</twRouteDel><twTotDel>4.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.879</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twTotPathDel>4.463</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.602</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.578</twRouteDel><twTotDel>4.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.879</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twTotPathDel>4.463</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.602</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.578</twRouteDel><twTotDel>4.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.866</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twTotPathDel>4.467</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.602</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.582</twRouteDel><twTotDel>4.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.866</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twTotPathDel>4.467</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.602</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.582</twRouteDel><twTotDel>4.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.866</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twTotPathDel>4.467</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.602</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.582</twRouteDel><twTotDel>4.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.866</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twTotPathDel>4.467</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.602</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.582</twRouteDel><twTotDel>4.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.825</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twTotPathDel>4.409</twTotPathDel><twClkSkew dest = "0.144" src = "0.161">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.059</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.618</twRouteDel><twTotDel>4.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.806</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twTotPathDel>4.401</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.059</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.610</twRouteDel><twTotDel>4.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.806</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twTotPathDel>4.401</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.059</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.610</twRouteDel><twTotDel>4.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.806</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twTotPathDel>4.401</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.059</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.610</twRouteDel><twTotDel>4.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.806</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twTotPathDel>4.401</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.059</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.610</twRouteDel><twTotDel>4.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.796</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twTotPathDel>4.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.059</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.606</twRouteDel><twTotDel>4.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.796</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twTotPathDel>4.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.059</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.606</twRouteDel><twTotDel>4.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.796</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twTotPathDel>4.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.059</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.606</twRouteDel><twTotDel>4.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.796</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twTotPathDel>4.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.059</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.606</twRouteDel><twTotDel>4.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.758</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twTotPathDel>4.342</twTotPathDel><twClkSkew dest = "0.144" src = "0.161">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.551</twRouteDel><twTotDel>4.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.739</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twTotPathDel>4.334</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.543</twRouteDel><twTotDel>4.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="88"><twConstPath anchorID="89" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.739</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twTotPathDel>4.334</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.543</twRouteDel><twTotDel>4.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="90"><twConstPath anchorID="91" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.739</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twTotPathDel>4.334</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.543</twRouteDel><twTotDel>4.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.739</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twTotPathDel>4.334</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.543</twRouteDel><twTotDel>4.334</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.729</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twTotPathDel>4.330</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.539</twRouteDel><twTotDel>4.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.729</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twTotPathDel>4.330</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.539</twRouteDel><twTotDel>4.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.729</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twTotPathDel>4.330</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.539</twRouteDel><twTotDel>4.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.729</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twTotPathDel>4.330</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.992</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.539</twRouteDel><twTotDel>4.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.690</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twTotPathDel>4.268</twTotPathDel><twClkSkew dest = "0.144" src = "0.167">0.023</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.383</twRouteDel><twTotDel>4.268</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.672</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twTotPathDel>4.256</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.371</twRouteDel><twTotDel>4.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.672</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twTotPathDel>4.256</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.371</twRouteDel><twTotDel>4.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.672</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twTotPathDel>4.256</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.371</twRouteDel><twTotDel>4.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.672</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twTotPathDel>4.256</twTotPathDel><twClkSkew dest = "0.150" src = "0.167">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.371</twRouteDel><twTotDel>4.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.659</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twTotPathDel>4.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.375</twRouteDel><twTotDel>4.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.659</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twTotPathDel>4.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.375</twRouteDel><twTotDel>4.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.659</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twTotPathDel>4.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.375</twRouteDel><twTotDel>4.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.659</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twTotPathDel>4.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y101.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.395</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twLogDel>0.885</twLogDel><twRouteDel>3.375</twRouteDel><twTotDel>4.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.643</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twTotPathDel>4.244</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.453</twRouteDel><twTotDel>4.244</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.635</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twTotPathDel>4.232</twTotPathDel><twClkSkew dest = "0.150" src = "0.154">0.004</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.441</twRouteDel><twTotDel>4.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.635</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twTotPathDel>4.232</twTotPathDel><twClkSkew dest = "0.150" src = "0.154">0.004</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.441</twRouteDel><twTotDel>4.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.635</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twTotPathDel>4.232</twTotPathDel><twClkSkew dest = "0.150" src = "0.154">0.004</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.441</twRouteDel><twTotDel>4.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.635</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twTotPathDel>4.232</twTotPathDel><twClkSkew dest = "0.150" src = "0.154">0.004</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.441</twRouteDel><twTotDel>4.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.634</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twTotPathDel>4.236</twTotPathDel><twClkSkew dest = "0.155" src = "0.154">-0.001</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.445</twRouteDel><twTotDel>4.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.634</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twTotPathDel>4.236</twTotPathDel><twClkSkew dest = "0.155" src = "0.154">-0.001</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.445</twRouteDel><twTotDel>4.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.634</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twTotPathDel>4.236</twTotPathDel><twClkSkew dest = "0.155" src = "0.154">-0.001</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.445</twRouteDel><twTotDel>4.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.634</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twTotPathDel>4.236</twTotPathDel><twClkSkew dest = "0.155" src = "0.154">-0.001</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.445</twRouteDel><twTotDel>4.236</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.409</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp</twDest><twTotPathDel>4.325</twTotPathDel><twClkSkew dest = "1.636" src = "1.321">-0.315</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register0_q_net</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y197.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.420</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register0_q_net</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y197.CLK</twSite><twDelType>Todck</twDelType><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>chan_550_clean_dac_mkid_dac_sync_i</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp</twBEL></twPathDel><twLogDel>0.905</twLogDel><twRouteDel>3.420</twRouteDel><twTotDel>4.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.396</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twTotPathDel>3.980</twTotPathDel><twClkSkew dest = "0.144" src = "0.161">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.189</twRouteDel><twTotDel>3.980</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.377</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twTotPathDel>3.972</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.181</twRouteDel><twTotDel>3.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.377</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twTotPathDel>3.972</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.181</twRouteDel><twTotDel>3.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.377</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twTotPathDel>3.972</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.181</twRouteDel><twTotDel>3.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.377</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twTotPathDel>3.972</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.181</twRouteDel><twTotDel>3.972</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.376</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twTotPathDel>3.960</twTotPathDel><twClkSkew dest = "0.144" src = "0.161">0.017</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y106.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.559</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y106.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.169</twRouteDel><twTotDel>3.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.367</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twTotPathDel>3.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.177</twRouteDel><twTotDel>3.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.367</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twTotPathDel>3.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.177</twRouteDel><twTotDel>3.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.367</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twTotPathDel>3.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.177</twRouteDel><twTotDel>3.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.367</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twTotPathDel>3.968</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.177</twRouteDel><twTotDel>3.968</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>19.9</twPctLog><twPctRoute>80.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.357</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twTotPathDel>3.952</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.161</twRouteDel><twTotDel>3.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.357</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twTotPathDel>3.952</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.161</twRouteDel><twTotDel>3.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.357</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twTotPathDel>3.952</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.161</twRouteDel><twTotDel>3.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="166"><twConstPath anchorID="167" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.357</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twTotPathDel>3.952</twTotPathDel><twClkSkew dest = "0.155" src = "0.161">0.006</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y104.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y104.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.161</twRouteDel><twTotDel>3.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.347</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twTotPathDel>3.948</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.157</twRouteDel><twTotDel>3.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.347</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twTotPathDel>3.948</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.157</twRouteDel><twTotDel>3.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.347</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twTotPathDel>3.948</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.157</twRouteDel><twTotDel>3.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.347</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twTotPathDel>3.948</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y105.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y99.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.610</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_gpio_a1_gateway</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>3.157</twRouteDel><twTotDel>3.948</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.132</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/Mshreg_op_mem_20_24_251_42_3</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/Mshreg_op_mem_20_24_251_42_4</twDest><twTotPathDel>3.773</twTotPathDel><twClkSkew dest = "1.361" src = "1.321">-0.040</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/Mshreg_op_mem_20_24_251_42_3</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/Mshreg_op_mem_20_24_251_42_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X48Y53.DMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register0_q_net</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/Mshreg_op_mem_20_24_251_42_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.021</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/Mshreg_op_mem_20_24_251_42_3</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y71.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/op_mem_20_24_251_42</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/Mshreg_op_mem_20_24_251_42_4</twBEL></twPathDel><twLogDel>1.752</twLogDel><twRouteDel>2.021</twRouteDel><twTotDel>3.773</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.062</twSlack><twSrc BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_6_5050925d28/butterfly_direct_487f028998/twiddle_general_4mult_93f765f76a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType="FF">chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_6_5050925d28/butterfly_direct_487f028998/sync_delay/Mshreg_op_mem_20_24_4</twDest><twTotPathDel>3.248</twTotPathDel><twClkSkew dest = "1.169" src = "1.584">0.415</twClkSkew><twDelConst>3.636</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_6_5050925d28/butterfly_direct_487f028998/twiddle_general_4mult_93f765f76a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twSrc><twDest BELType='FF'>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_6_5050925d28/butterfly_direct_487f028998/sync_delay/Mshreg_op_mem_20_24_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">adc1_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y127.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/lpf_fir_q_78d6ffa8b9/delay19/srl_delay.synth_reg_srl_inst/z(4)(4)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_6_5050925d28/butterfly_direct_487f028998/twiddle_general_4mult_93f765f76a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y88.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.442</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_6_5050925d28/butterfly_direct_487f028998/delay2_q_net_x0</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y88.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/delay11/srl_delay.synth_reg_srl_inst/z(12)(4)</twComp><twBEL>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_6_5050925d28/butterfly_direct_487f028998/sync_delay/Mshreg_op_mem_20_24_4</twBEL></twPathDel><twLogDel>0.806</twLogDel><twRouteDel>2.442</twRouteDel><twTotDel>3.248</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.636">adc1_clk</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="180"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/dcm_clk&quot; derived from
 NET &quot;chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/drdy_clk&quot; PERIOD = 3.6364        ns HIGH 50%;
 duty cycle corrected to 3.636 nS  HIGH 1.818 nS 
</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="181" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_dly_clk_n = PERIOD TIMEGRP &quot;dly_clk_n&quot; 200 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.600</twMinPer></twConstHead><twPinLimitRpt anchorID="182"><twPinLimitBanner>Component Switching Limit Checks: TS_dly_clk_n = PERIOD TIMEGRP &quot;dly_clk_n&quot; 200 MHz HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="183" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_epb_clk = PERIOD TIMEGRP &quot;epb_clk&quot; 88 MHz HIGH 50%;</twConstName><twItemCnt>382709</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10706</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.318</twMinPer></twConstHead><twPinLimitRpt anchorID="184"><twPinLimitBanner>Component Switching Limit Checks: TS_epb_clk = PERIOD TIMEGRP &quot;epb_clk&quot; 88 MHz HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="185" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP &quot;TNM_RD_DATA_SEL&quot; TO TIMEGRP &quot;FFS&quot;         10 ns;</twConstName><twItemCnt>402</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>402</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.546</twMaxDel></twConstHead></twConst><twConst anchorID="186" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_SEL_MUX&quot; TO TIMEGRP &quot;FFS&quot;         10 ns;</twConstName><twItemCnt>128</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>128</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.324</twMaxDel></twConstHead></twConst><twConst anchorID="187" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;FFS&quot; 10 ns;</twConstName><twItemCnt>311</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>311</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.782</twMaxDel></twConstHead></twConst><twConst anchorID="188" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP &quot;TNM_PHY_INIT_DATA_SEL&quot; TO         TIMEGRP &quot;RAMS&quot; 10 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="189" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_GATE_DLY&quot; TO TIMEGRP &quot;FFS&quot; 10 ns;</twConstName><twItemCnt>45</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>45</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.143</twMaxDel></twConstHead></twConst><twConst anchorID="190" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot; 10 ns;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.745</twMaxDel></twConstHead></twConst><twConst anchorID="191" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP &quot;TNM_CAL_RDEN_DLY&quot; TO TIMEGRP &quot;FFS&quot;         10 ns;</twConstName><twItemCnt>5</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.448</twMaxDel></twConstHead></twConst><twConst anchorID="192" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_p&quot; 3.636 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="193"><twPinLimitBanner>Component Switching Limit Checks: TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_p&quot; 3.636 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="194" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_n&quot; 3.636 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.000</twMinPer></twConstHead><twPinLimitRpt anchorID="195"><twPinLimitBanner>Component Switching Limit Checks: TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_n&quot; 3.636 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="196" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk = PERIOD TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_mem_clk&quot;         TS_dly_clk_n * 1.5 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.221</twMinPer></twConstHead><twPinLimitRpt anchorID="197"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk = PERIOD TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_mem_clk&quot;
        TS_dly_clk_n * 1.5 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="198" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk = PERIOD TIMEGRP         &quot;chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk&quot;         TS_adcmkid1_DRDY_I_p HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="199"><twPinLimitBanner>Component Switching Limit Checks: TS_chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk = PERIOD TIMEGRP
        &quot;chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk&quot;
        TS_adcmkid1_DRDY_I_p HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="200" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk_0 = PERIOD TIMEGRP         &quot;chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk_0&quot;         TS_adcmkid1_DRDY_I_n HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPinLimitRpt anchorID="201"><twPinLimitBanner>Component Switching Limit Checks: TS_chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk_0 = PERIOD TIMEGRP
        &quot;chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk_0&quot;
        TS_adcmkid1_DRDY_I_n HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="202" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;</twConstName><twItemCnt>11631</twItemCnt><twErrCntSetup>71</twErrCntSetup><twErrCntEndPt>71</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6256</twEndPtCnt><twPathErrCnt>116</twPathErrCnt><twMinPer>5.086</twMinPer></twConstHead><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.753</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0</twDest><twTotPathDel>4.378</twTotPathDel><twClkSkew dest = "3.195" src = "3.714">0.519</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.118" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.189</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X66Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_div</twSrcClk><twPathDel><twSite>SLICE_X66Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>chan_550_clean_DRAM_LUT_dram_phy_ready</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y65.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>chan_550_clean_DRAM_LUT_dram_phy_ready</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y65.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/concat_y_net_x7(35)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.ctrl_opb_attach_inst/Sl_DBus_reg&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y70.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>opb0_Sl_DBus&lt;95&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/concat_y_net_x5(23)</twComp><twBEL>opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y73.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000029</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y73.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/delay39_q_net(15)</twComp><twBEL>opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000104</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y72.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>opb0/OPB_rdDBus&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg&lt;1&gt;</twComp><twBEL>opb0/opb0/OPB_DBus_I/Y_31_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.531</twDelInfo><twComp>chan_550_clean_avgIQ_bram_ramblk_portb_BRAM_Dout&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y69.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg&lt;3&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0</twBEL></twPathDel><twLogDel>0.839</twLogDel><twRouteDel>3.539</twRouteDel><twTotDel>4.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.145</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twDest><twTotPathDel>4.333</twTotPathDel><twClkSkew dest = "0.694" src = "0.776">0.082</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X87Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X87Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/af_addr_r2&lt;24&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_startDAC_user_data_out&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>dram_controller_inst/N521</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y46.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4-In</twBEL><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>3.667</twRouteDel><twTotDel>4.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.126</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1</twDest><twTotPathDel>4.287</twTotPathDel><twClkSkew dest = "0.667" src = "0.776">0.109</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X87Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X87Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/af_addr_r2&lt;24&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_startDAC_user_data_out&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>dram_controller_inst/N521</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y46.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1-In1</twBEL><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>3.524</twRouteDel><twTotDel>4.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.103</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2</twDest><twTotPathDel>4.275</twTotPathDel><twClkSkew dest = "0.678" src = "0.776">0.098</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X87Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X87Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/af_addr_r2&lt;24&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_startDAC_user_data_out&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>dram_controller_inst/N521</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2-In1</twBEL><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2</twBEL></twPathDel><twLogDel>0.750</twLogDel><twRouteDel>3.525</twRouteDel><twTotDel>4.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.062</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twDest><twTotPathDel>4.265</twTotPathDel><twClkSkew dest = "0.709" src = "0.776">0.067</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X87Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X87Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/af_addr_r2&lt;24&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y48.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.811</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_startDAC_user_data_out&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>dram_controller_inst/N521</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y46.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7-In541</twBEL><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>3.600</twRouteDel><twTotDel>4.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.912</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twDest><twTotPathDel>4.130</twTotPathDel><twClkSkew dest = "0.694" src = "0.746">0.052</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r&lt;2&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_startDAC_user_data_out&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>dram_controller_inst/N521</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1</twBEL></twPathDel><twPathDel><twSite>SLICE_X78Y46.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.485</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect</twComp></twPathDel><twPathDel><twSite>SLICE_X78Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4-In</twBEL><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4</twBEL></twPathDel><twLogDel>0.666</twLogDel><twRouteDel>3.464</twRouteDel><twTotDel>4.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.910</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twDest><twTotPathDel>4.136</twTotPathDel><twClkSkew dest = "1.524" src = "1.568">0.044</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.827</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>async_dram_1/async_dram_1/dram_cmd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000&lt;2&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twLogDel>0.573</twLogDel><twRouteDel>3.563</twRouteDel><twTotDel>4.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.893</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1</twDest><twTotPathDel>4.084</twTotPathDel><twClkSkew dest = "0.667" src = "0.746">0.079</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r&lt;2&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_startDAC_user_data_out&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>dram_controller_inst/N521</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y46.CX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y46.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.125</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1-In1</twBEL><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1</twBEL></twPathDel><twLogDel>0.763</twLogDel><twRouteDel>3.321</twRouteDel><twTotDel>4.084</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.877</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twDest><twTotPathDel>4.126</twTotPathDel><twClkSkew dest = "0.613" src = "0.634">0.021</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X64Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>async_dram_1/async_dram_1/txn_fifo_empty</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>async_dram_1/async_dram_1/txn_fifo_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>async_dram_1/async_dram_1/dram_cmd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000&lt;2&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>3.532</twRouteDel><twTotDel>4.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.859</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2</twDest><twTotPathDel>3.854</twTotPathDel><twClkSkew dest = "1.338" src = "1.613">0.275</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X64Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>async_dram_1/async_dram_1/txn_fifo_empty</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>async_dram_1/async_dram_1/txn_fifo_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>async_dram_1/async_dram_1/dram_cmd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y34.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state&lt;2&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000&lt;0&gt;111</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2</twBEL></twPathDel><twLogDel>0.568</twLogDel><twRouteDel>3.286</twRouteDel><twTotDel>3.854</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="223"><twConstPath anchorID="224" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.856</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1</twDest><twTotPathDel>3.851</twTotPathDel><twClkSkew dest = "1.338" src = "1.613">0.275</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X64Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>async_dram_1/async_dram_1/txn_fifo_empty</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>async_dram_1/async_dram_1/txn_fifo_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>async_dram_1/async_dram_1/dram_cmd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y34.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state&lt;2&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000&lt;1&gt;11</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1</twBEL></twPathDel><twLogDel>0.572</twLogDel><twRouteDel>3.279</twRouteDel><twTotDel>3.851</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="225"><twConstPath anchorID="226" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.832</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2</twDest><twTotPathDel>3.801</twTotPathDel><twClkSkew dest = "1.338" src = "1.639">0.301</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X69Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>async_dram_1/async_dram_1/dram_cmd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y34.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state&lt;2&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000&lt;0&gt;111</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>3.254</twRouteDel><twTotDel>3.801</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.829</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1</twDest><twTotPathDel>3.798</twTotPathDel><twClkSkew dest = "1.338" src = "1.639">0.301</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X69Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>async_dram_1/async_dram_1/dram_cmd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y34.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state&lt;2&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000&lt;1&gt;11</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1</twBEL></twPathDel><twLogDel>0.551</twLogDel><twRouteDel>3.247</twRouteDel><twTotDel>3.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.828</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2</twDest><twTotPathDel>4.072</twTotPathDel><twClkSkew dest = "0.130" src = "0.156">0.026</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r&lt;2&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_startDAC_user_data_out&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>dram_controller_inst/N521</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y47.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y47.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2-In1</twBEL><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2</twBEL></twPathDel><twLogDel>0.750</twLogDel><twRouteDel>3.322</twRouteDel><twTotDel>4.072</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.803</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twDest><twTotPathDel>4.073</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X69Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>async_dram_1/async_dram_1/dram_cmd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.736</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000&lt;2&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twLogDel>0.573</twLogDel><twRouteDel>3.500</twRouteDel><twTotDel>4.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.787</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twDest><twTotPathDel>4.062</twTotPathDel><twClkSkew dest = "0.161" src = "0.156">-0.005</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X83Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X83Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r&lt;2&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y48.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.608</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_startDAC_user_data_out&lt;0&gt;</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.371</twDelInfo><twComp>dram_controller_inst/N521</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1</twBEL></twPathDel><twPathDel><twSite>SLICE_X82Y46.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect</twComp></twPathDel><twPathDel><twSite>SLICE_X82Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7-In541</twBEL><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>3.397</twRouteDel><twTotDel>4.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.760</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2</twDest><twTotPathDel>3.864</twTotPathDel><twClkSkew dest = "0.487" src = "0.653">0.166</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.827</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>async_dram_1/async_dram_1/dram_cmd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y34.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.490</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state&lt;2&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000&lt;0&gt;111</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>3.317</twRouteDel><twTotDel>3.864</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>14.2</twPctLog><twPctRoute>85.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.757</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1</twDest><twTotPathDel>3.861</twTotPathDel><twClkSkew dest = "0.487" src = "0.653">0.166</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.827</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>async_dram_1/async_dram_1/dram_cmd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y34.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.483</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y34.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state&lt;2&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000&lt;1&gt;11</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1</twBEL></twPathDel><twLogDel>0.551</twLogDel><twRouteDel>3.310</twRouteDel><twTotDel>3.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.486</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/wait_reg</twDest><twTotPathDel>3.655</twTotPathDel><twClkSkew dest = "1.412" src = "1.513">0.101</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/wait_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_reset</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">2.098</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y31.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/single_port_ram4_data_out_net(7)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/wait_reg_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y31.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/wait_reg_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y31.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/wait_reg</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/wait_reg</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.566</twRouteDel><twTotDel>3.655</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.455</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/resp_reg</twDest><twTotPathDel>3.629</twTotPathDel><twClkSkew dest = "1.417" src = "1.513">0.096</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/resp_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_reset</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">2.007</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y31.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_rd/rd_data_in_rise_r&lt;45&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/resp_reg_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y32.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/resp_reg_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y32.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/resp_reg</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/resp_reg</twBEL></twPathDel><twLogDel>1.085</twLogDel><twRouteDel>2.544</twRouteDel><twTotDel>3.629</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.415</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/cycle_wait</twDest><twTotPathDel>3.630</twTotPathDel><twClkSkew dest = "1.458" src = "1.513">0.055</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_reset</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y26.A5</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;36&gt;</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.541</twRouteDel><twTotDel>3.630</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.413</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54</twDest><twTotPathDel>3.540</twTotPathDel><twClkSkew dest = "1.420" src = "1.563">0.143</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>3.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.413</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53</twDest><twTotPathDel>3.540</twTotPathDel><twClkSkew dest = "1.420" src = "1.563">0.143</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>3.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.413</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52</twDest><twTotPathDel>3.540</twTotPathDel><twClkSkew dest = "1.420" src = "1.563">0.143</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>3.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.413</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55</twDest><twTotPathDel>3.540</twTotPathDel><twClkSkew dest = "1.420" src = "1.563">0.143</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>3.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.410</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156</twDest><twTotPathDel>3.537</twTotPathDel><twClkSkew dest = "1.420" src = "1.563">0.143</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_be&lt;15&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>3.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.410</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159</twDest><twTotPathDel>3.537</twTotPathDel><twClkSkew dest = "1.420" src = "1.563">0.143</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_be&lt;15&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>3.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.410</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157</twDest><twTotPathDel>3.537</twTotPathDel><twClkSkew dest = "1.420" src = "1.563">0.143</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_be&lt;15&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>3.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.410</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158</twDest><twTotPathDel>3.537</twTotPathDel><twClkSkew dest = "1.420" src = "1.563">0.143</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_be&lt;15&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.673</twRouteDel><twTotDel>3.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="261"><twConstPath anchorID="262" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.369</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg</twDest><twTotPathDel>3.353</twTotPathDel><twClkSkew dest = "1.327" src = "1.613">0.286</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X64Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>async_dram_1/async_dram_1/txn_fifo_empty</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.796</twDelInfo><twComp>async_dram_1/async_dram_1/txn_fifo_empty</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>async_dram_1/async_dram_1/dram_cmd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>dram_ctrl_app_cmd_valid</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_cmd_valid1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg</twBEL></twPathDel><twLogDel>0.594</twLogDel><twRouteDel>2.759</twRouteDel><twTotDel>3.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="263"><twConstPath anchorID="264" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.342</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg</twDest><twTotPathDel>3.300</twTotPathDel><twClkSkew dest = "1.327" src = "1.639">0.312</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X69Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.764</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>async_dram_1/async_dram_1/dram_cmd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>dram_ctrl_app_cmd_valid</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_cmd_valid1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg</twBEL></twPathDel><twLogDel>0.573</twLogDel><twRouteDel>2.727</twRouteDel><twTotDel>3.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="265"><twConstPath anchorID="266" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.295</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54</twDest><twTotPathDel>3.417</twTotPathDel><twClkSkew dest = "1.420" src = "1.568">0.148</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.295</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52</twDest><twTotPathDel>3.417</twTotPathDel><twClkSkew dest = "1.420" src = "1.568">0.148</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.295</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55</twDest><twTotPathDel>3.417</twTotPathDel><twClkSkew dest = "1.420" src = "1.568">0.148</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.295</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53</twDest><twTotPathDel>3.417</twTotPathDel><twClkSkew dest = "1.420" src = "1.568">0.148</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.292</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157</twDest><twTotPathDel>3.414</twTotPathDel><twClkSkew dest = "1.420" src = "1.568">0.148</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_be&lt;15&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.292</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159</twDest><twTotPathDel>3.414</twTotPathDel><twClkSkew dest = "1.420" src = "1.568">0.148</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_be&lt;15&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.292</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158</twDest><twTotPathDel>3.414</twTotPathDel><twClkSkew dest = "1.420" src = "1.568">0.148</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_be&lt;15&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.292</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156</twDest><twTotPathDel>3.414</twTotPathDel><twClkSkew dest = "1.420" src = "1.568">0.148</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_be&lt;15&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.550</twRouteDel><twTotDel>3.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.270</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg</twDest><twTotPathDel>3.363</twTotPathDel><twClkSkew dest = "0.476" src = "0.653">0.177</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.827</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>async_dram_1/async_dram_1/dram_cmd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.C5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>dram_ctrl_app_cmd_valid</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_cmd_valid1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg</twBEL></twPathDel><twLogDel>0.573</twLogDel><twRouteDel>2.790</twRouteDel><twTotDel>3.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="283"><twConstPath anchorID="284" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.212</twSlack><twSrc BELType="RAM">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/app_af_afull_z</twDest><twTotPathDel>3.337</twTotPathDel><twClkSkew dest = "1.407" src = "1.552">0.145</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/app_af_afull_z</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y11.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>RAMB36_X5Y11.ALMOSTFULL</twSite><twDelType>Trcko_AFULL</twDelType><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.328</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/app_af_afull</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>dram_user_reset</twComp><twBEL>dram_controller_inst/dram_controller_inst/app_af_afull_z</twBEL></twPathDel><twLogDel>1.009</twLogDel><twRouteDel>2.328</twRouteDel><twTotDel>3.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="285"><twConstPath anchorID="286" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.211</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/second_wr_cycle</twDest><twTotPathDel>3.256</twTotPathDel><twClkSkew dest = "1.288" src = "1.513">0.225</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/dram_reset</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/second_wr_cycle</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X41Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X41Y31.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_reset</twComp><twBEL>async_dram_1/async_dram_1/dram_reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.D4</twSite><twDelType>net</twDelType><twFanCnt>78</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>dram_user_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft1_25d63d5fcf/fft_biplex0_845e891b1d/biplex_core_f23779b06d/fft_stage_1_7e6d1cb9ca/single_port_ram_data_out_net_x3(31)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/second_wr_cycle_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/second_wr_cycle_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/second_wr_cycle</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/second_wr_cycle</twBEL></twPathDel><twLogDel>1.088</twLogDel><twRouteDel>2.168</twRouteDel><twTotDel>3.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="287"><twConstPath anchorID="288" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.179</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twDest><twTotPathDel>3.431</twTotPathDel><twClkSkew dest = "0.551" src = "0.569">0.018</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X47Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001&lt;0&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>1.961</twRouteDel><twTotDel>3.431</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="289"><twConstPath anchorID="290" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.174</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9</twDest><twTotPathDel>3.426</twTotPathDel><twClkSkew dest = "0.551" src = "0.569">0.018</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X47Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001&lt;1&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>1.952</twRouteDel><twTotDel>3.426</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="291"><twConstPath anchorID="292" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.152</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_34</twDest><twTotPathDel>3.429</twTotPathDel><twClkSkew dest = "1.570" src = "1.563">-0.007</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_34</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y14.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;35&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_34</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.562</twRouteDel><twTotDel>3.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.152</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_33</twDest><twTotPathDel>3.429</twTotPathDel><twClkSkew dest = "1.570" src = "1.563">-0.007</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_33</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y14.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;35&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_33</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.562</twRouteDel><twTotDel>3.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.152</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_32</twDest><twTotPathDel>3.429</twTotPathDel><twClkSkew dest = "1.570" src = "1.563">-0.007</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_32</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y14.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;35&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_32</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.562</twRouteDel><twTotDel>3.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.152</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_35</twDest><twTotPathDel>3.429</twTotPathDel><twClkSkew dest = "1.570" src = "1.563">-0.007</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_35</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y14.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;35&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_35</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.562</twRouteDel><twTotDel>3.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.129</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_139</twDest><twTotPathDel>3.313</twTotPathDel><twClkSkew dest = "1.477" src = "1.563">0.086</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_139</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;139&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_139</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.446</twRouteDel><twTotDel>3.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.129</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_138</twDest><twTotPathDel>3.313</twTotPathDel><twClkSkew dest = "1.477" src = "1.563">0.086</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_138</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;139&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_138</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.446</twRouteDel><twTotDel>3.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.129</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_137</twDest><twTotPathDel>3.313</twTotPathDel><twClkSkew dest = "1.477" src = "1.563">0.086</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_137</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;139&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_137</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.446</twRouteDel><twTotDel>3.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="305"><twConstPath anchorID="306" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.129</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_136</twDest><twTotPathDel>3.313</twTotPathDel><twClkSkew dest = "1.477" src = "1.563">0.086</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_136</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;139&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_136</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.446</twRouteDel><twTotDel>3.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="307"><twConstPath anchorID="308" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.126</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_117</twDest><twTotPathDel>3.310</twTotPathDel><twClkSkew dest = "1.477" src = "1.563">0.086</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_117</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;119&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_117</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.446</twRouteDel><twTotDel>3.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="309"><twConstPath anchorID="310" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.126</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_119</twDest><twTotPathDel>3.310</twTotPathDel><twClkSkew dest = "1.477" src = "1.563">0.086</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_119</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;119&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_119</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.446</twRouteDel><twTotDel>3.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="311"><twConstPath anchorID="312" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.126</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_116</twDest><twTotPathDel>3.310</twTotPathDel><twClkSkew dest = "1.477" src = "1.563">0.086</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_116</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;119&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_116</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.446</twRouteDel><twTotDel>3.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="313"><twConstPath anchorID="314" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.126</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_118</twDest><twTotPathDel>3.310</twTotPathDel><twClkSkew dest = "1.477" src = "1.563">0.086</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_118</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;119&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_118</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.446</twRouteDel><twTotDel>3.310</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.112</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_121</twDest><twTotPathDel>3.232</twTotPathDel><twClkSkew dest = "1.413" src = "1.563">0.150</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_121</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y10.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y10.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;123&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_121</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.112</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_123</twDest><twTotPathDel>3.232</twTotPathDel><twClkSkew dest = "1.413" src = "1.563">0.150</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_123</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y10.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y10.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;123&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_123</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.112</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_120</twDest><twTotPathDel>3.232</twTotPathDel><twClkSkew dest = "1.413" src = "1.563">0.150</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_120</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y10.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y10.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;123&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_120</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.112</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_122</twDest><twTotPathDel>3.232</twTotPathDel><twClkSkew dest = "1.413" src = "1.563">0.150</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_122</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y10.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y10.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;123&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_122</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.232</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="323"><twConstPath anchorID="324" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.109</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_59</twDest><twTotPathDel>3.301</twTotPathDel><twClkSkew dest = "1.485" src = "1.563">0.078</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_59</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;59&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_59</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.434</twRouteDel><twTotDel>3.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="325"><twConstPath anchorID="326" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.109</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_58</twDest><twTotPathDel>3.301</twTotPathDel><twClkSkew dest = "1.485" src = "1.563">0.078</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_58</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;59&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_58</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.434</twRouteDel><twTotDel>3.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="327"><twConstPath anchorID="328" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.109</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_57</twDest><twTotPathDel>3.301</twTotPathDel><twClkSkew dest = "1.485" src = "1.563">0.078</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_57</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;59&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_57</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.434</twRouteDel><twTotDel>3.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="329"><twConstPath anchorID="330" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.109</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_56</twDest><twTotPathDel>3.301</twTotPathDel><twClkSkew dest = "1.485" src = "1.563">0.078</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_56</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;59&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_56</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.434</twRouteDel><twTotDel>3.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="331"><twConstPath anchorID="332" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.109</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_71</twDest><twTotPathDel>3.229</twTotPathDel><twClkSkew dest = "1.413" src = "1.563">0.150</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_71</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y10.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y10.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;71&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_71</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="333"><twConstPath anchorID="334" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.109</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_70</twDest><twTotPathDel>3.229</twTotPathDel><twClkSkew dest = "1.413" src = "1.563">0.150</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_70</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y10.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y10.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;71&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_70</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="335"><twConstPath anchorID="336" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.109</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_69</twDest><twTotPathDel>3.229</twTotPathDel><twClkSkew dest = "1.413" src = "1.563">0.150</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_69</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y10.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y10.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;71&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_69</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="337"><twConstPath anchorID="338" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.109</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_68</twDest><twTotPathDel>3.229</twTotPathDel><twClkSkew dest = "1.413" src = "1.563">0.150</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_68</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y10.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y10.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;71&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_68</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.365</twRouteDel><twTotDel>3.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="339"><twConstPath anchorID="340" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.096</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_51</twDest><twTotPathDel>3.284</twTotPathDel><twClkSkew dest = "1.481" src = "1.563">0.082</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_51</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;51&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_51</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.417</twRouteDel><twTotDel>3.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="341"><twConstPath anchorID="342" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.096</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_50</twDest><twTotPathDel>3.284</twTotPathDel><twClkSkew dest = "1.481" src = "1.563">0.082</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_50</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;51&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_50</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.417</twRouteDel><twTotDel>3.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="343"><twConstPath anchorID="344" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.096</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_49</twDest><twTotPathDel>3.284</twTotPathDel><twClkSkew dest = "1.481" src = "1.563">0.082</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_49</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;51&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_49</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.417</twRouteDel><twTotDel>3.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="345"><twConstPath anchorID="346" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.096</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_48</twDest><twTotPathDel>3.284</twTotPathDel><twClkSkew dest = "1.481" src = "1.563">0.082</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_48</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.500</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;51&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_48</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.417</twRouteDel><twTotDel>3.284</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="347"><twConstPath anchorID="348" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.083</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_37</twDest><twTotPathDel>3.274</twTotPathDel><twClkSkew dest = "1.484" src = "1.563">0.079</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_37</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;39&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_37</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.407</twRouteDel><twTotDel>3.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="349"><twConstPath anchorID="350" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.083</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_39</twDest><twTotPathDel>3.274</twTotPathDel><twClkSkew dest = "1.484" src = "1.563">0.079</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_39</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;39&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_39</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.407</twRouteDel><twTotDel>3.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="351"><twConstPath anchorID="352" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.083</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_36</twDest><twTotPathDel>3.274</twTotPathDel><twClkSkew dest = "1.484" src = "1.563">0.079</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;39&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_36</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.407</twRouteDel><twTotDel>3.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="353"><twConstPath anchorID="354" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.083</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_38</twDest><twTotPathDel>3.274</twTotPathDel><twClkSkew dest = "1.484" src = "1.563">0.079</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_38</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;39&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_38</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.407</twRouteDel><twTotDel>3.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="355"><twConstPath anchorID="356" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.069</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twDest><twTotPathDel>3.291</twTotPathDel><twClkSkew dest = "0.551" src = "0.599">0.048</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X46Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state&lt;1&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001&lt;0&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>1.821</twRouteDel><twTotDel>3.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="357"><twConstPath anchorID="358" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.064</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9</twDest><twTotPathDel>3.286</twTotPathDel><twClkSkew dest = "0.551" src = "0.599">0.048</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X46Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X46Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state&lt;1&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001&lt;1&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>1.812</twRouteDel><twTotDel>3.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="359"><twConstPath anchorID="360" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.059</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/cycle_wait</twDest><twTotPathDel>3.148</twTotPathDel><twClkSkew dest = "1.458" src = "1.639">0.181</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y26.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r&lt;36&gt;</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twLogDel>1.089</twLogDel><twRouteDel>2.059</twRouteDel><twTotDel>3.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="361"><twConstPath anchorID="362" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.055</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52</twDest><twTotPathDel>3.174</twTotPathDel><twClkSkew dest = "0.509" src = "0.660">0.151</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X69Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.307</twRouteDel><twTotDel>3.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="363"><twConstPath anchorID="364" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.055</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55</twDest><twTotPathDel>3.174</twTotPathDel><twClkSkew dest = "0.509" src = "0.660">0.151</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X69Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.307</twRouteDel><twTotDel>3.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="365"><twConstPath anchorID="366" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.055</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54</twDest><twTotPathDel>3.174</twTotPathDel><twClkSkew dest = "0.509" src = "0.660">0.151</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X69Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.307</twRouteDel><twTotDel>3.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="367"><twConstPath anchorID="368" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.055</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53</twDest><twTotPathDel>3.174</twTotPathDel><twClkSkew dest = "0.509" src = "0.660">0.151</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X69Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.307</twRouteDel><twTotDel>3.174</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="369"><twConstPath anchorID="370" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.052</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157</twDest><twTotPathDel>3.171</twTotPathDel><twClkSkew dest = "0.509" src = "0.660">0.151</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X69Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_be&lt;15&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.307</twRouteDel><twTotDel>3.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="371"><twConstPath anchorID="372" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.052</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twDest><twTotPathDel>3.313</twTotPathDel><twClkSkew dest = "0.551" src = "0.560">0.009</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X47Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/wr_rst_d1</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y28.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001&lt;0&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>1.843</twRouteDel><twTotDel>3.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="373"><twConstPath anchorID="374" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.052</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158</twDest><twTotPathDel>3.171</twTotPathDel><twClkSkew dest = "0.509" src = "0.660">0.151</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X69Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_be&lt;15&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.307</twRouteDel><twTotDel>3.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="375"><twConstPath anchorID="376" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.052</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159</twDest><twTotPathDel>3.171</twTotPathDel><twClkSkew dest = "0.509" src = "0.660">0.151</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X69Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_be&lt;15&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.307</twRouteDel><twTotDel>3.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="377"><twConstPath anchorID="378" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.052</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156</twDest><twTotPathDel>3.171</twTotPathDel><twClkSkew dest = "0.509" src = "0.660">0.151</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X69Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X69Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_be&lt;15&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.307</twRouteDel><twTotDel>3.171</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="379"><twConstPath anchorID="380" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.047</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9</twDest><twTotPathDel>3.308</twTotPathDel><twClkSkew dest = "0.551" src = "0.560">0.009</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X47Y26.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/wr_rst_d1</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y26.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y27.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y28.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad&lt;10&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001&lt;1&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>1.834</twRouteDel><twTotDel>3.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="381"><twConstPath anchorID="382" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.034</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_34</twDest><twTotPathDel>3.306</twTotPathDel><twClkSkew dest = "1.570" src = "1.568">-0.002</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_34</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y14.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;35&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_34</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.439</twRouteDel><twTotDel>3.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="383"><twConstPath anchorID="384" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.034</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_32</twDest><twTotPathDel>3.306</twTotPathDel><twClkSkew dest = "1.570" src = "1.568">-0.002</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_32</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y14.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;35&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_32</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.439</twRouteDel><twTotDel>3.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="385"><twConstPath anchorID="386" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.034</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_35</twDest><twTotPathDel>3.306</twTotPathDel><twClkSkew dest = "1.570" src = "1.568">-0.002</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_35</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y14.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;35&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_35</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.439</twRouteDel><twTotDel>3.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="387"><twConstPath anchorID="388" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.034</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_33</twDest><twTotPathDel>3.306</twTotPathDel><twClkSkew dest = "1.570" src = "1.568">-0.002</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_33</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X77Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">1.027</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X77Y14.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;35&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_33</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.439</twRouteDel><twTotDel>3.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="389"><twConstPath anchorID="390" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.031</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_72</twDest><twTotPathDel>3.240</twTotPathDel><twClkSkew dest = "1.502" src = "1.563">0.061</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_72</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y15.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;79&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;75&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_72</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.373</twRouteDel><twTotDel>3.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="391"><twConstPath anchorID="392" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.031</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_75</twDest><twTotPathDel>3.240</twTotPathDel><twClkSkew dest = "1.502" src = "1.563">0.061</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_75</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y15.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;79&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;75&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_75</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.373</twRouteDel><twTotDel>3.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="393"><twConstPath anchorID="394" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.031</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_74</twDest><twTotPathDel>3.240</twTotPathDel><twClkSkew dest = "1.502" src = "1.563">0.061</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_74</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y15.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;79&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;75&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_74</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.373</twRouteDel><twTotDel>3.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="395"><twConstPath anchorID="396" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.031</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_73</twDest><twTotPathDel>3.240</twTotPathDel><twClkSkew dest = "1.502" src = "1.563">0.061</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_73</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y15.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.664</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;79&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.600</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;75&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_73</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.373</twRouteDel><twTotDel>3.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="397"><twConstPath anchorID="398" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.015</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_5</twDest><twTotPathDel>3.240</twTotPathDel><twClkSkew dest = "0.524" src = "0.569">0.045</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X47Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad&lt;8&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001&lt;5&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_5</twBEL></twPathDel><twLogDel>1.370</twLogDel><twRouteDel>1.870</twRouteDel><twTotDel>3.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="399"><twConstPath anchorID="400" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.015</twSlack><twSrc BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twSrc><twDest BELType="FF">opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_7</twDest><twTotPathDel>3.240</twTotPathDel><twClkSkew dest = "0.524" src = "0.569">0.045</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twSrc><twDest BELType='FF'>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X47Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X47Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y25.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad&lt;0&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y25.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y26.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y26.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad&lt;8&gt;</twComp><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001&lt;3&gt;1</twBEL><twBEL>opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_7</twBEL></twPathDel><twLogDel>1.436</twLogDel><twRouteDel>1.804</twRouteDel><twTotDel>3.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="401"><twConstPath anchorID="402" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.014</twSlack><twSrc BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType="FF">dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r</twDest><twTotPathDel>2.710</twTotPathDel><twClkSkew dest = "3.497" src = "3.945">0.448</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.118" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.189</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_rden</twSrc><twDest BELType='FF'>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X79Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_div</twSrcClk><twPathDel><twSite>SLICE_X79Y8.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_rden</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_rden</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y20.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.271</twDelInfo><twComp>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_rden</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y20.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>dram_ctrl_app_rd_valid</twComp><twBEL>dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>2.271</twRouteDel><twTotDel>2.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="403"><twConstPath anchorID="404" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.012</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_105</twDest><twTotPathDel>3.276</twTotPathDel><twClkSkew dest = "1.557" src = "1.563">0.006</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_105</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;107&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_105</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.409</twRouteDel><twTotDel>3.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="405"><twConstPath anchorID="406" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.012</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_107</twDest><twTotPathDel>3.276</twTotPathDel><twClkSkew dest = "1.557" src = "1.563">0.006</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_107</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;107&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_107</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.409</twRouteDel><twTotDel>3.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="407"><twConstPath anchorID="408" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.012</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_104</twDest><twTotPathDel>3.276</twTotPathDel><twClkSkew dest = "1.557" src = "1.563">0.006</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_104</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;107&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_104</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.409</twRouteDel><twTotDel>3.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="409"><twConstPath anchorID="410" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.012</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_106</twDest><twTotPathDel>3.276</twTotPathDel><twClkSkew dest = "1.557" src = "1.563">0.006</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_106</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X75Y17.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X75Y17.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;107&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_106</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.409</twRouteDel><twTotDel>3.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="411"><twConstPath anchorID="412" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.011</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_139</twDest><twTotPathDel>3.190</twTotPathDel><twClkSkew dest = "1.477" src = "1.568">0.091</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_139</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;139&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_139</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>3.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="413"><twConstPath anchorID="414" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.011</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_138</twDest><twTotPathDel>3.190</twTotPathDel><twClkSkew dest = "1.477" src = "1.568">0.091</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_138</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;139&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_138</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>3.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="415"><twConstPath anchorID="416" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.011</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_137</twDest><twTotPathDel>3.190</twTotPathDel><twClkSkew dest = "1.477" src = "1.568">0.091</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_137</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;139&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_137</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>3.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="417"><twConstPath anchorID="418" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.011</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_136</twDest><twTotPathDel>3.190</twTotPathDel><twClkSkew dest = "1.477" src = "1.568">0.091</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_136</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;139&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_136</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>3.190</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="419"><twConstPath anchorID="420" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.008</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_117</twDest><twTotPathDel>3.187</twTotPathDel><twClkSkew dest = "1.477" src = "1.568">0.091</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_117</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;119&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_117</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>3.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="421"><twConstPath anchorID="422" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.008</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_119</twDest><twTotPathDel>3.187</twTotPathDel><twClkSkew dest = "1.477" src = "1.568">0.091</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_119</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;119&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_119</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>3.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="423"><twConstPath anchorID="424" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.008</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_116</twDest><twTotPathDel>3.187</twTotPathDel><twClkSkew dest = "1.477" src = "1.568">0.091</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_116</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;119&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_116</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>3.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="425"><twConstPath anchorID="426" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.008</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_118</twDest><twTotPathDel>3.187</twTotPathDel><twClkSkew dest = "1.477" src = "1.568">0.091</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>async_dram_1/async_dram_1/cycle_wait</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_118</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp><twBEL>async_dram_1/async_dram_1/cycle_wait</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.986</twDelInfo><twComp>async_dram_1/async_dram_1/cycle_wait</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y10.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.808</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;43&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y11.CE</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y11.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>dram_user_dimm1_async_app_wr_data&lt;119&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_118</twBEL></twPathDel><twLogDel>0.864</twLogDel><twRouteDel>2.323</twRouteDel><twTotDel>3.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="427"><twConstPath anchorID="428" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.004</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_28</twDest><twTotPathDel>3.214</twTotPathDel><twClkSkew dest = "1.503" src = "1.563">0.060</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_28</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;31&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_28</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>3.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="429"><twConstPath anchorID="430" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.004</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_31</twDest><twTotPathDel>3.214</twTotPathDel><twClkSkew dest = "1.503" src = "1.563">0.060</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_31</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;31&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_31</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>3.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="431"><twConstPath anchorID="432" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.004</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_29</twDest><twTotPathDel>3.214</twTotPathDel><twClkSkew dest = "1.503" src = "1.563">0.060</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_29</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;31&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_29</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>3.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="433"><twConstPath anchorID="434" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.004</twSlack><twSrc BELType="FF">async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType="FF">async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_30</twDest><twTotPathDel>3.214</twTotPathDel><twClkSkew dest = "1.503" src = "1.563">0.060</twClkSkew><twDelConst>3.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.103" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.063</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twSrc><twDest BELType='FF'>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_30</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X71Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dram_sys_dram_clk_0</twSrcClk><twPathDel><twSite>SLICE_X71Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp><twBEL>async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>dram_user_dimm1_async_app_cmd_rnw</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo_re1</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo_re</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;55&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>46</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;31&gt;</twComp><twBEL>async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_30</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>2.347</twRouteDel><twTotDel>3.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.333">dram_sys_dram_clk_0</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="435"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD
        TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int&quot;
        TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="436" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE         0.833 ns HIGH 50%;</twConstName><twItemCnt>729</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>708</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.293</twMinPer></twConstHead><twPinLimitRpt anchorID="437"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD
        TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int&quot;
        TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE
        0.833 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="438" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5         HIGH 50%;</twConstName><twItemCnt>13489</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4260</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.664</twMinPer></twConstHead><twPinLimitRpt anchorID="439"><twPinLimitBanner>Component Switching Limit Checks: TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD
        TIMEGRP
        &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int&quot;
        TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5
        HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConstRollupTable uID="3" anchorID="440"><twConstRollup name="chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/drdy_clk" fullName="NET &quot;chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/drdy_clk&quot; PERIOD = 3.6364         ns HIGH 50%;" type="origin" depth="0" requirement="3.636" prefType="period" actual="3.000" actualRollup="4.915" errors="0" errorRollup="12" items="0" itemsRollup="131169"/><twConstRollup name="chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/dcm_clk" fullName="PERIOD analysis for net &quot;chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/dcm_clk&quot; derived from  NET &quot;chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/drdy_clk&quot; PERIOD = 3.6364        ns HIGH 50%;  duty cycle corrected to 3.636 nS  HIGH 1.818 nS  " type="child" depth="1" requirement="3.636" prefType="period" actual="4.915" actualRollup="N/A" errors="12" errorRollup="0" items="131169" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="441"><twConstRollup name="TS_dly_clk_n" fullName="TS_dly_clk_n = PERIOD TIMEGRP &quot;dly_clk_n&quot; 200 MHz HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="3.600" actualRollup="7.629" errors="0" errorRollup="71" items="0" itemsRollup="25849"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk = PERIOD TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_mem_clk&quot;         TS_dly_clk_n * 1.5 HIGH 50%;" type="child" depth="1" requirement="3.333" prefType="period" actual="2.221" actualRollup="5.086" errors="0" errorRollup="71" items="0" itemsRollup="25849"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;" type="child" depth="2" requirement="3.333" prefType="period" actual="5.086" actualRollup="N/A" errors="71" errorRollup="0" items="11631" itemsRollup="0"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE         0.833 ns HIGH 50%;" type="child" depth="2" requirement="3.333" prefType="period" actual="3.293" actualRollup="N/A" errors="0" errorRollup="0" items="729" itemsRollup="0"/><twConstRollup name="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int" fullName="TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD         TIMEGRP         &quot;dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int&quot;         TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5         HIGH 50%;" type="child" depth="2" requirement="6.667" prefType="period" actual="6.664" actualRollup="N/A" errors="0" errorRollup="0" items="13489" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="13" anchorID="442"><twConstRollup name="TS_adcmkid1_DRDY_I_p" fullName="TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_p&quot; 3.636 ns HIGH 50%;" type="origin" depth="0" requirement="3.636" prefType="period" actual="3.000" actualRollup="2.222" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk" fullName="TS_chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk = PERIOD TIMEGRP         &quot;chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk&quot;         TS_adcmkid1_DRDY_I_p HIGH 50%;" type="child" depth="1" requirement="3.636" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="14" anchorID="443"><twConstRollup name="TS_adcmkid1_DRDY_I_n" fullName="TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP &quot;adcmkid1_DRDY_I_n&quot; 3.636 ns HIGH 50%;" type="origin" depth="0" requirement="3.636" prefType="period" actual="3.000" actualRollup="2.222" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk_0" fullName="TS_chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk_0 = PERIOD TIMEGRP         &quot;chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk_0&quot;         TS_adcmkid1_DRDY_I_n HIGH 50%;" type="child" depth="1" requirement="3.636" prefType="period" actual="2.222" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="444">2</twUnmetConstCnt><twWarn anchorID="445">WARNING:Timing - DCM chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/CLK_DCM does not have a CLKIN_PERIOD attribute (the period of the DCM input clock).DCM jitter will not be included in timing analysis when this attribute is not defined. For more information, please refer to the appropriate architectural handbook</twWarn><twDataSheet anchorID="446" twNameLen="17"><twClk2SUList anchorID="447" twDestWidth="17"><twDest>adcmkid1_DRDY_I_n</twDest><twClk2SU><twSrc>adcmkid1_DRDY_I_n</twSrc><twRiseRise>4.915</twRiseRise></twClk2SU><twClk2SU><twSrc>adcmkid1_DRDY_I_p</twSrc><twRiseRise>4.915</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="448" twDestWidth="17"><twDest>adcmkid1_DRDY_I_p</twDest><twClk2SU><twSrc>adcmkid1_DRDY_I_n</twSrc><twRiseRise>4.915</twRiseRise></twClk2SU><twClk2SU><twSrc>adcmkid1_DRDY_I_p</twSrc><twRiseRise>4.915</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="449" twDestWidth="9"><twDest>dly_clk_n</twDest><twClk2SU><twSrc>dly_clk_n</twSrc><twRiseRise>6.620</twRiseRise><twFallRise>1.550</twFallRise><twRiseFall>2.159</twRiseFall><twFallFall>3.094</twFallFall></twClk2SU><twClk2SU><twSrc>dly_clk_p</twSrc><twRiseRise>6.620</twRiseRise><twFallRise>1.550</twFallRise><twRiseFall>2.159</twRiseFall><twFallFall>3.094</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="450" twDestWidth="9"><twDest>dly_clk_p</twDest><twClk2SU><twSrc>dly_clk_n</twSrc><twRiseRise>6.620</twRiseRise><twFallRise>1.550</twFallRise><twRiseFall>2.159</twRiseFall><twFallFall>3.094</twFallFall></twClk2SU><twClk2SU><twSrc>dly_clk_p</twSrc><twRiseRise>6.620</twRiseRise><twFallRise>1.550</twFallRise><twRiseFall>2.159</twRiseFall><twFallFall>3.094</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="451" twDestWidth="10"><twDest>epb_clk_in</twDest><twClk2SU><twSrc>epb_clk_in</twSrc><twRiseRise>11.318</twRiseRise><twRiseFall>4.673</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twErrRpt></twBody><twSum anchorID="452"><twErrCnt>83</twErrCnt><twScore>30421</twScore><twSetupScore>30421</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>540623</twPathCnt><twNetCnt>1</twNetCnt><twConnCnt>123921</twConnCnt></twConstCov><twStats anchorID="453"><twMinPer>11.318</twMinPer><twMaxFreq>88.355</twMaxFreq><twMaxFromToDel>5.546</twMaxFromToDel><twMaxNetDel>2.954</twMaxNetDel></twStats></twSum><twFoot><twTimestamp>Fri Jul 27 22:58:59 2012 </twTimestamp></twFoot><twClientInfo anchorID="454"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1711 MB

Total REAL time to Trace completion: 1 mins 59 secs 
Total CPU time to Trace completion: 1 mins 59 secs 
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
