[Inputs]
clk
reset
cs
cpu_wr_en
=addr_in[15:0]=
=cpu_d_in[7:0]=
=sdram_d_in[7:0]=
[Outputs]
wr_en
mem_strb
rdy
=cpu_d_out[7:0]=
=sdram_d_out[7:0]=
=addr_out[15:0]=
[BiDir]
