
AVRASM ver. 2.1.30  C:\Users\MakZ\Desktop\AVR\test\List\test.asm Mon Jul 22 06:59:47 2013

C:\Users\MakZ\Desktop\AVR\test\List\test.asm(1059): warning: Register r3 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega48PA
                 ;Program type             : Application
                 ;Clock frequency          : 8,000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 128 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega48PA
                 	#pragma AVRPART MEMORY PROG_FLASH 4096
                 	#pragma AVRPART MEMORY EEPROM 256
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 767
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x02FF
                 	.EQU __DSTACK_SIZE=0x0080
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _cnt=R3
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c01e      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
000013 cfec      	RJMP 0x00
000014 cfeb      	RJMP 0x00
000015 cfea      	RJMP 0x00
000016 cfe9      	RJMP 0x00
000017 cfe8      	RJMP 0x00
000018 cfe7      	RJMP 0x00
000019 cfe6      	RJMP 0x00
                 
                 _0x9C:
00001a 0000      	.DB  0x0,0x0
                 
                 __GLOBAL_INI_TBL:
00001b 0002      	.DW  0x02
00001c 0003      	.DW  0x03
00001d 0034      	.DW  _0x9C*2
                 
                 _0xFFFFFFFF:
00001e 0000      	.DW  0
                 
                 __RESET:
00001f 94f8      	CLI
000020 27ee      	CLR  R30
000021 bbef      	OUT  EECR,R30
000022 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000023 e1f8      	LDI  R31,0x18
000024 95a8      	WDR
000025 b7a4      	IN   R26,MCUSR
000026 7fa7      	CBR  R26,8
000027 bfa4      	OUT  MCUSR,R26
000028 93f0 0060 	STS  WDTCSR,R31
00002a 93e0 0060 	STS  WDTCSR,R30
                 
                 ;CLEAR R2-R14
00002c e08d      	LDI  R24,(14-2)+1
00002d e0a2      	LDI  R26,2
00002e 27bb      	CLR  R27
                 __CLEAR_REG:
00002f 93ed      	ST   X+,R30
000030 958a      	DEC  R24
000031 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000032 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000033 e092      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000034 e0a0      	LDI  R26,LOW(__SRAM_START)
000035 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000036 93ed      	ST   X+,R30
000037 9701      	SBIW R24,1
000038 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000039 e3e6      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00003a e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00003b 9185      	LPM  R24,Z+
00003c 9195      	LPM  R25,Z+
00003d 9700      	SBIW R24,0
00003e f061      	BREQ __GLOBAL_INI_END
00003f 91a5      	LPM  R26,Z+
000040 91b5      	LPM  R27,Z+
000041 9005      	LPM  R0,Z+
000042 9015      	LPM  R1,Z+
000043 01bf      	MOVW R22,R30
000044 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000045 9005      	LPM  R0,Z+
000046 920d      	ST   X+,R0
000047 9701      	SBIW R24,1
000048 f7e1      	BRNE __GLOBAL_INI_LOOP
000049 01fb      	MOVW R30,R22
00004a cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;GPIOR0 INITIALIZATION
00004b e0e0      	LDI  R30,__GPIOR0_INIT
00004c bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00004d efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00004e bfed      	OUT  SPL,R30
00004f e0e2      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000050 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000051 e8c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000052 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000053 c088      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x180
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 21.07.2013
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega48PA
                 ;AVR Core Clock frequency: 8,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 128
                 ;*****************************************************/
                 ;
                 ;#include <mega48a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;#include <delay.h>
                 ;int cnt=0;
                 ;void display(int a)
                 ; 0000 001B {
                 
                 	.CSEG
                 _display:
                 ; 0000 001C int d=90;
                 ; 0000 001D delay_ms(20);
000054 d125      	RCALL __SAVELOCR2
                 ;	a -> Y+2
                 ;	d -> R16,R17
                +
000055 e50a     +LDI R16 , LOW ( 90 )
000056 e010     +LDI R17 , HIGH ( 90 )
                 	__GETWRN 16,17,90
000057 e1e4      	LDI  R30,LOW(20)
000058 e0f0      	LDI  R31,HIGH(20)
000059 d0f4      	RCALL SUBOPT_0x0
00005a d113      	RCALL _delay_ms
                 ; 0000 001E switch(a)
00005b 81ea      	LDD  R30,Y+2
00005c 81fb      	LDD  R31,Y+2+1
                 ; 0000 001F {
                 ; 0000 0020 case 0:
00005d 9730      	SBIW R30,0
00005e f431      	BRNE _0x6
                 ; 0000 0021 {PORTD=0x00; PORTC=0x00; PORTD.0=1; PORTD.1=1; PORTD.3=1; PORTC.3=1; PORTC.4=1; PORTC.5=1;} break;
00005f d0f1      	RCALL SUBOPT_0x1
000060 d0f4      	RCALL SUBOPT_0x2
000061 9a5b      	SBI  0xB,3
000062 d0f5      	RCALL SUBOPT_0x3
000063 9a45      	SBI  0x8,5
000064 c074      	RJMP _0x5
                 ; 0000 0022 case 1:
                 _0x6:
000065 30e1      	CPI  R30,LOW(0x1)
000066 e0a0      	LDI  R26,HIGH(0x1)
000067 07fa      	CPC  R31,R26
000068 f421      	BRNE _0x13
                 ; 0000 0023 {PORTD=0x00; PORTC=0x00; PORTD.3=1; PORTC.5=1;}  break;
000069 d0e7      	RCALL SUBOPT_0x1
00006a 9a5b      	SBI  0xB,3
00006b 9a45      	SBI  0x8,5
00006c c06c      	RJMP _0x5
                 ; 0000 0024 case 2:
                 _0x13:
00006d 30e2      	CPI  R30,LOW(0x2)
00006e e0a0      	LDI  R26,HIGH(0x2)
00006f 07fa      	CPC  R31,R26
000070 f431      	BRNE _0x18
                 ; 0000 0025 {PORTD=0x00; PORTC=0x00; PORTC.3=1; PORTC.5=1; PORTD.4=1; PORTD.0=1; PORTD.1=1;}  break;
000071 d0df      	RCALL SUBOPT_0x1
000072 9a43      	SBI  0x8,3
000073 9a45      	SBI  0x8,5
000074 9a5c      	SBI  0xB,4
000075 d0df      	RCALL SUBOPT_0x2
000076 c062      	RJMP _0x5
                 ; 0000 0026 case 3:
                 _0x18:
000077 30e3      	CPI  R30,LOW(0x3)
000078 e0a0      	LDI  R26,HIGH(0x3)
000079 07fa      	CPC  R31,R26
00007a f439      	BRNE _0x23
                 ; 0000 0027 {PORTD=0x00; PORTC=0x00; PORTC.3=1; PORTC.5=1; PORTD.4=1; PORTD.3=1; PORTD.1=1;} break;
00007b d0d5      	RCALL SUBOPT_0x1
00007c 9a43      	SBI  0x8,3
00007d 9a45      	SBI  0x8,5
00007e 9a5c      	SBI  0xB,4
00007f 9a5b      	SBI  0xB,3
000080 9a59      	SBI  0xB,1
000081 c057      	RJMP _0x5
                 ; 0000 0028 case 4:
                 _0x23:
000082 30e4      	CPI  R30,LOW(0x4)
000083 e0a0      	LDI  R26,HIGH(0x4)
000084 07fa      	CPC  R31,R26
000085 f431      	BRNE _0x2E
                 ; 0000 0029 {PORTD=0x00; PORTC=0x00; PORTC.4=1; PORTC.5=1; PORTD.4=1; PORTD.3=1;}  break;
000086 d0ca      	RCALL SUBOPT_0x1
000087 9a44      	SBI  0x8,4
000088 9a45      	SBI  0x8,5
000089 9a5c      	SBI  0xB,4
00008a 9a5b      	SBI  0xB,3
00008b c04d      	RJMP _0x5
                 ; 0000 002A case 5:
                 _0x2E:
00008c 30e5      	CPI  R30,LOW(0x5)
00008d e0a0      	LDI  R26,HIGH(0x5)
00008e 07fa      	CPC  R31,R26
00008f f431      	BRNE _0x37
                 ; 0000 002B {PORTD=0x00; PORTC=0x00; PORTC.3=1; PORTC.4=1; PORTD.4=1; PORTD.3=1; PORTD.1=1;}  break;
000090 d0c0      	RCALL SUBOPT_0x1
000091 d0c6      	RCALL SUBOPT_0x3
000092 9a5c      	SBI  0xB,4
000093 9a5b      	SBI  0xB,3
000094 9a59      	SBI  0xB,1
000095 c043      	RJMP _0x5
                 ; 0000 002C case 6:
                 _0x37:
000096 30e6      	CPI  R30,LOW(0x6)
000097 e0a0      	LDI  R26,HIGH(0x6)
000098 07fa      	CPC  R31,R26
000099 f431      	BRNE _0x42
                 ; 0000 002D {PORTD=0x00; PORTC=0x00; PORTC.3=1; PORTC.4=1; PORTD.4=1; PORTD.0=1; PORTD.1=1; PORTD.3=1;}  break;
00009a d0b6      	RCALL SUBOPT_0x1
00009b d0bc      	RCALL SUBOPT_0x3
00009c 9a5c      	SBI  0xB,4
00009d d0b7      	RCALL SUBOPT_0x2
00009e 9a5b      	SBI  0xB,3
00009f c039      	RJMP _0x5
                 ; 0000 002E case 7:
                 _0x42:
0000a0 30e7      	CPI  R30,LOW(0x7)
0000a1 e0a0      	LDI  R26,HIGH(0x7)
0000a2 07fa      	CPC  R31,R26
0000a3 f429      	BRNE _0x4F
                 ; 0000 002F {PORTD=0x00; PORTC=0x00; PORTC.3=1; PORTC.5=1; PORTD.3=1;}  break;
0000a4 d0ac      	RCALL SUBOPT_0x1
0000a5 9a43      	SBI  0x8,3
0000a6 9a45      	SBI  0x8,5
0000a7 9a5b      	SBI  0xB,3
0000a8 c030      	RJMP _0x5
                 ; 0000 0030 case 8:
                 _0x4F:
0000a9 30e8      	CPI  R30,LOW(0x8)
0000aa e0a0      	LDI  R26,HIGH(0x8)
0000ab 07fa      	CPC  R31,R26
0000ac f439      	BRNE _0x56
                 ; 0000 0031 {PORTD=0x00; PORTC=0x00; PORTD.0=1; PORTD.1=1; PORTD.3=1; PORTD.4=1; PORTC.3=1; PORTC.4=1; PORTC.5=1;} break;
0000ad d0a3      	RCALL SUBOPT_0x1
0000ae d0a6      	RCALL SUBOPT_0x2
0000af 9a5b      	SBI  0xB,3
0000b0 9a5c      	SBI  0xB,4
0000b1 d0a6      	RCALL SUBOPT_0x3
0000b2 9a45      	SBI  0x8,5
0000b3 c025      	RJMP _0x5
                 ; 0000 0032 case 9:
                 _0x56:
0000b4 30e9      	CPI  R30,LOW(0x9)
0000b5 e0a0      	LDI  R26,HIGH(0x9)
0000b6 07fa      	CPC  R31,R26
0000b7 f439      	BRNE _0x65
                 ; 0000 0033 {PORTD=0x00; PORTC=0x00; PORTD.1=1; PORTD.3=1; PORTD.4=1; PORTC.3=1; PORTC.4=1; PORTC.5=1;} break;
0000b8 d098      	RCALL SUBOPT_0x1
0000b9 9a59      	SBI  0xB,1
0000ba 9a5b      	SBI  0xB,3
0000bb 9a5c      	SBI  0xB,4
0000bc d09b      	RCALL SUBOPT_0x3
0000bd 9a45      	SBI  0x8,5
0000be c01a      	RJMP _0x5
                 ; 0000 0034 case 99:
                 _0x65:
0000bf 36e3      	CPI  R30,LOW(0x63)
0000c0 e0a0      	LDI  R26,HIGH(0x63)
0000c1 07fa      	CPC  R31,R26
0000c2 f4b1      	BRNE _0x5
                 ; 0000 0035 {PORTD=0x00; PORTC=0x00;
0000c3 d08d      	RCALL SUBOPT_0x1
                 ; 0000 0036 PORTD.1=1; delay_ms(d);
0000c4 d096      	RCALL SUBOPT_0x4
                 ; 0000 0037 PORTD.0=1; delay_ms(d);PORTD.1=0;
0000c5 9a58      	SBI  0xB,0
0000c6 d098      	RCALL SUBOPT_0x5
0000c7 9859      	CBI  0xB,1
                 ; 0000 0038 PORTC.4=1; delay_ms(d);PORTD.0=0;
0000c8 9a44      	SBI  0x8,4
0000c9 d095      	RCALL SUBOPT_0x5
0000ca 9858      	CBI  0xB,0
                 ; 0000 0039 PORTC.3=1; delay_ms(d);PORTC.4=0;
0000cb 9a43      	SBI  0x8,3
0000cc d092      	RCALL SUBOPT_0x5
0000cd 9844      	CBI  0x8,4
                 ; 0000 003A PORTC.5=1; delay_ms(d);PORTC.3=0;
0000ce 9a45      	SBI  0x8,5
0000cf d08f      	RCALL SUBOPT_0x5
0000d0 9843      	CBI  0x8,3
                 ; 0000 003B PORTD.3=1; delay_ms(d);PORTC.5=0;
0000d1 9a5b      	SBI  0xB,3
0000d2 d08c      	RCALL SUBOPT_0x5
0000d3 9845      	CBI  0x8,5
                 ; 0000 003C PORTD.1=1; delay_ms(d);PORTD.3=0; PORTD.1=0;
0000d4 d086      	RCALL SUBOPT_0x4
0000d5 985b      	CBI  0xB,3
0000d6 9859      	CBI  0xB,1
                 ; 0000 003D cnt=0;
0000d7 2433      	CLR  R3
0000d8 2444      	CLR  R4
                 ; 0000 003E } break;
                 ; 0000 003F }
                 _0x5:
                 ; 0000 0040 
                 ; 0000 0041 }
0000d9 d0a3      	RCALL __LOADLOCR2
0000da 9624      	ADIW R28,4
0000db 9508      	RET
                 ;
                 ;
                 ;void main(void)
                 ; 0000 0045 {
                 _main:
                 ; 0000 0046 // Declare your local variables here
                 ; 0000 0047 unsigned char normal;
                 ; 0000 0048 // Crystal Oscillator division factor: 1
                 ; 0000 0049 #pragma optsize-
                 ; 0000 004A CLKPR=0x80;
                 ;	normal -> R17
0000dc e8e0      	LDI  R30,LOW(128)
0000dd 93e0 0061 	STS  97,R30
                 ; 0000 004B CLKPR=0x00;
0000df e0e0      	LDI  R30,LOW(0)
0000e0 93e0 0061 	STS  97,R30
                 ; 0000 004C #ifdef _OPTIMIZE_SIZE_
                 ; 0000 004D #pragma optsize+
                 ; 0000 004E #endif
                 ; 0000 004F 
                 ; 0000 0050 // Input/Output Ports initialization
                 ; 0000 0051 // Port B initialization
                 ; 0000 0052 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0053 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0054 PORTB=0xFF;
0000e2 efef      	LDI  R30,LOW(255)
0000e3 b9e5      	OUT  0x5,R30
                 ; 0000 0055 DDRB=0x00;
0000e4 e0e0      	LDI  R30,LOW(0)
0000e5 b9e4      	OUT  0x4,R30
                 ; 0000 0056 
                 ; 0000 0057 // Port C initialization
                 ; 0000 0058 // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0059 // State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 005A PORTC=0x00;
0000e6 b9e8      	OUT  0x8,R30
                 ; 0000 005B DDRC=0xFF;
0000e7 efef      	LDI  R30,LOW(255)
0000e8 b9e7      	OUT  0x7,R30
                 ; 0000 005C 
                 ; 0000 005D // Port D initialization
                 ; 0000 005E // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 005F // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0060 PORTD=0x00;
0000e9 e0e0      	LDI  R30,LOW(0)
0000ea b9eb      	OUT  0xB,R30
                 ; 0000 0061 DDRD=0xFF;
0000eb efef      	LDI  R30,LOW(255)
0000ec b9ea      	OUT  0xA,R30
                 ; 0000 0062 
                 ; 0000 0063 // Timer/Counter 0 initialization
                 ; 0000 0064 // Clock source: System Clock
                 ; 0000 0065 // Clock value: Timer 0 Stopped
                 ; 0000 0066 // Mode: Normal top=0xFF
                 ; 0000 0067 // OC0A output: Disconnected
                 ; 0000 0068 // OC0B output: Disconnected
                 ; 0000 0069 TCCR0A=0x00;
0000ed e0e0      	LDI  R30,LOW(0)
0000ee bde4      	OUT  0x24,R30
                 ; 0000 006A TCCR0B=0x00;
0000ef bde5      	OUT  0x25,R30
                 ; 0000 006B TCNT0=0x00;
0000f0 bde6      	OUT  0x26,R30
                 ; 0000 006C OCR0A=0x00;
0000f1 bde7      	OUT  0x27,R30
                 ; 0000 006D OCR0B=0x00;
0000f2 bde8      	OUT  0x28,R30
                 ; 0000 006E 
                 ; 0000 006F // Timer/Counter 1 initialization
                 ; 0000 0070 // Clock source: System Clock
                 ; 0000 0071 // Clock value: Timer1 Stopped
                 ; 0000 0072 // Mode: Normal top=0xFFFF
                 ; 0000 0073 // OC1A output: Discon.
                 ; 0000 0074 // OC1B output: Discon.
                 ; 0000 0075 // Noise Canceler: Off
                 ; 0000 0076 // Input Capture on Falling Edge
                 ; 0000 0077 // Timer1 Overflow Interrupt: Off
                 ; 0000 0078 // Input Capture Interrupt: Off
                 ; 0000 0079 // Compare A Match Interrupt: Off
                 ; 0000 007A // Compare B Match Interrupt: Off
                 ; 0000 007B TCCR1A=0x00;
0000f3 93e0 0080 	STS  128,R30
                 ; 0000 007C TCCR1B=0x00;
0000f5 93e0 0081 	STS  129,R30
                 ; 0000 007D TCNT1H=0x00;
0000f7 93e0 0085 	STS  133,R30
                 ; 0000 007E TCNT1L=0x00;
0000f9 93e0 0084 	STS  132,R30
                 ; 0000 007F ICR1H=0x00;
0000fb 93e0 0087 	STS  135,R30
                 ; 0000 0080 ICR1L=0x00;
0000fd 93e0 0086 	STS  134,R30
                 ; 0000 0081 OCR1AH=0x00;
0000ff 93e0 0089 	STS  137,R30
                 ; 0000 0082 OCR1AL=0x00;
000101 93e0 0088 	STS  136,R30
                 ; 0000 0083 OCR1BH=0x00;
000103 93e0 008b 	STS  139,R30
                 ; 0000 0084 OCR1BL=0x00;
000105 93e0 008a 	STS  138,R30
                 ; 0000 0085 
                 ; 0000 0086 // Timer/Counter 2 initialization
                 ; 0000 0087 // Clock source: System Clock
                 ; 0000 0088 // Clock value: Timer2 Stopped
                 ; 0000 0089 // Mode: Normal top=0xFF
                 ; 0000 008A // OC2A output: Disconnected
                 ; 0000 008B // OC2B output: Disconnected
                 ; 0000 008C ASSR=0x00;
000107 93e0 00b6 	STS  182,R30
                 ; 0000 008D TCCR2A=0x00;
000109 93e0 00b0 	STS  176,R30
                 ; 0000 008E TCCR2B=0x00;
00010b 93e0 00b1 	STS  177,R30
                 ; 0000 008F TCNT2=0x00;
00010d 93e0 00b2 	STS  178,R30
                 ; 0000 0090 OCR2A=0x00;
00010f 93e0 00b3 	STS  179,R30
                 ; 0000 0091 OCR2B=0x00;
000111 93e0 00b4 	STS  180,R30
                 ; 0000 0092 
                 ; 0000 0093 // External Interrupt(s) initialization
                 ; 0000 0094 // INT0: Off
                 ; 0000 0095 // INT1: Off
                 ; 0000 0096 // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 0097 // Interrupt on any change on pins PCINT8-14: Off
                 ; 0000 0098 // Interrupt on any change on pins PCINT16-23: Off
                 ; 0000 0099 EICRA=0x00;
000113 93e0 0069 	STS  105,R30
                 ; 0000 009A EIMSK=0x00;
000115 bbed      	OUT  0x1D,R30
                 ; 0000 009B PCICR=0x00;
000116 93e0 0068 	STS  104,R30
                 ; 0000 009C 
                 ; 0000 009D // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 009E TIMSK0=0x00;
000118 93e0 006e 	STS  110,R30
                 ; 0000 009F 
                 ; 0000 00A0 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 00A1 TIMSK1=0x00;
00011a 93e0 006f 	STS  111,R30
                 ; 0000 00A2 
                 ; 0000 00A3 // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 00A4 TIMSK2=0x00;
00011c 93e0 0070 	STS  112,R30
                 ; 0000 00A5 
                 ; 0000 00A6 // USART initialization
                 ; 0000 00A7 // USART disabled
                 ; 0000 00A8 UCSR0B=0x00;
00011e 93e0 00c1 	STS  193,R30
                 ; 0000 00A9 
                 ; 0000 00AA // Analog Comparator initialization
                 ; 0000 00AB // Analog Comparator: Off
                 ; 0000 00AC // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00AD ACSR=0x80;
000120 e8e0      	LDI  R30,LOW(128)
000121 bfe0      	OUT  0x30,R30
                 ; 0000 00AE ADCSRB=0x00;
000122 e0e0      	LDI  R30,LOW(0)
000123 93e0 007b 	STS  123,R30
                 ; 0000 00AF DIDR1=0x00;
000125 93e0 007f 	STS  127,R30
                 ; 0000 00B0 
                 ; 0000 00B1 // ADC initialization
                 ; 0000 00B2 // ADC disabled
                 ; 0000 00B3 ADCSRA=0x00;
000127 93e0 007a 	STS  122,R30
                 ; 0000 00B4 
                 ; 0000 00B5 // SPI initialization
                 ; 0000 00B6 // SPI disabled
                 ; 0000 00B7 SPCR=0x00;
000129 bdec      	OUT  0x2C,R30
                 ; 0000 00B8 
                 ; 0000 00B9 // TWI initialization
                 ; 0000 00BA // TWI disabled
                 ; 0000 00BB TWCR=0x00;
00012a 93e0 00bc 	STS  188,R30
                 ; 0000 00BC display(0);
00012c e0e0      	LDI  R30,LOW(0)
00012d e0f0      	LDI  R31,HIGH(0)
00012e d01f      	RCALL SUBOPT_0x0
00012f df24      	RCALL _display
                 ; 0000 00BD normal=PINB.1;
000130 d031      	RCALL SUBOPT_0x6
000131 2f1e      	MOV  R17,R30
                 ; 0000 00BE while (1)
                 _0x8F:
                 ; 0000 00BF     {
                 ; 0000 00C0     while(normal==PINB.1)
                 _0x92:
000132 d02f      	RCALL SUBOPT_0x6
000133 d032      	RCALL SUBOPT_0x7
000134 f3e9      	BREQ _0x92
                 ; 0000 00C1     {}
                 ; 0000 00C2     while(normal!=PINB.1)
                 _0x95:
000135 d02c      	RCALL SUBOPT_0x6
000136 d02f      	RCALL SUBOPT_0x7
000137 f7e9      	BRNE _0x95
                 ; 0000 00C3     {}
                 ; 0000 00C4 
                 ; 0000 00C5             if(cnt<10)
000138 e0ea      	LDI  R30,LOW(10)
000139 e0f0      	LDI  R31,HIGH(10)
00013a 163e      	CP   R3,R30
00013b 064f      	CPC  R4,R31
00013c f41c      	BRGE _0x98
                 ; 0000 00C6             {
                 ; 0000 00C7             display(cnt);
00013d 924a      	ST   -Y,R4
00013e 923a      	ST   -Y,R3
00013f c007      	RJMP _0x9B
                 ; 0000 00C8             cnt++;
                 ; 0000 00C9             }
                 ; 0000 00CA             else
                 _0x98:
                 ; 0000 00CB             {
                 ; 0000 00CC             display(99);
000140 e6e3      	LDI  R30,LOW(99)
000141 e0f0      	LDI  R31,HIGH(99)
000142 d00b      	RCALL SUBOPT_0x0
000143 df10      	RCALL _display
                 ; 0000 00CD             display(0);
000144 e0e0      	LDI  R30,LOW(0)
000145 e0f0      	LDI  R31,HIGH(0)
000146 d007      	RCALL SUBOPT_0x0
                 _0x9B:
000147 df0c      	RCALL _display
                 ; 0000 00CE             cnt++;
000148 e0e1      	LDI  R30,LOW(1)
000149 e0f0      	LDI  R31,HIGH(1)
                +
00014a 0e3e     +ADD R3 , R30
00014b 1e4f     +ADC R4 , R31
                 	__ADDWRR 3,4,30,31
                 ; 0000 00CF             }
                 ; 0000 00D0     }
00014c cfe5      	RJMP _0x8F
                 ; 0000 00D1 }
                 _0x9A:
00014d cfff      	RJMP _0x9A
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
00014e 93fa      	ST   -Y,R31
00014f 93ea      	ST   -Y,R30
000150 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 11 TIMES, CODE SIZE REDUCTION:28 WORDS
                 SUBOPT_0x1:
000151 e0e0      	LDI  R30,LOW(0)
000152 b9eb      	OUT  0xB,R30
000153 b9e8      	OUT  0x8,R30
000154 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
000155 9a58      	SBI  0xB,0
000156 9a59      	SBI  0xB,1
000157 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x3:
000158 9a43      	SBI  0x8,3
000159 9a44      	SBI  0x8,4
00015a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
00015b 9a59      	SBI  0xB,1
00015c 931a      	ST   -Y,R17
00015d 930a      	ST   -Y,R16
00015e c00f      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x5:
00015f 931a      	ST   -Y,R17
000160 930a      	ST   -Y,R16
000161 c00c      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x6:
000162 e0e0      	LDI  R30,0
000163 9919      	SBIC 0x3,1
000164 e0e1      	LDI  R30,1
000165 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x7:
000166 2fa1      	MOV  R26,R17
000167 e0b0      	LDI  R27,0
000168 e0f0      	LDI  R31,0
000169 fde7      	SBRC R30,7
00016a efff      	SER  R31
00016b 17ea      	CP   R30,R26
00016c 07fb      	CPC  R31,R27
00016d 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
00016e 91e9      	ld   r30,y+
00016f 91f9      	ld   r31,y+
000170 9630      	adiw r30,0
000171 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000172 ed80     +LDI R24 , LOW ( 0x7D0 )
000173 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000174 9701     +SBIW R24 , 1
000175 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000176 95a8      	wdr
000177 9731      	sbiw r30,1
000178 f7c9      	brne __delay_ms0
                 __delay_ms1:
000179 9508      	ret
                 
                 __SAVELOCR2:
00017a 931a      	ST   -Y,R17
00017b 930a      	ST   -Y,R16
00017c 9508      	RET
                 
                 __LOADLOCR2:
00017d 8119      	LDD  R17,Y+1
00017e 8108      	LD   R16,Y
00017f 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega48PA register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   4 r4 :   4 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   5 r17:   7 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   3 r26:  28 r27:   5 r28:   2 r29:   1 r30: 100 r31:  27 
x  :   3 y  :  16 z  :   7 
Registers used: 18 out of 35 (51.4%)

ATmega48PA instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   1 
adiw  :   2 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   3 
brge  :   1 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  17 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   7 
cbr   :   1 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   4 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   2 
cpc   :  12 cpi   :  10 cpse  :   0 dec   :   1 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   1 
inc   :   0 ld    :   3 ldd   :   3 ldi   :  55 lds   :   0 lpm   :   7 
lsl   :   0 lsr   :   0 mov   :   2 movw  :   3 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  22 
pop   :   0 push  :   0 rcall :  42 ret   :  10 reti  :   0 rjmp  :  43 
rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 sbi   :  41 sbic  :   1 
sbis  :   0 sbiw  :   6 sbr   :   0 sbrc  :   1 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   0 sen   :   0 ser   :   1 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  13 std   :   0 
sts   :  30 sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   2 

Instructions used: 33 out of 114 (28.9%)

ATmega48PA memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000300    758     10    768    4096  18.8%
[.dseg] 0x000100 0x000180      0      0      0     767   0.0%
[.eseg] 0x000000 0x000000      0      0      0     256   0.0%

Assembly complete, 0 errors, 1 warnings
