

================================================================
== Vitis HLS Report for 'equalizer'
================================================================
* Date:           Wed Apr 24 14:59:17 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution10 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_428  |equalizer_Pipeline_Shift_Accumulate_Loop  |      110|      110|  1.100 us|  1.100 us|  110|  110|       no|
        |grp_equalizer_Pipeline_VITIS_LOOP_53_1_fu_438        |equalizer_Pipeline_VITIS_LOOP_53_1        |      115|      115|  1.150 us|  1.150 us|  115|  115|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Running_Loop      |        ?|        ?|  2 ~ 1150|          -|          -|     ?|        no|
        | + Coef_Clear_Loop  |      792|      792|         8|          -|          -|    99|        no|
        | + Coef_Read_Loop   |      354|      354|       118|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    203|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|    1752|   2138|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    808|    -|
|Register         |        -|    -|     506|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    3|    2258|   3149|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    1|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                      |control_s_axi                             |        0|   0|  100|   168|    0|
    |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_428  |equalizer_Pipeline_Shift_Accumulate_Loop  |        0|   0|  358|   267|    0|
    |grp_equalizer_Pipeline_VITIS_LOOP_53_1_fu_438        |equalizer_Pipeline_VITIS_LOOP_53_1        |        0|   0|  411|   335|    0|
    |gmem_m_axi_U                                         |gmem_m_axi                                |        0|   0|  718|  1318|    0|
    |mul_32s_32s_32_2_1_U18                               |mul_32s_32s_32_2_1                        |        0|   3|  165|    50|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+
    |Total                                                |                                          |        0|   3| 1752|  2138|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |coefs_2_U           |coefs_2_RAM_AUTO_1R1W           |        1|  0|   0|    0|    99|   32|     1|         3168|
    |signal_shift_reg_U  |signal_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        2|  0|   0|    0|   198|   64|     2|         6336|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |accumulate_fu_562_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln44_fu_651_p2                |         +|   0|  0|  15|           8|           2|
    |add_ln45_fu_626_p2                |         +|   0|  0|  71|          64|          64|
    |j_1_fu_663_p2                     |         +|   0|  0|  10|           2|           1|
    |icmp_ln36_fu_536_p2               |      icmp|   0|  0|  18|          32|          16|
    |icmp_ln49_fu_657_p2               |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln68_fu_669_p2               |      icmp|   0|  0|  18|          32|          16|
    |ap_block_state15                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state27                  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op122_write_state15  |        or|   0|  0|   2|           1|           1|
    |select_ln18_1_fu_675_p3           |    select|   0|  0|  13|           1|          13|
    |select_ln18_fu_542_p3             |    select|   0|  0|   5|           1|           5|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 203|         177|         154|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  125|         28|    1|         28|
    |ap_phi_mux_tmp_data_V_4_phi_fu_372_p8  |    9|          2|   32|         64|
    |ap_phi_mux_tmp_dest_V_1_phi_fu_292_p8  |    9|          2|    1|          2|
    |ap_phi_mux_tmp_id_V_1_phi_fu_308_p8    |    9|          2|    1|          2|
    |ap_phi_mux_tmp_keep_V_1_phi_fu_356_p8  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_strb_V_1_phi_fu_340_p8  |    9|          2|    4|          8|
    |ap_phi_mux_tmp_user_V_1_phi_fu_324_p8  |    9|          2|    1|          2|
    |coef_scale_reg_406                     |    9|          2|   32|         64|
    |coefs_2_address0                       |   14|          3|    7|         21|
    |coefs_2_ce0                            |   14|          3|    1|          3|
    |coefs_2_ce1                            |    9|          2|    1|          2|
    |coefs_2_d0                             |   14|          3|   32|         96|
    |coefs_2_we0                            |   14|          3|    1|          3|
    |gmem_ARADDR                            |   20|          4|   64|        256|
    |gmem_ARLEN                             |   20|          4|   32|        128|
    |gmem_ARVALID                           |   20|          4|    1|          4|
    |gmem_AWADDR                            |   14|          3|   64|        192|
    |gmem_AWLEN                             |   14|          3|   32|         96|
    |gmem_AWVALID                           |   14|          3|    1|          3|
    |gmem_BREADY                            |   14|          3|    1|          3|
    |gmem_RREADY                            |   20|          4|    1|          4|
    |gmem_WDATA                             |   14|          3|   32|         96|
    |gmem_WSTRB                             |   14|          3|    4|         12|
    |gmem_WVALID                            |   14|          3|    1|          3|
    |gmem_blk_n_AR                          |    9|          2|    1|          2|
    |gmem_blk_n_AW                          |    9|          2|    1|          2|
    |gmem_blk_n_B                           |    9|          2|    1|          2|
    |gmem_blk_n_R                           |    9|          2|    1|          2|
    |gmem_blk_n_W                           |    9|          2|    1|          2|
    |grp_fu_555_ce                          |   14|          3|    1|          3|
    |grp_fu_555_p0                          |   20|          4|   32|        128|
    |grp_fu_555_p1                          |   20|          4|   32|        128|
    |i_reg_384                              |    9|          2|    8|         16|
    |input_r_TDATA_blk_n                    |    9|          2|    1|          2|
    |input_r_TREADY_int_regslice            |   14|          3|    1|          3|
    |j_reg_395                              |    9|          2|    2|          4|
    |output_r_TDATA_blk_n                   |    9|          2|    1|          2|
    |output_r_TDATA_int_regslice            |   14|          3|   32|         96|
    |output_r_TDEST_int_regslice            |   14|          3|    1|          3|
    |output_r_TID_int_regslice              |   14|          3|    1|          3|
    |output_r_TKEEP_int_regslice            |   14|          3|    4|         12|
    |output_r_TLAST_int_regslice            |   14|          3|    1|          3|
    |output_r_TSTRB_int_regslice            |   14|          3|    4|         12|
    |output_r_TUSER_int_regslice            |   14|          3|    1|          3|
    |signal_shift_reg_address0              |   14|          3|    7|         21|
    |signal_shift_reg_ce0                   |   14|          3|    1|          3|
    |signal_shift_reg_d0                    |   14|          3|   32|         96|
    |signal_shift_reg_we0                   |   14|          3|    1|          3|
    |state_fu_178                           |   20|          4|    3|         12|
    |tmp_data_V_4_reg_368                   |    9|          2|   32|         64|
    |tmp_dest_V_1_reg_288                   |    9|          2|    1|          2|
    |tmp_id_V_1_reg_304                     |    9|          2|    1|          2|
    |tmp_keep_V_1_reg_352                   |    9|          2|    4|          8|
    |tmp_strb_V_1_reg_336                   |    9|          2|    4|          8|
    |tmp_user_V_1_reg_320                   |    9|          2|    1|          2|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  808|        174|  565|       1749|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |accumulate_reg_831                                                |  32|   0|   32|          0|
    |add_ln44_reg_847                                                  |   8|   0|    8|          0|
    |ap_CS_fsm                                                         |  27|   0|   27|          0|
    |coef_scale_reg_406                                                |  32|   0|   32|          0|
    |coefs_read_reg_733                                                |  64|   0|   64|          0|
    |gmem_addr_1_reg_841                                               |  64|   0|   64|          0|
    |gmem_addr_read_reg_821                                            |  32|   0|   32|          0|
    |gmem_addr_reg_746                                                 |  64|   0|   64|          0|
    |grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_428_ap_start_reg  |   1|   0|    1|          0|
    |grp_equalizer_Pipeline_VITIS_LOOP_53_1_fu_438_ap_start_reg        |   1|   0|    1|          0|
    |i_reg_384                                                         |   8|   0|    8|          0|
    |j_1_reg_855                                                       |   2|   0|    2|          0|
    |j_reg_395                                                         |   2|   0|    2|          0|
    |mul_ln86_reg_826                                                  |  32|   0|   32|          0|
    |p_4_0_0_0134_phi_reg_416                                          |   1|   0|    1|          0|
    |state_1_reg_770                                                   |   3|   0|   32|         29|
    |state_fu_178                                                      |   3|   0|   32|         29|
    |tmp_data_V_4_reg_368                                              |  32|   0|   32|          0|
    |tmp_data_V_reg_774                                                |  32|   0|   32|          0|
    |tmp_dest_V_1_reg_288                                              |   1|   0|    1|          0|
    |tmp_dest_V_reg_814                                                |   1|   0|    1|          0|
    |tmp_id_V_1_reg_304                                                |   1|   0|    1|          0|
    |tmp_id_V_reg_807                                                  |   1|   0|    1|          0|
    |tmp_keep_V_1_reg_352                                              |   4|   0|    4|          0|
    |tmp_keep_V_reg_781                                                |   4|   0|    4|          0|
    |tmp_last_V_reg_802                                                |   1|   0|    1|          0|
    |tmp_out_data_V_fu_154                                             |  32|   0|   32|          0|
    |tmp_out_dest_V_fu_174                                             |   1|   0|    1|          0|
    |tmp_out_id_V_fu_170                                               |   1|   0|    1|          0|
    |tmp_out_keep_V_fu_158                                             |   4|   0|    4|          0|
    |tmp_out_strb_V_fu_162                                             |   4|   0|    4|          0|
    |tmp_out_user_V_fu_166                                             |   1|   0|    1|          0|
    |tmp_strb_V_1_reg_336                                              |   4|   0|    4|          0|
    |tmp_strb_V_reg_788                                                |   4|   0|    4|          0|
    |tmp_user_V_1_reg_320                                              |   1|   0|    1|          0|
    |tmp_user_V_reg_795                                                |   1|   0|    1|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 506|   0|  564|         58|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          equalizer|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|               gmem|       pointer|
|output_r_TDATA         |  out|   32|          axis|  output_r_V_data_V|       pointer|
|output_r_TVALID        |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TREADY        |   in|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TDEST         |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TKEEP         |  out|    4|          axis|  output_r_V_keep_V|       pointer|
|output_r_TSTRB         |  out|    4|          axis|  output_r_V_strb_V|       pointer|
|output_r_TUSER         |  out|    1|          axis|  output_r_V_user_V|       pointer|
|output_r_TLAST         |  out|    1|          axis|  output_r_V_last_V|       pointer|
|output_r_TID           |  out|    1|          axis|    output_r_V_id_V|       pointer|
|input_r_TDATA          |   in|   32|          axis|   input_r_V_data_V|       pointer|
|input_r_TVALID         |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TREADY         |  out|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TDEST          |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TKEEP          |   in|    4|          axis|   input_r_V_keep_V|       pointer|
|input_r_TSTRB          |   in|    4|          axis|   input_r_V_strb_V|       pointer|
|input_r_TUSER          |   in|    1|          axis|   input_r_V_user_V|       pointer|
|input_r_TLAST          |   in|    1|          axis|   input_r_V_last_V|       pointer|
|input_r_TID            |   in|    1|          axis|     input_r_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 15 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 27 2 
16 --> 17 24 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 16 
24 --> 25 15 
25 --> 26 
26 --> 24 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_out_data_V = alloca i32 1"   --->   Operation 28 'alloca' 'tmp_out_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_out_keep_V = alloca i32 1"   --->   Operation 29 'alloca' 'tmp_out_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_out_strb_V = alloca i32 1"   --->   Operation 30 'alloca' 'tmp_out_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_out_user_V = alloca i32 1"   --->   Operation 31 'alloca' 'tmp_out_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_out_id_V = alloca i32 1"   --->   Operation 32 'alloca' 'tmp_out_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_out_dest_V = alloca i32 1"   --->   Operation 33 'alloca' 'tmp_out_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%state = alloca i32 1"   --->   Operation 34 'alloca' 'state' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%coefs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coefs"   --->   Operation 35 'read' 'coefs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%accumulate_loc = alloca i64 1"   --->   Operation 36 'alloca' 'accumulate_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [equalizer.cpp:4]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln4 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [equalizer.cpp:4]   --->   Operation 38 'specinterface' 'specinterface_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r_V_data_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_keep_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_r_V_strb_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_user_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_last_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_id_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_r_V_dest_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coefs, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r_V_data_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_keep_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_r_V_strb_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_user_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_last_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_id_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_r_V_dest_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (3.25ns)   --->   "%coefs_2 = alloca i64 1" [equalizer.cpp:22]   --->   Operation 59 'alloca' 'coefs_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coefs_read, i32 2, i32 63" [equalizer.cpp:86]   --->   Operation 60 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i62 %trunc_ln" [equalizer.cpp:86]   --->   Operation 61 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln86" [equalizer.cpp:86]   --->   Operation 62 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.82ns)   --->   "%store_ln29 = store i32 0, i32 %state" [equalizer.cpp:29]   --->   Operation 63 'store' 'store_ln29' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln29 = br void %while.body" [equalizer.cpp:29]   --->   Operation 64 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.48>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_out_data_V_1 = load i32 %tmp_out_data_V"   --->   Operation 65 'load' 'tmp_out_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_out_keep_V_1 = load i4 %tmp_out_keep_V"   --->   Operation 66 'load' 'tmp_out_keep_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_out_strb_V_1 = load i4 %tmp_out_strb_V"   --->   Operation 67 'load' 'tmp_out_strb_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_out_user_V_1 = load i1 %tmp_out_user_V"   --->   Operation 68 'load' 'tmp_out_user_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_out_id_V_1 = load i1 %tmp_out_id_V"   --->   Operation 69 'load' 'tmp_out_id_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_out_dest_V_1 = load i1 %tmp_out_dest_V"   --->   Operation 70 'load' 'tmp_out_dest_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%state_1 = load i32 %state"   --->   Operation 71 'load' 'state_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [equalizer.cpp:19]   --->   Operation 72 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 73 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i44 %empty"   --->   Operation 74 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue i44 %empty"   --->   Operation 75 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue i44 %empty"   --->   Operation 76 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue i44 %empty"   --->   Operation 77 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i44 %empty"   --->   Operation 78 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue i44 %empty"   --->   Operation 79 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue i44 %empty"   --->   Operation 80 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.95ns)   --->   "%switch_ln34 = switch i32 %state_1, void %sw.epilog, i32 0, void %sw.bb, i32 17, void %for.inc.preheader, i32 4096, void %for.inc62.preheader" [equalizer.cpp:34]   --->   Operation 81 'switch' 'switch_ln34' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 82 [2/2] (3.52ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 82 'call' 'call_ln0' <Predicate = (state_1 == 4096)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln44 = br void %for.inc" [equalizer.cpp:44]   --->   Operation 83 'br' 'br_ln44' <Predicate = (state_1 == 17)> <Delay = 1.58>
ST_2 : Operation 84 [1/1] (2.47ns)   --->   "%icmp_ln36 = icmp_eq  i32 %tmp_data_V, i32 48879" [equalizer.cpp:36]   --->   Operation 84 'icmp' 'icmp_ln36' <Predicate = (state_1 == 0)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.18ns)   --->   "%select_ln18 = select i1 %icmp_ln36, i32 17, i32 0" [equalizer.cpp:18]   --->   Operation 85 'select' 'select_ln18' <Predicate = (state_1 == 0)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln102 = br i1 %tmp_last_V, void %sw.bb.if.end85_crit_edge, void %while.end" [equalizer.cpp:102]   --->   Operation 86 'br' 'br_ln102' <Predicate = (state_1 == 0)> <Delay = 1.58>
ST_2 : Operation 87 [1/1] (1.82ns)   --->   "%store_ln102 = store i32 %select_ln18, i32 %state" [equalizer.cpp:102]   --->   Operation 87 'store' 'store_ln102' <Predicate = (state_1 == 0 & !tmp_last_V)> <Delay = 1.82>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln102 = br void %if.end85" [equalizer.cpp:102]   --->   Operation 88 'br' 'br_ln102' <Predicate = (state_1 == 0 & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.58ns)   --->   "%br_ln102 = br i1 %tmp_last_V, void %if.end85, void %while.end" [equalizer.cpp:102]   --->   Operation 89 'br' 'br_ln102' <Predicate = (state_1 != 0 & state_1 != 17 & state_1 != 4096)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln0 = call void @equalizer_Pipeline_Shift_Accumulate_Loop, i32 %gmem, i64 %coefs_read, i32 %accumulate_loc, i32 %signal_shift_reg"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 91 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:86]   --->   Operation 91 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln87 = store i32 %tmp_data_V, i32 0" [equalizer.cpp:87]   --->   Operation 92 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 93 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:86]   --->   Operation 93 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 94 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:86]   --->   Operation 94 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 95 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:86]   --->   Operation 95 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 96 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:86]   --->   Operation 96 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 97 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:86]   --->   Operation 97 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 98 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:86]   --->   Operation 98 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 99 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [equalizer.cpp:86]   --->   Operation 99 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 100 [2/2] (6.91ns)   --->   "%mul_ln86 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:86]   --->   Operation 100 'mul' 'mul_ln86' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 101 [1/2] (6.91ns)   --->   "%mul_ln86 = mul i32 %gmem_addr_read, i32 %tmp_data_V" [equalizer.cpp:86]   --->   Operation 101 'mul' 'mul_ln86' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.55>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%accumulate_loc_load = load i32 %accumulate_loc"   --->   Operation 102 'load' 'accumulate_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (2.55ns)   --->   "%accumulate = add i32 %mul_ln86, i32 %accumulate_loc_load" [equalizer.cpp:86]   --->   Operation 103 'add' 'accumulate' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 104 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 104 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 14> <Delay = 1.82>
ST_15 : Operation 105 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %accumulate, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V"   --->   Operation 105 'write' 'write_ln304' <Predicate = (state_1 == 4096)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 106 [1/1] (1.58ns)   --->   "%br_ln102 = br i1 %tmp_last_V, void %for.inc62.preheader.if.end85_crit_edge, void %while.end" [equalizer.cpp:102]   --->   Operation 106 'br' 'br_ln102' <Predicate = (state_1 == 4096)> <Delay = 1.58>
ST_15 : Operation 107 [1/1] (1.82ns)   --->   "%store_ln102 = store i32 4096, i32 %state" [equalizer.cpp:102]   --->   Operation 107 'store' 'store_ln102' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 1.82>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln102 = store i1 %tmp_dest_V, i1 %tmp_out_dest_V" [equalizer.cpp:102]   --->   Operation 108 'store' 'store_ln102' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln102 = store i1 %tmp_id_V, i1 %tmp_out_id_V" [equalizer.cpp:102]   --->   Operation 109 'store' 'store_ln102' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln102 = store i1 %tmp_user_V, i1 %tmp_out_user_V" [equalizer.cpp:102]   --->   Operation 110 'store' 'store_ln102' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln102 = store i4 %tmp_strb_V, i4 %tmp_out_strb_V" [equalizer.cpp:102]   --->   Operation 111 'store' 'store_ln102' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln102 = store i4 %tmp_keep_V, i4 %tmp_out_keep_V" [equalizer.cpp:102]   --->   Operation 112 'store' 'store_ln102' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln102 = store i32 %accumulate, i32 %tmp_out_data_V" [equalizer.cpp:102]   --->   Operation 113 'store' 'store_ln102' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln102 = br void %if.end85" [equalizer.cpp:102]   --->   Operation 114 'br' 'br_ln102' <Predicate = (state_1 == 4096 & !tmp_last_V)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln29 = br void %while.body" [equalizer.cpp:29]   --->   Operation 115 'br' 'br_ln29' <Predicate = (state_1 != 17 & !tmp_last_V) | (state_1 == 17 & !p_4_0_0_0134_phi)> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_dest_V_1 = phi i1 %tmp_out_dest_V_1, void %sw.bb, i1 %tmp_out_dest_V_1, void %for.end40, i1 %tmp_dest_V, void %for.inc62.preheader, i1 %tmp_out_dest_V_1, void %sw.epilog"   --->   Operation 116 'phi' 'tmp_dest_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & p_4_0_0_0134_phi)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_id_V_1 = phi i1 %tmp_out_id_V_1, void %sw.bb, i1 %tmp_out_id_V_1, void %for.end40, i1 %tmp_id_V, void %for.inc62.preheader, i1 %tmp_out_id_V_1, void %sw.epilog"   --->   Operation 117 'phi' 'tmp_id_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & p_4_0_0_0134_phi)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = phi i1 %tmp_out_user_V_1, void %sw.bb, i1 %tmp_out_user_V_1, void %for.end40, i1 %tmp_user_V, void %for.inc62.preheader, i1 %tmp_out_user_V_1, void %sw.epilog"   --->   Operation 118 'phi' 'tmp_user_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & p_4_0_0_0134_phi)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_strb_V_1 = phi i4 %tmp_out_strb_V_1, void %sw.bb, i4 %tmp_out_strb_V_1, void %for.end40, i4 %tmp_strb_V, void %for.inc62.preheader, i4 %tmp_out_strb_V_1, void %sw.epilog"   --->   Operation 119 'phi' 'tmp_strb_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & p_4_0_0_0134_phi)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = phi i4 %tmp_out_keep_V_1, void %sw.bb, i4 %tmp_out_keep_V_1, void %for.end40, i4 %tmp_keep_V, void %for.inc62.preheader, i4 %tmp_out_keep_V_1, void %sw.epilog"   --->   Operation 120 'phi' 'tmp_keep_V_1' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & p_4_0_0_0134_phi)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = phi i32 %tmp_out_data_V_1, void %sw.bb, i32 %tmp_out_data_V_1, void %for.end40, i32 %accumulate, void %for.inc62.preheader, i32 %tmp_out_data_V_1, void %sw.epilog"   --->   Operation 121 'phi' 'tmp_data_V_4' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & p_4_0_0_0134_phi)> <Delay = 0.00>
ST_15 : Operation 122 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_4, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 122 'write' 'write_ln304' <Predicate = (state_1 != 17 & tmp_last_V) | (state_1 == 17 & p_4_0_0_0134_phi)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 2> <Delay = 3.52>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%i = phi i8 %add_ln44, void %for.inc.split, i8 98, void %for.inc.preheader" [equalizer.cpp:44]   --->   Operation 123 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i8 %i" [equalizer.cpp:44]   --->   Operation 124 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i, i32 7" [equalizer.cpp:44]   --->   Operation 125 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 99, i64 99, i64 99"   --->   Operation 126 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %tmp, void %for.inc.split, void %VITIS_LOOP_53_1.preheader" [equalizer.cpp:44]   --->   Operation 127 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i8 %i" [equalizer.cpp:45]   --->   Operation 128 'trunc' 'trunc_ln45' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln45, i2 0" [equalizer.cpp:45]   --->   Operation 129 'bitconcatenate' 'shl_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i9 %shl_ln" [equalizer.cpp:45]   --->   Operation 130 'zext' 'zext_ln45' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (3.52ns)   --->   "%add_ln45 = add i64 %zext_ln45, i64 %coefs_read" [equalizer.cpp:45]   --->   Operation 131 'add' 'add_ln45' <Predicate = (!tmp)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln45, i32 2, i32 63" [equalizer.cpp:45]   --->   Operation 132 'partselect' 'trunc_ln1' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i62 %trunc_ln1" [equalizer.cpp:45]   --->   Operation 133 'sext' 'sext_ln45' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln45" [equalizer.cpp:45]   --->   Operation 134 'getelementptr' 'gmem_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%coefs_2_addr = getelementptr i32 %coefs_2, i64 0, i64 %zext_ln44" [equalizer.cpp:46]   --->   Operation 135 'getelementptr' 'coefs_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 0, i7 %coefs_2_addr" [equalizer.cpp:46]   --->   Operation 136 'store' 'store_ln46' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 99> <RAM>
ST_16 : Operation 137 [1/1] (1.91ns)   --->   "%add_ln44 = add i8 %i, i8 255" [equalizer.cpp:44]   --->   Operation 137 'add' 'add_ln44' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (1.58ns)   --->   "%br_ln49 = br void %VITIS_LOOP_53_1" [equalizer.cpp:49]   --->   Operation 138 'br' 'br_ln49' <Predicate = (tmp)> <Delay = 1.58>

State 17 <SV = 3> <Delay = 7.30>
ST_17 : Operation 139 [1/1] (7.30ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [equalizer.cpp:45]   --->   Operation 139 'writereq' 'gmem_addr_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 4> <Delay = 7.30>
ST_18 : Operation 140 [1/1] (7.30ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr_1, i32 0, i4 15" [equalizer.cpp:45]   --->   Operation 140 'write' 'write_ln45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 141 [5/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [equalizer.cpp:45]   --->   Operation 141 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 142 [4/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [equalizer.cpp:45]   --->   Operation 142 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 143 [3/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [equalizer.cpp:45]   --->   Operation 143 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 144 [2/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [equalizer.cpp:45]   --->   Operation 144 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 9> <Delay = 7.30>
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [equalizer.cpp:10]   --->   Operation 145 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [1/5] (7.30ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr_1" [equalizer.cpp:45]   --->   Operation 146 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc" [equalizer.cpp:44]   --->   Operation 147 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 24 <SV = 3> <Delay = 5.00>
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%j = phi i2 %j_1, void %VITIS_LOOP_53_1.split, i2 0, void %VITIS_LOOP_53_1.preheader"   --->   Operation 148 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%coef_scale = phi i32 %tmp_data_V_3, void %VITIS_LOOP_53_1.split, i32 %tmp_data_V, void %VITIS_LOOP_53_1.preheader"   --->   Operation 149 'phi' 'coef_scale' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 150 [1/1] (0.00ns)   --->   "%p_4_0_0_0134_phi = phi i1 %tmp_last_V_1, void %VITIS_LOOP_53_1.split, i1 0, void %VITIS_LOOP_53_1.preheader"   --->   Operation 150 'phi' 'p_4_0_0_0134_phi' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 151 [1/1] (0.95ns)   --->   "%icmp_ln49 = icmp_eq  i2 %j, i2 3" [equalizer.cpp:49]   --->   Operation 151 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 152 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (1.56ns)   --->   "%j_1 = add i2 %j, i2 1" [equalizer.cpp:49]   --->   Operation 153 'add' 'j_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %VITIS_LOOP_53_1.split, void %for.end40" [equalizer.cpp:49]   --->   Operation 154 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 155 'wait' 'empty_25' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_24 : Operation 156 [2/2] (3.52ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_53_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read, i32 %coefs_2"   --->   Operation 156 'call' 'call_ln283' <Predicate = (!icmp_ln49)> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 157 [1/1] (2.47ns)   --->   "%icmp_ln68 = icmp_eq  i32 %coef_scale, i32 43962" [equalizer.cpp:68]   --->   Operation 157 'icmp' 'icmp_ln68' <Predicate = (icmp_ln49)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 158 [1/1] (0.70ns)   --->   "%select_ln18_1 = select i1 %icmp_ln68, i32 4096, i32 17" [equalizer.cpp:18]   --->   Operation 158 'select' 'select_ln18_1' <Predicate = (icmp_ln49)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 159 [1/1] (1.58ns)   --->   "%br_ln102 = br i1 %p_4_0_0_0134_phi, void %for.end40.if.end85_crit_edge, void %while.end" [equalizer.cpp:102]   --->   Operation 159 'br' 'br_ln102' <Predicate = (icmp_ln49)> <Delay = 1.58>
ST_24 : Operation 160 [1/1] (1.82ns)   --->   "%store_ln102 = store i32 %select_ln18_1, i32 %state" [equalizer.cpp:102]   --->   Operation 160 'store' 'store_ln102' <Predicate = (icmp_ln49 & !p_4_0_0_0134_phi)> <Delay = 1.82>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln102 = br void %if.end85" [equalizer.cpp:102]   --->   Operation 161 'br' 'br_ln102' <Predicate = (icmp_ln49 & !p_4_0_0_0134_phi)> <Delay = 0.00>

State 25 <SV = 4> <Delay = 0.00>
ST_25 : Operation 162 [1/2] (0.00ns)   --->   "%call_ln283 = call void @equalizer_Pipeline_VITIS_LOOP_53_1, i32 %gmem, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V, i32 %coef_scale, i64 %coefs_read, i32 %coefs_2"   --->   Operation 162 'call' 'call_ln283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 5> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [equalizer.cpp:16]   --->   Operation 163 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%empty_26 = wait i32 @_ssdm_op_Wait"   --->   Operation 164 'wait' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (0.00ns)   --->   "%empty_27 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V"   --->   Operation 165 'read' 'empty_27' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i44 %empty_27"   --->   Operation 166 'extractvalue' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue i44 %empty_27"   --->   Operation 167 'extractvalue' 'tmp_last_V_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln49 = br void %VITIS_LOOP_53_1" [equalizer.cpp:49]   --->   Operation 168 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 27 <SV = 15> <Delay = 0.00>
ST_27 : Operation 169 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %output_r_V_data_V, i4 %output_r_V_keep_V, i4 %output_r_V_strb_V, i1 %output_r_V_user_V, i1 %output_r_V_last_V, i1 %output_r_V_id_V, i1 %output_r_V_dest_V, i32 %tmp_data_V_4, i4 %tmp_keep_V_1, i4 %tmp_strb_V_1, i1 %tmp_user_V_1, i1 1, i1 %tmp_id_V_1, i1 %tmp_dest_V_1"   --->   Operation 169 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln108 = ret" [equalizer.cpp:108]   --->   Operation 170 'ret' 'ret_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ signal_shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_out_data_V      (alloca           ) [ 0011111111111111111111111110]
tmp_out_keep_V      (alloca           ) [ 0011111111111111111111111110]
tmp_out_strb_V      (alloca           ) [ 0011111111111111111111111110]
tmp_out_user_V      (alloca           ) [ 0011111111111111111111111110]
tmp_out_id_V        (alloca           ) [ 0011111111111111111111111110]
tmp_out_dest_V      (alloca           ) [ 0011111111111111111111111110]
state               (alloca           ) [ 0111111111111111111111111110]
coefs_read          (read             ) [ 0011111111111111111111111110]
accumulate_loc      (alloca           ) [ 0011111111111111111111111110]
spectopmodule_ln4   (spectopmodule    ) [ 0000000000000000000000000000]
specinterface_ln4   (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000]
coefs_2             (alloca           ) [ 0011111111111111111111111110]
trunc_ln            (partselect       ) [ 0000000000000000000000000000]
sext_ln86           (sext             ) [ 0000000000000000000000000000]
gmem_addr           (getelementptr    ) [ 0011111111111111111111111110]
store_ln29          (store            ) [ 0000000000000000000000000000]
br_ln29             (br               ) [ 0000000000000000000000000000]
tmp_out_data_V_1    (load             ) [ 0011111111111111111111111110]
tmp_out_keep_V_1    (load             ) [ 0011111111111111111111111110]
tmp_out_strb_V_1    (load             ) [ 0011111111111111111111111110]
tmp_out_user_V_1    (load             ) [ 0011111111111111111111111110]
tmp_out_id_V_1      (load             ) [ 0011111111111111111111111110]
tmp_out_dest_V_1    (load             ) [ 0011111111111111111111111110]
state_1             (load             ) [ 0011111111111111111111111110]
specloopname_ln19   (specloopname     ) [ 0000000000000000000000000000]
empty               (read             ) [ 0000000000000000000000000000]
tmp_data_V          (extractvalue     ) [ 0001111111111100111111111110]
tmp_keep_V          (extractvalue     ) [ 0011111111111111111111111110]
tmp_strb_V          (extractvalue     ) [ 0011111111111111111111111110]
tmp_user_V          (extractvalue     ) [ 0011111111111111111111111110]
tmp_last_V          (extractvalue     ) [ 0011111111111111111111111110]
tmp_id_V            (extractvalue     ) [ 0011111111111111111111111110]
tmp_dest_V          (extractvalue     ) [ 0011111111111111111111111110]
switch_ln34         (switch           ) [ 0000000000000000000000000000]
br_ln44             (br               ) [ 0011111111111111111111111110]
icmp_ln36           (icmp             ) [ 0000000000000000000000000000]
select_ln18         (select           ) [ 0000000000000000000000000000]
br_ln102            (br               ) [ 0011111111111111111111111110]
store_ln102         (store            ) [ 0000000000000000000000000000]
br_ln102            (br               ) [ 0000000000000000000000000000]
br_ln102            (br               ) [ 0011111111111111111111111110]
call_ln0            (call             ) [ 0000000000000000000000000000]
store_ln87          (store            ) [ 0000000000000000000000000000]
gmem_load_1_req     (readreq          ) [ 0000000000000000000000000000]
gmem_addr_read      (read             ) [ 0000000000001100000000000000]
mul_ln86            (mul              ) [ 0000000000000010000000000000]
accumulate_loc_load (load             ) [ 0000000000000000000000000000]
accumulate          (add              ) [ 0010000000000001111111111110]
write_ln304         (write            ) [ 0000000000000000000000000000]
br_ln102            (br               ) [ 0000000000000000000000000000]
store_ln102         (store            ) [ 0000000000000000000000000000]
store_ln102         (store            ) [ 0000000000000000000000000000]
store_ln102         (store            ) [ 0000000000000000000000000000]
store_ln102         (store            ) [ 0000000000000000000000000000]
store_ln102         (store            ) [ 0000000000000000000000000000]
store_ln102         (store            ) [ 0000000000000000000000000000]
store_ln102         (store            ) [ 0000000000000000000000000000]
br_ln102            (br               ) [ 0000000000000000000000000000]
br_ln29             (br               ) [ 0000000000000000000000000000]
tmp_dest_V_1        (phi              ) [ 0001111111111111000000000001]
tmp_id_V_1          (phi              ) [ 0001111111111111000000000001]
tmp_user_V_1        (phi              ) [ 0001111111111111000000000001]
tmp_strb_V_1        (phi              ) [ 0001111111111111000000000001]
tmp_keep_V_1        (phi              ) [ 0001111111111111000000000001]
tmp_data_V_4        (phi              ) [ 0001111111111111000000000001]
i                   (phi              ) [ 0000000000000000100000000000]
zext_ln44           (zext             ) [ 0000000000000000000000000000]
tmp                 (bitselect        ) [ 0011111111111111111111111110]
empty_23            (speclooptripcount) [ 0000000000000000000000000000]
br_ln44             (br               ) [ 0000000000000000000000000000]
trunc_ln45          (trunc            ) [ 0000000000000000000000000000]
shl_ln              (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln45           (zext             ) [ 0000000000000000000000000000]
add_ln45            (add              ) [ 0000000000000000000000000000]
trunc_ln1           (partselect       ) [ 0000000000000000000000000000]
sext_ln45           (sext             ) [ 0000000000000000000000000000]
gmem_addr_1         (getelementptr    ) [ 0000000000000000011111110000]
coefs_2_addr        (getelementptr    ) [ 0000000000000000000000000000]
store_ln46          (store            ) [ 0000000000000000000000000000]
add_ln44            (add              ) [ 0011111111111111111111111110]
br_ln49             (br               ) [ 0011111111111111111111111110]
gmem_addr_1_req     (writereq         ) [ 0000000000000000000000000000]
write_ln45          (write            ) [ 0000000000000000000000000000]
specloopname_ln10   (specloopname     ) [ 0000000000000000000000000000]
gmem_addr_1_resp    (writeresp        ) [ 0000000000000000000000000000]
br_ln44             (br               ) [ 0011111111111111111111111110]
j                   (phi              ) [ 0000000000000000000000001000]
coef_scale          (phi              ) [ 0000000000000000000000001100]
p_4_0_0_0134_phi    (phi              ) [ 0011111111111111111111111110]
icmp_ln49           (icmp             ) [ 0011111111111111111111111110]
empty_24            (speclooptripcount) [ 0000000000000000000000000000]
j_1                 (add              ) [ 0011111111111111111111111110]
br_ln49             (br               ) [ 0000000000000000000000000000]
empty_25            (wait             ) [ 0000000000000000000000000000]
icmp_ln68           (icmp             ) [ 0000000000000000000000000000]
select_ln18_1       (select           ) [ 0000000000000000000000000000]
br_ln102            (br               ) [ 0011111111111111111111111110]
store_ln102         (store            ) [ 0000000000000000000000000000]
br_ln102            (br               ) [ 0000000000000000000000000000]
call_ln283          (call             ) [ 0000000000000000000000000000]
specloopname_ln16   (specloopname     ) [ 0000000000000000000000000000]
empty_26            (wait             ) [ 0000000000000000000000000000]
empty_27            (read             ) [ 0000000000000000000000000000]
tmp_data_V_3        (extractvalue     ) [ 0011111111111111111111111110]
tmp_last_V_1        (extractvalue     ) [ 0011111111111111111111111110]
br_ln49             (br               ) [ 0011111111111111111111111110]
write_ln304         (write            ) [ 0000000000000000000000000000]
ret_ln108           (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_r_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_r_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="coefs">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coefs"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_r_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_r_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_r_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_r_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_r_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_r_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_r_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="signal_shift_reg">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_Shift_Accumulate_Loop"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="equalizer_Pipeline_VITIS_LOOP_53_1"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_out_data_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_data_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_out_keep_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_keep_V/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_out_strb_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_strb_V/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_out_user_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_user_V/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_out_id_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_id_V/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_out_dest_V_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_out_dest_V/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="state_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="accumulate_loc_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accumulate_loc/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="coefs_2_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coefs_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="coefs_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coefs_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="44" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="4" slack="0"/>
<pin id="201" dir="0" index="4" bw="1" slack="0"/>
<pin id="202" dir="0" index="5" bw="1" slack="0"/>
<pin id="203" dir="0" index="6" bw="1" slack="0"/>
<pin id="204" dir="0" index="7" bw="1" slack="0"/>
<pin id="205" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_27/26 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_readreq_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="3"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="gmem_addr_read_read_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="10"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="0" index="3" bw="4" slack="0"/>
<pin id="231" dir="0" index="4" bw="1" slack="0"/>
<pin id="232" dir="0" index="5" bw="1" slack="0"/>
<pin id="233" dir="0" index="6" bw="1" slack="0"/>
<pin id="234" dir="0" index="7" bw="1" slack="0"/>
<pin id="235" dir="0" index="8" bw="32" slack="0"/>
<pin id="236" dir="0" index="9" bw="4" slack="0"/>
<pin id="237" dir="0" index="10" bw="4" slack="0"/>
<pin id="238" dir="0" index="11" bw="1" slack="0"/>
<pin id="239" dir="0" index="12" bw="1" slack="0"/>
<pin id="240" dir="0" index="13" bw="1" slack="0"/>
<pin id="241" dir="0" index="14" bw="1" slack="0"/>
<pin id="242" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/14 write_ln304/15 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_writeresp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_1_req/17 gmem_addr_1_resp/19 "/>
</bind>
</comp>

<comp id="259" class="1004" name="write_ln45_write_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="2"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="0" index="3" bw="1" slack="0"/>
<pin id="264" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/18 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln87_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="2"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="coefs_2_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="8" slack="0"/>
<pin id="279" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coefs_2_addr/16 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln46_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/16 "/>
</bind>
</comp>

<comp id="288" class="1005" name="tmp_dest_V_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_dest_V_1_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="4" bw="1" slack="13"/>
<pin id="298" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="300" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_dest_V_1/15 "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp_id_V_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_id_V_1_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="4" bw="1" slack="13"/>
<pin id="314" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="316" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V_1/15 "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_user_V_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_user_V_1_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="4" bw="1" slack="13"/>
<pin id="330" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="332" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V_1/15 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_strb_V_1_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="1"/>
<pin id="338" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_strb_V_1_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="4" bw="4" slack="13"/>
<pin id="346" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="348" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="8" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_strb_V_1/15 "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_keep_V_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="1"/>
<pin id="354" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_keep_V_1_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="4" bw="4" slack="13"/>
<pin id="362" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="364" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="8" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V_1/15 "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_data_V_4_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_data_V_4_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="4" bw="32" slack="1"/>
<pin id="378" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_4/15 "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="8" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/16 "/>
</bind>
</comp>

<comp id="395" class="1005" name="j_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="1"/>
<pin id="397" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="j_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="1" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/24 "/>
</bind>
</comp>

<comp id="406" class="1005" name="coef_scale_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="coef_scale (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="coef_scale_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="32" slack="2"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="coef_scale/24 "/>
</bind>
</comp>

<comp id="416" class="1005" name="p_4_0_0_0134_phi_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_4_0_0_0134_phi (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_4_0_0_0134_phi_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="1" slack="1"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_4_0_0_0134_phi/24 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="0" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="64" slack="1"/>
<pin id="432" dir="0" index="3" bw="32" slack="1"/>
<pin id="433" dir="0" index="4" bw="32" slack="0"/>
<pin id="434" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_equalizer_Pipeline_VITIS_LOOP_53_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="0" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="32" slack="0"/>
<pin id="442" dir="0" index="3" bw="4" slack="0"/>
<pin id="443" dir="0" index="4" bw="4" slack="0"/>
<pin id="444" dir="0" index="5" bw="1" slack="0"/>
<pin id="445" dir="0" index="6" bw="1" slack="0"/>
<pin id="446" dir="0" index="7" bw="1" slack="0"/>
<pin id="447" dir="0" index="8" bw="1" slack="0"/>
<pin id="448" dir="0" index="9" bw="32" slack="0"/>
<pin id="449" dir="0" index="10" bw="64" slack="3"/>
<pin id="450" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="451" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln283/24 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="44" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 tmp_data_V_3/26 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="44" slack="0"/>
<pin id="468" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 tmp_last_V_1/26 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="62" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="0"/>
<pin id="473" dir="0" index="2" bw="3" slack="0"/>
<pin id="474" dir="0" index="3" bw="7" slack="0"/>
<pin id="475" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln86_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="62" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="gmem_addr_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln29_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_out_data_V_1_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_data_V_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_out_keep_V_1_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="1"/>
<pin id="500" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_keep_V_1/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_out_strb_V_1_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="1"/>
<pin id="503" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_strb_V_1/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_out_user_V_1_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_user_V_1/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_out_id_V_1_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_id_V_1/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_out_dest_V_1_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_out_dest_V_1/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="state_1_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_keep_V_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="44" slack="0"/>
<pin id="518" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_strb_V_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="44" slack="0"/>
<pin id="522" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_user_V_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="44" slack="0"/>
<pin id="526" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_id_V_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="44" slack="0"/>
<pin id="530" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_dest_V_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="44" slack="0"/>
<pin id="534" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln36_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln18_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="0" index="2" bw="32" slack="0"/>
<pin id="546" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln102_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="1"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="grp_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="1"/>
<pin id="557" dir="0" index="1" bw="32" slack="10"/>
<pin id="558" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln86/12 mul_ln81/10 mul_ln60/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="accumulate_loc_load_load_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="13"/>
<pin id="561" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accumulate_loc_load/14 "/>
</bind>
</comp>

<comp id="562" class="1004" name="accumulate_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accumulate/14 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln102_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="14" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="14"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/15 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln102_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="13"/>
<pin id="575" dir="0" index="1" bw="1" slack="14"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/15 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln102_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="13"/>
<pin id="579" dir="0" index="1" bw="1" slack="14"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/15 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln102_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="13"/>
<pin id="583" dir="0" index="1" bw="1" slack="14"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/15 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln102_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="13"/>
<pin id="587" dir="0" index="1" bw="4" slack="14"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/15 "/>
</bind>
</comp>

<comp id="589" class="1004" name="store_ln102_store_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="13"/>
<pin id="591" dir="0" index="1" bw="4" slack="14"/>
<pin id="592" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/15 "/>
</bind>
</comp>

<comp id="593" class="1004" name="store_ln102_store_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="0" index="1" bw="32" slack="14"/>
<pin id="596" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/15 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln44_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/16 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="0"/>
<pin id="605" dir="0" index="2" bw="4" slack="0"/>
<pin id="606" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="610" class="1004" name="trunc_ln45_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/16 "/>
</bind>
</comp>

<comp id="614" class="1004" name="shl_ln_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="0"/>
<pin id="616" dir="0" index="1" bw="7" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/16 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln45_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="0"/>
<pin id="624" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/16 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln45_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="9" slack="0"/>
<pin id="628" dir="0" index="1" bw="64" slack="2"/>
<pin id="629" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/16 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="62" slack="0"/>
<pin id="633" dir="0" index="1" bw="64" slack="0"/>
<pin id="634" dir="0" index="2" bw="3" slack="0"/>
<pin id="635" dir="0" index="3" bw="7" slack="0"/>
<pin id="636" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/16 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln45_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="62" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/16 "/>
</bind>
</comp>

<comp id="645" class="1004" name="gmem_addr_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="0"/>
<pin id="647" dir="0" index="1" bw="64" slack="0"/>
<pin id="648" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/16 "/>
</bind>
</comp>

<comp id="651" class="1004" name="add_ln44_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/16 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln49_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="0"/>
<pin id="659" dir="0" index="1" bw="2" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/24 "/>
</bind>
</comp>

<comp id="663" class="1004" name="j_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="2" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/24 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln68_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/24 "/>
</bind>
</comp>

<comp id="675" class="1004" name="select_ln18_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="0"/>
<pin id="678" dir="0" index="2" bw="32" slack="0"/>
<pin id="679" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/24 "/>
</bind>
</comp>

<comp id="683" class="1004" name="store_ln102_store_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="14" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="3"/>
<pin id="686" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/24 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_out_data_V_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_data_V "/>
</bind>
</comp>

<comp id="694" class="1005" name="tmp_out_keep_V_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="4" slack="1"/>
<pin id="696" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_keep_V "/>
</bind>
</comp>

<comp id="700" class="1005" name="tmp_out_strb_V_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="4" slack="1"/>
<pin id="702" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_strb_V "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_out_user_V_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="1"/>
<pin id="708" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_user_V "/>
</bind>
</comp>

<comp id="712" class="1005" name="tmp_out_id_V_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="1"/>
<pin id="714" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_id_V "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_out_dest_V_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out_dest_V "/>
</bind>
</comp>

<comp id="724" class="1005" name="state_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="state "/>
</bind>
</comp>

<comp id="733" class="1005" name="coefs_read_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="64" slack="1"/>
<pin id="735" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="coefs_read "/>
</bind>
</comp>

<comp id="740" class="1005" name="accumulate_loc_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate_loc "/>
</bind>
</comp>

<comp id="746" class="1005" name="gmem_addr_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="3"/>
<pin id="748" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="770" class="1005" name="state_1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="13"/>
<pin id="772" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_1 "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_data_V_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="2"/>
<pin id="776" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="781" class="1005" name="tmp_keep_V_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="12"/>
<pin id="783" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_strb_V_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="12"/>
<pin id="790" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="795" class="1005" name="tmp_user_V_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="12"/>
<pin id="797" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_last_V_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="12"/>
<pin id="804" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_id_V_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="12"/>
<pin id="809" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_dest_V_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="12"/>
<pin id="816" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="821" class="1005" name="gmem_addr_read_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="826" class="1005" name="mul_ln86_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln86 "/>
</bind>
</comp>

<comp id="831" class="1005" name="accumulate_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accumulate "/>
</bind>
</comp>

<comp id="841" class="1005" name="gmem_addr_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="add_ln44_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="855" class="1005" name="j_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="2" slack="0"/>
<pin id="857" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp_data_V_3_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="1"/>
<pin id="862" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="865" class="1005" name="tmp_last_V_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="1"/>
<pin id="867" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="36" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="206"><net_src comp="90" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="196" pin=5"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="196" pin=6"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="219"><net_src comp="100" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="104" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="243"><net_src comp="106" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="244"><net_src comp="2" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="226" pin=6"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="226" pin=7"/></net>

<net id="251"><net_src comp="108" pin="0"/><net_sink comp="226" pin=12"/></net>

<net id="257"><net_src comp="128" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="130" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="46" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="267"><net_src comp="132" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="268"><net_src comp="134" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="274"><net_src comp="102" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="124" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="275" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="226" pin=14"/></net>

<net id="302"><net_src comp="292" pin="8"/><net_sink comp="226" pin=14"/></net>

<net id="303"><net_src comp="292" pin="8"/><net_sink comp="288" pin=0"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="226" pin=13"/></net>

<net id="318"><net_src comp="308" pin="8"/><net_sink comp="226" pin=13"/></net>

<net id="319"><net_src comp="308" pin="8"/><net_sink comp="304" pin=0"/></net>

<net id="323"><net_src comp="320" pin="1"/><net_sink comp="226" pin=11"/></net>

<net id="334"><net_src comp="324" pin="8"/><net_sink comp="226" pin=11"/></net>

<net id="335"><net_src comp="324" pin="8"/><net_sink comp="320" pin=0"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="226" pin=10"/></net>

<net id="350"><net_src comp="340" pin="8"/><net_sink comp="226" pin=10"/></net>

<net id="351"><net_src comp="340" pin="8"/><net_sink comp="336" pin=0"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="226" pin=9"/></net>

<net id="366"><net_src comp="356" pin="8"/><net_sink comp="226" pin=9"/></net>

<net id="367"><net_src comp="356" pin="8"/><net_sink comp="352" pin=0"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="226" pin=8"/></net>

<net id="382"><net_src comp="372" pin="8"/><net_sink comp="226" pin=8"/></net>

<net id="383"><net_src comp="372" pin="8"/><net_sink comp="368" pin=0"/></net>

<net id="387"><net_src comp="110" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="398"><net_src comp="122" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="415"><net_src comp="409" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="419"><net_src comp="138" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="427"><net_src comp="420" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="435"><net_src comp="96" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="0" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="32" pin="0"/><net_sink comp="428" pin=4"/></net>

<net id="452"><net_src comp="148" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="453"><net_src comp="0" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="454"><net_src comp="18" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="455"><net_src comp="20" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="456"><net_src comp="22" pin="0"/><net_sink comp="438" pin=4"/></net>

<net id="457"><net_src comp="24" pin="0"/><net_sink comp="438" pin=5"/></net>

<net id="458"><net_src comp="26" pin="0"/><net_sink comp="438" pin=6"/></net>

<net id="459"><net_src comp="28" pin="0"/><net_sink comp="438" pin=7"/></net>

<net id="460"><net_src comp="30" pin="0"/><net_sink comp="438" pin=8"/></net>

<net id="461"><net_src comp="409" pin="4"/><net_sink comp="438" pin=9"/></net>

<net id="465"><net_src comp="196" pin="8"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="196" pin="8"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="80" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="190" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="82" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="84" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="483"><net_src comp="470" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="0" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="46" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="519"><net_src comp="196" pin="8"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="196" pin="8"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="196" pin="8"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="196" pin="8"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="196" pin="8"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="462" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="98" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="92" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="46" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="566"><net_src comp="559" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="567"><net_src comp="562" pin="2"/><net_sink comp="226" pin=8"/></net>

<net id="572"><net_src comp="94" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="600"><net_src comp="388" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="607"><net_src comp="112" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="388" pin="4"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="114" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="388" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="120" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="122" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="614" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="637"><net_src comp="80" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="626" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="82" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="640"><net_src comp="84" pin="0"/><net_sink comp="631" pin=3"/></net>

<net id="644"><net_src comp="631" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="0" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="388" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="126" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="399" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="140" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="399" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="144" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="409" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="150" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="680"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="94" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="92" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="687"><net_src comp="675" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="691"><net_src comp="154" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="697"><net_src comp="158" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="703"><net_src comp="162" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="709"><net_src comp="166" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="715"><net_src comp="170" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="721"><net_src comp="174" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="727"><net_src comp="178" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="731"><net_src comp="724" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="736"><net_src comp="190" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="438" pin=10"/></net>

<net id="743"><net_src comp="182" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="428" pin=3"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="749"><net_src comp="484" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="773"><net_src comp="513" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="462" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="784"><net_src comp="516" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="226" pin=9"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="791"><net_src comp="520" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="226" pin=10"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="340" pin=4"/></net>

<net id="798"><net_src comp="524" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="226" pin=11"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="324" pin=4"/></net>

<net id="805"><net_src comp="466" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="226" pin=12"/></net>

<net id="810"><net_src comp="528" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="226" pin=13"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="813"><net_src comp="807" pin="1"/><net_sink comp="308" pin=4"/></net>

<net id="817"><net_src comp="532" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="226" pin=14"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="820"><net_src comp="814" pin="1"/><net_sink comp="292" pin=4"/></net>

<net id="824"><net_src comp="221" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="829"><net_src comp="555" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="834"><net_src comp="562" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="226" pin=8"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="837"><net_src comp="831" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="844"><net_src comp="645" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="850"><net_src comp="651" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="858"><net_src comp="663" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="863"><net_src comp="462" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="868"><net_src comp="466" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="420" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {17 18 19 20 21 22 23 24 25 }
	Port: output_r_V_data_V | {15 27 }
	Port: output_r_V_keep_V | {15 27 }
	Port: output_r_V_strb_V | {15 27 }
	Port: output_r_V_user_V | {15 27 }
	Port: output_r_V_last_V | {15 27 }
	Port: output_r_V_id_V | {15 27 }
	Port: output_r_V_dest_V | {15 27 }
	Port: signal_shift_reg | {2 3 4 }
 - Input state : 
	Port: equalizer : gmem | {2 3 4 5 6 7 8 9 10 11 24 25 }
	Port: equalizer : coefs | {1 }
	Port: equalizer : input_r_V_data_V | {2 24 25 26 }
	Port: equalizer : input_r_V_keep_V | {2 24 25 26 }
	Port: equalizer : input_r_V_strb_V | {2 24 25 26 }
	Port: equalizer : input_r_V_user_V | {2 24 25 26 }
	Port: equalizer : input_r_V_last_V | {2 24 25 26 }
	Port: equalizer : input_r_V_id_V | {2 24 25 26 }
	Port: equalizer : input_r_V_dest_V | {2 24 25 26 }
	Port: equalizer : signal_shift_reg | {2 3 }
  - Chain level:
	State 1
		sext_ln86 : 1
		gmem_addr : 2
		store_ln29 : 1
	State 2
		switch_ln34 : 1
		icmp_ln36 : 1
		select_ln18 : 2
		br_ln102 : 1
		store_ln102 : 3
		br_ln102 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		accumulate : 1
		write_ln304 : 2
	State 15
		tmp_dest_V_1 : 1
		tmp_id_V_1 : 1
		tmp_user_V_1 : 1
		tmp_strb_V_1 : 1
		tmp_keep_V_1 : 1
		tmp_data_V_4 : 1
		write_ln304 : 2
	State 16
		zext_ln44 : 1
		tmp : 1
		br_ln44 : 2
		trunc_ln45 : 1
		shl_ln : 2
		zext_ln45 : 3
		add_ln45 : 4
		trunc_ln1 : 5
		sext_ln45 : 6
		gmem_addr_1 : 7
		coefs_2_addr : 2
		store_ln46 : 3
		add_ln44 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		icmp_ln49 : 1
		j_1 : 1
		br_ln49 : 2
		call_ln283 : 1
		icmp_ln68 : 1
		select_ln18_1 : 2
		br_ln102 : 1
		store_ln102 : 3
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                   |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_428 |    3    |  1.588  |   347   |   193   |
|          |    grp_equalizer_Pipeline_VITIS_LOOP_53_1_fu_438    |    3    |  3.2953 |   411   |   232   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|    mul   |                      grp_fu_555                     |    3    |    0    |   165   |    50   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                  accumulate_fu_562                  |    0    |    0    |    0    |    39   |
|    add   |                   add_ln45_fu_626                   |    0    |    0    |    0    |    71   |
|          |                   add_ln44_fu_651                   |    0    |    0    |    0    |    15   |
|          |                      j_1_fu_663                     |    0    |    0    |    0    |    10   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  select  |                  select_ln18_fu_542                 |    0    |    0    |    0    |    32   |
|          |                 select_ln18_1_fu_675                |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                   icmp_ln36_fu_536                  |    0    |    0    |    0    |    18   |
|   icmp   |                   icmp_ln49_fu_657                  |    0    |    0    |    0    |    8    |
|          |                   icmp_ln68_fu_669                  |    0    |    0    |    0    |    18   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                coefs_read_read_fu_190               |    0    |    0    |    0    |    0    |
|   read   |                   grp_read_fu_196                   |    0    |    0    |    0    |    0    |
|          |              gmem_addr_read_read_fu_221             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|  readreq |                  grp_readreq_fu_214                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   write  |                   grp_write_fu_226                  |    0    |    0    |    0    |    0    |
|          |               write_ln45_write_fu_259               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| writeresp|                 grp_writeresp_fu_252                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|          |                      grp_fu_462                     |    0    |    0    |    0    |    0    |
|          |                      grp_fu_466                     |    0    |    0    |    0    |    0    |
|          |                  tmp_keep_V_fu_516                  |    0    |    0    |    0    |    0    |
|extractvalue|                  tmp_strb_V_fu_520                  |    0    |    0    |    0    |    0    |
|          |                  tmp_user_V_fu_524                  |    0    |    0    |    0    |    0    |
|          |                   tmp_id_V_fu_528                   |    0    |    0    |    0    |    0    |
|          |                  tmp_dest_V_fu_532                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|partselect|                   trunc_ln_fu_470                   |    0    |    0    |    0    |    0    |
|          |                   trunc_ln1_fu_631                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   sext   |                   sext_ln86_fu_480                  |    0    |    0    |    0    |    0    |
|          |                   sext_ln45_fu_641                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   zext   |                   zext_ln44_fu_597                  |    0    |    0    |    0    |    0    |
|          |                   zext_ln45_fu_622                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
| bitselect|                      tmp_fu_602                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                  trunc_ln45_fu_610                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                    shl_ln_fu_614                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                     |    9    |  4.8833 |   923   |   718   |
|----------|-----------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|     coefs_2    |    1   |    0   |    0   |    0   |
|signal_shift_reg|    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    2   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| accumulate_loc_reg_740 |   32   |
|   accumulate_reg_831   |   32   |
|    add_ln44_reg_847    |    8   |
|   coef_scale_reg_406   |   32   |
|   coefs_read_reg_733   |   64   |
|   gmem_addr_1_reg_841  |   32   |
| gmem_addr_read_reg_821 |   32   |
|    gmem_addr_reg_746   |   32   |
|        i_reg_384       |    8   |
|       j_1_reg_855      |    2   |
|        j_reg_395       |    2   |
|    mul_ln86_reg_826    |   32   |
|p_4_0_0_0134_phi_reg_416|    1   |
|     state_1_reg_770    |   32   |
|      state_reg_724     |   32   |
|  tmp_data_V_3_reg_860  |   32   |
|  tmp_data_V_4_reg_368  |   32   |
|   tmp_data_V_reg_774   |   32   |
|  tmp_dest_V_1_reg_288  |    1   |
|   tmp_dest_V_reg_814   |    1   |
|   tmp_id_V_1_reg_304   |    1   |
|    tmp_id_V_reg_807    |    1   |
|  tmp_keep_V_1_reg_352  |    4   |
|   tmp_keep_V_reg_781   |    4   |
|  tmp_last_V_1_reg_865  |    1   |
|   tmp_last_V_reg_802   |    1   |
| tmp_out_data_V_reg_688 |   32   |
| tmp_out_dest_V_reg_718 |    1   |
|  tmp_out_id_V_reg_712  |    1   |
| tmp_out_keep_V_reg_694 |    4   |
| tmp_out_strb_V_reg_700 |    4   |
| tmp_out_user_V_reg_706 |    1   |
|  tmp_strb_V_1_reg_336  |    4   |
|   tmp_strb_V_reg_788   |    4   |
|  tmp_user_V_1_reg_320  |    1   |
|   tmp_user_V_reg_795   |    1   |
+------------------------+--------+
|          Total         |   536  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_226     |  p8  |   4  |  32  |   128  ||    20   |
|     grp_write_fu_226     |  p9  |   3  |   4  |   12   ||    14   |
|     grp_write_fu_226     |  p10 |   3  |   4  |   12   ||    14   |
|     grp_write_fu_226     |  p11 |   3  |   1  |    3   ||    14   |
|     grp_write_fu_226     |  p12 |   2  |   1  |    2   ||    9    |
|     grp_write_fu_226     |  p13 |   3  |   1  |    3   ||    14   |
|     grp_write_fu_226     |  p14 |   3  |   1  |    3   ||    14   |
|   grp_writeresp_fu_252   |  p0  |   2  |   1  |    2   |
| p_4_0_0_0134_phi_reg_416 |  p0  |   2  |   1  |    2   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   167  || 15.1271 ||   108   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    4   |   923  |   718  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   108  |    -   |
|  Register |    -   |    -   |    -   |   536  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    9   |   20   |  1459  |   826  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
