
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//vmstat_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401378 <.init>:
  401378:	stp	x29, x30, [sp, #-16]!
  40137c:	mov	x29, sp
  401380:	bl	401680 <ferror@plt+0x60>
  401384:	ldp	x29, x30, [sp], #16
  401388:	ret

Disassembly of section .plt:

0000000000401390 <_exit@plt-0x20>:
  401390:	stp	x16, x30, [sp, #-16]!
  401394:	adrp	x16, 418000 <ferror@plt+0x169e0>
  401398:	ldr	x17, [x16, #4088]
  40139c:	add	x16, x16, #0xff8
  4013a0:	br	x17
  4013a4:	nop
  4013a8:	nop
  4013ac:	nop

00000000004013b0 <_exit@plt>:
  4013b0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013b4:	ldr	x17, [x16]
  4013b8:	add	x16, x16, #0x0
  4013bc:	br	x17

00000000004013c0 <strlen@plt>:
  4013c0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013c4:	ldr	x17, [x16, #8]
  4013c8:	add	x16, x16, #0x8
  4013cc:	br	x17

00000000004013d0 <fputs@plt>:
  4013d0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013d4:	ldr	x17, [x16, #16]
  4013d8:	add	x16, x16, #0x10
  4013dc:	br	x17

00000000004013e0 <exit@plt>:
  4013e0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013e4:	ldr	x17, [x16, #24]
  4013e8:	add	x16, x16, #0x18
  4013ec:	br	x17

00000000004013f0 <error@plt>:
  4013f0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4013f4:	ldr	x17, [x16, #32]
  4013f8:	add	x16, x16, #0x20
  4013fc:	br	x17

0000000000401400 <getpartitions_num@plt>:
  401400:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401404:	ldr	x17, [x16, #40]
  401408:	add	x16, x16, #0x28
  40140c:	br	x17

0000000000401410 <strtod@plt>:
  401410:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401414:	ldr	x17, [x16, #48]
  401418:	add	x16, x16, #0x30
  40141c:	br	x17

0000000000401420 <meminfo@plt>:
  401420:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401424:	ldr	x17, [x16, #56]
  401428:	add	x16, x16, #0x38
  40142c:	br	x17

0000000000401430 <strftime@plt>:
  401430:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401434:	ldr	x17, [x16, #64]
  401438:	add	x16, x16, #0x40
  40143c:	br	x17

0000000000401440 <__cxa_atexit@plt>:
  401440:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401444:	ldr	x17, [x16, #72]
  401448:	add	x16, x16, #0x48
  40144c:	br	x17

0000000000401450 <__fpending@plt>:
  401450:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401454:	ldr	x17, [x16, #80]
  401458:	add	x16, x16, #0x50
  40145c:	br	x17

0000000000401460 <localtime@plt>:
  401460:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401464:	ldr	x17, [x16, #88]
  401468:	add	x16, x16, #0x58
  40146c:	br	x17

0000000000401470 <fclose@plt>:
  401470:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401474:	ldr	x17, [x16, #96]
  401478:	add	x16, x16, #0x60
  40147c:	br	x17

0000000000401480 <fopen@plt>:
  401480:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401484:	ldr	x17, [x16, #104]
  401488:	add	x16, x16, #0x68
  40148c:	br	x17

0000000000401490 <time@plt>:
  401490:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401494:	ldr	x17, [x16, #112]
  401498:	add	x16, x16, #0x70
  40149c:	br	x17

00000000004014a0 <bindtextdomain@plt>:
  4014a0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014a4:	ldr	x17, [x16, #120]
  4014a8:	add	x16, x16, #0x78
  4014ac:	br	x17

00000000004014b0 <__libc_start_main@plt>:
  4014b0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014b4:	ldr	x17, [x16, #128]
  4014b8:	add	x16, x16, #0x80
  4014bc:	br	x17

00000000004014c0 <sleep@plt>:
  4014c0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014c4:	ldr	x17, [x16, #136]
  4014c8:	add	x16, x16, #0x88
  4014cc:	br	x17

00000000004014d0 <__gmon_start__@plt>:
  4014d0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014d4:	ldr	x17, [x16, #144]
  4014d8:	add	x16, x16, #0x90
  4014dc:	br	x17

00000000004014e0 <abort@plt>:
  4014e0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014e4:	ldr	x17, [x16, #152]
  4014e8:	add	x16, x16, #0x98
  4014ec:	br	x17

00000000004014f0 <getdiskstat@plt>:
  4014f0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4014f4:	ldr	x17, [x16, #160]
  4014f8:	add	x16, x16, #0xa0
  4014fc:	br	x17

0000000000401500 <textdomain@plt>:
  401500:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401504:	ldr	x17, [x16, #168]
  401508:	add	x16, x16, #0xa8
  40150c:	br	x17

0000000000401510 <getopt_long@plt>:
  401510:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401514:	ldr	x17, [x16, #176]
  401518:	add	x16, x16, #0xb0
  40151c:	br	x17

0000000000401520 <strcmp@plt>:
  401520:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401524:	ldr	x17, [x16, #184]
  401528:	add	x16, x16, #0xb8
  40152c:	br	x17

0000000000401530 <__ctype_b_loc@plt>:
  401530:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401534:	ldr	x17, [x16, #192]
  401538:	add	x16, x16, #0xc0
  40153c:	br	x17

0000000000401540 <strtol@plt>:
  401540:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401544:	ldr	x17, [x16, #200]
  401548:	add	x16, x16, #0xc8
  40154c:	br	x17

0000000000401550 <free@plt>:
  401550:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401554:	ldr	x17, [x16, #208]
  401558:	add	x16, x16, #0xd0
  40155c:	br	x17

0000000000401560 <fflush@plt>:
  401560:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401564:	ldr	x17, [x16, #216]
  401568:	add	x16, x16, #0xd8
  40156c:	br	x17

0000000000401570 <sysconf@plt>:
  401570:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401574:	ldr	x17, [x16, #224]
  401578:	add	x16, x16, #0xe0
  40157c:	br	x17

0000000000401580 <getstat@plt>:
  401580:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401584:	ldr	x17, [x16, #232]
  401588:	add	x16, x16, #0xe8
  40158c:	br	x17

0000000000401590 <dcgettext@plt>:
  401590:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401594:	ldr	x17, [x16, #240]
  401598:	add	x16, x16, #0xf0
  40159c:	br	x17

00000000004015a0 <setlinebuf@plt>:
  4015a0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015a4:	ldr	x17, [x16, #248]
  4015a8:	add	x16, x16, #0xf8
  4015ac:	br	x17

00000000004015b0 <printf@plt>:
  4015b0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015b4:	ldr	x17, [x16, #256]
  4015b8:	add	x16, x16, #0x100
  4015bc:	br	x17

00000000004015c0 <__errno_location@plt>:
  4015c0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015c4:	ldr	x17, [x16, #264]
  4015c8:	add	x16, x16, #0x108
  4015cc:	br	x17

00000000004015d0 <putchar@plt>:
  4015d0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015d4:	ldr	x17, [x16, #272]
  4015d8:	add	x16, x16, #0x110
  4015dc:	br	x17

00000000004015e0 <fprintf@plt>:
  4015e0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015e4:	ldr	x17, [x16, #280]
  4015e8:	add	x16, x16, #0x118
  4015ec:	br	x17

00000000004015f0 <ioctl@plt>:
  4015f0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  4015f4:	ldr	x17, [x16, #288]
  4015f8:	add	x16, x16, #0x120
  4015fc:	br	x17

0000000000401600 <setlocale@plt>:
  401600:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401604:	ldr	x17, [x16, #296]
  401608:	add	x16, x16, #0x128
  40160c:	br	x17

0000000000401610 <getslabinfo@plt>:
  401610:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401614:	ldr	x17, [x16, #304]
  401618:	add	x16, x16, #0x130
  40161c:	br	x17

0000000000401620 <ferror@plt>:
  401620:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401624:	ldr	x17, [x16, #312]
  401628:	add	x16, x16, #0x138
  40162c:	br	x17

Disassembly of section .text:

0000000000401630 <.text>:
  401630:	mov	x29, #0x0                   	// #0
  401634:	mov	x30, #0x0                   	// #0
  401638:	mov	x5, x0
  40163c:	ldr	x1, [sp]
  401640:	add	x2, sp, #0x8
  401644:	mov	x6, sp
  401648:	movz	x0, #0x0, lsl #48
  40164c:	movk	x0, #0x0, lsl #32
  401650:	movk	x0, #0x40, lsl #16
  401654:	movk	x0, #0x173c
  401658:	movz	x3, #0x0, lsl #48
  40165c:	movk	x3, #0x0, lsl #32
  401660:	movk	x3, #0x40, lsl #16
  401664:	movk	x3, #0x6e90
  401668:	movz	x4, #0x0, lsl #48
  40166c:	movk	x4, #0x0, lsl #32
  401670:	movk	x4, #0x40, lsl #16
  401674:	movk	x4, #0x6f10
  401678:	bl	4014b0 <__libc_start_main@plt>
  40167c:	bl	4014e0 <abort@plt>
  401680:	adrp	x0, 418000 <ferror@plt+0x169e0>
  401684:	ldr	x0, [x0, #4064]
  401688:	cbz	x0, 401690 <ferror@plt+0x70>
  40168c:	b	4014d0 <__gmon_start__@plt>
  401690:	ret
  401694:	nop
  401698:	adrp	x0, 419000 <ferror@plt+0x179e0>
  40169c:	add	x0, x0, #0x160
  4016a0:	adrp	x1, 419000 <ferror@plt+0x179e0>
  4016a4:	add	x1, x1, #0x160
  4016a8:	cmp	x1, x0
  4016ac:	b.eq	4016c4 <ferror@plt+0xa4>  // b.none
  4016b0:	adrp	x1, 406000 <ferror@plt+0x49e0>
  4016b4:	ldr	x1, [x1, #3912]
  4016b8:	cbz	x1, 4016c4 <ferror@plt+0xa4>
  4016bc:	mov	x16, x1
  4016c0:	br	x16
  4016c4:	ret
  4016c8:	adrp	x0, 419000 <ferror@plt+0x179e0>
  4016cc:	add	x0, x0, #0x160
  4016d0:	adrp	x1, 419000 <ferror@plt+0x179e0>
  4016d4:	add	x1, x1, #0x160
  4016d8:	sub	x1, x1, x0
  4016dc:	lsr	x2, x1, #63
  4016e0:	add	x1, x2, x1, asr #3
  4016e4:	cmp	xzr, x1, asr #1
  4016e8:	asr	x1, x1, #1
  4016ec:	b.eq	401704 <ferror@plt+0xe4>  // b.none
  4016f0:	adrp	x2, 406000 <ferror@plt+0x49e0>
  4016f4:	ldr	x2, [x2, #3920]
  4016f8:	cbz	x2, 401704 <ferror@plt+0xe4>
  4016fc:	mov	x16, x2
  401700:	br	x16
  401704:	ret
  401708:	stp	x29, x30, [sp, #-32]!
  40170c:	mov	x29, sp
  401710:	str	x19, [sp, #16]
  401714:	adrp	x19, 419000 <ferror@plt+0x179e0>
  401718:	ldrb	w0, [x19, #488]
  40171c:	cbnz	w0, 40172c <ferror@plt+0x10c>
  401720:	bl	401698 <ferror@plt+0x78>
  401724:	mov	w0, #0x1                   	// #1
  401728:	strb	w0, [x19, #488]
  40172c:	ldr	x19, [sp, #16]
  401730:	ldp	x29, x30, [sp], #32
  401734:	ret
  401738:	b	4016c8 <ferror@plt+0xa8>
  40173c:	stp	x29, x30, [sp, #-96]!
  401740:	stp	x28, x27, [sp, #16]
  401744:	stp	x26, x25, [sp, #32]
  401748:	stp	x24, x23, [sp, #48]
  40174c:	stp	x22, x21, [sp, #64]
  401750:	stp	x20, x19, [sp, #80]
  401754:	mov	x29, sp
  401758:	sub	sp, sp, #0x250
  40175c:	adrp	x28, 419000 <ferror@plt+0x179e0>
  401760:	ldr	x8, [x28, #440]
  401764:	mov	x21, x1
  401768:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40176c:	mov	w20, w0
  401770:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401774:	add	x1, x1, #0xe1d
  401778:	mov	w0, #0x6                   	// #6
  40177c:	str	x8, [x9, #360]
  401780:	bl	401600 <setlocale@plt>
  401784:	adrp	x19, 407000 <ferror@plt+0x59e0>
  401788:	add	x19, x19, #0x2af
  40178c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401790:	add	x1, x1, #0x2b9
  401794:	mov	x0, x19
  401798:	bl	4014a0 <bindtextdomain@plt>
  40179c:	mov	x0, x19
  4017a0:	bl	401500 <textdomain@plt>
  4017a4:	adrp	x0, 404000 <ferror@plt+0x29e0>
  4017a8:	add	x0, x0, #0x208
  4017ac:	bl	406f18 <ferror@plt+0x58f8>
  4017b0:	adrp	x22, 407000 <ferror@plt+0x59e0>
  4017b4:	adrp	x23, 407000 <ferror@plt+0x59e0>
  4017b8:	adrp	x26, 406000 <ferror@plt+0x49e0>
  4017bc:	mov	x19, xzr
  4017c0:	add	x22, x22, #0x2cb
  4017c4:	add	x23, x23, #0x98
  4017c8:	add	x26, x26, #0xf58
  4017cc:	adrp	x25, 419000 <ferror@plt+0x179e0>
  4017d0:	adrp	x24, 419000 <ferror@plt+0x179e0>
  4017d4:	mov	w27, #0x1                   	// #1
  4017d8:	mov	w0, w20
  4017dc:	mov	x1, x21
  4017e0:	mov	x2, x22
  4017e4:	mov	x3, x23
  4017e8:	mov	x4, xzr
  4017ec:	bl	401510 <getopt_long@plt>
  4017f0:	add	w8, w0, #0x1
  4017f4:	cmp	w8, #0x78
  4017f8:	b.hi	4034bc <ferror@plt+0x1e9c>  // b.pmore
  4017fc:	adr	x9, 40180c <ferror@plt+0x1ec>
  401800:	ldrh	w10, [x26, x8, lsl #1]
  401804:	add	x9, x9, x10, lsl #2
  401808:	br	x9
  40180c:	ldr	w8, [x25, #516]
  401810:	orr	w8, w8, #0x10
  401814:	str	w8, [x25, #516]
  401818:	b	4017d8 <ferror@plt+0x1b8>
  40181c:	ldr	w8, [x25, #516]
  401820:	orr	w8, w8, #0x4
  401824:	str	w8, [x25, #516]
  401828:	b	4017d8 <ferror@plt+0x1b8>
  40182c:	ldr	w8, [x25, #516]
  401830:	ldr	x9, [x24, #376]
  401834:	mov	w11, #0x642f                	// #25647
  401838:	movk	w11, #0x7665, lsl #16
  40183c:	orr	w8, w8, #0x8
  401840:	str	w8, [x25, #516]
  401844:	ldr	w8, [x9]
  401848:	ldrb	w10, [x9, #4]
  40184c:	eor	w8, w8, w11
  401850:	mov	w11, #0x2f                  	// #47
  401854:	eor	w10, w10, w11
  401858:	orr	w8, w8, w10
  40185c:	add	x10, x9, #0x5
  401860:	cmp	w8, #0x0
  401864:	csel	x19, x10, x9, eq  // eq = none
  401868:	b	4017d8 <ferror@plt+0x1b8>
  40186c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401870:	strb	w27, [x8, #508]
  401874:	b	4017d8 <ferror@plt+0x1b8>
  401878:	ldr	w8, [x25, #516]
  40187c:	orr	w8, w8, #0x1
  401880:	str	w8, [x25, #516]
  401884:	b	4017d8 <ferror@plt+0x1b8>
  401888:	ldr	x8, [x24, #376]
  40188c:	ldrb	w8, [x8]
  401890:	sub	w9, w8, #0x42
  401894:	cmp	w9, #0x2b
  401898:	b.hi	4018f4 <ferror@plt+0x2d4>  // b.pmore
  40189c:	adrp	x12, 407000 <ferror@plt+0x59e0>
  4018a0:	add	x12, x12, #0x4a
  4018a4:	adr	x10, 4018b4 <ferror@plt+0x294>
  4018a8:	ldrb	w11, [x12, x9]
  4018ac:	add	x10, x10, x11, lsl #2
  4018b0:	br	x10
  4018b4:	adrp	x9, 419000 <ferror@plt+0x179e0>
  4018b8:	str	x27, [x9, #344]
  4018bc:	b	401974 <ferror@plt+0x354>
  4018c0:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4018c4:	strb	w27, [x8, #496]
  4018c8:	b	4017d8 <ferror@plt+0x1b8>
  4018cc:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4018d0:	strb	w27, [x8, #500]
  4018d4:	b	4017d8 <ferror@plt+0x1b8>
  4018d8:	ldr	w8, [x25, #516]
  4018dc:	orr	w8, w8, #0x2
  4018e0:	str	w8, [x25, #516]
  4018e4:	b	4017d8 <ferror@plt+0x1b8>
  4018e8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4018ec:	strb	w27, [x8, #504]
  4018f0:	b	4017d8 <ferror@plt+0x1b8>
  4018f4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4018f8:	mov	w2, #0x5                   	// #5
  4018fc:	mov	x0, xzr
  401900:	add	x1, x1, #0x2fe
  401904:	bl	401590 <dcgettext@plt>
  401908:	mov	x2, x0
  40190c:	mov	w0, #0x1                   	// #1
  401910:	mov	w1, wzr
  401914:	bl	4013f0 <error@plt>
  401918:	ldr	x8, [x24, #376]
  40191c:	ldrb	w8, [x8]
  401920:	b	401974 <ferror@plt+0x354>
  401924:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401928:	mov	w9, #0x400                 	// #1024
  40192c:	str	x9, [x8, #344]
  401930:	mov	w8, #0x4b                  	// #75
  401934:	b	401974 <ferror@plt+0x354>
  401938:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40193c:	mov	w9, #0x100000              	// #1048576
  401940:	str	x9, [x8, #344]
  401944:	mov	w8, #0x4d                  	// #77
  401948:	b	401974 <ferror@plt+0x354>
  40194c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401950:	mov	w9, #0x3e8                 	// #1000
  401954:	str	x9, [x8, #344]
  401958:	mov	w8, #0x6b                  	// #107
  40195c:	b	401974 <ferror@plt+0x354>
  401960:	mov	w9, #0x4240                	// #16960
  401964:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401968:	movk	w9, #0xf, lsl #16
  40196c:	str	x9, [x8, #344]
  401970:	mov	w8, #0x6d                  	// #109
  401974:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401978:	strb	w8, [x9, #336]
  40197c:	b	4017d8 <ferror@plt+0x1b8>
  401980:	adrp	x23, 419000 <ferror@plt+0x179e0>
  401984:	ldr	w8, [x23, #384]
  401988:	cmp	w8, w20
  40198c:	b.lt	4019ec <ferror@plt+0x3cc>  // b.tstop
  401990:	cmp	w8, w20
  401994:	b.lt	401a84 <ferror@plt+0x464>  // b.tstop
  401998:	cmp	w8, w20
  40199c:	b.ge	401acc <ferror@plt+0x4ac>  // b.tcont
  4019a0:	b	4034bc <ferror@plt+0x1e9c>
  4019a4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4019a8:	add	x1, x1, #0x2db
  4019ac:	mov	w2, #0x5                   	// #5
  4019b0:	mov	x0, xzr
  4019b4:	bl	401590 <dcgettext@plt>
  4019b8:	ldr	x1, [x28, #440]
  4019bc:	adrp	x2, 407000 <ferror@plt+0x59e0>
  4019c0:	add	x2, x2, #0x2e7
  4019c4:	bl	4015b0 <printf@plt>
  4019c8:	mov	w0, wzr
  4019cc:	add	sp, sp, #0x250
  4019d0:	ldp	x20, x19, [sp, #80]
  4019d4:	ldp	x22, x21, [sp, #64]
  4019d8:	ldp	x24, x23, [sp, #48]
  4019dc:	ldp	x26, x25, [sp, #32]
  4019e0:	ldp	x28, x27, [sp, #16]
  4019e4:	ldp	x29, x30, [sp], #96
  4019e8:	ret
  4019ec:	sxtw	x9, w8
  4019f0:	add	w8, w8, #0x1
  4019f4:	str	w8, [x23, #384]
  4019f8:	ldr	x22, [x21, x9, lsl #3]
  4019fc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401a00:	add	x1, x1, #0x328
  401a04:	mov	w2, #0x5                   	// #5
  401a08:	mov	x0, xzr
  401a0c:	bl	401590 <dcgettext@plt>
  401a10:	mov	x1, x0
  401a14:	mov	x0, x22
  401a18:	bl	403e14 <ferror@plt+0x27f4>
  401a1c:	mov	x22, x0
  401a20:	cmp	x0, #0x1
  401a24:	b.lt	401a40 <ferror@plt+0x420>  // b.tstop
  401a28:	mov	x8, #0x100000000           	// #4294967296
  401a2c:	cmp	x22, x8
  401a30:	b.lt	401a64 <ferror@plt+0x444>  // b.tstop
  401a34:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401a38:	add	x1, x1, #0x360
  401a3c:	b	401a48 <ferror@plt+0x428>
  401a40:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401a44:	add	x1, x1, #0x341
  401a48:	mov	w2, #0x5                   	// #5
  401a4c:	mov	x0, xzr
  401a50:	bl	401590 <dcgettext@plt>
  401a54:	mov	x2, x0
  401a58:	mov	w0, #0x1                   	// #1
  401a5c:	mov	w1, wzr
  401a60:	bl	4013f0 <error@plt>
  401a64:	ldr	w8, [x23, #384]
  401a68:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401a6c:	str	w22, [x9, #340]
  401a70:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401a74:	mov	w10, #0x1                   	// #1
  401a78:	strb	w10, [x9, #512]
  401a7c:	cmp	w8, w20
  401a80:	b.ge	401998 <ferror@plt+0x378>  // b.tcont
  401a84:	add	w9, w8, #0x1
  401a88:	str	w9, [x23, #384]
  401a8c:	ldr	x21, [x21, w8, sxtw #3]
  401a90:	adrp	x1, 407000 <ferror@plt+0x59e0>
  401a94:	add	x1, x1, #0x328
  401a98:	mov	w2, #0x5                   	// #5
  401a9c:	mov	x0, xzr
  401aa0:	bl	401590 <dcgettext@plt>
  401aa4:	mov	x1, x0
  401aa8:	mov	x0, x21
  401aac:	bl	403e14 <ferror@plt+0x27f4>
  401ab0:	ldr	w8, [x23, #384]
  401ab4:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401ab8:	add	x9, x9, #0x200
  401abc:	str	x0, [x9, #16]
  401ac0:	strb	wzr, [x9]
  401ac4:	cmp	w8, w20
  401ac8:	b.lt	4034bc <ferror@plt+0x1e9c>  // b.tstop
  401acc:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401ad0:	ldrb	w8, [x8, #500]
  401ad4:	tbnz	w8, #0, 401b14 <ferror@plt+0x4f4>
  401ad8:	sub	x2, x29, #0xb0
  401adc:	mov	w0, #0x1                   	// #1
  401ae0:	mov	w1, #0x5413                	// #21523
  401ae4:	bl	4015f0 <ioctl@plt>
  401ae8:	ldurh	w8, [x29, #-176]
  401aec:	mov	w9, #0x18                  	// #24
  401af0:	mov	w10, #0x16                  	// #22
  401af4:	cmp	w8, #0x0
  401af8:	csel	w8, w9, w8, eq  // eq = none
  401afc:	cmn	w0, #0x1
  401b00:	csel	w8, w9, w8, eq  // eq = none
  401b04:	subs	w8, w8, #0x3
  401b08:	csel	w8, w8, w10, hi  // hi = pmore
  401b0c:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401b10:	str	w8, [x9, #520]
  401b14:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401b18:	ldr	x0, [x8, #392]
  401b1c:	bl	4015a0 <setlinebuf@plt>
  401b20:	ldr	w8, [x25, #516]
  401b24:	cmp	w8, #0x10
  401b28:	b.hi	4034bc <ferror@plt+0x1e9c>  // b.pmore
  401b2c:	adrp	x9, 407000 <ferror@plt+0x59e0>
  401b30:	add	x9, x9, #0x76
  401b34:	adr	x10, 401b44 <ferror@plt+0x524>
  401b38:	ldrh	w11, [x9, x8, lsl #1]
  401b3c:	add	x10, x10, x11, lsl #2
  401b40:	br	x10
  401b44:	adrp	x8, 407000 <ferror@plt+0x59e0>
  401b48:	add	x8, x8, #0x64a
  401b4c:	ldp	q0, q1, [x8, #16]
  401b50:	adrp	x9, 407000 <ferror@plt+0x59e0>
  401b54:	add	x9, x9, #0x692
  401b58:	sub	x10, x29, #0xb0
  401b5c:	ldr	q2, [x8, #48]
  401b60:	ldr	q3, [x8]
  401b64:	stp	q0, q1, [x10, #96]
  401b68:	ldp	q0, q1, [x9, #16]
  401b6c:	str	q2, [x10, #128]
  401b70:	ldr	q2, [x9, #48]
  401b74:	str	q3, [x10, #80]
  401b78:	ldr	q3, [x9]
  401b7c:	stp	q0, q1, [x10, #16]
  401b80:	ldur	q0, [x9, #60]
  401b84:	adrp	x9, 419000 <ferror@plt+0x179e0>
  401b88:	ldr	x8, [x8, #64]
  401b8c:	ldr	x21, [x9, #472]
  401b90:	mov	w0, #0x1e                  	// #30
  401b94:	str	q2, [x10, #48]
  401b98:	stur	q0, [x10, #60]
  401b9c:	stur	x8, [x29, #-32]
  401ba0:	str	q3, [x10]
  401ba4:	and	x19, x21, #0xffffffff
  401ba8:	bl	401570 <sysconf@plt>
  401bac:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401bb0:	ldr	w20, [x8, #340]
  401bb4:	lsr	x8, x0, #10
  401bb8:	str	x8, [sp, #88]
  401bbc:	bl	4037a8 <ferror@plt+0x2188>
  401bc0:	bl	401420 <meminfo@plt>
  401bc4:	sub	x8, x29, #0xc0
  401bc8:	sub	x9, x29, #0xbc
  401bcc:	sub	x10, x29, #0xb8
  401bd0:	sub	x11, x29, #0xb4
  401bd4:	add	x12, sp, #0xc0
  401bd8:	add	x13, sp, #0xc8
  401bdc:	add	x14, sp, #0xd0
  401be0:	add	x15, sp, #0xe0
  401be4:	add	x16, sp, #0xf0
  401be8:	add	x17, sp, #0x100
  401bec:	sub	x0, x29, #0xd0
  401bf0:	sub	x1, x29, #0xe0
  401bf4:	sub	x2, x29, #0xf0
  401bf8:	sub	x3, x29, #0x100
  401bfc:	add	x4, sp, #0x140
  401c00:	add	x5, sp, #0x130
  401c04:	add	x6, sp, #0x120
  401c08:	add	x7, sp, #0x110
  401c0c:	stp	x9, x8, [sp, #64]
  401c10:	stp	x11, x10, [sp, #48]
  401c14:	stp	x13, x12, [sp, #32]
  401c18:	stp	x15, x14, [sp, #16]
  401c1c:	stp	x17, x16, [sp]
  401c20:	bl	401580 <getstat@plt>
  401c24:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401c28:	ldrb	w8, [x8, #508]
  401c2c:	cmp	w8, #0x1
  401c30:	b.ne	401c5c <ferror@plt+0x63c>  // b.any
  401c34:	add	x0, sp, #0xb8
  401c38:	bl	401490 <time@plt>
  401c3c:	add	x0, sp, #0xb8
  401c40:	bl	401460 <localtime@plt>
  401c44:	adrp	x2, 407000 <ferror@plt+0x59e0>
  401c48:	mov	x3, x0
  401c4c:	add	x2, x2, #0x6de
  401c50:	add	x0, sp, #0x98
  401c54:	mov	w1, #0x20                  	// #32
  401c58:	bl	401430 <strftime@plt>
  401c5c:	adrp	x22, 419000 <ferror@plt+0x179e0>
  401c60:	add	x22, x22, #0x1f0
  401c64:	adrp	x11, 419000 <ferror@plt+0x179e0>
  401c68:	ldrb	w14, [x22, #8]
  401c6c:	adrp	x17, 419000 <ferror@plt+0x179e0>
  401c70:	ldr	x11, [x11, #344]
  401c74:	adrp	x18, 419000 <ferror@plt+0x179e0>
  401c78:	ldr	x12, [sp, #224]
  401c7c:	ldr	x13, [sp, #208]
  401c80:	ldr	w15, [x22, #20]
  401c84:	ldr	x0, [sp, #88]
  401c88:	ldrb	w16, [x22]
  401c8c:	ldr	x17, [x17, #408]
  401c90:	ldr	x18, [x18, #456]
  401c94:	sub	x8, x29, #0x60
  401c98:	sub	x9, x29, #0xb0
  401c9c:	cmp	w14, #0x0
  401ca0:	mov	w10, #0x400                 	// #1024
  401ca4:	adrp	x1, 419000 <ferror@plt+0x179e0>
  401ca8:	adrp	x2, 419000 <ferror@plt+0x179e0>
  401cac:	adrp	x5, 419000 <ferror@plt+0x179e0>
  401cb0:	adrp	x6, 419000 <ferror@plt+0x179e0>
  401cb4:	ucvtf	s0, x11
  401cb8:	mul	x11, x12, x0
  401cbc:	mul	x12, x13, x0
  401cc0:	csel	x0, x9, x8, ne  // ne = any
  401cc4:	cmp	w15, #0x4
  401cc8:	add	x1, x1, #0x160
  401ccc:	add	x2, x2, #0x190
  401cd0:	add	x5, x5, #0x1a0
  401cd4:	add	x6, x6, #0x1a8
  401cd8:	ucvtf	s1, x17
  401cdc:	ucvtf	s2, x18
  401ce0:	csinc	w8, w10, wzr, ne  // ne = any
  401ce4:	cmp	w16, #0x0
  401ce8:	fdiv	s1, s1, s0
  401cec:	scvtf	s3, w8
  401cf0:	fdiv	s2, s2, s0
  401cf4:	csel	x8, x1, x2, ne  // ne = any
  401cf8:	csel	x9, x5, x6, ne  // ne = any
  401cfc:	fmul	s1, s1, s3
  401d00:	fmul	s2, s2, s3
  401d04:	ldr	x8, [x8]
  401d08:	ldr	x9, [x9]
  401d0c:	fcvtzu	x3, s1
  401d10:	ucvtf	s1, x11
  401d14:	fcvtzu	x4, s2
  401d18:	ucvtf	s2, x12
  401d1c:	fdiv	s1, s1, s0
  401d20:	fdiv	s2, s2, s0
  401d24:	fmul	s1, s1, s3
  401d28:	fmul	s2, s2, s3
  401d2c:	ldur	x12, [x29, #-240]
  401d30:	ldr	x13, [sp, #304]
  401d34:	fcvtzu	x10, s1
  401d38:	fcvtzu	x11, s2
  401d3c:	ucvtf	s1, x8
  401d40:	ucvtf	s2, x9
  401d44:	ldur	x8, [x29, #-208]
  401d48:	ldur	x9, [x29, #-224]
  401d4c:	ldr	x14, [sp, #288]
  401d50:	ldur	x15, [x29, #-256]
  401d54:	ldr	x16, [sp, #320]
  401d58:	add	x12, x13, x12
  401d5c:	ldr	x17, [sp, #272]
  401d60:	add	x8, x9, x8
  401d64:	add	x12, x12, x14
  401d68:	add	x14, x12, x8
  401d6c:	ldr	w6, [sp, #200]
  401d70:	ldr	w7, [sp, #192]
  401d74:	add	x14, x14, x15
  401d78:	add	x14, x14, x16
  401d7c:	ldr	x18, [sp, #256]
  401d80:	ldr	x5, [sp, #240]
  401d84:	add	x14, x14, x17
  401d88:	mov	w9, #0x64                  	// #100
  401d8c:	cmp	x14, #0x0
  401d90:	ldp	w2, w1, [x29, #-184]
  401d94:	mul	w13, w6, w21
  401d98:	mul	w6, w7, w21
  401d9c:	mul	x7, x15, x9
  401da0:	csinc	x14, x14, xzr, ne  // ne = any
  401da4:	fdiv	s1, s1, s0
  401da8:	fdiv	s0, s2, s0
  401dac:	csel	x15, x9, x7, eq  // eq = none
  401db0:	lsr	x7, x14, #1
  401db4:	madd	x10, x19, x10, x7
  401db8:	madd	x11, x19, x11, x7
  401dbc:	madd	x18, x18, x19, x7
  401dc0:	madd	x5, x5, x19, x7
  401dc4:	add	x13, x7, x13
  401dc8:	add	x6, x7, x6
  401dcc:	madd	x8, x8, x9, x7
  401dd0:	madd	x12, x12, x9, x7
  401dd4:	add	x15, x7, x15
  401dd8:	madd	x16, x16, x9, x7
  401ddc:	madd	x9, x17, x9, x7
  401de0:	fmul	s1, s1, s3
  401de4:	fmul	s0, s0, s3
  401de8:	udiv	x7, x10, x14
  401dec:	udiv	x10, x11, x14
  401df0:	udiv	x11, x18, x14
  401df4:	udiv	x17, x5, x14
  401df8:	udiv	x13, x13, x14
  401dfc:	udiv	x18, x6, x14
  401e00:	udiv	x8, x8, x14
  401e04:	udiv	x12, x12, x14
  401e08:	udiv	x15, x15, x14
  401e0c:	udiv	x16, x16, x14
  401e10:	fcvtzu	x5, s1
  401e14:	fcvtzu	x6, s0
  401e18:	udiv	x9, x9, x14
  401e1c:	str	w9, [sp, #72]
  401e20:	str	w16, [sp, #64]
  401e24:	str	w15, [sp, #56]
  401e28:	str	w12, [sp, #48]
  401e2c:	str	w8, [sp, #40]
  401e30:	str	w18, [sp, #32]
  401e34:	str	w13, [sp, #24]
  401e38:	str	w17, [sp, #16]
  401e3c:	str	w11, [sp, #8]
  401e40:	str	w10, [sp]
  401e44:	bl	4015b0 <printf@plt>
  401e48:	ldrb	w8, [x22, #12]
  401e4c:	cmp	w8, #0x1
  401e50:	b.ne	401e64 <ferror@plt+0x844>  // b.any
  401e54:	adrp	x0, 407000 <ferror@plt+0x59e0>
  401e58:	add	x0, x0, #0x6f0
  401e5c:	add	x1, sp, #0x98
  401e60:	bl	4015b0 <printf@plt>
  401e64:	mov	w0, #0xa                   	// #10
  401e68:	bl	4015d0 <putchar@plt>
  401e6c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401e70:	add	x8, x8, #0x200
  401e74:	ldrb	w8, [x8]
  401e78:	tbnz	w8, #0, 401e90 <ferror@plt+0x870>
  401e7c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401e80:	add	x8, x8, #0x200
  401e84:	ldr	x8, [x8, #16]
  401e88:	cmp	x8, #0x2
  401e8c:	b.cc	4019c8 <ferror@plt+0x3a8>  // b.lo, b.ul, b.last
  401e90:	mov	w27, wzr
  401e94:	mov	w19, wzr
  401e98:	lsr	x8, x20, #1
  401e9c:	mov	w21, #0x2                   	// #2
  401ea0:	sub	x25, x29, #0xd0
  401ea4:	sub	x26, x29, #0xe0
  401ea8:	str	x8, [sp, #80]
  401eac:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401eb0:	ldr	w0, [x8, #340]
  401eb4:	str	w27, [sp, #136]
  401eb8:	bl	4014c0 <sleep@plt>
  401ebc:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401ec0:	ldrb	w8, [x8, #500]
  401ec4:	tbnz	w8, #0, 401ee4 <ferror@plt+0x8c4>
  401ec8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401ecc:	ldr	w8, [x8, #520]
  401ed0:	sub	w9, w21, #0x1
  401ed4:	udiv	w10, w9, w8
  401ed8:	msub	w8, w10, w8, w9
  401edc:	cbnz	w8, 401ee4 <ferror@plt+0x8c4>
  401ee0:	bl	4037a8 <ferror@plt+0x2188>
  401ee4:	cmp	w19, #0x0
  401ee8:	str	w21, [sp, #144]
  401eec:	cset	w20, eq  // eq = none
  401ef0:	bl	401420 <meminfo@plt>
  401ef4:	lsl	x8, x20, #3
  401ef8:	sub	x10, x29, #0xf0
  401efc:	add	x27, x10, x8
  401f00:	sub	x10, x29, #0x100
  401f04:	add	x1, x26, x8
  401f08:	add	x26, x10, x8
  401f0c:	add	x10, sp, #0x140
  401f10:	add	x28, x25, x8
  401f14:	add	x25, x10, x8
  401f18:	add	x10, sp, #0x130
  401f1c:	add	x5, x10, x8
  401f20:	add	x10, sp, #0x120
  401f24:	add	x6, x10, x8
  401f28:	add	x10, sp, #0x110
  401f2c:	add	x24, x10, x8
  401f30:	add	x10, sp, #0x100
  401f34:	lsl	x9, x20, #2
  401f38:	add	x20, x10, x8
  401f3c:	add	x10, sp, #0xf0
  401f40:	add	x23, x10, x8
  401f44:	add	x10, sp, #0xe0
  401f48:	add	x22, x10, x8
  401f4c:	add	x10, sp, #0xd0
  401f50:	add	x21, x10, x8
  401f54:	add	x8, sp, #0xc8
  401f58:	add	x10, x8, x9
  401f5c:	add	x8, sp, #0xc0
  401f60:	add	x9, x8, x9
  401f64:	sub	x8, x29, #0xc0
  401f68:	str	x8, [sp, #72]
  401f6c:	sub	x8, x29, #0xbc
  401f70:	str	x8, [sp, #64]
  401f74:	sub	x8, x29, #0xb8
  401f78:	str	x8, [sp, #56]
  401f7c:	sub	x8, x29, #0xb4
  401f80:	mov	x0, x28
  401f84:	mov	x2, x27
  401f88:	mov	x3, x26
  401f8c:	mov	x4, x25
  401f90:	mov	x7, x24
  401f94:	stp	x9, x8, [sp, #40]
  401f98:	stp	x10, x9, [sp, #96]
  401f9c:	stp	x21, x10, [sp, #24]
  401fa0:	stp	x23, x22, [sp, #8]
  401fa4:	str	x20, [sp]
  401fa8:	stp	x5, x1, [sp, #112]
  401fac:	str	x6, [sp, #128]
  401fb0:	bl	401580 <getstat@plt>
  401fb4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  401fb8:	ldrb	w8, [x8, #508]
  401fbc:	cmp	w8, #0x1
  401fc0:	b.ne	401fec <ferror@plt+0x9cc>  // b.any
  401fc4:	add	x0, sp, #0xb8
  401fc8:	bl	401490 <time@plt>
  401fcc:	add	x0, sp, #0xb8
  401fd0:	bl	401460 <localtime@plt>
  401fd4:	adrp	x2, 407000 <ferror@plt+0x59e0>
  401fd8:	mov	x3, x0
  401fdc:	add	x0, sp, #0x98
  401fe0:	mov	w1, #0x20                  	// #32
  401fe4:	add	x2, x2, #0x6de
  401fe8:	bl	401430 <strftime@plt>
  401fec:	adrp	x13, 419000 <ferror@plt+0x179e0>
  401ff0:	adrp	x16, 419000 <ferror@plt+0x179e0>
  401ff4:	ldr	x13, [x13, #408]
  401ff8:	ldr	x16, [x16, #456]
  401ffc:	mov	w8, w19
  402000:	ldr	x10, [x27]
  402004:	ucvtf	s0, x13
  402008:	lsl	x13, x8, #3
  40200c:	ucvtf	s2, x16
  402010:	sub	x16, x29, #0xf0
  402014:	ldr	x16, [x16, x13]
  402018:	ldr	x12, [x25]
  40201c:	adrp	x27, 419000 <ferror@plt+0x179e0>
  402020:	add	x27, x27, #0x154
  402024:	sub	x10, x10, x16
  402028:	add	x16, sp, #0x140
  40202c:	ldr	x16, [x16, x13]
  402030:	ldur	x15, [x27, #4]
  402034:	ldr	x17, [x22]
  402038:	sub	x25, x29, #0xd0
  40203c:	sub	x12, x12, x16
  402040:	add	x16, sp, #0xe0
  402044:	ldr	x16, [x16, x13]
  402048:	ldr	x9, [x28]
  40204c:	ucvtf	s1, x15
  402050:	ldr	x15, [x25, x13]
  402054:	ldr	x0, [x20]
  402058:	sub	x16, x17, x16
  40205c:	add	x17, sp, #0x100
  402060:	ldr	x1, [x23]
  402064:	ldr	x23, [sp, #80]
  402068:	ldr	x17, [x17, x13]
  40206c:	sub	x9, x9, x15
  402070:	sub	x15, x29, #0x100
  402074:	add	x0, x0, x23
  402078:	ldr	x11, [x26]
  40207c:	ldr	x15, [x15, x13]
  402080:	sub	x17, x0, x17
  402084:	add	x0, sp, #0xf0
  402088:	ldr	x0, [x0, x13]
  40208c:	sub	x11, x11, x15
  402090:	add	x15, sp, #0x110
  402094:	add	x1, x1, x23
  402098:	ldr	x14, [x24]
  40209c:	ldr	x15, [x15, x13]
  4020a0:	sub	x5, x1, x0
  4020a4:	ldp	x2, x1, [sp, #96]
  4020a8:	ldr	w2, [x2]
  4020ac:	lsl	x8, x8, #2
  4020b0:	add	x0, sp, #0xc8
  4020b4:	sub	x14, x14, x15
  4020b8:	add	x15, sp, #0xd0
  4020bc:	ldr	w0, [x0, x8]
  4020c0:	ldr	w1, [x1]
  4020c4:	add	x3, sp, #0xc0
  4020c8:	ldr	w4, [sp, #136]
  4020cc:	ldr	x18, [x21]
  4020d0:	ldr	x15, [x15, x13]
  4020d4:	ldr	w8, [x3, x8]
  4020d8:	adrp	x24, 419000 <ferror@plt+0x179e0>
  4020dc:	add	w2, w2, w23
  4020e0:	add	x24, x24, #0x1f0
  4020e4:	sub	w6, w2, w0
  4020e8:	add	w0, w1, w23
  4020ec:	ldr	x3, [sp, #88]
  4020f0:	sub	x15, x18, x15
  4020f4:	ldrb	w18, [x24, #8]
  4020f8:	sub	w8, w0, w8
  4020fc:	add	w0, w4, w11
  402100:	cmp	w4, #0x0
  402104:	ldr	w2, [x24, #20]
  402108:	sxtw	x0, w0
  40210c:	csel	x11, x11, x0, eq  // eq = none
  402110:	mul	x16, x16, x3
  402114:	cmp	w11, #0x0
  402118:	ucvtf	s3, x16
  40211c:	csel	x16, xzr, x11, lt  // lt = tstop
  402120:	cmp	w18, #0x0
  402124:	sub	x18, x29, #0x60
  402128:	sub	x0, x29, #0xb0
  40212c:	csel	x0, x0, x18, ne  // ne = any
  402130:	cmp	w2, #0x4
  402134:	mov	w18, #0x400                 	// #1024
  402138:	ldrb	w1, [x24]
  40213c:	csinc	w18, w18, wzr, ne  // ne = any
  402140:	fdiv	s0, s0, s1
  402144:	scvtf	s4, w18
  402148:	mul	x15, x15, x3
  40214c:	fmul	s0, s0, s4
  402150:	fcvtzu	x3, s0
  402154:	ucvtf	s0, x15
  402158:	adrp	x15, 419000 <ferror@plt+0x179e0>
  40215c:	adrp	x18, 419000 <ferror@plt+0x179e0>
  402160:	cmp	w1, #0x0
  402164:	add	x15, x15, #0x160
  402168:	add	x18, x18, #0x190
  40216c:	csel	x15, x15, x18, ne  // ne = any
  402170:	adrp	x18, 419000 <ferror@plt+0x179e0>
  402174:	adrp	x1, 419000 <ferror@plt+0x179e0>
  402178:	add	x18, x18, #0x1a0
  40217c:	add	x1, x1, #0x1a8
  402180:	csel	x18, x18, x1, ne  // ne = any
  402184:	ldp	x2, x1, [sp, #112]
  402188:	ldr	x7, [sp, #128]
  40218c:	sub	x26, x29, #0xe0
  402190:	ldr	x15, [x15]
  402194:	ldr	x2, [x2]
  402198:	ldr	x7, [x7]
  40219c:	ldr	x1, [x1]
  4021a0:	ldr	x18, [x18]
  4021a4:	add	x10, x10, x2
  4021a8:	add	x2, sp, #0x130
  4021ac:	ldr	x2, [x2, x13]
  4021b0:	add	x9, x9, x1
  4021b4:	ldr	x1, [x26, x13]
  4021b8:	eor	w20, w19, #0x1
  4021bc:	sub	x10, x10, x2
  4021c0:	add	x10, x10, x7
  4021c4:	add	x7, sp, #0x120
  4021c8:	ldr	x13, [x7, x13]
  4021cc:	sub	x9, x9, x1
  4021d0:	ldr	w19, [x27]
  4021d4:	and	w27, w11, w11, asr #31
  4021d8:	sub	x10, x10, x13
  4021dc:	add	x11, x10, x9
  4021e0:	add	x11, x11, x12
  4021e4:	fdiv	s2, s2, s1
  4021e8:	fdiv	s3, s3, s1
  4021ec:	fdiv	s0, s0, s1
  4021f0:	add	x11, x11, x14
  4021f4:	fmul	s2, s2, s4
  4021f8:	fmul	s3, s3, s4
  4021fc:	fmul	s0, s0, s4
  402200:	add	x11, x11, x16
  402204:	fcvtzu	x4, s2
  402208:	ucvtf	s2, x15
  40220c:	fcvtzu	x15, s3
  402210:	ucvtf	s3, x18
  402214:	fcvtzu	x18, s0
  402218:	udiv	x21, x5, x19
  40221c:	mov	w5, #0x64                  	// #100
  402220:	cmp	x11, #0x0
  402224:	ldp	w2, w1, [x29, #-184]
  402228:	mul	x13, x16, x5
  40222c:	csinc	x11, x11, xzr, ne  // ne = any
  402230:	add	x15, x15, x23
  402234:	add	x16, x18, x23
  402238:	fdiv	s0, s2, s1
  40223c:	fdiv	s1, s3, s1
  402240:	csel	x13, x5, x13, eq  // eq = none
  402244:	udiv	x7, x15, x19
  402248:	udiv	x15, x16, x19
  40224c:	lsr	x16, x11, #1
  402250:	madd	x9, x9, x5, x16
  402254:	madd	x10, x10, x5, x16
  402258:	add	x13, x16, x13
  40225c:	madd	x12, x12, x5, x16
  402260:	madd	x14, x14, x5, x16
  402264:	fmul	s0, s0, s4
  402268:	fmul	s1, s1, s4
  40226c:	udiv	x17, x17, x19
  402270:	udiv	w22, w6, w19
  402274:	udiv	w8, w8, w19
  402278:	udiv	x9, x9, x11
  40227c:	udiv	x10, x10, x11
  402280:	udiv	x13, x13, x11
  402284:	udiv	x12, x12, x11
  402288:	udiv	x11, x14, x11
  40228c:	fcvtzu	x5, s0
  402290:	fcvtzu	x6, s1
  402294:	str	w8, [sp, #32]
  402298:	str	w22, [sp, #24]
  40229c:	str	w21, [sp, #16]
  4022a0:	str	w17, [sp, #8]
  4022a4:	str	w15, [sp]
  4022a8:	str	w11, [sp, #72]
  4022ac:	str	w12, [sp, #64]
  4022b0:	str	w13, [sp, #56]
  4022b4:	str	w10, [sp, #48]
  4022b8:	str	w9, [sp, #40]
  4022bc:	bl	4015b0 <printf@plt>
  4022c0:	ldrb	w8, [x24, #12]
  4022c4:	cmp	w8, #0x1
  4022c8:	b.ne	4022dc <ferror@plt+0xcbc>  // b.any
  4022cc:	adrp	x0, 407000 <ferror@plt+0x59e0>
  4022d0:	add	x1, sp, #0x98
  4022d4:	add	x0, x0, #0x6f0
  4022d8:	bl	4015b0 <printf@plt>
  4022dc:	mov	w0, #0xa                   	// #10
  4022e0:	bl	4015d0 <putchar@plt>
  4022e4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4022e8:	add	x8, x8, #0x200
  4022ec:	ldr	w21, [sp, #144]
  4022f0:	ldrb	w10, [x8]
  4022f4:	ldr	x8, [x8, #16]
  4022f8:	mov	w19, w20
  4022fc:	mov	w9, w21
  402300:	add	w21, w21, #0x1
  402304:	tbnz	w10, #0, 401eac <ferror@plt+0x88c>
  402308:	cmp	x8, x9
  40230c:	mov	w19, w20
  402310:	b.hi	401eac <ferror@plt+0x88c>  // b.pmore
  402314:	b	4019c8 <ferror@plt+0x3a8>
  402318:	adrp	x8, 407000 <ferror@plt+0x59e0>
  40231c:	add	x8, x8, #0xae0
  402320:	ldp	q0, q1, [x8]
  402324:	ldr	q2, [x8, #32]
  402328:	adrp	x8, 407000 <ferror@plt+0x59e0>
  40232c:	add	x8, x8, #0xb11
  402330:	sub	x9, x29, #0xb0
  402334:	stp	q0, q1, [x9, #80]
  402338:	ldp	q0, q1, [x8]
  40233c:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402340:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402344:	add	x0, x0, #0xb46
  402348:	stp	q0, q1, [x9]
  40234c:	ldr	q0, [x8, #32]
  402350:	ldur	x8, [x8, #45]
  402354:	add	x1, x1, #0xb56
  402358:	str	q2, [x9, #112]
  40235c:	sturb	wzr, [x29, #-48]
  402360:	str	q0, [x9, #32]
  402364:	stur	x8, [x9, #45]
  402368:	bl	401480 <fopen@plt>
  40236c:	cbz	x0, 40304c <ferror@plt+0x1a2c>
  402370:	bl	401470 <fclose@plt>
  402374:	sub	x0, x29, #0xd0
  402378:	sub	x1, x29, #0xe0
  40237c:	bl	4014f0 <getdiskstat@plt>
  402380:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402384:	ldrb	w8, [x8, #508]
  402388:	mov	w28, w0
  40238c:	cmp	w8, #0x1
  402390:	b.eq	40308c <ferror@plt+0x1a6c>  // b.none
  402394:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402398:	ldrb	w8, [x8, #500]
  40239c:	cmp	w8, #0x1
  4023a0:	b.eq	4030c4 <ferror@plt+0x1aa4>  // b.none
  4023a4:	adrp	x22, 419000 <ferror@plt+0x179e0>
  4023a8:	add	x22, x22, #0x1f8
  4023ac:	cbnz	w28, 4030d4 <ferror@plt+0x1ab4>
  4023b0:	b	4031b8 <ferror@plt+0x1b98>
  4023b4:	bl	401420 <meminfo@plt>
  4023b8:	add	x8, sp, #0xc8
  4023bc:	add	x9, sp, #0xd0
  4023c0:	add	x10, sp, #0xe0
  4023c4:	add	x11, sp, #0xf0
  4023c8:	add	x12, sp, #0xb8
  4023cc:	add	x13, sp, #0xc0
  4023d0:	add	x14, sp, #0x100
  4023d4:	add	x15, sp, #0x110
  4023d8:	add	x16, sp, #0x120
  4023dc:	add	x17, sp, #0x130
  4023e0:	sub	x0, x29, #0xb0
  4023e4:	sub	x1, x29, #0x60
  4023e8:	add	x2, sp, #0x98
  4023ec:	sub	x3, x29, #0xd0
  4023f0:	sub	x4, x29, #0xe0
  4023f4:	sub	x5, x29, #0xf0
  4023f8:	sub	x6, x29, #0x100
  4023fc:	add	x7, sp, #0x140
  402400:	stp	x9, x8, [sp, #64]
  402404:	stp	x11, x10, [sp, #48]
  402408:	stp	x13, x12, [sp, #32]
  40240c:	stp	x15, x14, [sp, #16]
  402410:	stp	x17, x16, [sp]
  402414:	bl	401580 <getstat@plt>
  402418:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40241c:	add	x1, x1, #0x898
  402420:	mov	w2, #0x5                   	// #5
  402424:	mov	x0, xzr
  402428:	bl	401590 <dcgettext@plt>
  40242c:	adrp	x19, 419000 <ferror@plt+0x179e0>
  402430:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402434:	add	x19, x19, #0x150
  402438:	ldr	w9, [x25, #516]
  40243c:	ldr	x8, [x8, #480]
  402440:	ldr	x10, [x19, #8]
  402444:	mov	w20, #0x400                 	// #1024
  402448:	cmp	w9, #0x4
  40244c:	ucvtf	s0, x8
  402450:	ucvtf	s1, x10
  402454:	csinc	w8, w20, wzr, ne  // ne = any
  402458:	fdiv	s0, s0, s1
  40245c:	scvtf	s1, w8
  402460:	fmul	s0, s0, s1
  402464:	fcvtzu	x1, s0
  402468:	mov	x2, x19
  40246c:	bl	4015b0 <printf@plt>
  402470:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402474:	add	x1, x1, #0x8af
  402478:	mov	w2, #0x5                   	// #5
  40247c:	mov	x0, xzr
  402480:	bl	401590 <dcgettext@plt>
  402484:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402488:	ldr	w10, [x25, #516]
  40248c:	ldr	x9, [x19, #8]
  402490:	ldr	x8, [x8, #432]
  402494:	mov	x2, x19
  402498:	cmp	w10, #0x4
  40249c:	ucvtf	s0, x9
  4024a0:	ucvtf	s1, x8
  4024a4:	csinc	w8, w20, wzr, ne  // ne = any
  4024a8:	fdiv	s0, s1, s0
  4024ac:	scvtf	s1, w8
  4024b0:	fmul	s0, s0, s1
  4024b4:	fcvtzu	x1, s0
  4024b8:	bl	4015b0 <printf@plt>
  4024bc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4024c0:	add	x1, x1, #0x8c5
  4024c4:	mov	w2, #0x5                   	// #5
  4024c8:	mov	x0, xzr
  4024cc:	bl	401590 <dcgettext@plt>
  4024d0:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4024d4:	ldr	w10, [x25, #516]
  4024d8:	ldr	x9, [x19, #8]
  4024dc:	ldr	x8, [x8, #416]
  4024e0:	mov	x2, x19
  4024e4:	cmp	w10, #0x4
  4024e8:	ucvtf	s0, x9
  4024ec:	ucvtf	s1, x8
  4024f0:	csinc	w8, w20, wzr, ne  // ne = any
  4024f4:	fdiv	s0, s1, s0
  4024f8:	scvtf	s1, w8
  4024fc:	fmul	s0, s0, s1
  402500:	fcvtzu	x1, s0
  402504:	bl	4015b0 <printf@plt>
  402508:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40250c:	add	x1, x1, #0x8dd
  402510:	mov	w2, #0x5                   	// #5
  402514:	mov	x0, xzr
  402518:	bl	401590 <dcgettext@plt>
  40251c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402520:	ldr	w10, [x25, #516]
  402524:	ldr	x9, [x19, #8]
  402528:	ldr	x8, [x8, #352]
  40252c:	mov	x2, x19
  402530:	cmp	w10, #0x4
  402534:	ucvtf	s0, x9
  402538:	ucvtf	s1, x8
  40253c:	csinc	w8, w20, wzr, ne  // ne = any
  402540:	fdiv	s0, s1, s0
  402544:	scvtf	s1, w8
  402548:	fmul	s0, s0, s1
  40254c:	fcvtzu	x1, s0
  402550:	bl	4015b0 <printf@plt>
  402554:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402558:	add	x1, x1, #0x8f7
  40255c:	mov	w2, #0x5                   	// #5
  402560:	mov	x0, xzr
  402564:	bl	401590 <dcgettext@plt>
  402568:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40256c:	ldr	w10, [x25, #516]
  402570:	ldr	x9, [x19, #8]
  402574:	ldr	x8, [x8, #456]
  402578:	mov	x2, x19
  40257c:	cmp	w10, #0x4
  402580:	ucvtf	s0, x9
  402584:	ucvtf	s1, x8
  402588:	csinc	w8, w20, wzr, ne  // ne = any
  40258c:	fdiv	s0, s1, s0
  402590:	scvtf	s1, w8
  402594:	fmul	s0, s0, s1
  402598:	fcvtzu	x1, s0
  40259c:	bl	4015b0 <printf@plt>
  4025a0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4025a4:	add	x1, x1, #0x90d
  4025a8:	mov	w2, #0x5                   	// #5
  4025ac:	mov	x0, xzr
  4025b0:	bl	401590 <dcgettext@plt>
  4025b4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4025b8:	ldr	w10, [x25, #516]
  4025bc:	ldr	x9, [x19, #8]
  4025c0:	ldr	x8, [x8, #400]
  4025c4:	mov	x2, x19
  4025c8:	cmp	w10, #0x4
  4025cc:	ucvtf	s0, x9
  4025d0:	ucvtf	s1, x8
  4025d4:	csinc	w8, w20, wzr, ne  // ne = any
  4025d8:	fdiv	s0, s1, s0
  4025dc:	scvtf	s1, w8
  4025e0:	fmul	s0, s0, s1
  4025e4:	fcvtzu	x1, s0
  4025e8:	bl	4015b0 <printf@plt>
  4025ec:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4025f0:	add	x1, x1, #0x925
  4025f4:	mov	w2, #0x5                   	// #5
  4025f8:	mov	x0, xzr
  4025fc:	bl	401590 <dcgettext@plt>
  402600:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402604:	ldr	w10, [x25, #516]
  402608:	ldr	x9, [x19, #8]
  40260c:	ldr	x8, [x8, #424]
  402610:	mov	x2, x19
  402614:	cmp	w10, #0x4
  402618:	ucvtf	s0, x9
  40261c:	ucvtf	s1, x8
  402620:	csinc	w8, w20, wzr, ne  // ne = any
  402624:	fdiv	s0, s1, s0
  402628:	scvtf	s1, w8
  40262c:	fmul	s0, s0, s1
  402630:	fcvtzu	x1, s0
  402634:	bl	4015b0 <printf@plt>
  402638:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40263c:	add	x1, x1, #0x93a
  402640:	mov	w2, #0x5                   	// #5
  402644:	mov	x0, xzr
  402648:	bl	401590 <dcgettext@plt>
  40264c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402650:	ldr	w10, [x25, #516]
  402654:	ldr	x9, [x19, #8]
  402658:	ldr	x8, [x8, #464]
  40265c:	mov	x2, x19
  402660:	cmp	w10, #0x4
  402664:	ucvtf	s0, x9
  402668:	ucvtf	s1, x8
  40266c:	csinc	w8, w20, wzr, ne  // ne = any
  402670:	fdiv	s0, s1, s0
  402674:	scvtf	s1, w8
  402678:	fmul	s0, s0, s1
  40267c:	fcvtzu	x1, s0
  402680:	bl	4015b0 <printf@plt>
  402684:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402688:	add	x1, x1, #0x94f
  40268c:	mov	w2, #0x5                   	// #5
  402690:	mov	x0, xzr
  402694:	bl	401590 <dcgettext@plt>
  402698:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40269c:	ldr	w10, [x25, #516]
  4026a0:	ldr	x9, [x19, #8]
  4026a4:	ldr	x8, [x8, #408]
  4026a8:	mov	x2, x19
  4026ac:	cmp	w10, #0x4
  4026b0:	ucvtf	s0, x9
  4026b4:	ucvtf	s1, x8
  4026b8:	csinc	w8, w20, wzr, ne  // ne = any
  4026bc:	fdiv	s0, s1, s0
  4026c0:	scvtf	s1, w8
  4026c4:	fmul	s0, s0, s1
  4026c8:	fcvtzu	x1, s0
  4026cc:	bl	4015b0 <printf@plt>
  4026d0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4026d4:	add	x1, x1, #0x963
  4026d8:	mov	w2, #0x5                   	// #5
  4026dc:	mov	x0, xzr
  4026e0:	bl	401590 <dcgettext@plt>
  4026e4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4026e8:	ldr	w10, [x25, #516]
  4026ec:	ldr	x9, [x19, #8]
  4026f0:	ldr	x8, [x8, #448]
  4026f4:	mov	x2, x19
  4026f8:	cmp	w10, #0x4
  4026fc:	ucvtf	s0, x9
  402700:	ucvtf	s1, x8
  402704:	csinc	w8, w20, wzr, ne  // ne = any
  402708:	fdiv	s0, s1, s0
  40270c:	scvtf	s1, w8
  402710:	fmul	s0, s0, s1
  402714:	fcvtzu	x1, s0
  402718:	bl	4015b0 <printf@plt>
  40271c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402720:	add	x1, x1, #0x977
  402724:	mov	w2, #0x5                   	// #5
  402728:	mov	x0, xzr
  40272c:	bl	401590 <dcgettext@plt>
  402730:	ldur	x1, [x29, #-176]
  402734:	bl	4015b0 <printf@plt>
  402738:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40273c:	add	x1, x1, #0x997
  402740:	mov	w2, #0x5                   	// #5
  402744:	mov	x0, xzr
  402748:	bl	401590 <dcgettext@plt>
  40274c:	ldur	x1, [x29, #-96]
  402750:	bl	4015b0 <printf@plt>
  402754:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402758:	add	x1, x1, #0x9b3
  40275c:	mov	w2, #0x5                   	// #5
  402760:	mov	x0, xzr
  402764:	bl	401590 <dcgettext@plt>
  402768:	ldr	x1, [sp, #152]
  40276c:	bl	4015b0 <printf@plt>
  402770:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402774:	add	x1, x1, #0x9cc
  402778:	mov	w2, #0x5                   	// #5
  40277c:	mov	x0, xzr
  402780:	bl	401590 <dcgettext@plt>
  402784:	ldur	x1, [x29, #-208]
  402788:	bl	4015b0 <printf@plt>
  40278c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402790:	add	x1, x1, #0x9e3
  402794:	mov	w2, #0x5                   	// #5
  402798:	mov	x0, xzr
  40279c:	bl	401590 <dcgettext@plt>
  4027a0:	ldur	x1, [x29, #-224]
  4027a4:	bl	4015b0 <printf@plt>
  4027a8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4027ac:	add	x1, x1, #0x9fd
  4027b0:	mov	w2, #0x5                   	// #5
  4027b4:	mov	x0, xzr
  4027b8:	bl	401590 <dcgettext@plt>
  4027bc:	ldur	x1, [x29, #-240]
  4027c0:	bl	4015b0 <printf@plt>
  4027c4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4027c8:	add	x1, x1, #0xa13
  4027cc:	mov	w2, #0x5                   	// #5
  4027d0:	mov	x0, xzr
  4027d4:	bl	401590 <dcgettext@plt>
  4027d8:	ldur	x1, [x29, #-256]
  4027dc:	bl	4015b0 <printf@plt>
  4027e0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4027e4:	add	x1, x1, #0xa2d
  4027e8:	mov	w2, #0x5                   	// #5
  4027ec:	mov	x0, xzr
  4027f0:	bl	401590 <dcgettext@plt>
  4027f4:	ldr	x1, [sp, #320]
  4027f8:	bl	4015b0 <printf@plt>
  4027fc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402800:	add	x1, x1, #0xa46
  402804:	mov	w2, #0x5                   	// #5
  402808:	mov	x0, xzr
  40280c:	bl	401590 <dcgettext@plt>
  402810:	ldr	x1, [sp, #304]
  402814:	bl	4015b0 <printf@plt>
  402818:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40281c:	add	x1, x1, #0xa5c
  402820:	mov	w2, #0x5                   	// #5
  402824:	mov	x0, xzr
  402828:	bl	401590 <dcgettext@plt>
  40282c:	ldr	x1, [sp, #288]
  402830:	bl	4015b0 <printf@plt>
  402834:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402838:	add	x1, x1, #0xa73
  40283c:	mov	w2, #0x5                   	// #5
  402840:	mov	x0, xzr
  402844:	bl	401590 <dcgettext@plt>
  402848:	ldr	x1, [sp, #272]
  40284c:	bl	4015b0 <printf@plt>
  402850:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402854:	add	x1, x1, #0xa8b
  402858:	mov	w2, #0x5                   	// #5
  40285c:	mov	x0, xzr
  402860:	bl	401590 <dcgettext@plt>
  402864:	ldr	x1, [sp, #256]
  402868:	bl	4015b0 <printf@plt>
  40286c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402870:	add	x1, x1, #0xaa4
  402874:	mov	w2, #0x5                   	// #5
  402878:	mov	x0, xzr
  40287c:	bl	401590 <dcgettext@plt>
  402880:	ldr	w1, [sp, #192]
  402884:	bl	4015b0 <printf@plt>
  402888:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40288c:	add	x1, x1, #0xab5
  402890:	mov	w2, #0x5                   	// #5
  402894:	mov	x0, xzr
  402898:	bl	401590 <dcgettext@plt>
  40289c:	ldr	w1, [sp, #184]
  4028a0:	bl	4015b0 <printf@plt>
  4028a4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4028a8:	add	x1, x1, #0xad0
  4028ac:	mov	w2, #0x5                   	// #5
  4028b0:	mov	x0, xzr
  4028b4:	bl	401590 <dcgettext@plt>
  4028b8:	ldr	w1, [sp, #208]
  4028bc:	bl	4015b0 <printf@plt>
  4028c0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4028c4:	add	x1, x1, #0x63e
  4028c8:	mov	w2, #0x5                   	// #5
  4028cc:	mov	x0, xzr
  4028d0:	bl	401590 <dcgettext@plt>
  4028d4:	ldr	w1, [sp, #200]
  4028d8:	bl	4015b0 <printf@plt>
  4028dc:	b	4019c8 <ferror@plt+0x3a8>
  4028e0:	adrp	x8, 407000 <ferror@plt+0x59e0>
  4028e4:	add	x8, x8, #0xd6e
  4028e8:	ldr	q0, [x8]
  4028ec:	ldur	x8, [x8, #15]
  4028f0:	adrp	x0, 407000 <ferror@plt+0x59e0>
  4028f4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4028f8:	sub	x9, x29, #0xb0
  4028fc:	add	x0, x0, #0xd85
  402900:	add	x1, x1, #0xb56
  402904:	str	q0, [x9]
  402908:	stur	x8, [x9, #15]
  40290c:	bl	401480 <fopen@plt>
  402910:	cbz	x0, 403068 <ferror@plt+0x1a48>
  402914:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402918:	ldrb	w8, [x8, #500]
  40291c:	str	x0, [sp, #136]
  402920:	cmp	w8, #0x1
  402924:	b.ne	4029bc <ferror@plt+0x139c>  // b.any
  402928:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40292c:	add	x1, x1, #0xdf6
  402930:	mov	w2, #0x5                   	// #5
  402934:	mov	x0, xzr
  402938:	bl	401590 <dcgettext@plt>
  40293c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402940:	mov	x20, x0
  402944:	add	x1, x1, #0xdfc
  402948:	mov	w2, #0x5                   	// #5
  40294c:	mov	x0, xzr
  402950:	bl	401590 <dcgettext@plt>
  402954:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402958:	mov	x21, x0
  40295c:	add	x1, x1, #0xe00
  402960:	mov	w2, #0x5                   	// #5
  402964:	mov	x0, xzr
  402968:	bl	401590 <dcgettext@plt>
  40296c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402970:	mov	x22, x0
  402974:	add	x1, x1, #0xe06
  402978:	mov	w2, #0x5                   	// #5
  40297c:	mov	x0, xzr
  402980:	bl	401590 <dcgettext@plt>
  402984:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402988:	mov	x23, x0
  40298c:	add	x1, x1, #0xe0b
  402990:	mov	w2, #0x5                   	// #5
  402994:	mov	x0, xzr
  402998:	bl	401590 <dcgettext@plt>
  40299c:	mov	x5, x0
  4029a0:	adrp	x0, 407000 <ferror@plt+0x59e0>
  4029a4:	add	x0, x0, #0xddf
  4029a8:	mov	x1, x20
  4029ac:	mov	x2, x21
  4029b0:	mov	x3, x22
  4029b4:	mov	x4, x23
  4029b8:	bl	4015b0 <printf@plt>
  4029bc:	sub	x0, x29, #0x60
  4029c0:	bl	401610 <getslabinfo@plt>
  4029c4:	cbz	w0, 402ed0 <ferror@plt+0x18b0>
  4029c8:	adrp	x24, 407000 <ferror@plt+0x59e0>
  4029cc:	adrp	x25, 407000 <ferror@plt+0x59e0>
  4029d0:	mov	x20, xzr
  4029d4:	mov	x21, xzr
  4029d8:	mov	w22, w0
  4029dc:	adrp	x23, 419000 <ferror@plt+0x179e0>
  4029e0:	add	x24, x24, #0xe0b
  4029e4:	add	x25, x25, #0xddf
  4029e8:	b	402a14 <ferror@plt+0x13f4>
  4029ec:	ldur	x8, [x29, #-96]
  4029f0:	sub	x0, x29, #0xb0
  4029f4:	add	x1, x8, x20
  4029f8:	ldp	w2, w3, [x1, #48]
  4029fc:	ldp	w4, w5, [x1, #56]
  402a00:	bl	4015b0 <printf@plt>
  402a04:	add	x21, x21, #0x1
  402a08:	cmp	x22, x21
  402a0c:	add	x20, x20, #0x40
  402a10:	b.eq	402ed0 <ferror@plt+0x18b0>  // b.none
  402a14:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402a18:	ldrb	w8, [x8, #500]
  402a1c:	tbnz	w8, #0, 4029ec <ferror@plt+0x13cc>
  402a20:	ldr	w8, [x23, #520]
  402a24:	udiv	x9, x21, x8
  402a28:	msub	x8, x9, x8, x21
  402a2c:	cbnz	x8, 4029ec <ferror@plt+0x13cc>
  402a30:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402a34:	mov	w2, #0x5                   	// #5
  402a38:	mov	x0, xzr
  402a3c:	add	x1, x1, #0xdf6
  402a40:	bl	401590 <dcgettext@plt>
  402a44:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402a48:	mov	x26, x0
  402a4c:	mov	w2, #0x5                   	// #5
  402a50:	mov	x0, xzr
  402a54:	add	x1, x1, #0xdfc
  402a58:	bl	401590 <dcgettext@plt>
  402a5c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402a60:	mov	x27, x0
  402a64:	mov	w2, #0x5                   	// #5
  402a68:	mov	x0, xzr
  402a6c:	add	x1, x1, #0xe00
  402a70:	bl	401590 <dcgettext@plt>
  402a74:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402a78:	mov	x28, x0
  402a7c:	mov	w2, #0x5                   	// #5
  402a80:	mov	x0, xzr
  402a84:	add	x1, x1, #0xe06
  402a88:	bl	401590 <dcgettext@plt>
  402a8c:	mov	x19, x0
  402a90:	mov	w2, #0x5                   	// #5
  402a94:	mov	x0, xzr
  402a98:	mov	x1, x24
  402a9c:	bl	401590 <dcgettext@plt>
  402aa0:	mov	x5, x0
  402aa4:	mov	x0, x25
  402aa8:	mov	x1, x26
  402aac:	mov	x2, x27
  402ab0:	mov	x3, x28
  402ab4:	mov	x4, x19
  402ab8:	bl	4015b0 <printf@plt>
  402abc:	b	4029ec <ferror@plt+0x13cc>
  402ac0:	adrp	x8, 407000 <ferror@plt+0x59e0>
  402ac4:	add	x8, x8, #0xcce
  402ac8:	ldr	q0, [x8]
  402acc:	ldur	q1, [x8, #12]
  402ad0:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402ad4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402ad8:	sub	x8, x29, #0xb0
  402adc:	add	x0, x0, #0xb46
  402ae0:	add	x1, x1, #0xb56
  402ae4:	str	q0, [x8]
  402ae8:	stur	q1, [x8, #12]
  402aec:	bl	401480 <fopen@plt>
  402af0:	mov	x20, x0
  402af4:	cbnz	x0, 402b18 <ferror@plt+0x14f8>
  402af8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402afc:	add	x1, x1, #0xcea
  402b00:	mov	w2, #0x5                   	// #5
  402b04:	bl	401590 <dcgettext@plt>
  402b08:	mov	x2, x0
  402b0c:	mov	w0, #0x1                   	// #1
  402b10:	mov	w1, wzr
  402b14:	bl	4013f0 <error@plt>
  402b18:	mov	x0, x20
  402b1c:	bl	401470 <fclose@plt>
  402b20:	sub	x0, x29, #0x60
  402b24:	add	x1, sp, #0x98
  402b28:	bl	4014f0 <getdiskstat@plt>
  402b2c:	ldur	x8, [x29, #-96]
  402b30:	mov	w1, w0
  402b34:	mov	x0, x8
  402b38:	bl	401400 <getpartitions_num@plt>
  402b3c:	cbz	w0, 402ea4 <ferror@plt+0x1884>
  402b40:	ldr	x20, [sp, #152]
  402b44:	mov	x23, xzr
  402b48:	mov	w21, w0
  402b4c:	mov	x0, x19
  402b50:	mov	x1, x20
  402b54:	bl	401520 <strcmp@plt>
  402b58:	cmp	w0, #0x0
  402b5c:	csel	x23, x20, x23, eq  // eq = none
  402b60:	subs	x21, x21, #0x1
  402b64:	add	x20, x20, #0x48
  402b68:	b.ne	402b4c <ferror@plt+0x152c>  // b.any
  402b6c:	cbz	x23, 402ea4 <ferror@plt+0x1884>
  402b70:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402b74:	add	x1, x1, #0xd4a
  402b78:	mov	w2, #0x5                   	// #5
  402b7c:	mov	x0, xzr
  402b80:	bl	401590 <dcgettext@plt>
  402b84:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402b88:	mov	x20, x0
  402b8c:	add	x1, x1, #0xd50
  402b90:	mov	w2, #0x5                   	// #5
  402b94:	mov	x0, xzr
  402b98:	bl	401590 <dcgettext@plt>
  402b9c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402ba0:	mov	x21, x0
  402ba4:	add	x1, x1, #0xd67
  402ba8:	mov	w2, #0x5                   	// #5
  402bac:	mov	x0, xzr
  402bb0:	bl	401590 <dcgettext@plt>
  402bb4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402bb8:	mov	x22, x0
  402bbc:	add	x1, x1, #0xd5d
  402bc0:	mov	w2, #0x5                   	// #5
  402bc4:	mov	x0, xzr
  402bc8:	bl	401590 <dcgettext@plt>
  402bcc:	mov	x5, x0
  402bd0:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402bd4:	add	x0, x0, #0xd2c
  402bd8:	mov	x1, x19
  402bdc:	mov	x2, x20
  402be0:	mov	x3, x21
  402be4:	mov	x4, x22
  402be8:	bl	4015b0 <printf@plt>
  402bec:	ldr	x2, [x23, #40]
  402bf0:	ldp	w1, w3, [x23, #52]
  402bf4:	ldr	x4, [x23, #64]
  402bf8:	sub	x0, x29, #0xb0
  402bfc:	bl	4015b0 <printf@plt>
  402c00:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402c04:	ldr	x0, [x8, #392]
  402c08:	bl	401560 <fflush@plt>
  402c0c:	ldur	x0, [x29, #-96]
  402c10:	bl	401550 <free@plt>
  402c14:	ldr	x0, [sp, #152]
  402c18:	bl	401550 <free@plt>
  402c1c:	adrp	x20, 419000 <ferror@plt+0x179e0>
  402c20:	add	x20, x20, #0x200
  402c24:	ldrb	w8, [x20]
  402c28:	tbnz	w8, #0, 402c38 <ferror@plt+0x1618>
  402c2c:	ldr	x8, [x20, #16]
  402c30:	cmp	x8, #0x2
  402c34:	b.cc	4019c8 <ferror@plt+0x3a8>  // b.lo, b.ul, b.last
  402c38:	adrp	x28, 407000 <ferror@plt+0x59e0>
  402c3c:	adrp	x24, 407000 <ferror@plt+0x59e0>
  402c40:	mov	w21, #0x1                   	// #1
  402c44:	adrp	x22, 419000 <ferror@plt+0x179e0>
  402c48:	adrp	x23, 419000 <ferror@plt+0x179e0>
  402c4c:	add	x28, x28, #0xd4a
  402c50:	add	x24, x24, #0xd2c
  402c54:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402c58:	ldrb	w8, [x8, #500]
  402c5c:	tbnz	w8, #0, 402ce4 <ferror@plt+0x16c4>
  402c60:	ldr	w8, [x23, #520]
  402c64:	udiv	x9, x21, x8
  402c68:	msub	x8, x9, x8, x21
  402c6c:	cbnz	x8, 402ce4 <ferror@plt+0x16c4>
  402c70:	mov	w2, #0x5                   	// #5
  402c74:	mov	x0, xzr
  402c78:	mov	x1, x28
  402c7c:	bl	401590 <dcgettext@plt>
  402c80:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402c84:	mov	x25, x0
  402c88:	mov	w2, #0x5                   	// #5
  402c8c:	mov	x0, xzr
  402c90:	add	x1, x1, #0xd50
  402c94:	bl	401590 <dcgettext@plt>
  402c98:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402c9c:	mov	x26, x0
  402ca0:	mov	w2, #0x5                   	// #5
  402ca4:	mov	x0, xzr
  402ca8:	add	x1, x1, #0xd67
  402cac:	bl	401590 <dcgettext@plt>
  402cb0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402cb4:	mov	x27, x0
  402cb8:	mov	w2, #0x5                   	// #5
  402cbc:	mov	x0, xzr
  402cc0:	add	x1, x1, #0xd5d
  402cc4:	bl	401590 <dcgettext@plt>
  402cc8:	mov	x5, x0
  402ccc:	mov	x0, x24
  402cd0:	mov	x1, x19
  402cd4:	mov	x2, x25
  402cd8:	mov	x3, x26
  402cdc:	mov	x4, x27
  402ce0:	bl	4015b0 <printf@plt>
  402ce4:	ldr	w0, [x22, #340]
  402ce8:	bl	4014c0 <sleep@plt>
  402cec:	sub	x0, x29, #0x60
  402cf0:	add	x1, sp, #0x98
  402cf4:	bl	4014f0 <getdiskstat@plt>
  402cf8:	ldur	x8, [x29, #-96]
  402cfc:	mov	w1, w0
  402d00:	mov	x0, x8
  402d04:	bl	401400 <getpartitions_num@plt>
  402d08:	cbz	w0, 402ea4 <ferror@plt+0x1884>
  402d0c:	ldr	x25, [sp, #152]
  402d10:	mov	x26, xzr
  402d14:	mov	w27, w0
  402d18:	mov	x0, x19
  402d1c:	mov	x1, x25
  402d20:	bl	401520 <strcmp@plt>
  402d24:	cmp	w0, #0x0
  402d28:	csel	x26, x25, x26, eq  // eq = none
  402d2c:	subs	x27, x27, #0x1
  402d30:	add	x25, x25, #0x48
  402d34:	b.ne	402d18 <ferror@plt+0x16f8>  // b.any
  402d38:	cbz	x26, 402ea4 <ferror@plt+0x1884>
  402d3c:	ldr	x2, [x26, #40]
  402d40:	ldp	w1, w3, [x26, #52]
  402d44:	ldr	x4, [x26, #64]
  402d48:	sub	x0, x29, #0xb0
  402d4c:	bl	4015b0 <printf@plt>
  402d50:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402d54:	ldr	x0, [x8, #392]
  402d58:	bl	401560 <fflush@plt>
  402d5c:	ldur	x0, [x29, #-96]
  402d60:	bl	401550 <free@plt>
  402d64:	ldr	x0, [sp, #152]
  402d68:	bl	401550 <free@plt>
  402d6c:	ldrb	w8, [x20]
  402d70:	add	x21, x21, #0x1
  402d74:	tbnz	w8, #0, 402c54 <ferror@plt+0x1634>
  402d78:	ldr	x8, [x20, #16]
  402d7c:	cmp	x21, x8
  402d80:	b.cc	402c54 <ferror@plt+0x1634>  // b.lo, b.ul, b.last
  402d84:	b	4019c8 <ferror@plt+0x3a8>
  402d88:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402d8c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402d90:	add	x0, x0, #0xb46
  402d94:	add	x1, x1, #0xb56
  402d98:	bl	401480 <fopen@plt>
  402d9c:	cbz	x0, 4019c8 <ferror@plt+0x3a8>
  402da0:	bl	401470 <fclose@plt>
  402da4:	sub	x0, x29, #0xb0
  402da8:	sub	x1, x29, #0x60
  402dac:	bl	4014f0 <getdiskstat@plt>
  402db0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402db4:	mov	w20, w0
  402db8:	add	x1, x1, #0xe11
  402dbc:	mov	w2, #0x5                   	// #5
  402dc0:	mov	x0, xzr
  402dc4:	bl	401590 <dcgettext@plt>
  402dc8:	mov	w1, w20
  402dcc:	bl	4015b0 <printf@plt>
  402dd0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402dd4:	add	x1, x1, #0xe1e
  402dd8:	mov	w2, #0x5                   	// #5
  402ddc:	mov	x0, xzr
  402de0:	bl	401590 <dcgettext@plt>
  402de4:	ldur	x8, [x29, #-176]
  402de8:	mov	x19, x0
  402dec:	mov	w1, w20
  402df0:	mov	x0, x8
  402df4:	bl	401400 <getpartitions_num@plt>
  402df8:	mov	w1, w0
  402dfc:	mov	x0, x19
  402e00:	bl	4015b0 <printf@plt>
  402e04:	cmp	w20, #0x1
  402e08:	b.lt	403368 <ferror@plt+0x1d48>  // b.tstop
  402e0c:	ldur	x9, [x29, #-176]
  402e10:	mov	w8, w20
  402e14:	mov	w10, #0x4dd3                	// #19923
  402e18:	mov	x19, xzr
  402e1c:	mov	x20, xzr
  402e20:	mov	x21, xzr
  402e24:	mov	x22, xzr
  402e28:	mov	x23, xzr
  402e2c:	mov	x24, xzr
  402e30:	mov	x25, xzr
  402e34:	mov	x26, xzr
  402e38:	mov	x27, xzr
  402e3c:	mov	x28, xzr
  402e40:	mov	w8, w8
  402e44:	add	x9, x9, #0x30
  402e48:	movk	w10, #0x1062, lsl #16
  402e4c:	ldr	w11, [x9, #28]
  402e50:	ldr	w15, [x9, #36]
  402e54:	subs	x8, x8, #0x1
  402e58:	add	x28, x28, x11
  402e5c:	ldp	w11, w14, [x9]
  402e60:	add	x24, x24, x15
  402e64:	add	x27, x27, x14
  402e68:	ldp	x12, x14, [x9, #-48]
  402e6c:	mul	x11, x11, x10
  402e70:	add	x20, x20, x11, lsr #38
  402e74:	add	x26, x12, x26
  402e78:	ldp	w12, w13, [x9, #8]
  402e7c:	add	x22, x14, x22
  402e80:	add	x25, x25, x13
  402e84:	add	x23, x23, x12
  402e88:	ldp	w12, w13, [x9, #16]
  402e8c:	add	x9, x9, #0x58
  402e90:	mul	x11, x12, x10
  402e94:	add	x21, x21, x13
  402e98:	add	x19, x19, x11, lsr #38
  402e9c:	b.ne	402e4c <ferror@plt+0x182c>  // b.any
  402ea0:	b	403390 <ferror@plt+0x1d70>
  402ea4:	ldur	x0, [x29, #-96]
  402ea8:	bl	401550 <free@plt>
  402eac:	ldr	x0, [sp, #152]
  402eb0:	bl	401550 <free@plt>
  402eb4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402eb8:	add	x1, x1, #0x376
  402ebc:	mov	w2, #0x5                   	// #5
  402ec0:	mov	x0, xzr
  402ec4:	bl	401590 <dcgettext@plt>
  402ec8:	bl	4015b0 <printf@plt>
  402ecc:	b	4019c8 <ferror@plt+0x3a8>
  402ed0:	ldur	x0, [x29, #-96]
  402ed4:	bl	401550 <free@plt>
  402ed8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402edc:	add	x8, x8, #0x200
  402ee0:	ldrb	w8, [x8]
  402ee4:	tbnz	w8, #0, 402efc <ferror@plt+0x18dc>
  402ee8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402eec:	add	x8, x8, #0x200
  402ef0:	ldr	x8, [x8, #16]
  402ef4:	cmp	x8, #0x2
  402ef8:	b.cc	403040 <ferror@plt+0x1a20>  // b.lo, b.ul, b.last
  402efc:	mov	w25, #0x1                   	// #1
  402f00:	adrp	x20, 419000 <ferror@plt+0x179e0>
  402f04:	mov	w21, #0x1                   	// #1
  402f08:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402f0c:	ldr	w0, [x8, #340]
  402f10:	bl	4014c0 <sleep@plt>
  402f14:	sub	x0, x29, #0x60
  402f18:	bl	401610 <getslabinfo@plt>
  402f1c:	cbz	w0, 403018 <ferror@plt+0x19f8>
  402f20:	mov	w22, w0
  402f24:	mov	x23, xzr
  402f28:	lsl	x24, x22, #6
  402f2c:	str	x25, [sp, #144]
  402f30:	b	402f5c <ferror@plt+0x193c>
  402f34:	ldur	x8, [x29, #-96]
  402f38:	sub	x0, x29, #0xb0
  402f3c:	add	x1, x8, x23
  402f40:	ldp	w2, w3, [x1, #48]
  402f44:	ldp	w4, w5, [x1, #56]
  402f48:	bl	4015b0 <printf@plt>
  402f4c:	add	x23, x23, #0x40
  402f50:	cmp	x24, x23
  402f54:	add	x25, x25, #0x1
  402f58:	b.eq	403010 <ferror@plt+0x19f0>  // b.none
  402f5c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  402f60:	ldrb	w8, [x8, #500]
  402f64:	tbnz	w8, #0, 402f34 <ferror@plt+0x1914>
  402f68:	ldr	w8, [x20, #520]
  402f6c:	udiv	x9, x25, x8
  402f70:	msub	x8, x9, x8, x25
  402f74:	cbnz	x8, 402f34 <ferror@plt+0x1914>
  402f78:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402f7c:	mov	w2, #0x5                   	// #5
  402f80:	mov	x0, xzr
  402f84:	add	x1, x1, #0xdf6
  402f88:	bl	401590 <dcgettext@plt>
  402f8c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402f90:	mov	x19, x0
  402f94:	mov	w2, #0x5                   	// #5
  402f98:	mov	x0, xzr
  402f9c:	add	x1, x1, #0xdfc
  402fa0:	bl	401590 <dcgettext@plt>
  402fa4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402fa8:	mov	x26, x0
  402fac:	mov	w2, #0x5                   	// #5
  402fb0:	mov	x0, xzr
  402fb4:	add	x1, x1, #0xe00
  402fb8:	bl	401590 <dcgettext@plt>
  402fbc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402fc0:	mov	x27, x0
  402fc4:	mov	w2, #0x5                   	// #5
  402fc8:	mov	x0, xzr
  402fcc:	add	x1, x1, #0xe06
  402fd0:	bl	401590 <dcgettext@plt>
  402fd4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  402fd8:	mov	x28, x0
  402fdc:	mov	w2, #0x5                   	// #5
  402fe0:	mov	x0, xzr
  402fe4:	add	x1, x1, #0xe0b
  402fe8:	bl	401590 <dcgettext@plt>
  402fec:	mov	x5, x0
  402ff0:	adrp	x0, 407000 <ferror@plt+0x59e0>
  402ff4:	add	x0, x0, #0xddf
  402ff8:	mov	x1, x19
  402ffc:	mov	x2, x26
  403000:	mov	x3, x27
  403004:	mov	x4, x28
  403008:	bl	4015b0 <printf@plt>
  40300c:	b	402f34 <ferror@plt+0x1914>
  403010:	ldr	x25, [sp, #144]
  403014:	add	x25, x25, x22
  403018:	ldur	x0, [x29, #-96]
  40301c:	bl	401550 <free@plt>
  403020:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403024:	add	x8, x8, #0x200
  403028:	ldrb	w9, [x8]
  40302c:	ldr	x8, [x8, #16]
  403030:	add	x21, x21, #0x1
  403034:	tbnz	w9, #0, 402f08 <ferror@plt+0x18e8>
  403038:	cmp	x21, x8
  40303c:	b.cc	402f08 <ferror@plt+0x18e8>  // b.lo, b.ul, b.last
  403040:	ldr	x0, [sp, #136]
  403044:	bl	401470 <fclose@plt>
  403048:	b	4019c8 <ferror@plt+0x3a8>
  40304c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403050:	add	x1, x1, #0xb59
  403054:	mov	w2, #0x5                   	// #5
  403058:	bl	401590 <dcgettext@plt>
  40305c:	mov	x2, x0
  403060:	mov	w0, #0x1                   	// #1
  403064:	b	403080 <ferror@plt+0x1a60>
  403068:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40306c:	add	x1, x1, #0xd94
  403070:	mov	w2, #0x5                   	// #5
  403074:	bl	401590 <dcgettext@plt>
  403078:	mov	x2, x0
  40307c:	mov	w0, wzr
  403080:	mov	w1, wzr
  403084:	bl	4013f0 <error@plt>
  403088:	b	4019c8 <ferror@plt+0x3a8>
  40308c:	sub	x0, x29, #0xf0
  403090:	bl	401490 <time@plt>
  403094:	sub	x0, x29, #0xf0
  403098:	bl	401460 <localtime@plt>
  40309c:	adrp	x2, 407000 <ferror@plt+0x59e0>
  4030a0:	mov	x3, x0
  4030a4:	add	x2, x2, #0x6de
  4030a8:	add	x0, sp, #0x98
  4030ac:	mov	w1, #0x20                  	// #32
  4030b0:	bl	401430 <strftime@plt>
  4030b4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4030b8:	ldrb	w8, [x8, #500]
  4030bc:	cmp	w8, #0x1
  4030c0:	b.ne	4023a4 <ferror@plt+0xd84>  // b.any
  4030c4:	bl	403b5c <ferror@plt+0x253c>
  4030c8:	adrp	x22, 419000 <ferror@plt+0x179e0>
  4030cc:	add	x22, x22, #0x1f8
  4030d0:	cbz	w28, 4031b8 <ferror@plt+0x1b98>
  4030d4:	mov	w8, #0x58                  	// #88
  4030d8:	mov	w26, #0x4dd3                	// #19923
  4030dc:	adrp	x19, 407000 <ferror@plt+0x59e0>
  4030e0:	mov	x20, xzr
  4030e4:	mov	x23, xzr
  4030e8:	sub	x24, x29, #0x60
  4030ec:	sub	x25, x29, #0xb0
  4030f0:	movk	w26, #0x1062, lsl #16
  4030f4:	add	x19, x19, #0x6f0
  4030f8:	mul	x27, x28, x8
  4030fc:	adrp	x21, 419000 <ferror@plt+0x179e0>
  403100:	b	403128 <ferror@plt+0x1b08>
  403104:	mov	w0, #0xa                   	// #10
  403108:	bl	4015d0 <putchar@plt>
  40310c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403110:	ldr	x0, [x8, #392]
  403114:	bl	401560 <fflush@plt>
  403118:	add	x20, x20, #0x58
  40311c:	cmp	x27, x20
  403120:	add	x23, x23, #0x1
  403124:	b.eq	4031b8 <ferror@plt+0x1b98>  // b.none
  403128:	adrp	x8, 419000 <ferror@plt+0x179e0>
  40312c:	ldrb	w8, [x8, #500]
  403130:	tbnz	w8, #0, 403148 <ferror@plt+0x1b28>
  403134:	ldr	w8, [x21, #520]
  403138:	udiv	x9, x23, x8
  40313c:	msub	x8, x9, x8, x23
  403140:	cbnz	x8, 403148 <ferror@plt+0x1b28>
  403144:	bl	403b5c <ferror@plt+0x253c>
  403148:	ldrb	w8, [x22]
  40314c:	ldur	x9, [x29, #-208]
  403150:	cmp	w8, #0x0
  403154:	add	x8, x9, x20
  403158:	ldp	w9, w3, [x8, #48]
  40315c:	ldp	w11, w10, [x8, #64]
  403160:	add	x1, x8, #0x10
  403164:	ldr	w2, [x8, #76]
  403168:	ldr	w6, [x8, #84]
  40316c:	ldp	w7, w5, [x8, #56]
  403170:	ldp	x4, x8, [x8]
  403174:	mul	x9, x9, x26
  403178:	mul	x11, x11, x26
  40317c:	csel	x0, x25, x24, ne  // ne = any
  403180:	lsr	x9, x9, #38
  403184:	lsr	x11, x11, #38
  403188:	str	w10, [sp, #8]
  40318c:	str	x8, [sp]
  403190:	str	w11, [sp, #24]
  403194:	str	w9, [sp, #16]
  403198:	bl	4015b0 <printf@plt>
  40319c:	ldrb	w8, [x22, #4]
  4031a0:	cmp	w8, #0x1
  4031a4:	b.ne	403104 <ferror@plt+0x1ae4>  // b.any
  4031a8:	add	x1, sp, #0x98
  4031ac:	mov	x0, x19
  4031b0:	bl	4015b0 <printf@plt>
  4031b4:	b	403104 <ferror@plt+0x1ae4>
  4031b8:	ldur	x0, [x29, #-208]
  4031bc:	bl	401550 <free@plt>
  4031c0:	ldur	x0, [x29, #-224]
  4031c4:	bl	401550 <free@plt>
  4031c8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4031cc:	add	x8, x8, #0x200
  4031d0:	ldrb	w8, [x8]
  4031d4:	tbnz	w8, #0, 4031ec <ferror@plt+0x1bcc>
  4031d8:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4031dc:	add	x8, x8, #0x200
  4031e0:	ldr	x8, [x8, #16]
  4031e4:	cmp	x8, #0x2
  4031e8:	b.cc	4019c8 <ferror@plt+0x3a8>  // b.lo, b.ul, b.last
  4031ec:	mov	w26, #0x4dd3                	// #19923
  4031f0:	adrp	x20, 407000 <ferror@plt+0x59e0>
  4031f4:	mov	w21, #0x1                   	// #1
  4031f8:	sub	x27, x29, #0x60
  4031fc:	sub	x19, x29, #0xb0
  403200:	movk	w26, #0x1062, lsl #16
  403204:	add	x20, x20, #0x6f0
  403208:	adrp	x25, 419000 <ferror@plt+0x179e0>
  40320c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403210:	ldr	w0, [x8, #340]
  403214:	bl	4014c0 <sleep@plt>
  403218:	sub	x0, x29, #0xd0
  40321c:	sub	x1, x29, #0xe0
  403220:	bl	4014f0 <getdiskstat@plt>
  403224:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403228:	ldrb	w8, [x8, #508]
  40322c:	mov	w23, w0
  403230:	cmp	w8, #0x1
  403234:	b.ne	403260 <ferror@plt+0x1c40>  // b.any
  403238:	sub	x0, x29, #0xf0
  40323c:	bl	401490 <time@plt>
  403240:	sub	x0, x29, #0xf0
  403244:	bl	401460 <localtime@plt>
  403248:	adrp	x2, 407000 <ferror@plt+0x59e0>
  40324c:	mov	x3, x0
  403250:	add	x0, sp, #0x98
  403254:	mov	w1, #0x20                  	// #32
  403258:	add	x2, x2, #0x6de
  40325c:	bl	401430 <strftime@plt>
  403260:	cbz	w23, 403334 <ferror@plt+0x1d14>
  403264:	mov	w8, #0x58                  	// #88
  403268:	stp	x21, x28, [sp, #136]
  40326c:	mov	x21, xzr
  403270:	mul	x24, x23, x8
  403274:	b	40329c <ferror@plt+0x1c7c>
  403278:	mov	w0, #0xa                   	// #10
  40327c:	bl	4015d0 <putchar@plt>
  403280:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403284:	ldr	x0, [x8, #392]
  403288:	bl	401560 <fflush@plt>
  40328c:	add	x21, x21, #0x58
  403290:	cmp	x24, x21
  403294:	add	x28, x28, #0x1
  403298:	b.eq	40332c <ferror@plt+0x1d0c>  // b.none
  40329c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4032a0:	ldrb	w8, [x8, #500]
  4032a4:	tbnz	w8, #0, 4032bc <ferror@plt+0x1c9c>
  4032a8:	ldr	w8, [x25, #520]
  4032ac:	udiv	x9, x28, x8
  4032b0:	msub	x8, x9, x8, x28
  4032b4:	cbnz	x8, 4032bc <ferror@plt+0x1c9c>
  4032b8:	bl	403b5c <ferror@plt+0x253c>
  4032bc:	ldrb	w8, [x22]
  4032c0:	ldur	x9, [x29, #-208]
  4032c4:	cmp	w8, #0x0
  4032c8:	add	x8, x9, x21
  4032cc:	ldp	w9, w3, [x8, #48]
  4032d0:	ldp	w11, w10, [x8, #64]
  4032d4:	add	x1, x8, #0x10
  4032d8:	ldr	w2, [x8, #76]
  4032dc:	ldr	w6, [x8, #84]
  4032e0:	ldp	w7, w5, [x8, #56]
  4032e4:	ldp	x4, x8, [x8]
  4032e8:	mul	x9, x9, x26
  4032ec:	mul	x11, x11, x26
  4032f0:	csel	x0, x19, x27, ne  // ne = any
  4032f4:	lsr	x9, x9, #38
  4032f8:	lsr	x11, x11, #38
  4032fc:	str	w10, [sp, #8]
  403300:	str	x8, [sp]
  403304:	str	w11, [sp, #24]
  403308:	str	w9, [sp, #16]
  40330c:	bl	4015b0 <printf@plt>
  403310:	ldrb	w8, [x22, #4]
  403314:	cmp	w8, #0x1
  403318:	b.ne	403278 <ferror@plt+0x1c58>  // b.any
  40331c:	add	x1, sp, #0x98
  403320:	mov	x0, x20
  403324:	bl	4015b0 <printf@plt>
  403328:	b	403278 <ferror@plt+0x1c58>
  40332c:	ldp	x21, x28, [sp, #136]
  403330:	add	x28, x28, x23
  403334:	ldur	x0, [x29, #-208]
  403338:	bl	401550 <free@plt>
  40333c:	ldur	x0, [x29, #-224]
  403340:	bl	401550 <free@plt>
  403344:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403348:	add	x8, x8, #0x200
  40334c:	ldrb	w9, [x8]
  403350:	ldr	x8, [x8, #16]
  403354:	add	x21, x21, #0x1
  403358:	tbnz	w9, #0, 40320c <ferror@plt+0x1bec>
  40335c:	cmp	x21, x8
  403360:	b.cc	40320c <ferror@plt+0x1bec>  // b.lo, b.ul, b.last
  403364:	b	4019c8 <ferror@plt+0x3a8>
  403368:	mov	x28, xzr
  40336c:	mov	x27, xzr
  403370:	mov	x26, xzr
  403374:	mov	x25, xzr
  403378:	mov	x24, xzr
  40337c:	mov	x23, xzr
  403380:	mov	x22, xzr
  403384:	mov	x21, xzr
  403388:	mov	x20, xzr
  40338c:	mov	x19, xzr
  403390:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403394:	add	x1, x1, #0xe30
  403398:	mov	w2, #0x5                   	// #5
  40339c:	mov	x0, xzr
  4033a0:	bl	401590 <dcgettext@plt>
  4033a4:	mov	x1, x28
  4033a8:	bl	4015b0 <printf@plt>
  4033ac:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4033b0:	add	x1, x1, #0xe43
  4033b4:	mov	w2, #0x5                   	// #5
  4033b8:	mov	x0, xzr
  4033bc:	bl	401590 <dcgettext@plt>
  4033c0:	mov	x1, x27
  4033c4:	bl	4015b0 <printf@plt>
  4033c8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4033cc:	add	x1, x1, #0xe57
  4033d0:	mov	w2, #0x5                   	// #5
  4033d4:	mov	x0, xzr
  4033d8:	bl	401590 <dcgettext@plt>
  4033dc:	mov	x1, x26
  4033e0:	bl	4015b0 <printf@plt>
  4033e4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4033e8:	add	x1, x1, #0xe6b
  4033ec:	mov	w2, #0x5                   	// #5
  4033f0:	mov	x0, xzr
  4033f4:	bl	401590 <dcgettext@plt>
  4033f8:	mov	x1, x25
  4033fc:	bl	4015b0 <printf@plt>
  403400:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403404:	add	x1, x1, #0xe80
  403408:	mov	w2, #0x5                   	// #5
  40340c:	mov	x0, xzr
  403410:	bl	401590 <dcgettext@plt>
  403414:	mov	x1, x24
  403418:	bl	4015b0 <printf@plt>
  40341c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403420:	add	x1, x1, #0xe8e
  403424:	mov	w2, #0x5                   	// #5
  403428:	mov	x0, xzr
  40342c:	bl	401590 <dcgettext@plt>
  403430:	mov	x1, x23
  403434:	bl	4015b0 <printf@plt>
  403438:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40343c:	add	x1, x1, #0xea3
  403440:	mov	w2, #0x5                   	// #5
  403444:	mov	x0, xzr
  403448:	bl	401590 <dcgettext@plt>
  40344c:	mov	x1, x22
  403450:	bl	4015b0 <printf@plt>
  403454:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403458:	add	x1, x1, #0xeba
  40345c:	mov	w2, #0x5                   	// #5
  403460:	mov	x0, xzr
  403464:	bl	401590 <dcgettext@plt>
  403468:	mov	x1, x21
  40346c:	bl	4015b0 <printf@plt>
  403470:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403474:	add	x1, x1, #0xecf
  403478:	mov	w2, #0x5                   	// #5
  40347c:	mov	x0, xzr
  403480:	bl	401590 <dcgettext@plt>
  403484:	mov	x1, x20
  403488:	bl	4015b0 <printf@plt>
  40348c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403490:	add	x1, x1, #0xee4
  403494:	mov	w2, #0x5                   	// #5
  403498:	mov	x0, xzr
  40349c:	bl	401590 <dcgettext@plt>
  4034a0:	mov	x1, x19
  4034a4:	bl	4015b0 <printf@plt>
  4034a8:	ldur	x0, [x29, #-176]
  4034ac:	bl	401550 <free@plt>
  4034b0:	ldur	x0, [x29, #-96]
  4034b4:	bl	401550 <free@plt>
  4034b8:	b	4019c8 <ferror@plt+0x3a8>
  4034bc:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4034c0:	ldr	x0, [x8, #368]
  4034c4:	bl	4034e0 <ferror@plt+0x1ec0>
  4034c8:	bl	403714 <ferror@plt+0x20f4>
  4034cc:	mov	w0, wzr
  4034d0:	bl	4013e0 <exit@plt>
  4034d4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  4034d8:	ldr	x0, [x8, #392]
  4034dc:	bl	4034e0 <ferror@plt+0x1ec0>
  4034e0:	stp	x29, x30, [sp, #-32]!
  4034e4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4034e8:	str	x19, [sp, #16]
  4034ec:	mov	x19, x0
  4034f0:	add	x1, x1, #0x38f
  4034f4:	mov	w2, #0x5                   	// #5
  4034f8:	mov	x0, xzr
  4034fc:	mov	x29, sp
  403500:	bl	401590 <dcgettext@plt>
  403504:	mov	x1, x19
  403508:	bl	4013d0 <fputs@plt>
  40350c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403510:	add	x1, x1, #0x398
  403514:	mov	w2, #0x5                   	// #5
  403518:	mov	x0, xzr
  40351c:	bl	401590 <dcgettext@plt>
  403520:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403524:	ldr	x2, [x8, #440]
  403528:	mov	x1, x0
  40352c:	mov	x0, x19
  403530:	bl	4015e0 <fprintf@plt>
  403534:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403538:	add	x1, x1, #0x3b7
  40353c:	mov	w2, #0x5                   	// #5
  403540:	mov	x0, xzr
  403544:	bl	401590 <dcgettext@plt>
  403548:	mov	x1, x19
  40354c:	bl	4013d0 <fputs@plt>
  403550:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403554:	add	x1, x1, #0x3c2
  403558:	mov	w2, #0x5                   	// #5
  40355c:	mov	x0, xzr
  403560:	bl	401590 <dcgettext@plt>
  403564:	mov	x1, x19
  403568:	bl	4013d0 <fputs@plt>
  40356c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403570:	add	x1, x1, #0x3f2
  403574:	mov	w2, #0x5                   	// #5
  403578:	mov	x0, xzr
  40357c:	bl	401590 <dcgettext@plt>
  403580:	mov	x1, x19
  403584:	bl	4013d0 <fputs@plt>
  403588:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40358c:	add	x1, x1, #0x426
  403590:	mov	w2, #0x5                   	// #5
  403594:	mov	x0, xzr
  403598:	bl	401590 <dcgettext@plt>
  40359c:	mov	x1, x19
  4035a0:	bl	4013d0 <fputs@plt>
  4035a4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4035a8:	add	x1, x1, #0x448
  4035ac:	mov	w2, #0x5                   	// #5
  4035b0:	mov	x0, xzr
  4035b4:	bl	401590 <dcgettext@plt>
  4035b8:	mov	x1, x19
  4035bc:	bl	4013d0 <fputs@plt>
  4035c0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4035c4:	add	x1, x1, #0x479
  4035c8:	mov	w2, #0x5                   	// #5
  4035cc:	mov	x0, xzr
  4035d0:	bl	401590 <dcgettext@plt>
  4035d4:	mov	x1, x19
  4035d8:	bl	4013d0 <fputs@plt>
  4035dc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4035e0:	add	x1, x1, #0x4ab
  4035e4:	mov	w2, #0x5                   	// #5
  4035e8:	mov	x0, xzr
  4035ec:	bl	401590 <dcgettext@plt>
  4035f0:	mov	x1, x19
  4035f4:	bl	4013d0 <fputs@plt>
  4035f8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4035fc:	add	x1, x1, #0x4d4
  403600:	mov	w2, #0x5                   	// #5
  403604:	mov	x0, xzr
  403608:	bl	401590 <dcgettext@plt>
  40360c:	mov	x1, x19
  403610:	bl	4013d0 <fputs@plt>
  403614:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403618:	add	x1, x1, #0x507
  40361c:	mov	w2, #0x5                   	// #5
  403620:	mov	x0, xzr
  403624:	bl	401590 <dcgettext@plt>
  403628:	mov	x1, x19
  40362c:	bl	4013d0 <fputs@plt>
  403630:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403634:	add	x1, x1, #0x53e
  403638:	mov	w2, #0x5                   	// #5
  40363c:	mov	x0, xzr
  403640:	bl	401590 <dcgettext@plt>
  403644:	mov	x1, x19
  403648:	bl	4013d0 <fputs@plt>
  40364c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403650:	add	x1, x1, #0x56b
  403654:	mov	w2, #0x5                   	// #5
  403658:	mov	x0, xzr
  40365c:	bl	401590 <dcgettext@plt>
  403660:	mov	x1, x19
  403664:	bl	4013d0 <fputs@plt>
  403668:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40366c:	add	x1, x1, #0x590
  403670:	mov	w2, #0x5                   	// #5
  403674:	mov	x0, xzr
  403678:	bl	401590 <dcgettext@plt>
  40367c:	mov	x1, x19
  403680:	bl	4013d0 <fputs@plt>
  403684:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403688:	add	x1, x1, #0xe1c
  40368c:	mov	w2, #0x5                   	// #5
  403690:	mov	x0, xzr
  403694:	bl	401590 <dcgettext@plt>
  403698:	mov	x1, x19
  40369c:	bl	4013d0 <fputs@plt>
  4036a0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4036a4:	add	x1, x1, #0x5b8
  4036a8:	mov	w2, #0x5                   	// #5
  4036ac:	mov	x0, xzr
  4036b0:	bl	401590 <dcgettext@plt>
  4036b4:	mov	x1, x19
  4036b8:	bl	4013d0 <fputs@plt>
  4036bc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4036c0:	add	x1, x1, #0x5e4
  4036c4:	mov	w2, #0x5                   	// #5
  4036c8:	mov	x0, xzr
  4036cc:	bl	401590 <dcgettext@plt>
  4036d0:	mov	x1, x19
  4036d4:	bl	4013d0 <fputs@plt>
  4036d8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4036dc:	add	x1, x1, #0x619
  4036e0:	mov	w2, #0x5                   	// #5
  4036e4:	mov	x0, xzr
  4036e8:	bl	401590 <dcgettext@plt>
  4036ec:	adrp	x2, 407000 <ferror@plt+0x59e0>
  4036f0:	mov	x1, x0
  4036f4:	add	x2, x2, #0x634
  4036f8:	mov	x0, x19
  4036fc:	bl	4015e0 <fprintf@plt>
  403700:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403704:	ldr	x8, [x8, #368]
  403708:	cmp	x8, x19
  40370c:	cset	w0, eq  // eq = none
  403710:	bl	4013e0 <exit@plt>
  403714:	sub	sp, sp, #0xe0
  403718:	stp	x29, x30, [sp, #208]
  40371c:	add	x29, sp, #0xd0
  403720:	sub	x8, x29, #0x10
  403724:	sub	x9, x29, #0xc
  403728:	sub	x10, x29, #0x8
  40372c:	sub	x11, x29, #0x4
  403730:	add	x12, sp, #0x58
  403734:	add	x13, sp, #0x5c
  403738:	add	x14, sp, #0x60
  40373c:	add	x15, sp, #0x68
  403740:	sub	x16, x29, #0x60
  403744:	sub	x17, x29, #0x58
  403748:	sub	x0, x29, #0x18
  40374c:	sub	x1, x29, #0x20
  403750:	sub	x2, x29, #0x28
  403754:	sub	x3, x29, #0x30
  403758:	sub	x4, x29, #0x38
  40375c:	sub	x5, x29, #0x40
  403760:	sub	x6, x29, #0x48
  403764:	sub	x7, x29, #0x50
  403768:	stp	x9, x8, [sp, #64]
  40376c:	stp	x11, x10, [sp, #48]
  403770:	stp	x13, x12, [sp, #32]
  403774:	stp	x15, x14, [sp, #16]
  403778:	stp	x17, x16, [sp]
  40377c:	bl	401580 <getstat@plt>
  403780:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403784:	add	x1, x1, #0x63e
  403788:	mov	w2, #0x5                   	// #5
  40378c:	mov	x0, xzr
  403790:	bl	401590 <dcgettext@plt>
  403794:	ldur	w1, [x29, #-16]
  403798:	bl	4015b0 <printf@plt>
  40379c:	ldp	x29, x30, [sp, #208]
  4037a0:	add	sp, sp, #0xe0
  4037a4:	ret
  4037a8:	sub	sp, sp, #0x1c0
  4037ac:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4037b0:	add	x1, x1, #0x6f4
  4037b4:	mov	w2, #0x5                   	// #5
  4037b8:	mov	x0, xzr
  4037bc:	stp	x29, x30, [sp, #352]
  4037c0:	stp	x28, x27, [sp, #368]
  4037c4:	stp	x26, x25, [sp, #384]
  4037c8:	stp	x24, x23, [sp, #400]
  4037cc:	stp	x22, x21, [sp, #416]
  4037d0:	stp	x20, x19, [sp, #432]
  4037d4:	add	x29, sp, #0x160
  4037d8:	bl	401590 <dcgettext@plt>
  4037dc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4037e0:	mov	x19, x0
  4037e4:	add	x1, x1, #0x745
  4037e8:	mov	w2, #0x5                   	// #5
  4037ec:	mov	x0, xzr
  4037f0:	bl	401590 <dcgettext@plt>
  4037f4:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4037f8:	mov	x20, x0
  4037fc:	add	x1, x1, #0x7b3
  403800:	mov	w2, #0x5                   	// #5
  403804:	mov	x0, xzr
  403808:	bl	401590 <dcgettext@plt>
  40380c:	adrp	x8, 407000 <ferror@plt+0x59e0>
  403810:	add	x8, x8, #0x7c8
  403814:	ldp	q0, q1, [x8]
  403818:	ldp	q2, q3, [x8, #32]
  40381c:	adrp	x9, 407000 <ferror@plt+0x59e0>
  403820:	add	x9, x9, #0x80c
  403824:	stp	q0, q1, [x29, #-128]
  403828:	stur	q2, [x29, #-96]
  40382c:	ldp	q0, q2, [x9, #16]
  403830:	mov	w8, #0x3225                	// #12837
  403834:	adrp	x21, 419000 <ferror@plt+0x179e0>
  403838:	movk	w8, #0x73, lsl #16
  40383c:	add	x21, x21, #0x1f8
  403840:	stur	w8, [x29, #-64]
  403844:	ldrb	w8, [x21]
  403848:	ldr	q1, [x9]
  40384c:	stp	q0, q2, [sp, #160]
  403850:	ldr	q0, [x9, #48]
  403854:	ldr	x9, [x9, #64]
  403858:	mov	x22, x0
  40385c:	cmp	w8, #0x0
  403860:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403864:	csel	x1, x20, x19, ne  // ne = any
  403868:	add	x0, x0, #0x6f1
  40386c:	stur	q3, [x29, #-80]
  403870:	str	x9, [sp, #208]
  403874:	str	q0, [sp, #192]
  403878:	str	q1, [sp, #144]
  40387c:	bl	4015b0 <printf@plt>
  403880:	ldrb	w8, [x21, #4]
  403884:	cmp	w8, #0x1
  403888:	b.ne	40389c <ferror@plt+0x227c>  // b.any
  40388c:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403890:	add	x0, x0, #0x6f1
  403894:	mov	x1, x22
  403898:	bl	4015b0 <printf@plt>
  40389c:	mov	w0, #0xa                   	// #10
  4038a0:	str	x22, [sp, #80]
  4038a4:	bl	4015d0 <putchar@plt>
  4038a8:	adrp	x9, 419000 <ferror@plt+0x179e0>
  4038ac:	add	x9, x9, #0x1f0
  4038b0:	ldrb	w8, [x9, #8]
  4038b4:	mov	x19, x9
  4038b8:	sub	x9, x29, #0x80
  4038bc:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4038c0:	cmp	w8, #0x0
  4038c4:	add	x8, sp, #0x90
  4038c8:	csel	x8, x8, x9, ne  // ne = any
  4038cc:	add	x1, x1, #0x274
  4038d0:	mov	w2, #0x5                   	// #5
  4038d4:	mov	x0, xzr
  4038d8:	str	x8, [sp, #136]
  4038dc:	bl	401590 <dcgettext@plt>
  4038e0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4038e4:	str	x0, [sp, #128]
  4038e8:	add	x1, x1, #0xb57
  4038ec:	mov	w2, #0x5                   	// #5
  4038f0:	mov	x0, xzr
  4038f4:	bl	401590 <dcgettext@plt>
  4038f8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4038fc:	str	x0, [sp, #120]
  403900:	add	x1, x1, #0x854
  403904:	mov	w2, #0x5                   	// #5
  403908:	mov	x0, xzr
  40390c:	bl	401590 <dcgettext@plt>
  403910:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403914:	str	x0, [sp, #112]
  403918:	add	x1, x1, #0x859
  40391c:	mov	w2, #0x5                   	// #5
  403920:	mov	x0, xzr
  403924:	bl	401590 <dcgettext@plt>
  403928:	ldrb	w8, [x19]
  40392c:	adrp	x9, 407000 <ferror@plt+0x59e0>
  403930:	adrp	x10, 407000 <ferror@plt+0x59e0>
  403934:	add	x9, x9, #0x864
  403938:	add	x10, x10, #0x85e
  40393c:	cmp	w8, #0x0
  403940:	str	x0, [sp, #104]
  403944:	csel	x1, x10, x9, ne  // ne = any
  403948:	mov	w2, #0x5                   	// #5
  40394c:	mov	x0, xzr
  403950:	bl	401590 <dcgettext@plt>
  403954:	ldrb	w8, [x19]
  403958:	adrp	x9, 407000 <ferror@plt+0x59e0>
  40395c:	adrp	x10, 407000 <ferror@plt+0x59e0>
  403960:	add	x9, x9, #0x869
  403964:	add	x10, x10, #0x258
  403968:	cmp	w8, #0x0
  40396c:	str	x0, [sp, #96]
  403970:	csel	x1, x10, x9, ne  // ne = any
  403974:	mov	w2, #0x5                   	// #5
  403978:	mov	x0, xzr
  40397c:	bl	401590 <dcgettext@plt>
  403980:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403984:	str	x0, [sp, #88]
  403988:	add	x1, x1, #0x86f
  40398c:	mov	w2, #0x5                   	// #5
  403990:	mov	x0, xzr
  403994:	bl	401590 <dcgettext@plt>
  403998:	adrp	x1, 407000 <ferror@plt+0x59e0>
  40399c:	mov	x27, x0
  4039a0:	add	x1, x1, #0x872
  4039a4:	mov	w2, #0x5                   	// #5
  4039a8:	mov	x0, xzr
  4039ac:	bl	401590 <dcgettext@plt>
  4039b0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4039b4:	mov	x28, x0
  4039b8:	add	x1, x1, #0x875
  4039bc:	mov	w2, #0x5                   	// #5
  4039c0:	mov	x0, xzr
  4039c4:	bl	401590 <dcgettext@plt>
  4039c8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4039cc:	mov	x19, x0
  4039d0:	add	x1, x1, #0x878
  4039d4:	mov	w2, #0x5                   	// #5
  4039d8:	mov	x0, xzr
  4039dc:	bl	401590 <dcgettext@plt>
  4039e0:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4039e4:	mov	x20, x0
  4039e8:	add	x1, x1, #0x87b
  4039ec:	mov	w2, #0x5                   	// #5
  4039f0:	mov	x0, xzr
  4039f4:	bl	401590 <dcgettext@plt>
  4039f8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  4039fc:	mov	x21, x0
  403a00:	add	x1, x1, #0x87e
  403a04:	mov	w2, #0x5                   	// #5
  403a08:	mov	x0, xzr
  403a0c:	bl	401590 <dcgettext@plt>
  403a10:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403a14:	mov	x22, x0
  403a18:	add	x1, x1, #0x881
  403a1c:	mov	w2, #0x5                   	// #5
  403a20:	mov	x0, xzr
  403a24:	bl	401590 <dcgettext@plt>
  403a28:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403a2c:	mov	x23, x0
  403a30:	add	x1, x1, #0x884
  403a34:	mov	w2, #0x5                   	// #5
  403a38:	mov	x0, xzr
  403a3c:	bl	401590 <dcgettext@plt>
  403a40:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403a44:	mov	x24, x0
  403a48:	add	x1, x1, #0x887
  403a4c:	mov	w2, #0x5                   	// #5
  403a50:	mov	x0, xzr
  403a54:	bl	401590 <dcgettext@plt>
  403a58:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403a5c:	mov	x25, x0
  403a60:	add	x1, x1, #0x88a
  403a64:	mov	w2, #0x5                   	// #5
  403a68:	mov	x0, xzr
  403a6c:	bl	401590 <dcgettext@plt>
  403a70:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403a74:	mov	x26, x0
  403a78:	add	x1, x1, #0x88d
  403a7c:	mov	w2, #0x5                   	// #5
  403a80:	mov	x0, xzr
  403a84:	bl	401590 <dcgettext@plt>
  403a88:	stp	x26, x0, [sp, #64]
  403a8c:	ldp	x1, x0, [sp, #128]
  403a90:	ldp	x3, x2, [sp, #112]
  403a94:	ldp	x5, x4, [sp, #96]
  403a98:	ldr	x6, [sp, #88]
  403a9c:	mov	x7, x27
  403aa0:	stp	x24, x25, [sp, #48]
  403aa4:	stp	x22, x23, [sp, #32]
  403aa8:	stp	x20, x21, [sp, #16]
  403aac:	stp	x28, x19, [sp]
  403ab0:	bl	4015b0 <printf@plt>
  403ab4:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403ab8:	add	x8, x8, #0x1f0
  403abc:	ldrb	w8, [x8, #12]
  403ac0:	cmp	w8, #0x1
  403ac4:	b.ne	403b34 <ferror@plt+0x2514>  // b.any
  403ac8:	sub	x0, x29, #0x10
  403acc:	bl	401490 <time@plt>
  403ad0:	sub	x0, x29, #0x10
  403ad4:	bl	401460 <localtime@plt>
  403ad8:	adrp	x2, 407000 <ferror@plt+0x59e0>
  403adc:	mov	x3, x0
  403ae0:	add	x2, x2, #0x890
  403ae4:	sub	x0, x29, #0x30
  403ae8:	mov	w1, #0x20                  	// #32
  403aec:	sub	x19, x29, #0x30
  403af0:	bl	401430 <strftime@plt>
  403af4:	cbz	x0, 403b10 <ferror@plt+0x24f0>
  403af8:	ldr	x20, [sp, #80]
  403afc:	mov	x0, x20
  403b00:	bl	4013c0 <strlen@plt>
  403b04:	add	x8, x0, x19
  403b08:	sturb	wzr, [x8, #-1]
  403b0c:	b	403b18 <ferror@plt+0x24f8>
  403b10:	ldr	x20, [sp, #80]
  403b14:	sturb	wzr, [x29, #-48]
  403b18:	mov	x0, x20
  403b1c:	bl	4013c0 <strlen@plt>
  403b20:	sub	w1, w0, #0x1
  403b24:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403b28:	add	x0, x0, #0x893
  403b2c:	sub	x2, x29, #0x30
  403b30:	bl	4015b0 <printf@plt>
  403b34:	mov	w0, #0xa                   	// #10
  403b38:	bl	4015d0 <putchar@plt>
  403b3c:	ldp	x20, x19, [sp, #432]
  403b40:	ldp	x22, x21, [sp, #416]
  403b44:	ldp	x24, x23, [sp, #400]
  403b48:	ldp	x26, x25, [sp, #384]
  403b4c:	ldp	x28, x27, [sp, #368]
  403b50:	ldp	x29, x30, [sp, #352]
  403b54:	add	sp, sp, #0x1c0
  403b58:	ret
  403b5c:	sub	sp, sp, #0x120
  403b60:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403b64:	add	x1, x1, #0xb9a
  403b68:	mov	w2, #0x5                   	// #5
  403b6c:	mov	x0, xzr
  403b70:	stp	x29, x30, [sp, #192]
  403b74:	stp	x28, x27, [sp, #208]
  403b78:	stp	x26, x25, [sp, #224]
  403b7c:	stp	x24, x23, [sp, #240]
  403b80:	stp	x22, x21, [sp, #256]
  403b84:	stp	x20, x19, [sp, #272]
  403b88:	add	x29, sp, #0xc0
  403b8c:	bl	401590 <dcgettext@plt>
  403b90:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403b94:	mov	x20, x0
  403b98:	add	x1, x1, #0xbea
  403b9c:	mov	w2, #0x5                   	// #5
  403ba0:	mov	x0, xzr
  403ba4:	bl	401590 <dcgettext@plt>
  403ba8:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403bac:	mov	x21, x0
  403bb0:	add	x1, x1, #0x7b3
  403bb4:	mov	w2, #0x5                   	// #5
  403bb8:	mov	x0, xzr
  403bbc:	bl	401590 <dcgettext@plt>
  403bc0:	adrp	x8, 407000 <ferror@plt+0x59e0>
  403bc4:	add	x8, x8, #0xc58
  403bc8:	ldp	q0, q1, [x8]
  403bcc:	ldur	q2, [x8, #28]
  403bd0:	adrp	x22, 419000 <ferror@plt+0x179e0>
  403bd4:	add	x22, x22, #0x1f8
  403bd8:	adrp	x9, 407000 <ferror@plt+0x59e0>
  403bdc:	ldrb	w8, [x22]
  403be0:	add	x9, x9, #0xc84
  403be4:	stp	q0, q1, [sp, #96]
  403be8:	ldp	q0, q1, [x9]
  403bec:	stur	q2, [sp, #124]
  403bf0:	ldr	q2, [x9, #32]
  403bf4:	mov	x19, x0
  403bf8:	cmp	w8, #0x0
  403bfc:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403c00:	csel	x1, x21, x20, ne  // ne = any
  403c04:	add	x0, x0, #0x6f1
  403c08:	stp	q0, q1, [sp, #48]
  403c0c:	str	q2, [sp, #80]
  403c10:	bl	4015b0 <printf@plt>
  403c14:	ldrb	w8, [x22, #4]
  403c18:	cmp	w8, #0x1
  403c1c:	b.ne	403c30 <ferror@plt+0x2610>  // b.any
  403c20:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403c24:	add	x0, x0, #0x6f1
  403c28:	mov	x1, x19
  403c2c:	bl	4015b0 <printf@plt>
  403c30:	mov	w0, #0xa                   	// #10
  403c34:	str	x19, [sp, #40]
  403c38:	bl	4015d0 <putchar@plt>
  403c3c:	ldrb	w8, [x22]
  403c40:	adrp	x23, 407000 <ferror@plt+0x59e0>
  403c44:	add	x23, x23, #0xcb6
  403c48:	add	x9, sp, #0x60
  403c4c:	cmp	w8, #0x0
  403c50:	add	x8, sp, #0x30
  403c54:	mov	w2, #0x5                   	// #5
  403c58:	mov	x0, xzr
  403c5c:	mov	x1, x23
  403c60:	csel	x20, x8, x9, ne  // ne = any
  403c64:	bl	401590 <dcgettext@plt>
  403c68:	adrp	x24, 407000 <ferror@plt+0x59e0>
  403c6c:	add	x24, x24, #0xcbc
  403c70:	mov	x21, x0
  403c74:	mov	w2, #0x5                   	// #5
  403c78:	mov	x0, xzr
  403c7c:	mov	x1, x24
  403c80:	bl	401590 <dcgettext@plt>
  403c84:	adrp	x25, 407000 <ferror@plt+0x59e0>
  403c88:	add	x25, x25, #0xd55
  403c8c:	mov	x22, x0
  403c90:	mov	w2, #0x5                   	// #5
  403c94:	mov	x0, xzr
  403c98:	mov	x1, x25
  403c9c:	bl	401590 <dcgettext@plt>
  403ca0:	adrp	x27, 407000 <ferror@plt+0x59e0>
  403ca4:	add	x27, x27, #0xcc3
  403ca8:	mov	x26, x0
  403cac:	mov	w2, #0x5                   	// #5
  403cb0:	mov	x0, xzr
  403cb4:	mov	x1, x27
  403cb8:	bl	401590 <dcgettext@plt>
  403cbc:	mov	x28, x0
  403cc0:	mov	w2, #0x5                   	// #5
  403cc4:	mov	x0, xzr
  403cc8:	mov	x1, x23
  403ccc:	bl	401590 <dcgettext@plt>
  403cd0:	mov	x23, x0
  403cd4:	mov	w2, #0x5                   	// #5
  403cd8:	mov	x0, xzr
  403cdc:	mov	x1, x24
  403ce0:	bl	401590 <dcgettext@plt>
  403ce4:	mov	x24, x0
  403ce8:	mov	w2, #0x5                   	// #5
  403cec:	mov	x0, xzr
  403cf0:	mov	x1, x25
  403cf4:	bl	401590 <dcgettext@plt>
  403cf8:	mov	x25, x0
  403cfc:	mov	w2, #0x5                   	// #5
  403d00:	mov	x0, xzr
  403d04:	mov	x1, x27
  403d08:	bl	401590 <dcgettext@plt>
  403d0c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403d10:	mov	x27, x0
  403d14:	add	x1, x1, #0xcc6
  403d18:	mov	w2, #0x5                   	// #5
  403d1c:	mov	x0, xzr
  403d20:	bl	401590 <dcgettext@plt>
  403d24:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403d28:	mov	x19, x0
  403d2c:	add	x1, x1, #0xcca
  403d30:	mov	w2, #0x5                   	// #5
  403d34:	mov	x0, xzr
  403d38:	bl	401590 <dcgettext@plt>
  403d3c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  403d40:	stp	x19, x0, [sp, #16]
  403d44:	add	x1, x1, #0xcb4
  403d48:	mov	x0, x20
  403d4c:	mov	x2, x21
  403d50:	mov	x3, x22
  403d54:	mov	x4, x26
  403d58:	mov	x5, x28
  403d5c:	mov	x6, x23
  403d60:	mov	x7, x24
  403d64:	stp	x25, x27, [sp]
  403d68:	bl	4015b0 <printf@plt>
  403d6c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  403d70:	add	x8, x8, #0x1f8
  403d74:	ldrb	w8, [x8, #4]
  403d78:	cmp	w8, #0x1
  403d7c:	b.ne	403dec <ferror@plt+0x27cc>  // b.any
  403d80:	sub	x0, x29, #0x10
  403d84:	bl	401490 <time@plt>
  403d88:	sub	x0, x29, #0x10
  403d8c:	bl	401460 <localtime@plt>
  403d90:	adrp	x2, 407000 <ferror@plt+0x59e0>
  403d94:	mov	x3, x0
  403d98:	add	x2, x2, #0x890
  403d9c:	sub	x0, x29, #0x30
  403da0:	mov	w1, #0x20                  	// #32
  403da4:	sub	x19, x29, #0x30
  403da8:	bl	401430 <strftime@plt>
  403dac:	cbz	x0, 403dc8 <ferror@plt+0x27a8>
  403db0:	ldr	x20, [sp, #40]
  403db4:	mov	x0, x20
  403db8:	bl	4013c0 <strlen@plt>
  403dbc:	add	x8, x0, x19
  403dc0:	sturb	wzr, [x8, #-1]
  403dc4:	b	403dd0 <ferror@plt+0x27b0>
  403dc8:	ldr	x20, [sp, #40]
  403dcc:	sturb	wzr, [x29, #-48]
  403dd0:	mov	x0, x20
  403dd4:	bl	4013c0 <strlen@plt>
  403dd8:	sub	w1, w0, #0x1
  403ddc:	adrp	x0, 407000 <ferror@plt+0x59e0>
  403de0:	add	x0, x0, #0x893
  403de4:	sub	x2, x29, #0x30
  403de8:	bl	4015b0 <printf@plt>
  403dec:	mov	w0, #0xa                   	// #10
  403df0:	bl	4015d0 <putchar@plt>
  403df4:	ldp	x20, x19, [sp, #272]
  403df8:	ldp	x22, x21, [sp, #256]
  403dfc:	ldp	x24, x23, [sp, #240]
  403e00:	ldp	x26, x25, [sp, #224]
  403e04:	ldp	x28, x27, [sp, #208]
  403e08:	ldp	x29, x30, [sp, #192]
  403e0c:	add	sp, sp, #0x120
  403e10:	ret
  403e14:	stp	x29, x30, [sp, #-48]!
  403e18:	stp	x20, x19, [sp, #32]
  403e1c:	mov	x29, sp
  403e20:	mov	x20, x1
  403e24:	mov	x19, x0
  403e28:	str	x21, [sp, #16]
  403e2c:	str	xzr, [x29, #24]
  403e30:	cbz	x0, 403e60 <ferror@plt+0x2840>
  403e34:	ldrb	w8, [x19]
  403e38:	cbz	w8, 403e60 <ferror@plt+0x2840>
  403e3c:	bl	4015c0 <__errno_location@plt>
  403e40:	mov	x21, x0
  403e44:	str	wzr, [x0]
  403e48:	add	x1, x29, #0x18
  403e4c:	mov	w2, #0xa                   	// #10
  403e50:	mov	x0, x19
  403e54:	bl	401540 <strtol@plt>
  403e58:	ldr	w8, [x21]
  403e5c:	cbz	w8, 403e94 <ferror@plt+0x2874>
  403e60:	bl	4015c0 <__errno_location@plt>
  403e64:	ldr	w1, [x0]
  403e68:	adrp	x2, 407000 <ferror@plt+0x59e0>
  403e6c:	add	x2, x2, #0xf40
  403e70:	mov	w0, #0x1                   	// #1
  403e74:	mov	x3, x20
  403e78:	mov	x4, x19
  403e7c:	bl	4013f0 <error@plt>
  403e80:	mov	x0, xzr
  403e84:	ldp	x20, x19, [sp, #32]
  403e88:	ldr	x21, [sp, #16]
  403e8c:	ldp	x29, x30, [sp], #48
  403e90:	ret
  403e94:	ldr	x8, [x29, #24]
  403e98:	cmp	x8, x19
  403e9c:	b.eq	403e60 <ferror@plt+0x2840>  // b.none
  403ea0:	cbz	x8, 403e60 <ferror@plt+0x2840>
  403ea4:	ldrb	w8, [x8]
  403ea8:	cbnz	w8, 403e60 <ferror@plt+0x2840>
  403eac:	b	403e84 <ferror@plt+0x2864>
  403eb0:	stp	x29, x30, [sp, #-48]!
  403eb4:	stp	x20, x19, [sp, #32]
  403eb8:	mov	x29, sp
  403ebc:	mov	x20, x1
  403ec0:	mov	x19, x0
  403ec4:	str	x21, [sp, #16]
  403ec8:	str	xzr, [x29, #24]
  403ecc:	cbz	x0, 403ef8 <ferror@plt+0x28d8>
  403ed0:	ldrb	w8, [x19]
  403ed4:	cbz	w8, 403ef8 <ferror@plt+0x28d8>
  403ed8:	bl	4015c0 <__errno_location@plt>
  403edc:	mov	x21, x0
  403ee0:	str	wzr, [x0]
  403ee4:	add	x1, x29, #0x18
  403ee8:	mov	x0, x19
  403eec:	bl	401410 <strtod@plt>
  403ef0:	ldr	w8, [x21]
  403ef4:	cbz	w8, 403f2c <ferror@plt+0x290c>
  403ef8:	bl	4015c0 <__errno_location@plt>
  403efc:	ldr	w1, [x0]
  403f00:	adrp	x2, 407000 <ferror@plt+0x59e0>
  403f04:	add	x2, x2, #0xf40
  403f08:	mov	w0, #0x1                   	// #1
  403f0c:	mov	x3, x20
  403f10:	mov	x4, x19
  403f14:	bl	4013f0 <error@plt>
  403f18:	fmov	d0, xzr
  403f1c:	ldp	x20, x19, [sp, #32]
  403f20:	ldr	x21, [sp, #16]
  403f24:	ldp	x29, x30, [sp], #48
  403f28:	ret
  403f2c:	ldr	x8, [x29, #24]
  403f30:	cmp	x8, x19
  403f34:	b.eq	403ef8 <ferror@plt+0x28d8>  // b.none
  403f38:	cbz	x8, 403ef8 <ferror@plt+0x28d8>
  403f3c:	ldrb	w8, [x8]
  403f40:	cbnz	w8, 403ef8 <ferror@plt+0x28d8>
  403f44:	b	403f1c <ferror@plt+0x28fc>
  403f48:	sub	sp, sp, #0x90
  403f4c:	stp	x20, x19, [sp, #128]
  403f50:	mov	x20, x1
  403f54:	mov	x19, x0
  403f58:	stp	x29, x30, [sp, #48]
  403f5c:	stp	x28, x27, [sp, #64]
  403f60:	stp	x26, x25, [sp, #80]
  403f64:	stp	x24, x23, [sp, #96]
  403f68:	stp	x22, x21, [sp, #112]
  403f6c:	add	x29, sp, #0x30
  403f70:	cbz	x0, 40410c <ferror@plt+0x2aec>
  403f74:	ldrb	w22, [x19]
  403f78:	cbz	x22, 40410c <ferror@plt+0x2aec>
  403f7c:	bl	401530 <__ctype_b_loc@plt>
  403f80:	ldr	x23, [x0]
  403f84:	mov	x21, x0
  403f88:	mov	x24, x19
  403f8c:	ldrh	w8, [x23, x22, lsl #1]
  403f90:	tbz	w8, #13, 403fa4 <ferror@plt+0x2984>
  403f94:	mov	x24, x19
  403f98:	ldrb	w22, [x24, #1]!
  403f9c:	ldrh	w8, [x23, x22, lsl #1]
  403fa0:	tbnz	w8, #13, 403f98 <ferror@plt+0x2978>
  403fa4:	cmp	w22, #0x2b
  403fa8:	b.eq	403fc0 <ferror@plt+0x29a0>  // b.none
  403fac:	cmp	w22, #0x2d
  403fb0:	b.ne	403fcc <ferror@plt+0x29ac>  // b.any
  403fb4:	add	x24, x24, #0x1
  403fb8:	mov	w22, #0x1                   	// #1
  403fbc:	b	403fd0 <ferror@plt+0x29b0>
  403fc0:	mov	w22, wzr
  403fc4:	add	x24, x24, #0x1
  403fc8:	b	403fd0 <ferror@plt+0x29b0>
  403fcc:	mov	w22, wzr
  403fd0:	ldrb	w25, [x24]
  403fd4:	adrp	x26, 407000 <ferror@plt+0x59e0>
  403fd8:	ldr	q0, [x26, #3840]
  403fdc:	ldrh	w27, [x23, x25, lsl #1]
  403fe0:	stur	q0, [x29, #-16]
  403fe4:	tbz	w27, #11, 404064 <ferror@plt+0x2a44>
  403fe8:	adrp	x8, 407000 <ferror@plt+0x59e0>
  403fec:	adrp	x9, 407000 <ferror@plt+0x59e0>
  403ff0:	ldr	q0, [x8, #3856]
  403ff4:	ldr	q1, [x9, #3872]
  403ff8:	mov	w28, #0x1                   	// #1
  403ffc:	str	q1, [sp, #16]
  404000:	ldr	q1, [sp, #16]
  404004:	bl	4057a0 <ferror@plt+0x4180>
  404008:	ldrb	w8, [x24, x28]
  40400c:	add	x28, x28, #0x1
  404010:	ldrh	w8, [x23, x8, lsl #1]
  404014:	tbnz	w8, #11, 404000 <ferror@plt+0x29e0>
  404018:	tbz	w27, #11, 404064 <ferror@plt+0x2a44>
  40401c:	ldr	q2, [x26, #3840]
  404020:	stur	q2, [x29, #-16]
  404024:	and	w8, w25, #0xff
  404028:	sub	w0, w8, #0x30
  40402c:	str	q0, [sp]
  404030:	bl	406a80 <ferror@plt+0x5460>
  404034:	mov	v1.16b, v0.16b
  404038:	ldr	q0, [sp]
  40403c:	bl	4057a0 <ferror@plt+0x4180>
  404040:	mov	v1.16b, v0.16b
  404044:	ldur	q0, [x29, #-16]
  404048:	bl	404348 <ferror@plt+0x2d28>
  40404c:	stur	q0, [x29, #-16]
  404050:	ldp	q0, q1, [sp]
  404054:	bl	404e70 <ferror@plt+0x3850>
  404058:	ldrb	w25, [x24, #1]!
  40405c:	ldrh	w8, [x23, x25, lsl #1]
  404060:	tbnz	w8, #11, 404024 <ferror@plt+0x2a04>
  404064:	cmp	w25, #0x2e
  404068:	b.eq	40409c <ferror@plt+0x2a7c>  // b.none
  40406c:	ldur	q1, [x29, #-16]
  404070:	cmp	w25, #0x2c
  404074:	b.eq	40409c <ferror@plt+0x2a7c>  // b.none
  404078:	cbz	w25, 404134 <ferror@plt+0x2b14>
  40407c:	adrp	x2, 407000 <ferror@plt+0x59e0>
  404080:	add	x2, x2, #0xf40
  404084:	mov	w0, #0x1                   	// #1
  404088:	mov	w1, #0x16                  	// #22
  40408c:	mov	x3, x20
  404090:	mov	x4, x19
  404094:	bl	4013f0 <error@plt>
  404098:	ldr	x23, [x21]
  40409c:	ldrb	w8, [x24, #1]
  4040a0:	ldrh	w9, [x23, x8, lsl #1]
  4040a4:	tbz	w9, #11, 404104 <ferror@plt+0x2ae4>
  4040a8:	adrp	x9, 407000 <ferror@plt+0x59e0>
  4040ac:	adrp	x10, 407000 <ferror@plt+0x59e0>
  4040b0:	ldr	q1, [x9, #3856]
  4040b4:	ldr	q0, [x10, #3872]
  4040b8:	add	x21, x24, #0x2
  4040bc:	str	q0, [sp]
  4040c0:	and	w8, w8, #0xff
  4040c4:	sub	w0, w8, #0x30
  4040c8:	str	q1, [sp, #16]
  4040cc:	bl	406a80 <ferror@plt+0x5460>
  4040d0:	mov	v1.16b, v0.16b
  4040d4:	ldr	q0, [sp, #16]
  4040d8:	bl	4057a0 <ferror@plt+0x4180>
  4040dc:	mov	v1.16b, v0.16b
  4040e0:	ldur	q0, [x29, #-16]
  4040e4:	bl	404348 <ferror@plt+0x2d28>
  4040e8:	stur	q0, [x29, #-16]
  4040ec:	ldp	q1, q0, [sp]
  4040f0:	bl	404e70 <ferror@plt+0x3850>
  4040f4:	ldrb	w8, [x21], #1
  4040f8:	mov	v1.16b, v0.16b
  4040fc:	ldrh	w9, [x23, x8, lsl #1]
  404100:	tbnz	w9, #11, 4040c0 <ferror@plt+0x2aa0>
  404104:	ldur	q1, [x29, #-16]
  404108:	cbz	w8, 404134 <ferror@plt+0x2b14>
  40410c:	bl	4015c0 <__errno_location@plt>
  404110:	ldr	w1, [x0]
  404114:	adrp	x2, 407000 <ferror@plt+0x59e0>
  404118:	add	x2, x2, #0xf40
  40411c:	mov	w0, #0x1                   	// #1
  404120:	mov	x3, x20
  404124:	mov	x4, x19
  404128:	bl	4013f0 <error@plt>
  40412c:	fmov	d0, xzr
  404130:	b	404154 <ferror@plt+0x2b34>
  404134:	adrp	x8, 407000 <ferror@plt+0x59e0>
  404138:	ldr	q0, [x8, #3888]
  40413c:	stur	q1, [x29, #-16]
  404140:	bl	405f88 <ferror@plt+0x4968>
  404144:	cmp	w22, #0x0
  404148:	b.ne	404150 <ferror@plt+0x2b30>  // b.any
  40414c:	ldur	q0, [x29, #-16]
  404150:	bl	406b00 <ferror@plt+0x54e0>
  404154:	ldp	x20, x19, [sp, #128]
  404158:	ldp	x22, x21, [sp, #112]
  40415c:	ldp	x24, x23, [sp, #96]
  404160:	ldp	x26, x25, [sp, #80]
  404164:	ldp	x28, x27, [sp, #64]
  404168:	ldp	x29, x30, [sp, #48]
  40416c:	add	sp, sp, #0x90
  404170:	ret
  404174:	stp	x29, x30, [sp, #-48]!
  404178:	str	x21, [sp, #16]
  40417c:	stp	x20, x19, [sp, #32]
  404180:	mov	x29, sp
  404184:	mov	x20, x0
  404188:	bl	401450 <__fpending@plt>
  40418c:	mov	x19, x0
  404190:	mov	x0, x20
  404194:	bl	401620 <ferror@plt>
  404198:	mov	w21, w0
  40419c:	mov	x0, x20
  4041a0:	bl	401470 <fclose@plt>
  4041a4:	mov	w8, w0
  4041a8:	cbz	w21, 4041d8 <ferror@plt+0x2bb8>
  4041ac:	cbnz	w8, 4041c4 <ferror@plt+0x2ba4>
  4041b0:	bl	4015c0 <__errno_location@plt>
  4041b4:	ldr	w8, [x0]
  4041b8:	cmp	w8, #0x20
  4041bc:	b.eq	4041c4 <ferror@plt+0x2ba4>  // b.none
  4041c0:	str	wzr, [x0]
  4041c4:	mov	w0, #0xffffffff            	// #-1
  4041c8:	ldp	x20, x19, [sp, #32]
  4041cc:	ldr	x21, [sp, #16]
  4041d0:	ldp	x29, x30, [sp], #48
  4041d4:	ret
  4041d8:	cmp	w8, #0x0
  4041dc:	csetm	w0, ne  // ne = any
  4041e0:	cbnz	x19, 4041c8 <ferror@plt+0x2ba8>
  4041e4:	cbz	w8, 4041c8 <ferror@plt+0x2ba8>
  4041e8:	bl	4015c0 <__errno_location@plt>
  4041ec:	ldr	w8, [x0]
  4041f0:	cmp	w8, #0x9
  4041f4:	csetm	w0, ne  // ne = any
  4041f8:	ldp	x20, x19, [sp, #32]
  4041fc:	ldr	x21, [sp, #16]
  404200:	ldp	x29, x30, [sp], #48
  404204:	ret
  404208:	stp	x29, x30, [sp, #-48]!
  40420c:	adrp	x8, 419000 <ferror@plt+0x179e0>
  404210:	stp	x20, x19, [sp, #32]
  404214:	ldr	x20, [x8, #392]
  404218:	str	x21, [sp, #16]
  40421c:	mov	x29, sp
  404220:	mov	x0, x20
  404224:	bl	401450 <__fpending@plt>
  404228:	mov	x19, x0
  40422c:	mov	x0, x20
  404230:	bl	401620 <ferror@plt>
  404234:	mov	w21, w0
  404238:	mov	x0, x20
  40423c:	bl	401470 <fclose@plt>
  404240:	cbz	w21, 404260 <ferror@plt+0x2c40>
  404244:	cbnz	w0, 404280 <ferror@plt+0x2c60>
  404248:	bl	4015c0 <__errno_location@plt>
  40424c:	ldr	w8, [x0]
  404250:	cmp	w8, #0x20
  404254:	b.eq	404280 <ferror@plt+0x2c60>  // b.none
  404258:	str	wzr, [x0]
  40425c:	b	404280 <ferror@plt+0x2c60>
  404260:	cbnz	x19, 40427c <ferror@plt+0x2c5c>
  404264:	cbz	w0, 40427c <ferror@plt+0x2c5c>
  404268:	bl	4015c0 <__errno_location@plt>
  40426c:	ldr	w8, [x0]
  404270:	cmp	w8, #0x9
  404274:	b.ne	404280 <ferror@plt+0x2c60>  // b.any
  404278:	b	404290 <ferror@plt+0x2c70>
  40427c:	cbz	w0, 404290 <ferror@plt+0x2c70>
  404280:	bl	4015c0 <__errno_location@plt>
  404284:	ldr	w8, [x0]
  404288:	cmp	w8, #0x20
  40428c:	b.ne	40430c <ferror@plt+0x2cec>  // b.any
  404290:	adrp	x8, 419000 <ferror@plt+0x179e0>
  404294:	ldr	x20, [x8, #368]
  404298:	mov	x0, x20
  40429c:	bl	401450 <__fpending@plt>
  4042a0:	mov	x19, x0
  4042a4:	mov	x0, x20
  4042a8:	bl	401620 <ferror@plt>
  4042ac:	mov	w21, w0
  4042b0:	mov	x0, x20
  4042b4:	bl	401470 <fclose@plt>
  4042b8:	cbnz	w21, 4042ec <ferror@plt+0x2ccc>
  4042bc:	cbnz	x19, 4042d8 <ferror@plt+0x2cb8>
  4042c0:	cbz	w0, 4042d8 <ferror@plt+0x2cb8>
  4042c4:	bl	4015c0 <__errno_location@plt>
  4042c8:	ldr	w8, [x0]
  4042cc:	cmp	w8, #0x9
  4042d0:	b.eq	4042dc <ferror@plt+0x2cbc>  // b.none
  4042d4:	b	404304 <ferror@plt+0x2ce4>
  4042d8:	cbnz	w0, 404304 <ferror@plt+0x2ce4>
  4042dc:	ldp	x20, x19, [sp, #32]
  4042e0:	ldr	x21, [sp, #16]
  4042e4:	ldp	x29, x30, [sp], #48
  4042e8:	ret
  4042ec:	cbnz	w0, 404304 <ferror@plt+0x2ce4>
  4042f0:	bl	4015c0 <__errno_location@plt>
  4042f4:	ldr	w8, [x0]
  4042f8:	cmp	w8, #0x20
  4042fc:	b.eq	404304 <ferror@plt+0x2ce4>  // b.none
  404300:	str	wzr, [x0]
  404304:	mov	w0, #0x1                   	// #1
  404308:	bl	4013b0 <_exit@plt>
  40430c:	adrp	x1, 407000 <ferror@plt+0x59e0>
  404310:	add	x1, x1, #0xf49
  404314:	mov	w2, #0x5                   	// #5
  404318:	mov	x19, x0
  40431c:	mov	x0, xzr
  404320:	bl	401590 <dcgettext@plt>
  404324:	ldr	w1, [x19]
  404328:	adrp	x2, 407000 <ferror@plt+0x59e0>
  40432c:	mov	x3, x0
  404330:	add	x2, x2, #0x6f1
  404334:	mov	w0, wzr
  404338:	bl	4013f0 <error@plt>
  40433c:	mov	w0, #0x1                   	// #1
  404340:	bl	4013b0 <_exit@plt>
  404344:	nop
  404348:	stp	x29, x30, [sp, #-48]!
  40434c:	mov	x29, sp
  404350:	str	q0, [sp, #16]
  404354:	str	q1, [sp, #32]
  404358:	ldp	x4, x1, [sp, #16]
  40435c:	ldp	x0, x3, [sp, #32]
  404360:	mrs	x15, fpcr
  404364:	mov	x11, x0
  404368:	ubfiz	x0, x3, #3, #48
  40436c:	lsr	x6, x1, #63
  404370:	lsr	x5, x3, #63
  404374:	ubfiz	x2, x1, #3, #48
  404378:	orr	x9, x0, x11, lsr #61
  40437c:	ubfx	x7, x1, #48, #15
  404380:	ubfx	x0, x3, #48, #15
  404384:	mov	x12, x6
  404388:	and	w10, w6, #0xff
  40438c:	mov	x16, x6
  404390:	cmp	x6, x5
  404394:	orr	x2, x2, x4, lsr #61
  404398:	and	w6, w5, #0xff
  40439c:	mov	x1, x7
  4043a0:	lsl	x8, x4, #3
  4043a4:	mov	x3, x0
  4043a8:	lsl	x13, x11, #3
  4043ac:	b.eq	404558 <ferror@plt+0x2f38>  // b.none
  4043b0:	sub	w0, w7, w0
  4043b4:	cmp	w0, #0x0
  4043b8:	b.le	404504 <ferror@plt+0x2ee4>
  4043bc:	cbz	x3, 4045b8 <ferror@plt+0x2f98>
  4043c0:	orr	x9, x9, #0x8000000000000
  4043c4:	mov	x3, #0x7fff                	// #32767
  4043c8:	cmp	x1, x3
  4043cc:	b.eq	4047bc <ferror@plt+0x319c>  // b.none
  4043d0:	cmp	w0, #0x74
  4043d4:	b.gt	404840 <ferror@plt+0x3220>
  4043d8:	cmp	w0, #0x3f
  4043dc:	b.gt	4049a0 <ferror@plt+0x3380>
  4043e0:	mov	w3, #0x40                  	// #64
  4043e4:	sub	w3, w3, w0
  4043e8:	lsr	x5, x13, x0
  4043ec:	lsl	x13, x13, x3
  4043f0:	cmp	x13, #0x0
  4043f4:	cset	x4, ne  // ne = any
  4043f8:	lsl	x3, x9, x3
  4043fc:	orr	x3, x3, x5
  404400:	lsr	x0, x9, x0
  404404:	orr	x3, x3, x4
  404408:	sub	x2, x2, x0
  40440c:	subs	x8, x8, x3
  404410:	sbc	x2, x2, xzr
  404414:	and	x3, x2, #0x7ffffffffffff
  404418:	tbz	x2, #51, 4045f8 <ferror@plt+0x2fd8>
  40441c:	cbz	x3, 404824 <ferror@plt+0x3204>
  404420:	clz	x0, x3
  404424:	sub	w0, w0, #0xc
  404428:	neg	w2, w0
  40442c:	lsl	x4, x3, x0
  404430:	lsl	x3, x8, x0
  404434:	lsr	x8, x8, x2
  404438:	orr	x2, x8, x4
  40443c:	cmp	x1, w0, sxtw
  404440:	sxtw	x4, w0
  404444:	b.gt	404804 <ferror@plt+0x31e4>
  404448:	sub	w1, w0, w1
  40444c:	add	w0, w1, #0x1
  404450:	cmp	w0, #0x3f
  404454:	b.gt	404968 <ferror@plt+0x3348>
  404458:	mov	w1, #0x40                  	// #64
  40445c:	sub	w1, w1, w0
  404460:	lsr	x4, x3, x0
  404464:	lsl	x3, x3, x1
  404468:	cmp	x3, #0x0
  40446c:	lsl	x8, x2, x1
  404470:	cset	x1, ne  // ne = any
  404474:	orr	x8, x8, x4
  404478:	lsr	x2, x2, x0
  40447c:	orr	x8, x8, x1
  404480:	orr	x5, x8, x2
  404484:	cbz	x5, 40460c <ferror@plt+0x2fec>
  404488:	and	x3, x8, #0x7
  40448c:	mov	x1, #0x0                   	// #0
  404490:	mov	w7, #0x1                   	// #1
  404494:	cbz	x3, 404850 <ferror@plt+0x3230>
  404498:	and	x3, x15, #0xc00000
  40449c:	cmp	x3, #0x400, lsl #12
  4044a0:	b.eq	404794 <ferror@plt+0x3174>  // b.none
  4044a4:	cmp	x3, #0x800, lsl #12
  4044a8:	b.eq	404774 <ferror@plt+0x3154>  // b.none
  4044ac:	cbz	x3, 4047a0 <ferror@plt+0x3180>
  4044b0:	and	x3, x2, #0x8000000000000
  4044b4:	mov	w0, #0x10                  	// #16
  4044b8:	cbz	w7, 4044c0 <ferror@plt+0x2ea0>
  4044bc:	orr	w0, w0, #0x8
  4044c0:	cbz	x3, 4047d8 <ferror@plt+0x31b8>
  4044c4:	add	x1, x1, #0x1
  4044c8:	mov	x3, #0x7fff                	// #32767
  4044cc:	cmp	x1, x3
  4044d0:	b.eq	4046bc <ferror@plt+0x309c>  // b.none
  4044d4:	ubfx	x5, x2, #3, #48
  4044d8:	extr	x8, x2, x8, #3
  4044dc:	and	w1, w1, #0x7fff
  4044e0:	mov	x7, #0x0                   	// #0
  4044e4:	orr	w1, w1, w10, lsl #15
  4044e8:	bfxil	x7, x5, #0, #48
  4044ec:	fmov	d0, x8
  4044f0:	bfi	x7, x1, #48, #16
  4044f4:	fmov	v0.d[1], x7
  4044f8:	cbnz	w0, 404718 <ferror@plt+0x30f8>
  4044fc:	ldp	x29, x30, [sp], #48
  404500:	ret
  404504:	mov	x14, x5
  404508:	b.eq	404624 <ferror@plt+0x3004>  // b.none
  40450c:	cbnz	x7, 4048a8 <ferror@plt+0x3288>
  404510:	orr	x1, x2, x8
  404514:	cbz	x1, 4045d4 <ferror@plt+0x2fb4>
  404518:	cmn	w0, #0x1
  40451c:	b.eq	404cc4 <ferror@plt+0x36a4>  // b.none
  404520:	mov	x1, #0x7fff                	// #32767
  404524:	mvn	w0, w0
  404528:	cmp	x3, x1
  40452c:	b.ne	4048bc <ferror@plt+0x329c>  // b.any
  404530:	orr	x0, x9, x13
  404534:	cbnz	x0, 404c1c <ferror@plt+0x35fc>
  404538:	mov	x16, x14
  40453c:	nop
  404540:	mov	x6, #0x0                   	// #0
  404544:	fmov	d0, x6
  404548:	lsl	x16, x16, #63
  40454c:	orr	x7, x16, #0x7fff000000000000
  404550:	fmov	v0.d[1], x7
  404554:	b	4044fc <ferror@plt+0x2edc>
  404558:	sub	w7, w7, w0
  40455c:	cmp	w7, #0x0
  404560:	b.le	40472c <ferror@plt+0x310c>
  404564:	cbz	x0, 40466c <ferror@plt+0x304c>
  404568:	orr	x9, x9, #0x8000000000000
  40456c:	mov	x0, #0x7fff                	// #32767
  404570:	cmp	x1, x0
  404574:	b.eq	4047bc <ferror@plt+0x319c>  // b.none
  404578:	cmp	w7, #0x74
  40457c:	b.gt	404950 <ferror@plt+0x3330>
  404580:	cmp	w7, #0x3f
  404584:	b.gt	404a50 <ferror@plt+0x3430>
  404588:	mov	w0, #0x40                  	// #64
  40458c:	sub	w0, w0, w7
  404590:	lsr	x5, x13, x7
  404594:	lsl	x13, x13, x0
  404598:	cmp	x13, #0x0
  40459c:	lsl	x3, x9, x0
  4045a0:	cset	x4, ne  // ne = any
  4045a4:	orr	x3, x3, x5
  4045a8:	lsr	x0, x9, x7
  4045ac:	orr	x3, x3, x4
  4045b0:	add	x2, x2, x0
  4045b4:	b	40495c <ferror@plt+0x333c>
  4045b8:	orr	x3, x9, x13
  4045bc:	cbz	x3, 40492c <ferror@plt+0x330c>
  4045c0:	subs	w0, w0, #0x1
  4045c4:	b.ne	4043c4 <ferror@plt+0x2da4>  // b.any
  4045c8:	subs	x8, x8, x13
  4045cc:	sbc	x2, x2, x9
  4045d0:	b	404414 <ferror@plt+0x2df4>
  4045d4:	mov	x0, #0x7fff                	// #32767
  4045d8:	cmp	x3, x0
  4045dc:	b.eq	404d10 <ferror@plt+0x36f0>  // b.none
  4045e0:	mov	w10, w6
  4045e4:	mov	x2, x9
  4045e8:	mov	x8, x13
  4045ec:	mov	x1, x3
  4045f0:	mov	x12, x5
  4045f4:	nop
  4045f8:	orr	x5, x8, x2
  4045fc:	and	x3, x8, #0x7
  404600:	mov	w7, #0x0                   	// #0
  404604:	cbnz	x1, 404494 <ferror@plt+0x2e74>
  404608:	cbnz	x5, 404488 <ferror@plt+0x2e68>
  40460c:	mov	x8, #0x0                   	// #0
  404610:	mov	x1, #0x0                   	// #0
  404614:	mov	w0, #0x0                   	// #0
  404618:	and	x5, x5, #0xffffffffffff
  40461c:	and	w1, w1, #0x7fff
  404620:	b	4044e0 <ferror@plt+0x2ec0>
  404624:	add	x5, x7, #0x1
  404628:	tst	x5, #0x7ffe
  40462c:	b.ne	4048fc <ferror@plt+0x32dc>  // b.any
  404630:	orr	x7, x2, x8
  404634:	orr	x5, x9, x13
  404638:	cbnz	x1, 404abc <ferror@plt+0x349c>
  40463c:	cbz	x7, 404b64 <ferror@plt+0x3544>
  404640:	cbz	x5, 404b78 <ferror@plt+0x3558>
  404644:	subs	x4, x8, x13
  404648:	cmp	x8, x13
  40464c:	sbc	x3, x2, x9
  404650:	tbz	x3, #51, 404d44 <ferror@plt+0x3724>
  404654:	subs	x8, x13, x8
  404658:	mov	w10, w6
  40465c:	sbc	x2, x9, x2
  404660:	mov	x12, x14
  404664:	orr	x5, x8, x2
  404668:	b	404484 <ferror@plt+0x2e64>
  40466c:	orr	x0, x9, x13
  404670:	cbz	x0, 404b44 <ferror@plt+0x3524>
  404674:	subs	w7, w7, #0x1
  404678:	b.ne	40456c <ferror@plt+0x2f4c>  // b.any
  40467c:	adds	x8, x8, x13
  404680:	adc	x2, x9, x2
  404684:	nop
  404688:	tbz	x2, #51, 4045f8 <ferror@plt+0x2fd8>
  40468c:	add	x1, x1, #0x1
  404690:	mov	x0, #0x7fff                	// #32767
  404694:	cmp	x1, x0
  404698:	b.eq	404b84 <ferror@plt+0x3564>  // b.none
  40469c:	and	x0, x8, #0x1
  4046a0:	and	x3, x2, #0xfff7ffffffffffff
  4046a4:	orr	x8, x0, x8, lsr #1
  4046a8:	mov	w7, #0x0                   	// #0
  4046ac:	orr	x8, x8, x2, lsl #63
  4046b0:	lsr	x2, x3, #1
  4046b4:	and	x3, x8, #0x7
  4046b8:	b	404494 <ferror@plt+0x2e74>
  4046bc:	and	x3, x15, #0xc00000
  4046c0:	cbz	x3, 4046f8 <ferror@plt+0x30d8>
  4046c4:	cmp	x3, #0x400, lsl #12
  4046c8:	b.eq	4046f0 <ferror@plt+0x30d0>  // b.none
  4046cc:	cmp	x3, #0x800, lsl #12
  4046d0:	csel	w12, w12, wzr, eq  // eq = none
  4046d4:	cbnz	w12, 4046f8 <ferror@plt+0x30d8>
  4046d8:	mov	w1, #0x14                  	// #20
  4046dc:	mov	x8, #0xffffffffffffffff    	// #-1
  4046e0:	orr	w0, w0, w1
  4046e4:	mov	x5, #0x1fffffffffffffff    	// #2305843009213693951
  4046e8:	mov	x1, #0x7ffe                	// #32766
  4046ec:	b	404618 <ferror@plt+0x2ff8>
  4046f0:	cbnz	x12, 4046d8 <ferror@plt+0x30b8>
  4046f4:	nop
  4046f8:	mov	w1, #0x14                  	// #20
  4046fc:	and	x16, x10, #0xff
  404700:	orr	w0, w0, w1
  404704:	mov	x6, #0x0                   	// #0
  404708:	fmov	d0, x6
  40470c:	lsl	x16, x16, #63
  404710:	orr	x7, x16, #0x7fff000000000000
  404714:	fmov	v0.d[1], x7
  404718:	str	q0, [sp, #16]
  40471c:	bl	406e20 <ferror@plt+0x5800>
  404720:	ldr	q0, [sp, #16]
  404724:	ldp	x29, x30, [sp], #48
  404728:	ret
  40472c:	b.eq	40486c <ferror@plt+0x324c>  // b.none
  404730:	cbnz	x1, 4049f0 <ferror@plt+0x33d0>
  404734:	orr	x0, x2, x8
  404738:	cbz	x0, 404c5c <ferror@plt+0x363c>
  40473c:	cmn	w7, #0x1
  404740:	b.eq	404dbc <ferror@plt+0x379c>  // b.none
  404744:	mov	x0, #0x7fff                	// #32767
  404748:	mvn	w7, w7
  40474c:	cmp	x3, x0
  404750:	b.ne	404a04 <ferror@plt+0x33e4>  // b.any
  404754:	orr	x0, x9, x13
  404758:	cbz	x0, 404540 <ferror@plt+0x2f20>
  40475c:	lsr	x7, x9, #50
  404760:	mov	x8, x13
  404764:	eor	x7, x7, #0x1
  404768:	mov	x2, x9
  40476c:	and	w7, w7, #0x1
  404770:	b	4047d0 <ferror@plt+0x31b0>
  404774:	mov	w0, #0x10                  	// #16
  404778:	cbz	x12, 404784 <ferror@plt+0x3164>
  40477c:	adds	x8, x8, #0x8
  404780:	cinc	x2, x2, cs  // cs = hs, nlast
  404784:	and	x3, x2, #0x8000000000000
  404788:	cbz	w7, 4044c0 <ferror@plt+0x2ea0>
  40478c:	orr	w0, w0, #0x8
  404790:	b	4044c0 <ferror@plt+0x2ea0>
  404794:	mov	w0, #0x10                  	// #16
  404798:	cbnz	x12, 404784 <ferror@plt+0x3164>
  40479c:	b	40477c <ferror@plt+0x315c>
  4047a0:	and	x3, x8, #0xf
  4047a4:	mov	w0, #0x10                  	// #16
  4047a8:	cmp	x3, #0x4
  4047ac:	b.eq	404784 <ferror@plt+0x3164>  // b.none
  4047b0:	adds	x8, x8, #0x4
  4047b4:	cinc	x2, x2, cs  // cs = hs, nlast
  4047b8:	b	404784 <ferror@plt+0x3164>
  4047bc:	orr	x0, x2, x8
  4047c0:	cbz	x0, 404540 <ferror@plt+0x2f20>
  4047c4:	lsr	x7, x2, #50
  4047c8:	eor	x7, x7, #0x1
  4047cc:	and	w7, w7, #0x1
  4047d0:	mov	w0, w7
  4047d4:	mov	x1, #0x7fff                	// #32767
  4047d8:	lsr	x5, x2, #3
  4047dc:	extr	x8, x2, x8, #3
  4047e0:	mov	x2, #0x7fff                	// #32767
  4047e4:	cmp	x1, x2
  4047e8:	b.ne	404618 <ferror@plt+0x2ff8>  // b.any
  4047ec:	orr	x1, x5, x8
  4047f0:	cbz	x1, 404e5c <ferror@plt+0x383c>
  4047f4:	orr	x5, x5, #0x800000000000
  4047f8:	mov	w1, #0x7fff                	// #32767
  4047fc:	and	x5, x5, #0xffffffffffff
  404800:	b	4044e0 <ferror@plt+0x2ec0>
  404804:	mov	x8, x3
  404808:	and	x2, x2, #0xfff7ffffffffffff
  40480c:	sub	x1, x1, x4
  404810:	orr	x5, x8, x2
  404814:	and	x3, x8, #0x7
  404818:	mov	w7, #0x0                   	// #0
  40481c:	cbz	x1, 404608 <ferror@plt+0x2fe8>
  404820:	b	404494 <ferror@plt+0x2e74>
  404824:	clz	x2, x8
  404828:	add	w0, w2, #0x34
  40482c:	cmp	w0, #0x3f
  404830:	b.le	404428 <ferror@plt+0x2e08>
  404834:	sub	w2, w2, #0xc
  404838:	lsl	x2, x8, x2
  40483c:	b	40443c <ferror@plt+0x2e1c>
  404840:	orr	x0, x9, x13
  404844:	cmp	x0, #0x0
  404848:	cset	x3, ne  // ne = any
  40484c:	b	40440c <ferror@plt+0x2dec>
  404850:	and	x3, x2, #0x8000000000000
  404854:	mov	w0, #0x0                   	// #0
  404858:	cbz	w7, 4044c0 <ferror@plt+0x2ea0>
  40485c:	mov	w0, #0x0                   	// #0
  404860:	tbz	w15, #11, 4044c0 <ferror@plt+0x2ea0>
  404864:	orr	w0, w0, #0x8
  404868:	b	4044c0 <ferror@plt+0x2ea0>
  40486c:	add	x0, x1, #0x1
  404870:	tst	x0, #0x7ffe
  404874:	b.ne	404a7c <ferror@plt+0x345c>  // b.any
  404878:	orr	x14, x2, x8
  40487c:	cbnz	x1, 404c38 <ferror@plt+0x3618>
  404880:	orr	x5, x9, x13
  404884:	cbz	x14, 404c8c <ferror@plt+0x366c>
  404888:	cbz	x5, 404b78 <ferror@plt+0x3558>
  40488c:	adds	x8, x8, x13
  404890:	adc	x2, x9, x2
  404894:	tbz	x2, #51, 404664 <ferror@plt+0x3044>
  404898:	and	x2, x2, #0xfff7ffffffffffff
  40489c:	and	x3, x8, #0x7
  4048a0:	mov	x1, #0x1                   	// #1
  4048a4:	b	404494 <ferror@plt+0x2e74>
  4048a8:	mov	x1, #0x7fff                	// #32767
  4048ac:	neg	w0, w0
  4048b0:	orr	x2, x2, #0x8000000000000
  4048b4:	cmp	x3, x1
  4048b8:	b.eq	404530 <ferror@plt+0x2f10>  // b.none
  4048bc:	cmp	w0, #0x74
  4048c0:	b.gt	4049cc <ferror@plt+0x33ac>
  4048c4:	cmp	w0, #0x3f
  4048c8:	b.gt	404be8 <ferror@plt+0x35c8>
  4048cc:	mov	w1, #0x40                  	// #64
  4048d0:	sub	w1, w1, w0
  4048d4:	lsr	x4, x8, x0
  4048d8:	lsl	x8, x8, x1
  4048dc:	cmp	x8, #0x0
  4048e0:	lsl	x8, x2, x1
  4048e4:	cset	x1, ne  // ne = any
  4048e8:	orr	x8, x8, x4
  4048ec:	lsr	x0, x2, x0
  4048f0:	orr	x8, x8, x1
  4048f4:	sub	x9, x9, x0
  4048f8:	b	4049d8 <ferror@plt+0x33b8>
  4048fc:	subs	x4, x8, x13
  404900:	cmp	x8, x13
  404904:	sbc	x3, x2, x9
  404908:	tbnz	x3, #51, 404aa4 <ferror@plt+0x3484>
  40490c:	orr	x5, x4, x3
  404910:	cbnz	x5, 404bd0 <ferror@plt+0x35b0>
  404914:	and	x15, x15, #0xc00000
  404918:	mov	x8, #0x0                   	// #0
  40491c:	cmp	x15, #0x800, lsl #12
  404920:	mov	x1, #0x0                   	// #0
  404924:	cset	w10, eq  // eq = none
  404928:	b	404618 <ferror@plt+0x2ff8>
  40492c:	mov	x0, #0x7fff                	// #32767
  404930:	cmp	x7, x0
  404934:	b.ne	4045f8 <ferror@plt+0x2fd8>  // b.any
  404938:	orr	x0, x2, x8
  40493c:	cbnz	x0, 4047c4 <ferror@plt+0x31a4>
  404940:	mov	x8, #0x0                   	// #0
  404944:	mov	x5, #0x0                   	// #0
  404948:	mov	w0, #0x0                   	// #0
  40494c:	b	4047ec <ferror@plt+0x31cc>
  404950:	orr	x0, x9, x13
  404954:	cmp	x0, #0x0
  404958:	cset	x3, ne  // ne = any
  40495c:	adds	x8, x3, x8
  404960:	cinc	x2, x2, cs  // cs = hs, nlast
  404964:	b	404688 <ferror@plt+0x3068>
  404968:	mov	w4, #0x80                  	// #128
  40496c:	sub	w4, w4, w0
  404970:	cmp	w0, #0x40
  404974:	sub	w8, w1, #0x3f
  404978:	lsl	x0, x2, x4
  40497c:	orr	x0, x3, x0
  404980:	csel	x3, x0, x3, ne  // ne = any
  404984:	lsr	x8, x2, x8
  404988:	cmp	x3, #0x0
  40498c:	mov	x2, #0x0                   	// #0
  404990:	cset	x0, ne  // ne = any
  404994:	orr	x8, x0, x8
  404998:	mov	x5, x8
  40499c:	b	404484 <ferror@plt+0x2e64>
  4049a0:	mov	w4, #0x80                  	// #128
  4049a4:	sub	w4, w4, w0
  4049a8:	subs	w0, w0, #0x40
  4049ac:	lsl	x4, x9, x4
  4049b0:	orr	x4, x13, x4
  4049b4:	csel	x13, x4, x13, ne  // ne = any
  4049b8:	lsr	x0, x9, x0
  4049bc:	cmp	x13, #0x0
  4049c0:	cset	x3, ne  // ne = any
  4049c4:	orr	x3, x3, x0
  4049c8:	b	40440c <ferror@plt+0x2dec>
  4049cc:	orr	x2, x2, x8
  4049d0:	cmp	x2, #0x0
  4049d4:	cset	x8, ne  // ne = any
  4049d8:	subs	x8, x13, x8
  4049dc:	mov	w10, w6
  4049e0:	sbc	x2, x9, xzr
  4049e4:	mov	x1, x3
  4049e8:	mov	x12, x14
  4049ec:	b	404414 <ferror@plt+0x2df4>
  4049f0:	mov	x0, #0x7fff                	// #32767
  4049f4:	neg	w7, w7
  4049f8:	orr	x2, x2, #0x8000000000000
  4049fc:	cmp	x3, x0
  404a00:	b.eq	404754 <ferror@plt+0x3134>  // b.none
  404a04:	cmp	w7, #0x74
  404a08:	b.gt	404bd8 <ferror@plt+0x35b8>
  404a0c:	cmp	w7, #0x3f
  404a10:	b.gt	404c98 <ferror@plt+0x3678>
  404a14:	mov	w1, #0x40                  	// #64
  404a18:	sub	w1, w1, w7
  404a1c:	lsr	x4, x8, x7
  404a20:	lsl	x8, x8, x1
  404a24:	cmp	x8, #0x0
  404a28:	cset	x0, ne  // ne = any
  404a2c:	lsl	x8, x2, x1
  404a30:	orr	x8, x8, x4
  404a34:	lsr	x7, x2, x7
  404a38:	orr	x8, x8, x0
  404a3c:	add	x9, x9, x7
  404a40:	adds	x8, x8, x13
  404a44:	mov	x1, x3
  404a48:	cinc	x2, x9, cs  // cs = hs, nlast
  404a4c:	b	404688 <ferror@plt+0x3068>
  404a50:	mov	w3, #0x80                  	// #128
  404a54:	sub	w3, w3, w7
  404a58:	subs	w0, w7, #0x40
  404a5c:	lsl	x3, x9, x3
  404a60:	orr	x3, x13, x3
  404a64:	csel	x13, x3, x13, ne  // ne = any
  404a68:	lsr	x0, x9, x0
  404a6c:	cmp	x13, #0x0
  404a70:	cset	x3, ne  // ne = any
  404a74:	orr	x3, x3, x0
  404a78:	b	40495c <ferror@plt+0x333c>
  404a7c:	mov	x1, #0x7fff                	// #32767
  404a80:	cmp	x0, x1
  404a84:	b.eq	404ce0 <ferror@plt+0x36c0>  // b.none
  404a88:	adds	x8, x8, x13
  404a8c:	mov	x1, x0
  404a90:	adc	x2, x9, x2
  404a94:	ubfx	x3, x8, #1, #3
  404a98:	extr	x8, x2, x8, #1
  404a9c:	lsr	x2, x2, #1
  404aa0:	b	404494 <ferror@plt+0x2e74>
  404aa4:	cmp	x13, x8
  404aa8:	mov	w10, w6
  404aac:	sbc	x3, x9, x2
  404ab0:	sub	x8, x13, x8
  404ab4:	mov	x12, x14
  404ab8:	b	40441c <ferror@plt+0x2dfc>
  404abc:	mov	x12, #0x7fff                	// #32767
  404ac0:	cmp	x1, x12
  404ac4:	b.eq	404af0 <ferror@plt+0x34d0>  // b.none
  404ac8:	cmp	x3, x12
  404acc:	b.eq	404d20 <ferror@plt+0x3700>  // b.none
  404ad0:	cbnz	x7, 404b08 <ferror@plt+0x34e8>
  404ad4:	mov	w7, w0
  404ad8:	cbnz	x5, 404e00 <ferror@plt+0x37e0>
  404adc:	mov	x8, #0xffffffffffffffff    	// #-1
  404ae0:	mov	x5, #0xffffffffffff        	// #281474976710655
  404ae4:	mov	w0, #0x1                   	// #1
  404ae8:	mov	w10, #0x0                   	// #0
  404aec:	b	4047f4 <ferror@plt+0x31d4>
  404af0:	cbz	x7, 404e1c <ferror@plt+0x37fc>
  404af4:	lsr	x0, x2, #50
  404af8:	cmp	x3, x1
  404afc:	eor	x0, x0, #0x1
  404b00:	and	w0, w0, #0x1
  404b04:	b.eq	404d20 <ferror@plt+0x3700>  // b.none
  404b08:	cbz	x5, 404d3c <ferror@plt+0x371c>
  404b0c:	bfi	x4, x2, #61, #3
  404b10:	lsr	x5, x2, #3
  404b14:	mov	x8, x4
  404b18:	tbz	x2, #50, 404b34 <ferror@plt+0x3514>
  404b1c:	lsr	x1, x9, #3
  404b20:	tbnz	x9, #50, 404b34 <ferror@plt+0x3514>
  404b24:	mov	x8, x11
  404b28:	mov	w10, w6
  404b2c:	bfi	x8, x9, #61, #3
  404b30:	mov	x5, x1
  404b34:	extr	x5, x5, x8, #61
  404b38:	bfi	x8, x5, #61, #3
  404b3c:	lsr	x5, x5, #3
  404b40:	b	4047ec <ferror@plt+0x31cc>
  404b44:	mov	x0, #0x7fff                	// #32767
  404b48:	cmp	x1, x0
  404b4c:	b.ne	4045f8 <ferror@plt+0x2fd8>  // b.any
  404b50:	orr	x0, x2, x8
  404b54:	cbz	x0, 404940 <ferror@plt+0x3320>
  404b58:	lsr	x7, x2, #50
  404b5c:	eor	w7, w7, #0x1
  404b60:	b	4047d0 <ferror@plt+0x31b0>
  404b64:	cbz	x5, 404c78 <ferror@plt+0x3658>
  404b68:	mov	w10, w6
  404b6c:	mov	x2, x9
  404b70:	mov	x8, x13
  404b74:	mov	x12, x14
  404b78:	mov	x1, #0x0                   	// #0
  404b7c:	mov	x3, #0x0                   	// #0
  404b80:	b	40485c <ferror@plt+0x323c>
  404b84:	ands	x3, x15, #0xc00000
  404b88:	b.eq	404c14 <ferror@plt+0x35f4>  // b.none
  404b8c:	cmp	x3, #0x400, lsl #12
  404b90:	eor	w0, w10, #0x1
  404b94:	cset	w1, eq  // eq = none
  404b98:	tst	w1, w0
  404b9c:	b.ne	404e38 <ferror@plt+0x3818>  // b.any
  404ba0:	cmp	x3, #0x800, lsl #12
  404ba4:	b.eq	404de4 <ferror@plt+0x37c4>  // b.none
  404ba8:	cmp	x3, #0x400, lsl #12
  404bac:	mov	w0, #0x14                  	// #20
  404bb0:	b.ne	4046c0 <ferror@plt+0x30a0>  // b.any
  404bb4:	mov	x2, #0xffffffffffffffff    	// #-1
  404bb8:	mov	x1, #0x7ffe                	// #32766
  404bbc:	mov	x8, x2
  404bc0:	mov	w7, #0x0                   	// #0
  404bc4:	mov	w0, #0x14                  	// #20
  404bc8:	cbnz	x12, 404784 <ferror@plt+0x3164>
  404bcc:	b	40477c <ferror@plt+0x315c>
  404bd0:	mov	x8, x4
  404bd4:	b	40441c <ferror@plt+0x2dfc>
  404bd8:	orr	x2, x2, x8
  404bdc:	cmp	x2, #0x0
  404be0:	cset	x8, ne  // ne = any
  404be4:	b	404a40 <ferror@plt+0x3420>
  404be8:	mov	w1, #0x80                  	// #128
  404bec:	sub	w1, w1, w0
  404bf0:	subs	w0, w0, #0x40
  404bf4:	lsl	x1, x2, x1
  404bf8:	orr	x1, x8, x1
  404bfc:	csel	x8, x1, x8, ne  // ne = any
  404c00:	lsr	x2, x2, x0
  404c04:	cmp	x8, #0x0
  404c08:	cset	x8, ne  // ne = any
  404c0c:	orr	x8, x8, x2
  404c10:	b	4049d8 <ferror@plt+0x33b8>
  404c14:	mov	w0, #0x14                  	// #20
  404c18:	b	404704 <ferror@plt+0x30e4>
  404c1c:	lsr	x7, x9, #50
  404c20:	mov	w10, w6
  404c24:	eor	x7, x7, #0x1
  404c28:	mov	x8, x13
  404c2c:	and	w7, w7, #0x1
  404c30:	mov	x2, x9
  404c34:	b	4047d0 <ferror@plt+0x31b0>
  404c38:	mov	x0, #0x7fff                	// #32767
  404c3c:	cmp	x1, x0
  404c40:	b.eq	404d60 <ferror@plt+0x3740>  // b.none
  404c44:	cmp	x3, x0
  404c48:	b.eq	404dd4 <ferror@plt+0x37b4>  // b.none
  404c4c:	cbnz	x14, 404d78 <ferror@plt+0x3758>
  404c50:	mov	x2, x9
  404c54:	mov	x8, x13
  404c58:	b	4047d0 <ferror@plt+0x31b0>
  404c5c:	mov	x0, #0x7fff                	// #32767
  404c60:	cmp	x3, x0
  404c64:	b.eq	404e10 <ferror@plt+0x37f0>  // b.none
  404c68:	mov	x2, x9
  404c6c:	mov	x8, x13
  404c70:	mov	x1, x3
  404c74:	b	4045f8 <ferror@plt+0x2fd8>
  404c78:	and	x15, x15, #0xc00000
  404c7c:	mov	x8, #0x0                   	// #0
  404c80:	cmp	x15, #0x800, lsl #12
  404c84:	cset	w10, eq  // eq = none
  404c88:	b	404618 <ferror@plt+0x2ff8>
  404c8c:	mov	x2, x9
  404c90:	mov	x8, x13
  404c94:	b	404484 <ferror@plt+0x2e64>
  404c98:	mov	w0, #0x80                  	// #128
  404c9c:	sub	w0, w0, w7
  404ca0:	subs	w7, w7, #0x40
  404ca4:	lsl	x0, x2, x0
  404ca8:	orr	x0, x8, x0
  404cac:	csel	x8, x0, x8, ne  // ne = any
  404cb0:	lsr	x2, x2, x7
  404cb4:	cmp	x8, #0x0
  404cb8:	cset	x8, ne  // ne = any
  404cbc:	orr	x8, x8, x2
  404cc0:	b	404a40 <ferror@plt+0x3420>
  404cc4:	cmp	x13, x8
  404cc8:	mov	w10, w6
  404ccc:	sbc	x2, x9, x2
  404cd0:	sub	x8, x13, x8
  404cd4:	mov	x1, x3
  404cd8:	mov	x12, x5
  404cdc:	b	404414 <ferror@plt+0x2df4>
  404ce0:	ands	x3, x15, #0xc00000
  404ce4:	b.eq	404c14 <ferror@plt+0x35f4>  // b.none
  404ce8:	cmp	x3, #0x400, lsl #12
  404cec:	eor	w0, w10, #0x1
  404cf0:	csel	w0, w0, wzr, eq  // eq = none
  404cf4:	cbnz	w0, 404e38 <ferror@plt+0x3818>
  404cf8:	cmp	x3, #0x800, lsl #12
  404cfc:	b.ne	404ba8 <ferror@plt+0x3588>  // b.any
  404d00:	cbz	x12, 404de8 <ferror@plt+0x37c8>
  404d04:	mov	w0, #0x14                  	// #20
  404d08:	mov	x16, #0x1                   	// #1
  404d0c:	b	404704 <ferror@plt+0x30e4>
  404d10:	orr	x0, x9, x13
  404d14:	cbnz	x0, 404c1c <ferror@plt+0x35fc>
  404d18:	mov	w10, w6
  404d1c:	b	404940 <ferror@plt+0x3320>
  404d20:	cbz	x5, 404e2c <ferror@plt+0x380c>
  404d24:	tst	x9, #0x4000000000000
  404d28:	csinc	w0, w0, wzr, ne  // ne = any
  404d2c:	cbnz	x7, 404b0c <ferror@plt+0x34ec>
  404d30:	mov	w10, w6
  404d34:	mov	x2, x9
  404d38:	mov	x8, x13
  404d3c:	mov	w7, w0
  404d40:	b	4047d0 <ferror@plt+0x31b0>
  404d44:	orr	x5, x4, x3
  404d48:	cbz	x5, 404c78 <ferror@plt+0x3658>
  404d4c:	mov	x2, x3
  404d50:	mov	x8, x4
  404d54:	and	x3, x4, #0x7
  404d58:	mov	w7, #0x1                   	// #1
  404d5c:	b	404494 <ferror@plt+0x2e74>
  404d60:	cbz	x14, 404dcc <ferror@plt+0x37ac>
  404d64:	lsr	x7, x2, #50
  404d68:	cmp	x3, x1
  404d6c:	eor	x7, x7, #0x1
  404d70:	and	w7, w7, #0x1
  404d74:	b.eq	404e44 <ferror@plt+0x3824>  // b.none
  404d78:	orr	x13, x9, x13
  404d7c:	cbz	x13, 4047d0 <ferror@plt+0x31b0>
  404d80:	bfi	x4, x2, #61, #3
  404d84:	lsr	x5, x2, #3
  404d88:	mov	x8, x4
  404d8c:	tbz	x2, #50, 404da8 <ferror@plt+0x3788>
  404d90:	lsr	x0, x9, #3
  404d94:	tbnz	x9, #50, 404da8 <ferror@plt+0x3788>
  404d98:	and	x8, x11, #0x1fffffffffffffff
  404d9c:	mov	w10, w6
  404da0:	orr	x8, x8, x9, lsl #61
  404da4:	mov	x5, x0
  404da8:	mov	w0, w7
  404dac:	extr	x5, x5, x8, #61
  404db0:	bfi	x8, x5, #61, #3
  404db4:	lsr	x5, x5, #3
  404db8:	b	4047ec <ferror@plt+0x31cc>
  404dbc:	adds	x8, x8, x13
  404dc0:	mov	x1, x3
  404dc4:	adc	x2, x9, x2
  404dc8:	b	404688 <ferror@plt+0x3068>
  404dcc:	cmp	x3, x1
  404dd0:	b.ne	404c50 <ferror@plt+0x3630>  // b.any
  404dd4:	orr	x0, x9, x13
  404dd8:	cbnz	x0, 404e4c <ferror@plt+0x382c>
  404ddc:	cbz	x14, 404940 <ferror@plt+0x3320>
  404de0:	b	4047d0 <ferror@plt+0x31b0>
  404de4:	cbnz	x16, 404d04 <ferror@plt+0x36e4>
  404de8:	mov	x2, #0xffffffffffffffff    	// #-1
  404dec:	mov	w10, #0x0                   	// #0
  404df0:	mov	x8, x2
  404df4:	mov	x1, #0x7ffe                	// #32766
  404df8:	mov	w0, #0x14                  	// #20
  404dfc:	b	4044c4 <ferror@plt+0x2ea4>
  404e00:	mov	w10, w6
  404e04:	mov	x2, x9
  404e08:	mov	x8, x13
  404e0c:	b	4047d0 <ferror@plt+0x31b0>
  404e10:	orr	x0, x9, x13
  404e14:	cbz	x0, 404940 <ferror@plt+0x3320>
  404e18:	b	40475c <ferror@plt+0x313c>
  404e1c:	cmp	x3, x1
  404e20:	b.eq	404d20 <ferror@plt+0x3700>  // b.none
  404e24:	mov	w7, #0x0                   	// #0
  404e28:	b	404ad8 <ferror@plt+0x34b8>
  404e2c:	cbnz	x7, 404d3c <ferror@plt+0x371c>
  404e30:	mov	w7, w0
  404e34:	b	404ad8 <ferror@plt+0x34b8>
  404e38:	mov	w0, #0x14                  	// #20
  404e3c:	mov	x16, #0x0                   	// #0
  404e40:	b	404704 <ferror@plt+0x30e4>
  404e44:	orr	x0, x9, x13
  404e48:	cbz	x0, 4047d0 <ferror@plt+0x31b0>
  404e4c:	tst	x9, #0x4000000000000
  404e50:	csinc	w7, w7, wzr, ne  // ne = any
  404e54:	cbnz	x14, 404d80 <ferror@plt+0x3760>
  404e58:	b	404c50 <ferror@plt+0x3630>
  404e5c:	mov	x8, #0x0                   	// #0
  404e60:	mov	w1, #0x7fff                	// #32767
  404e64:	mov	x5, #0x0                   	// #0
  404e68:	b	4044e0 <ferror@plt+0x2ec0>
  404e6c:	nop
  404e70:	stp	x29, x30, [sp, #-48]!
  404e74:	mov	x29, sp
  404e78:	str	q0, [sp, #16]
  404e7c:	str	q1, [sp, #32]
  404e80:	ldp	x2, x0, [sp, #16]
  404e84:	ldp	x5, x3, [sp, #32]
  404e88:	mrs	x11, fpcr
  404e8c:	lsr	x1, x0, #63
  404e90:	ubfx	x6, x0, #0, #48
  404e94:	and	w13, w1, #0xff
  404e98:	mov	x9, x1
  404e9c:	ubfx	x7, x0, #48, #15
  404ea0:	cbz	w7, 4052b8 <ferror@plt+0x3c98>
  404ea4:	mov	w1, #0x7fff                	// #32767
  404ea8:	cmp	w7, w1
  404eac:	b.eq	4052f8 <ferror@plt+0x3cd8>  // b.none
  404eb0:	and	x7, x7, #0xffff
  404eb4:	extr	x6, x6, x2, #61
  404eb8:	mov	x15, #0xffffffffffffc001    	// #-16383
  404ebc:	orr	x4, x6, #0x8000000000000
  404ec0:	add	x7, x7, x15
  404ec4:	lsl	x2, x2, #3
  404ec8:	mov	x14, #0x2                   	// #2
  404ecc:	mov	x12, #0x1                   	// #1
  404ed0:	mov	x1, #0x3                   	// #3
  404ed4:	mov	x16, #0x0                   	// #0
  404ed8:	mov	x17, #0x0                   	// #0
  404edc:	mov	w0, #0x0                   	// #0
  404ee0:	lsr	x8, x3, #63
  404ee4:	ubfx	x6, x3, #0, #48
  404ee8:	and	w15, w8, #0xff
  404eec:	ubfx	x10, x3, #48, #15
  404ef0:	cbz	w10, 405270 <ferror@plt+0x3c50>
  404ef4:	mov	w12, #0x7fff                	// #32767
  404ef8:	cmp	w10, w12
  404efc:	b.eq	40523c <ferror@plt+0x3c1c>  // b.none
  404f00:	and	x10, x10, #0xffff
  404f04:	extr	x6, x6, x5, #61
  404f08:	mov	x14, #0xffffffffffffc001    	// #-16383
  404f0c:	add	x10, x10, x14
  404f10:	orr	x6, x6, #0x8000000000000
  404f14:	sub	x7, x7, x10
  404f18:	lsl	x5, x5, #3
  404f1c:	mov	x1, x16
  404f20:	mov	x3, #0x0                   	// #0
  404f24:	eor	w10, w13, w15
  404f28:	cmp	x1, #0x9
  404f2c:	and	x12, x10, #0xff
  404f30:	mov	x14, x12
  404f34:	b.gt	404ffc <ferror@plt+0x39dc>
  404f38:	cmp	x1, #0x7
  404f3c:	b.gt	4053b4 <ferror@plt+0x3d94>
  404f40:	cmp	x1, #0x3
  404f44:	b.eq	404f60 <ferror@plt+0x3940>  // b.none
  404f48:	b.le	405024 <ferror@plt+0x3a04>
  404f4c:	cmp	x1, #0x5
  404f50:	b.eq	40500c <ferror@plt+0x39ec>  // b.none
  404f54:	b.le	405054 <ferror@plt+0x3a34>
  404f58:	cmp	x1, #0x6
  404f5c:	b.eq	404fc8 <ferror@plt+0x39a8>  // b.none
  404f60:	cmp	x3, #0x1
  404f64:	b.eq	404fc4 <ferror@plt+0x39a4>  // b.none
  404f68:	cbz	x3, 404f7c <ferror@plt+0x395c>
  404f6c:	cmp	x3, #0x2
  404f70:	b.eq	4053b0 <ferror@plt+0x3d90>  // b.none
  404f74:	cmp	x3, #0x3
  404f78:	b.eq	4055a8 <ferror@plt+0x3f88>  // b.none
  404f7c:	mov	x1, #0x3fff                	// #16383
  404f80:	mov	w10, w15
  404f84:	mov	x14, x8
  404f88:	add	x3, x7, x1
  404f8c:	cmp	x3, #0x0
  404f90:	b.le	405480 <ferror@plt+0x3e60>
  404f94:	tst	x5, #0x7
  404f98:	b.ne	4053e0 <ferror@plt+0x3dc0>  // b.any
  404f9c:	tbz	x6, #52, 404fa8 <ferror@plt+0x3988>
  404fa0:	and	x6, x6, #0xffefffffffffffff
  404fa4:	add	x3, x7, #0x4, lsl #12
  404fa8:	mov	x1, #0x7ffe                	// #32766
  404fac:	cmp	x3, x1
  404fb0:	b.gt	405564 <ferror@plt+0x3f44>
  404fb4:	and	w1, w3, #0x7fff
  404fb8:	extr	x2, x6, x5, #3
  404fbc:	ubfx	x6, x6, #3, #48
  404fc0:	b	404fd4 <ferror@plt+0x39b4>
  404fc4:	mov	w10, w15
  404fc8:	mov	w1, #0x0                   	// #0
  404fcc:	mov	x6, #0x0                   	// #0
  404fd0:	mov	x2, #0x0                   	// #0
  404fd4:	mov	x5, #0x0                   	// #0
  404fd8:	orr	w1, w1, w10, lsl #15
  404fdc:	bfxil	x5, x6, #0, #48
  404fe0:	fmov	d0, x2
  404fe4:	bfi	x5, x1, #48, #16
  404fe8:	fmov	v0.d[1], x5
  404fec:	cbnz	w0, 405044 <ferror@plt+0x3a24>
  404ff0:	ldp	x29, x30, [sp], #48
  404ff4:	ret
  404ff8:	mov	x3, #0x3                   	// #3
  404ffc:	cmp	x1, #0xb
  405000:	b.gt	405324 <ferror@plt+0x3d04>
  405004:	cmp	x1, #0xa
  405008:	b.ne	404f60 <ferror@plt+0x3940>  // b.any
  40500c:	mov	w10, #0x0                   	// #0
  405010:	mov	x6, #0xffffffffffff        	// #281474976710655
  405014:	mov	x2, #0xffffffffffffffff    	// #-1
  405018:	mov	w0, #0x1                   	// #1
  40501c:	mov	w1, #0x7fff                	// #32767
  405020:	b	404fd4 <ferror@plt+0x39b4>
  405024:	cmp	x1, #0x1
  405028:	b.ne	405230 <ferror@plt+0x3c10>  // b.any
  40502c:	mov	x4, #0x0                   	// #0
  405030:	fmov	d0, x4
  405034:	lsl	x12, x12, #63
  405038:	orr	w0, w0, #0x2
  40503c:	orr	x5, x12, #0x7fff000000000000
  405040:	fmov	v0.d[1], x5
  405044:	str	q0, [sp, #16]
  405048:	bl	406e20 <ferror@plt+0x5800>
  40504c:	ldr	q0, [sp, #16]
  405050:	b	404ff0 <ferror@plt+0x39d0>
  405054:	cmp	x1, #0x4
  405058:	b.eq	404fc8 <ferror@plt+0x39a8>  // b.none
  40505c:	cmp	x4, x6
  405060:	b.ls	4053c4 <ferror@plt+0x3da4>  // b.plast
  405064:	lsr	x3, x4, #1
  405068:	extr	x8, x4, x2, #1
  40506c:	lsl	x2, x2, #63
  405070:	ubfx	x13, x6, #20, #32
  405074:	extr	x9, x6, x5, #52
  405078:	lsl	x12, x5, #12
  40507c:	and	x15, x9, #0xffffffff
  405080:	udiv	x5, x3, x13
  405084:	msub	x3, x5, x13, x3
  405088:	mul	x1, x15, x5
  40508c:	extr	x3, x3, x8, #32
  405090:	cmp	x1, x3
  405094:	b.ls	4050a8 <ferror@plt+0x3a88>  // b.plast
  405098:	adds	x3, x9, x3
  40509c:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  4050a0:	b.hi	405680 <ferror@plt+0x4060>  // b.pmore
  4050a4:	sub	x5, x5, #0x1
  4050a8:	sub	x3, x3, x1
  4050ac:	mov	x4, x8
  4050b0:	udiv	x1, x3, x13
  4050b4:	msub	x3, x1, x13, x3
  4050b8:	mul	x6, x15, x1
  4050bc:	bfi	x4, x3, #32, #32
  4050c0:	cmp	x6, x4
  4050c4:	b.ls	4050d8 <ferror@plt+0x3ab8>  // b.plast
  4050c8:	adds	x4, x9, x4
  4050cc:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  4050d0:	b.hi	40568c <ferror@plt+0x406c>  // b.pmore
  4050d4:	sub	x1, x1, #0x1
  4050d8:	orr	x8, x1, x5, lsl #32
  4050dc:	and	x17, x12, #0xffffffff
  4050e0:	and	x1, x8, #0xffffffff
  4050e4:	lsr	x16, x12, #32
  4050e8:	lsr	x5, x8, #32
  4050ec:	sub	x4, x4, x6
  4050f0:	mov	x18, #0x100000000           	// #4294967296
  4050f4:	mul	x3, x1, x17
  4050f8:	mul	x30, x5, x17
  4050fc:	madd	x6, x16, x1, x30
  405100:	and	x1, x3, #0xffffffff
  405104:	mul	x5, x5, x16
  405108:	add	x3, x6, x3, lsr #32
  40510c:	add	x6, x5, x18
  405110:	cmp	x30, x3
  405114:	csel	x5, x6, x5, hi  // hi = pmore
  405118:	add	x1, x1, x3, lsl #32
  40511c:	add	x5, x5, x3, lsr #32
  405120:	cmp	x4, x5
  405124:	b.cc	40544c <ferror@plt+0x3e2c>  // b.lo, b.ul, b.last
  405128:	ccmp	x2, x1, #0x2, eq  // eq = none
  40512c:	mov	x6, x8
  405130:	b.cc	40544c <ferror@plt+0x3e2c>  // b.lo, b.ul, b.last
  405134:	subs	x8, x2, x1
  405138:	mov	x3, #0x3fff                	// #16383
  40513c:	cmp	x2, x1
  405140:	add	x3, x7, x3
  405144:	sbc	x4, x4, x5
  405148:	cmp	x9, x4
  40514c:	b.eq	405698 <ferror@plt+0x4078>  // b.none
  405150:	udiv	x5, x4, x13
  405154:	msub	x4, x5, x13, x4
  405158:	mul	x2, x15, x5
  40515c:	extr	x1, x4, x8, #32
  405160:	cmp	x2, x1
  405164:	b.ls	405178 <ferror@plt+0x3b58>  // b.plast
  405168:	adds	x1, x9, x1
  40516c:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  405170:	b.hi	405750 <ferror@plt+0x4130>  // b.pmore
  405174:	sub	x5, x5, #0x1
  405178:	sub	x1, x1, x2
  40517c:	udiv	x2, x1, x13
  405180:	msub	x1, x2, x13, x1
  405184:	mul	x15, x15, x2
  405188:	bfi	x8, x1, #32, #32
  40518c:	mov	x1, x8
  405190:	cmp	x15, x8
  405194:	b.ls	4051a8 <ferror@plt+0x3b88>  // b.plast
  405198:	adds	x1, x9, x8
  40519c:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  4051a0:	b.hi	40575c <ferror@plt+0x413c>  // b.pmore
  4051a4:	sub	x2, x2, #0x1
  4051a8:	orr	x5, x2, x5, lsl #32
  4051ac:	sub	x1, x1, x15
  4051b0:	and	x4, x5, #0xffffffff
  4051b4:	mov	x13, #0x100000000           	// #4294967296
  4051b8:	lsr	x15, x5, #32
  4051bc:	mul	x2, x17, x4
  4051c0:	mul	x17, x15, x17
  4051c4:	madd	x4, x16, x4, x17
  4051c8:	and	x8, x2, #0xffffffff
  4051cc:	mul	x16, x16, x15
  4051d0:	add	x2, x4, x2, lsr #32
  4051d4:	add	x4, x16, x13
  4051d8:	cmp	x17, x2
  4051dc:	csel	x16, x4, x16, hi  // hi = pmore
  4051e0:	add	x4, x8, x2, lsl #32
  4051e4:	add	x16, x16, x2, lsr #32
  4051e8:	cmp	x1, x16
  4051ec:	b.cs	4055d0 <ferror@plt+0x3fb0>  // b.hs, b.nlast
  4051f0:	adds	x2, x9, x1
  4051f4:	sub	x8, x5, #0x1
  4051f8:	mov	x1, x2
  4051fc:	b.cs	405210 <ferror@plt+0x3bf0>  // b.hs, b.nlast
  405200:	cmp	x2, x16
  405204:	b.cc	4056d0 <ferror@plt+0x40b0>  // b.lo, b.ul, b.last
  405208:	ccmp	x12, x4, #0x2, eq  // eq = none
  40520c:	b.cc	4056d0 <ferror@plt+0x40b0>  // b.lo, b.ul, b.last
  405210:	cmp	x12, x4
  405214:	mov	x5, x8
  405218:	cset	w2, ne  // ne = any
  40521c:	cmp	w2, #0x0
  405220:	orr	x2, x5, #0x1
  405224:	ccmp	x1, x16, #0x0, eq  // eq = none
  405228:	csel	x5, x2, x5, ne  // ne = any
  40522c:	b	404f8c <ferror@plt+0x396c>
  405230:	cmp	x1, #0x2
  405234:	b.eq	404fc8 <ferror@plt+0x39a8>  // b.none
  405238:	b	40505c <ferror@plt+0x3a3c>
  40523c:	mov	x10, #0xffffffffffff8001    	// #-32767
  405240:	orr	x3, x6, x5
  405244:	add	x7, x7, x10
  405248:	cbz	x3, 40539c <ferror@plt+0x3d7c>
  40524c:	eor	w10, w13, w15
  405250:	ands	x3, x6, #0x800000000000
  405254:	and	x12, x10, #0xff
  405258:	csinc	w0, w0, wzr, ne  // ne = any
  40525c:	mov	x14, x12
  405260:	cmp	x1, #0x9
  405264:	b.gt	405414 <ferror@plt+0x3df4>
  405268:	mov	x3, #0x3                   	// #3
  40526c:	b	404f38 <ferror@plt+0x3918>
  405270:	orr	x1, x6, x5
  405274:	cbz	x1, 405388 <ferror@plt+0x3d68>
  405278:	cbz	x6, 40551c <ferror@plt+0x3efc>
  40527c:	clz	x1, x6
  405280:	sub	x3, x1, #0xf
  405284:	add	w12, w3, #0x3
  405288:	mov	w10, #0x3d                  	// #61
  40528c:	sub	w3, w10, w3
  405290:	lsl	x6, x6, x12
  405294:	lsr	x3, x5, x3
  405298:	orr	x6, x3, x6
  40529c:	lsl	x5, x5, x12
  4052a0:	add	x7, x1, x7
  4052a4:	mov	x12, #0x3fef                	// #16367
  4052a8:	mov	x1, x16
  4052ac:	add	x7, x7, x12
  4052b0:	mov	x3, #0x0                   	// #0
  4052b4:	b	404f24 <ferror@plt+0x3904>
  4052b8:	orr	x4, x6, x2
  4052bc:	cbz	x4, 405364 <ferror@plt+0x3d44>
  4052c0:	cbz	x6, 405540 <ferror@plt+0x3f20>
  4052c4:	clz	x0, x6
  4052c8:	sub	x4, x0, #0xf
  4052cc:	add	w7, w4, #0x3
  4052d0:	mov	w1, #0x3d                  	// #61
  4052d4:	sub	w4, w1, w4
  4052d8:	lsl	x6, x6, x7
  4052dc:	lsr	x4, x2, x4
  4052e0:	orr	x4, x4, x6
  4052e4:	lsl	x2, x2, x7
  4052e8:	mov	x7, #0xffffffffffffc011    	// #-16367
  4052ec:	mov	x14, #0x2                   	// #2
  4052f0:	sub	x7, x7, x0
  4052f4:	b	404ecc <ferror@plt+0x38ac>
  4052f8:	orr	x4, x6, x2
  4052fc:	cbnz	x4, 40533c <ferror@plt+0x3d1c>
  405300:	mov	x2, #0x0                   	// #0
  405304:	mov	x14, #0xa                   	// #10
  405308:	mov	x12, #0x9                   	// #9
  40530c:	mov	x1, #0xb                   	// #11
  405310:	mov	x16, #0x8                   	// #8
  405314:	mov	x7, #0x7fff                	// #32767
  405318:	mov	x17, #0x2                   	// #2
  40531c:	mov	w0, #0x0                   	// #0
  405320:	b	404ee0 <ferror@plt+0x38c0>
  405324:	mov	w15, w13
  405328:	mov	x6, x4
  40532c:	mov	x5, x2
  405330:	mov	x8, x9
  405334:	mov	x3, x17
  405338:	b	404f60 <ferror@plt+0x3940>
  40533c:	lsr	x0, x6, #47
  405340:	mov	x4, x6
  405344:	eor	w0, w0, #0x1
  405348:	mov	x14, #0xe                   	// #14
  40534c:	mov	x12, #0xd                   	// #13
  405350:	mov	x1, #0xf                   	// #15
  405354:	mov	x16, #0xc                   	// #12
  405358:	mov	x7, #0x7fff                	// #32767
  40535c:	mov	x17, #0x3                   	// #3
  405360:	b	404ee0 <ferror@plt+0x38c0>
  405364:	mov	x2, #0x0                   	// #0
  405368:	mov	x14, #0x6                   	// #6
  40536c:	mov	x12, #0x5                   	// #5
  405370:	mov	x1, #0x7                   	// #7
  405374:	mov	x16, #0x4                   	// #4
  405378:	mov	x7, #0x0                   	// #0
  40537c:	mov	x17, #0x1                   	// #1
  405380:	mov	w0, #0x0                   	// #0
  405384:	b	404ee0 <ferror@plt+0x38c0>
  405388:	mov	x1, x12
  40538c:	mov	x6, #0x0                   	// #0
  405390:	mov	x5, #0x0                   	// #0
  405394:	mov	x3, #0x1                   	// #1
  405398:	b	404f24 <ferror@plt+0x3904>
  40539c:	mov	x1, x14
  4053a0:	mov	x6, #0x0                   	// #0
  4053a4:	mov	x5, #0x0                   	// #0
  4053a8:	mov	x3, #0x2                   	// #2
  4053ac:	b	404f24 <ferror@plt+0x3904>
  4053b0:	mov	w10, w15
  4053b4:	mov	w1, #0x7fff                	// #32767
  4053b8:	mov	x6, #0x0                   	// #0
  4053bc:	mov	x2, #0x0                   	// #0
  4053c0:	b	404fd4 <ferror@plt+0x39b4>
  4053c4:	ccmp	x5, x2, #0x2, eq  // eq = none
  4053c8:	b.ls	405064 <ferror@plt+0x3a44>  // b.plast
  4053cc:	mov	x8, x2
  4053d0:	sub	x7, x7, #0x1
  4053d4:	mov	x3, x4
  4053d8:	mov	x2, #0x0                   	// #0
  4053dc:	b	405070 <ferror@plt+0x3a50>
  4053e0:	and	x1, x11, #0xc00000
  4053e4:	orr	w0, w0, #0x10
  4053e8:	cmp	x1, #0x400, lsl #12
  4053ec:	b.eq	40571c <ferror@plt+0x40fc>  // b.none
  4053f0:	cmp	x1, #0x800, lsl #12
  4053f4:	b.eq	40564c <ferror@plt+0x402c>  // b.none
  4053f8:	cbnz	x1, 404f9c <ferror@plt+0x397c>
  4053fc:	and	x1, x5, #0xf
  405400:	cmp	x1, #0x4
  405404:	b.eq	404f9c <ferror@plt+0x397c>  // b.none
  405408:	adds	x5, x5, #0x4
  40540c:	cinc	x6, x6, cs  // cs = hs, nlast
  405410:	b	404f9c <ferror@plt+0x397c>
  405414:	cmp	x1, #0xf
  405418:	b.ne	404ff8 <ferror@plt+0x39d8>  // b.any
  40541c:	tbz	x4, #47, 405438 <ferror@plt+0x3e18>
  405420:	cbnz	x3, 405438 <ferror@plt+0x3e18>
  405424:	orr	x6, x6, #0x800000000000
  405428:	mov	w10, w15
  40542c:	mov	x2, x5
  405430:	mov	w1, #0x7fff                	// #32767
  405434:	b	404fd4 <ferror@plt+0x39b4>
  405438:	orr	x6, x4, #0x800000000000
  40543c:	mov	w10, w13
  405440:	and	x6, x6, #0xffffffffffff
  405444:	mov	w1, #0x7fff                	// #32767
  405448:	b	404fd4 <ferror@plt+0x39b4>
  40544c:	adds	x3, x2, x12
  405450:	sub	x6, x8, #0x1
  405454:	adc	x4, x4, x9
  405458:	cset	x18, cs  // cs = hs, nlast
  40545c:	mov	x2, x3
  405460:	cmp	x9, x4
  405464:	b.cs	4055c0 <ferror@plt+0x3fa0>  // b.hs, b.nlast
  405468:	cmp	x5, x4
  40546c:	b.ls	4055e8 <ferror@plt+0x3fc8>  // b.plast
  405470:	adds	x2, x12, x3
  405474:	sub	x6, x8, #0x2
  405478:	adc	x4, x4, x9
  40547c:	b	405134 <ferror@plt+0x3b14>
  405480:	mov	x1, #0x1                   	// #1
  405484:	sub	x1, x1, x3
  405488:	cmp	x1, #0x74
  40548c:	b.le	4054a8 <ferror@plt+0x3e88>
  405490:	orr	x2, x5, x6
  405494:	cbnz	x2, 4056b4 <ferror@plt+0x4094>
  405498:	orr	w0, w0, #0x8
  40549c:	mov	w1, #0x0                   	// #0
  4054a0:	mov	x6, #0x0                   	// #0
  4054a4:	b	40558c <ferror@plt+0x3f6c>
  4054a8:	cmp	x1, #0x3f
  4054ac:	b.le	4055f4 <ferror@plt+0x3fd4>
  4054b0:	mov	w2, #0x80                  	// #128
  4054b4:	sub	w2, w2, w1
  4054b8:	cmp	x1, #0x40
  4054bc:	sub	w1, w1, #0x40
  4054c0:	lsl	x2, x6, x2
  4054c4:	orr	x2, x5, x2
  4054c8:	csel	x5, x2, x5, ne  // ne = any
  4054cc:	lsr	x6, x6, x1
  4054d0:	cmp	x5, #0x0
  4054d4:	cset	x2, ne  // ne = any
  4054d8:	orr	x2, x2, x6
  4054dc:	ands	x6, x2, #0x7
  4054e0:	b.eq	405628 <ferror@plt+0x4008>  // b.none
  4054e4:	mov	x6, #0x0                   	// #0
  4054e8:	and	x11, x11, #0xc00000
  4054ec:	orr	w0, w0, #0x10
  4054f0:	cmp	x11, #0x400, lsl #12
  4054f4:	b.eq	405768 <ferror@plt+0x4148>  // b.none
  4054f8:	cmp	x11, #0x800, lsl #12
  4054fc:	b.eq	405788 <ferror@plt+0x4168>  // b.none
  405500:	cbz	x11, 4056f0 <ferror@plt+0x40d0>
  405504:	tbnz	x6, #51, 405708 <ferror@plt+0x40e8>
  405508:	orr	w0, w0, #0x8
  40550c:	extr	x2, x6, x2, #3
  405510:	mov	w1, #0x0                   	// #0
  405514:	ubfx	x6, x6, #3, #48
  405518:	b	40558c <ferror@plt+0x3f6c>
  40551c:	clz	x1, x5
  405520:	add	x3, x1, #0x31
  405524:	add	x1, x1, #0x40
  405528:	cmp	x3, #0x3c
  40552c:	b.le	405284 <ferror@plt+0x3c64>
  405530:	sub	w6, w3, #0x3d
  405534:	lsl	x6, x5, x6
  405538:	mov	x5, #0x0                   	// #0
  40553c:	b	4052a0 <ferror@plt+0x3c80>
  405540:	clz	x7, x2
  405544:	add	x4, x7, #0x31
  405548:	add	x0, x7, #0x40
  40554c:	cmp	x4, #0x3c
  405550:	b.le	4052cc <ferror@plt+0x3cac>
  405554:	sub	w4, w4, #0x3d
  405558:	lsl	x4, x2, x4
  40555c:	mov	x2, #0x0                   	// #0
  405560:	b	4052e8 <ferror@plt+0x3cc8>
  405564:	and	x2, x11, #0xc00000
  405568:	cmp	x2, #0x400, lsl #12
  40556c:	b.eq	405734 <ferror@plt+0x4114>  // b.none
  405570:	cmp	x2, #0x800, lsl #12
  405574:	b.eq	405664 <ferror@plt+0x4044>  // b.none
  405578:	cbz	x2, 405640 <ferror@plt+0x4020>
  40557c:	mov	x6, #0xffffffffffff        	// #281474976710655
  405580:	mov	x2, #0xffffffffffffffff    	// #-1
  405584:	mov	w3, #0x14                  	// #20
  405588:	orr	w0, w0, w3
  40558c:	mov	x5, #0x0                   	// #0
  405590:	orr	w1, w1, w10, lsl #15
  405594:	bfxil	x5, x6, #0, #48
  405598:	fmov	d0, x2
  40559c:	bfi	x5, x1, #48, #16
  4055a0:	fmov	v0.d[1], x5
  4055a4:	b	405044 <ferror@plt+0x3a24>
  4055a8:	orr	x6, x6, #0x800000000000
  4055ac:	mov	w10, w15
  4055b0:	and	x6, x6, #0xffffffffffff
  4055b4:	mov	x2, x5
  4055b8:	mov	w1, #0x7fff                	// #32767
  4055bc:	b	404fd4 <ferror@plt+0x39b4>
  4055c0:	cmp	x18, #0x0
  4055c4:	ccmp	x9, x4, #0x0, eq  // eq = none
  4055c8:	b.ne	405134 <ferror@plt+0x3b14>  // b.any
  4055cc:	b	405468 <ferror@plt+0x3e48>
  4055d0:	cmp	x4, #0x0
  4055d4:	cset	w2, ne  // ne = any
  4055d8:	cmp	w2, #0x0
  4055dc:	ccmp	x1, x16, #0x0, ne  // ne = any
  4055e0:	b.ne	40521c <ferror@plt+0x3bfc>  // b.any
  4055e4:	b	4051f0 <ferror@plt+0x3bd0>
  4055e8:	ccmp	x1, x3, #0x0, eq  // eq = none
  4055ec:	b.ls	405134 <ferror@plt+0x3b14>  // b.plast
  4055f0:	b	405470 <ferror@plt+0x3e50>
  4055f4:	mov	w2, #0x40                  	// #64
  4055f8:	sub	w2, w2, w1
  4055fc:	lsr	x4, x5, x1
  405600:	lsl	x5, x5, x2
  405604:	cmp	x5, #0x0
  405608:	cset	x3, ne  // ne = any
  40560c:	lsl	x2, x6, x2
  405610:	orr	x2, x2, x4
  405614:	lsr	x6, x6, x1
  405618:	orr	x2, x2, x3
  40561c:	tst	x2, #0x7
  405620:	b.ne	4054e8 <ferror@plt+0x3ec8>  // b.any
  405624:	tbnz	x6, #51, 405794 <ferror@plt+0x4174>
  405628:	mov	w1, #0x0                   	// #0
  40562c:	extr	x2, x6, x2, #3
  405630:	ubfx	x6, x6, #3, #48
  405634:	tbz	w11, #11, 404fd4 <ferror@plt+0x39b4>
  405638:	orr	w0, w0, #0x8
  40563c:	b	40558c <ferror@plt+0x3f6c>
  405640:	mov	w1, #0x7fff                	// #32767
  405644:	mov	x6, #0x0                   	// #0
  405648:	b	405584 <ferror@plt+0x3f64>
  40564c:	mov	w10, #0x0                   	// #0
  405650:	cbz	x14, 404f9c <ferror@plt+0x397c>
  405654:	adds	x5, x5, #0x8
  405658:	mov	w10, #0x1                   	// #1
  40565c:	cinc	x6, x6, cs  // cs = hs, nlast
  405660:	b	404f9c <ferror@plt+0x397c>
  405664:	cmp	x14, #0x0
  405668:	mov	w2, #0x7fff                	// #32767
  40566c:	mov	x6, #0xffffffffffff        	// #281474976710655
  405670:	csel	w1, w1, w2, eq  // eq = none
  405674:	csel	x6, x6, xzr, eq  // eq = none
  405678:	csetm	x2, eq  // eq = none
  40567c:	b	405584 <ferror@plt+0x3f64>
  405680:	sub	x5, x5, #0x2
  405684:	add	x3, x3, x9
  405688:	b	4050a8 <ferror@plt+0x3a88>
  40568c:	sub	x1, x1, #0x2
  405690:	add	x4, x4, x9
  405694:	b	4050d8 <ferror@plt+0x3ab8>
  405698:	cmp	x3, #0x0
  40569c:	mov	x5, #0xffffffffffffffff    	// #-1
  4056a0:	b.gt	4053e0 <ferror@plt+0x3dc0>
  4056a4:	mov	x1, #0x1                   	// #1
  4056a8:	sub	x1, x1, x3
  4056ac:	cmp	x1, #0x74
  4056b0:	b.le	4054a8 <ferror@plt+0x3e88>
  4056b4:	and	x11, x11, #0xc00000
  4056b8:	orr	w0, w0, #0x10
  4056bc:	cmp	x11, #0x400, lsl #12
  4056c0:	b.eq	40577c <ferror@plt+0x415c>  // b.none
  4056c4:	cmp	x11, #0x800, lsl #12
  4056c8:	csel	x2, x14, xzr, eq  // eq = none
  4056cc:	b	405498 <ferror@plt+0x3e78>
  4056d0:	lsl	x8, x12, #1
  4056d4:	sub	x5, x5, #0x2
  4056d8:	cmp	x12, x8
  4056dc:	cinc	x1, x9, hi  // hi = pmore
  4056e0:	cmp	x4, x8
  4056e4:	add	x1, x2, x1
  4056e8:	cset	w2, ne  // ne = any
  4056ec:	b	40521c <ferror@plt+0x3bfc>
  4056f0:	and	x1, x2, #0xf
  4056f4:	cmp	x1, #0x4
  4056f8:	b.eq	405704 <ferror@plt+0x40e4>  // b.none
  4056fc:	adds	x2, x2, #0x4
  405700:	cinc	x6, x6, cs  // cs = hs, nlast
  405704:	tbz	x6, #51, 405508 <ferror@plt+0x3ee8>
  405708:	orr	w0, w0, #0x8
  40570c:	mov	w1, #0x1                   	// #1
  405710:	mov	x6, #0x0                   	// #0
  405714:	mov	x2, #0x0                   	// #0
  405718:	b	40558c <ferror@plt+0x3f6c>
  40571c:	mov	w10, #0x1                   	// #1
  405720:	cbnz	x14, 404f9c <ferror@plt+0x397c>
  405724:	adds	x5, x5, #0x8
  405728:	mov	w10, #0x0                   	// #0
  40572c:	cinc	x6, x6, cs  // cs = hs, nlast
  405730:	b	404f9c <ferror@plt+0x397c>
  405734:	cmp	x14, #0x0
  405738:	mov	w2, #0x7fff                	// #32767
  40573c:	mov	x6, #0xffffffffffff        	// #281474976710655
  405740:	csel	w1, w1, w2, ne  // ne = any
  405744:	csel	x6, x6, xzr, ne  // ne = any
  405748:	csetm	x2, ne  // ne = any
  40574c:	b	405584 <ferror@plt+0x3f64>
  405750:	sub	x5, x5, #0x2
  405754:	add	x1, x1, x9
  405758:	b	405178 <ferror@plt+0x3b58>
  40575c:	sub	x2, x2, #0x2
  405760:	add	x1, x1, x9
  405764:	b	4051a8 <ferror@plt+0x3b88>
  405768:	cbnz	x14, 405704 <ferror@plt+0x40e4>
  40576c:	adds	x2, x2, #0x8
  405770:	cinc	x6, x6, cs  // cs = hs, nlast
  405774:	tbnz	x6, #51, 405708 <ferror@plt+0x40e8>
  405778:	b	405508 <ferror@plt+0x3ee8>
  40577c:	mov	x2, #0x1                   	// #1
  405780:	sub	x2, x2, x14
  405784:	b	405498 <ferror@plt+0x3e78>
  405788:	cbnz	x14, 40576c <ferror@plt+0x414c>
  40578c:	tbnz	x6, #51, 405708 <ferror@plt+0x40e8>
  405790:	b	405508 <ferror@plt+0x3ee8>
  405794:	orr	w0, w0, #0x10
  405798:	b	405708 <ferror@plt+0x40e8>
  40579c:	nop
  4057a0:	stp	x29, x30, [sp, #-80]!
  4057a4:	mov	x29, sp
  4057a8:	str	q0, [sp, #48]
  4057ac:	str	q1, [sp, #64]
  4057b0:	ldp	x1, x0, [sp, #48]
  4057b4:	ldp	x3, x2, [sp, #64]
  4057b8:	mrs	x12, fpcr
  4057bc:	lsr	x4, x0, #63
  4057c0:	ubfx	x8, x0, #0, #48
  4057c4:	and	w16, w4, #0xff
  4057c8:	mov	x14, x4
  4057cc:	ubfx	x10, x0, #48, #15
  4057d0:	cbz	w10, 405b54 <ferror@plt+0x4534>
  4057d4:	mov	w4, #0x7fff                	// #32767
  4057d8:	cmp	w10, w4
  4057dc:	b.eq	405b94 <ferror@plt+0x4574>  // b.none
  4057e0:	and	x10, x10, #0xffff
  4057e4:	extr	x4, x8, x1, #61
  4057e8:	mov	x5, #0xffffffffffffc001    	// #-16383
  4057ec:	orr	x8, x4, #0x8000000000000
  4057f0:	add	x10, x10, x5
  4057f4:	lsl	x7, x1, #3
  4057f8:	mov	x11, #0x2                   	// #2
  4057fc:	mov	x9, #0x1                   	// #1
  405800:	mov	x6, #0x3                   	// #3
  405804:	mov	x1, #0x0                   	// #0
  405808:	mov	x17, #0x0                   	// #0
  40580c:	mov	w0, #0x0                   	// #0
  405810:	lsr	x5, x2, #63
  405814:	ubfx	x4, x2, #0, #48
  405818:	and	w15, w5, #0xff
  40581c:	mov	x13, x5
  405820:	ubfx	x5, x2, #48, #15
  405824:	cbz	w5, 405bd8 <ferror@plt+0x45b8>
  405828:	mov	w9, #0x7fff                	// #32767
  40582c:	cmp	w5, w9
  405830:	b.eq	4058c0 <ferror@plt+0x42a0>  // b.none
  405834:	and	x5, x5, #0xffff
  405838:	extr	x2, x4, x3, #61
  40583c:	mov	x4, #0xffffffffffffc001    	// #-16383
  405840:	add	x5, x5, x4
  405844:	add	x10, x10, x5
  405848:	orr	x4, x2, #0x8000000000000
  40584c:	lsl	x5, x3, #3
  405850:	mov	x6, #0x0                   	// #0
  405854:	eor	w3, w16, w15
  405858:	cmp	x1, #0xa
  40585c:	and	w11, w3, #0xff
  405860:	and	x9, x3, #0xff
  405864:	add	x18, x10, #0x1
  405868:	b.gt	405b40 <ferror@plt+0x4520>
  40586c:	cmp	x1, #0x2
  405870:	b.gt	405900 <ferror@plt+0x42e0>
  405874:	sub	x1, x1, #0x1
  405878:	cmp	x1, #0x1
  40587c:	b.hi	405960 <ferror@plt+0x4340>  // b.pmore
  405880:	cmp	x6, #0x2
  405884:	b.eq	405c1c <ferror@plt+0x45fc>  // b.none
  405888:	cmp	x6, #0x1
  40588c:	b.ne	405ac0 <ferror@plt+0x44a0>  // b.any
  405890:	mov	w1, #0x0                   	// #0
  405894:	mov	x4, #0x0                   	// #0
  405898:	mov	x7, #0x0                   	// #0
  40589c:	mov	x3, #0x0                   	// #0
  4058a0:	orr	w1, w1, w11, lsl #15
  4058a4:	bfxil	x3, x4, #0, #48
  4058a8:	fmov	d0, x7
  4058ac:	bfi	x3, x1, #48, #16
  4058b0:	fmov	v0.d[1], x3
  4058b4:	cbnz	w0, 405dc8 <ferror@plt+0x47a8>
  4058b8:	ldp	x29, x30, [sp], #80
  4058bc:	ret
  4058c0:	mov	x2, #0x7fff                	// #32767
  4058c4:	orr	x5, x4, x3
  4058c8:	add	x2, x10, x2
  4058cc:	cbz	x5, 405c2c <ferror@plt+0x460c>
  4058d0:	ands	x1, x4, #0x800000000000
  4058d4:	eor	w9, w16, w15
  4058d8:	csinc	w0, w0, wzr, ne  // ne = any
  4058dc:	and	w11, w9, #0xff
  4058e0:	add	x18, x10, #0x8, lsl #12
  4058e4:	cmp	x6, #0xa
  4058e8:	and	x9, x9, #0xff
  4058ec:	b.gt	405d24 <ferror@plt+0x4704>
  4058f0:	mov	x10, x2
  4058f4:	mov	x5, x3
  4058f8:	mov	x1, x6
  4058fc:	mov	x6, #0x3                   	// #3
  405900:	mov	x2, #0x1                   	// #1
  405904:	mov	x3, #0x530                 	// #1328
  405908:	lsl	x1, x2, x1
  40590c:	tst	x1, x3
  405910:	b.ne	405b34 <ferror@plt+0x4514>  // b.any
  405914:	mov	x3, #0x240                 	// #576
  405918:	tst	x1, x3
  40591c:	b.ne	405b1c <ferror@plt+0x44fc>  // b.any
  405920:	mov	x2, #0x88                  	// #136
  405924:	tst	x1, x2
  405928:	b.eq	405960 <ferror@plt+0x4340>  // b.none
  40592c:	mov	x8, x4
  405930:	mov	x7, x5
  405934:	mov	x17, x6
  405938:	cmp	x17, #0x2
  40593c:	b.eq	405f74 <ferror@plt+0x4954>  // b.none
  405940:	mov	x6, x17
  405944:	mov	w11, w15
  405948:	cmp	x17, #0x3
  40594c:	mov	x4, x8
  405950:	mov	x5, x7
  405954:	mov	x9, x13
  405958:	b.ne	405888 <ferror@plt+0x4268>  // b.any
  40595c:	b	405d6c <ferror@plt+0x474c>
  405960:	lsr	x13, x7, #32
  405964:	and	x6, x5, #0xffffffff
  405968:	and	x17, x4, #0xffffffff
  40596c:	and	x7, x7, #0xffffffff
  405970:	stp	x21, x22, [sp, #32]
  405974:	lsr	x22, x5, #32
  405978:	lsr	x2, x4, #32
  40597c:	stp	x19, x20, [sp, #16]
  405980:	mul	x19, x13, x6
  405984:	lsr	x4, x8, #32
  405988:	mul	x1, x13, x17
  40598c:	and	x3, x8, #0xffffffff
  405990:	madd	x5, x22, x7, x19
  405994:	mov	x14, #0x100000000           	// #4294967296
  405998:	mul	x15, x6, x7
  40599c:	mul	x16, x7, x17
  4059a0:	madd	x7, x2, x7, x1
  4059a4:	and	x30, x15, #0xffffffff
  4059a8:	mul	x21, x4, x6
  4059ac:	add	x15, x5, x15, lsr #32
  4059b0:	mul	x20, x4, x17
  4059b4:	cmp	x19, x15
  4059b8:	mul	x5, x13, x22
  4059bc:	add	x30, x30, x15, lsl #32
  4059c0:	mul	x19, x13, x2
  4059c4:	add	x13, x7, x16, lsr #32
  4059c8:	mul	x6, x6, x3
  4059cc:	add	x8, x5, x14
  4059d0:	mul	x17, x3, x17
  4059d4:	csel	x5, x8, x5, hi  // hi = pmore
  4059d8:	madd	x7, x22, x3, x21
  4059dc:	cmp	x1, x13
  4059e0:	madd	x3, x2, x3, x20
  4059e4:	and	x16, x16, #0xffffffff
  4059e8:	mul	x8, x22, x4
  4059ec:	add	x16, x16, x13, lsl #32
  4059f0:	add	x7, x7, x6, lsr #32
  4059f4:	mul	x2, x2, x4
  4059f8:	add	x3, x3, x17, lsr #32
  4059fc:	add	x4, x19, x14
  405a00:	csel	x19, x4, x19, hi  // hi = pmore
  405a04:	and	x1, x17, #0xffffffff
  405a08:	cmp	x21, x7
  405a0c:	add	x4, x8, x14
  405a10:	csel	x8, x4, x8, hi  // hi = pmore
  405a14:	add	x1, x1, x3, lsl #32
  405a18:	cmp	x20, x3
  405a1c:	add	x15, x16, x15, lsr #32
  405a20:	add	x13, x19, x13, lsr #32
  405a24:	add	x14, x2, x14
  405a28:	add	x15, x5, x15
  405a2c:	csel	x2, x14, x2, hi  // hi = pmore
  405a30:	adds	x1, x1, x13
  405a34:	and	x6, x6, #0xffffffff
  405a38:	cset	x5, cs  // cs = hs, nlast
  405a3c:	cmp	x15, x16
  405a40:	cset	x4, cc  // cc = lo, ul, last
  405a44:	add	x6, x6, x7, lsl #32
  405a48:	adds	x1, x1, x4
  405a4c:	lsr	x3, x3, #32
  405a50:	cset	x4, cs  // cs = hs, nlast
  405a54:	cmp	x5, #0x0
  405a58:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  405a5c:	add	x7, x8, x7, lsr #32
  405a60:	cinc	x3, x3, ne  // ne = any
  405a64:	adds	x5, x15, x6
  405a68:	cset	x4, cs  // cs = hs, nlast
  405a6c:	adds	x1, x1, x7
  405a70:	cset	x6, cs  // cs = hs, nlast
  405a74:	adds	x1, x1, x4
  405a78:	cset	x4, cs  // cs = hs, nlast
  405a7c:	cmp	x6, #0x0
  405a80:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  405a84:	orr	x30, x30, x5, lsl #13
  405a88:	cinc	x2, x2, ne  // ne = any
  405a8c:	cmp	x30, #0x0
  405a90:	add	x2, x2, x3
  405a94:	cset	x3, ne  // ne = any
  405a98:	orr	x5, x3, x5, lsr #51
  405a9c:	orr	x5, x5, x1, lsl #13
  405aa0:	extr	x4, x2, x1, #51
  405aa4:	tbz	x2, #39, 405e50 <ferror@plt+0x4830>
  405aa8:	ldp	x19, x20, [sp, #16]
  405aac:	and	x1, x5, #0x1
  405ab0:	ldp	x21, x22, [sp, #32]
  405ab4:	orr	x5, x1, x5, lsr #1
  405ab8:	orr	x5, x5, x4, lsl #63
  405abc:	lsr	x4, x4, #1
  405ac0:	mov	x1, #0x3fff                	// #16383
  405ac4:	add	x2, x18, x1
  405ac8:	cmp	x2, #0x0
  405acc:	b.le	405ca0 <ferror@plt+0x4680>
  405ad0:	tst	x5, #0x7
  405ad4:	b.eq	405af4 <ferror@plt+0x44d4>  // b.none
  405ad8:	and	x1, x12, #0xc00000
  405adc:	orr	w0, w0, #0x10
  405ae0:	cmp	x1, #0x400, lsl #12
  405ae4:	b.eq	405f28 <ferror@plt+0x4908>  // b.none
  405ae8:	cmp	x1, #0x800, lsl #12
  405aec:	b.eq	405eb8 <ferror@plt+0x4898>  // b.none
  405af0:	cbz	x1, 405ee4 <ferror@plt+0x48c4>
  405af4:	tbz	x4, #52, 405b00 <ferror@plt+0x44e0>
  405af8:	and	x4, x4, #0xffefffffffffffff
  405afc:	add	x2, x18, #0x4, lsl #12
  405b00:	mov	x1, #0x7ffe                	// #32766
  405b04:	cmp	x2, x1
  405b08:	b.gt	405e24 <ferror@plt+0x4804>
  405b0c:	and	w1, w2, #0x7fff
  405b10:	extr	x7, x4, x5, #3
  405b14:	ubfx	x4, x4, #3, #48
  405b18:	b	40589c <ferror@plt+0x427c>
  405b1c:	mov	w0, w2
  405b20:	mov	w11, #0x0                   	// #0
  405b24:	mov	x4, #0xffffffffffff        	// #281474976710655
  405b28:	mov	x7, #0xffffffffffffffff    	// #-1
  405b2c:	mov	w1, #0x7fff                	// #32767
  405b30:	b	40589c <ferror@plt+0x427c>
  405b34:	mov	w15, w11
  405b38:	mov	x13, x9
  405b3c:	b	405938 <ferror@plt+0x4318>
  405b40:	cmp	x1, #0xb
  405b44:	b.eq	40592c <ferror@plt+0x430c>  // b.none
  405b48:	mov	w15, w16
  405b4c:	mov	x13, x14
  405b50:	b	405938 <ferror@plt+0x4318>
  405b54:	orr	x7, x8, x1
  405b58:	cbz	x7, 405c7c <ferror@plt+0x465c>
  405b5c:	cbz	x8, 405ddc <ferror@plt+0x47bc>
  405b60:	clz	x0, x8
  405b64:	sub	x4, x0, #0xf
  405b68:	add	w7, w4, #0x3
  405b6c:	mov	w5, #0x3d                  	// #61
  405b70:	sub	w5, w5, w4
  405b74:	lsl	x4, x8, x7
  405b78:	lsr	x5, x1, x5
  405b7c:	orr	x8, x5, x4
  405b80:	lsl	x7, x1, x7
  405b84:	mov	x10, #0xffffffffffffc011    	// #-16367
  405b88:	mov	x11, #0x2                   	// #2
  405b8c:	sub	x10, x10, x0
  405b90:	b	4057fc <ferror@plt+0x41dc>
  405b94:	orr	x7, x8, x1
  405b98:	cbnz	x7, 405c50 <ferror@plt+0x4630>
  405b9c:	lsr	x5, x2, #63
  405ba0:	ubfx	x4, x2, #0, #48
  405ba4:	and	w15, w5, #0xff
  405ba8:	mov	x13, x5
  405bac:	mov	x8, #0x0                   	// #0
  405bb0:	ubfx	x5, x2, #48, #15
  405bb4:	mov	x11, #0xa                   	// #10
  405bb8:	mov	x9, #0x9                   	// #9
  405bbc:	mov	x6, #0xb                   	// #11
  405bc0:	mov	x1, #0x8                   	// #8
  405bc4:	mov	x10, #0x7fff                	// #32767
  405bc8:	mov	x17, #0x2                   	// #2
  405bcc:	mov	w0, #0x0                   	// #0
  405bd0:	cbnz	w5, 405828 <ferror@plt+0x4208>
  405bd4:	nop
  405bd8:	orr	x5, x4, x3
  405bdc:	cbz	x5, 405c40 <ferror@plt+0x4620>
  405be0:	cbz	x4, 405e00 <ferror@plt+0x47e0>
  405be4:	clz	x6, x4
  405be8:	sub	x2, x6, #0xf
  405bec:	add	w5, w2, #0x3
  405bf0:	mov	w9, #0x3d                  	// #61
  405bf4:	sub	w9, w9, w2
  405bf8:	lsl	x2, x4, x5
  405bfc:	lsr	x9, x3, x9
  405c00:	orr	x4, x9, x2
  405c04:	lsl	x5, x3, x5
  405c08:	sub	x10, x10, x6
  405c0c:	mov	x3, #0xffffffffffffc011    	// #-16367
  405c10:	mov	x6, #0x0                   	// #0
  405c14:	add	x10, x10, x3
  405c18:	b	405854 <ferror@plt+0x4234>
  405c1c:	mov	w1, #0x7fff                	// #32767
  405c20:	mov	x4, #0x0                   	// #0
  405c24:	mov	x7, #0x0                   	// #0
  405c28:	b	40589c <ferror@plt+0x427c>
  405c2c:	mov	x1, x11
  405c30:	mov	x10, x2
  405c34:	mov	x4, #0x0                   	// #0
  405c38:	mov	x6, #0x2                   	// #2
  405c3c:	b	405854 <ferror@plt+0x4234>
  405c40:	mov	x1, x9
  405c44:	mov	x4, #0x0                   	// #0
  405c48:	mov	x6, #0x1                   	// #1
  405c4c:	b	405854 <ferror@plt+0x4234>
  405c50:	lsr	x0, x8, #47
  405c54:	mov	x7, x1
  405c58:	eor	x0, x0, #0x1
  405c5c:	mov	x11, #0xe                   	// #14
  405c60:	and	w0, w0, #0x1
  405c64:	mov	x9, #0xd                   	// #13
  405c68:	mov	x6, #0xf                   	// #15
  405c6c:	mov	x1, #0xc                   	// #12
  405c70:	mov	x10, #0x7fff                	// #32767
  405c74:	mov	x17, #0x3                   	// #3
  405c78:	b	405810 <ferror@plt+0x41f0>
  405c7c:	mov	x8, #0x0                   	// #0
  405c80:	mov	x11, #0x6                   	// #6
  405c84:	mov	x9, #0x5                   	// #5
  405c88:	mov	x6, #0x7                   	// #7
  405c8c:	mov	x1, #0x4                   	// #4
  405c90:	mov	x10, #0x0                   	// #0
  405c94:	mov	x17, #0x1                   	// #1
  405c98:	mov	w0, #0x0                   	// #0
  405c9c:	b	405810 <ferror@plt+0x41f0>
  405ca0:	mov	x1, #0x1                   	// #1
  405ca4:	sub	x2, x1, x2
  405ca8:	cmp	x2, #0x74
  405cac:	b.gt	405d80 <ferror@plt+0x4760>
  405cb0:	cmp	x2, #0x3f
  405cb4:	b.le	405e60 <ferror@plt+0x4840>
  405cb8:	mov	w1, #0x80                  	// #128
  405cbc:	sub	w1, w1, w2
  405cc0:	cmp	x2, #0x40
  405cc4:	sub	w2, w2, #0x40
  405cc8:	lsl	x1, x4, x1
  405ccc:	orr	x1, x5, x1
  405cd0:	csel	x5, x1, x5, ne  // ne = any
  405cd4:	lsr	x2, x4, x2
  405cd8:	cmp	x5, #0x0
  405cdc:	cset	x7, ne  // ne = any
  405ce0:	orr	x7, x7, x2
  405ce4:	ands	x4, x7, #0x7
  405ce8:	b.eq	405e94 <ferror@plt+0x4874>  // b.none
  405cec:	mov	x4, #0x0                   	// #0
  405cf0:	and	x12, x12, #0xc00000
  405cf4:	orr	w0, w0, #0x10
  405cf8:	cmp	x12, #0x400, lsl #12
  405cfc:	b.eq	405f60 <ferror@plt+0x4940>  // b.none
  405d00:	cmp	x12, #0x800, lsl #12
  405d04:	b.eq	405f4c <ferror@plt+0x492c>  // b.none
  405d08:	cbz	x12, 405efc <ferror@plt+0x48dc>
  405d0c:	tbnz	x4, #51, 405f14 <ferror@plt+0x48f4>
  405d10:	orr	w0, w0, #0x8
  405d14:	extr	x7, x4, x7, #3
  405d18:	mov	w1, #0x0                   	// #0
  405d1c:	ubfx	x4, x4, #3, #48
  405d20:	b	405db0 <ferror@plt+0x4790>
  405d24:	cmp	x6, #0xf
  405d28:	b.ne	405d5c <ferror@plt+0x473c>  // b.any
  405d2c:	tbz	x8, #47, 405d48 <ferror@plt+0x4728>
  405d30:	cbnz	x1, 405d48 <ferror@plt+0x4728>
  405d34:	orr	x4, x4, #0x800000000000
  405d38:	mov	w11, w15
  405d3c:	mov	x7, x3
  405d40:	mov	w1, #0x7fff                	// #32767
  405d44:	b	40589c <ferror@plt+0x427c>
  405d48:	orr	x4, x8, #0x800000000000
  405d4c:	mov	w11, w16
  405d50:	and	x4, x4, #0xffffffffffff
  405d54:	mov	w1, #0x7fff                	// #32767
  405d58:	b	40589c <ferror@plt+0x427c>
  405d5c:	cmp	x6, #0xb
  405d60:	b.ne	405b48 <ferror@plt+0x4528>  // b.any
  405d64:	mov	w11, w15
  405d68:	mov	x5, x3
  405d6c:	orr	x4, x4, #0x800000000000
  405d70:	mov	x7, x5
  405d74:	and	x4, x4, #0xffffffffffff
  405d78:	mov	w1, #0x7fff                	// #32767
  405d7c:	b	40589c <ferror@plt+0x427c>
  405d80:	orr	x7, x5, x4
  405d84:	cbz	x7, 405da4 <ferror@plt+0x4784>
  405d88:	and	x12, x12, #0xc00000
  405d8c:	orr	w0, w0, #0x10
  405d90:	cmp	x12, #0x400, lsl #12
  405d94:	sub	x7, x1, x9
  405d98:	b.eq	405da4 <ferror@plt+0x4784>  // b.none
  405d9c:	cmp	x12, #0x800, lsl #12
  405da0:	csel	x7, x9, xzr, eq  // eq = none
  405da4:	orr	w0, w0, #0x8
  405da8:	mov	w1, #0x0                   	// #0
  405dac:	mov	x4, #0x0                   	// #0
  405db0:	mov	x3, #0x0                   	// #0
  405db4:	fmov	d0, x7
  405db8:	bfxil	x3, x4, #0, #48
  405dbc:	bfi	x3, x1, #48, #15
  405dc0:	bfi	x3, x11, #63, #1
  405dc4:	fmov	v0.d[1], x3
  405dc8:	str	q0, [sp, #48]
  405dcc:	bl	406e20 <ferror@plt+0x5800>
  405dd0:	ldr	q0, [sp, #48]
  405dd4:	ldp	x29, x30, [sp], #80
  405dd8:	ret
  405ddc:	clz	x10, x1
  405de0:	add	x4, x10, #0x31
  405de4:	add	x0, x10, #0x40
  405de8:	cmp	x4, #0x3c
  405dec:	b.le	405b68 <ferror@plt+0x4548>
  405df0:	sub	w4, w4, #0x3d
  405df4:	mov	x7, #0x0                   	// #0
  405df8:	lsl	x8, x1, x4
  405dfc:	b	405b84 <ferror@plt+0x4564>
  405e00:	clz	x6, x3
  405e04:	add	x2, x6, #0x31
  405e08:	add	x6, x6, #0x40
  405e0c:	cmp	x2, #0x3c
  405e10:	b.le	405bec <ferror@plt+0x45cc>
  405e14:	sub	w2, w2, #0x3d
  405e18:	mov	x5, #0x0                   	// #0
  405e1c:	lsl	x4, x3, x2
  405e20:	b	405c08 <ferror@plt+0x45e8>
  405e24:	and	x7, x12, #0xc00000
  405e28:	cmp	x7, #0x400, lsl #12
  405e2c:	b.eq	405f30 <ferror@plt+0x4910>  // b.none
  405e30:	cmp	x7, #0x800, lsl #12
  405e34:	b.eq	405ec8 <ferror@plt+0x48a8>  // b.none
  405e38:	cbz	x7, 405eac <ferror@plt+0x488c>
  405e3c:	mov	x4, #0xffffffffffff        	// #281474976710655
  405e40:	mov	x7, #0xffffffffffffffff    	// #-1
  405e44:	mov	w2, #0x14                  	// #20
  405e48:	orr	w0, w0, w2
  405e4c:	b	405db0 <ferror@plt+0x4790>
  405e50:	mov	x18, x10
  405e54:	ldp	x19, x20, [sp, #16]
  405e58:	ldp	x21, x22, [sp, #32]
  405e5c:	b	405ac0 <ferror@plt+0x44a0>
  405e60:	mov	w1, #0x40                  	// #64
  405e64:	sub	w1, w1, w2
  405e68:	lsr	x3, x5, x2
  405e6c:	lsl	x5, x5, x1
  405e70:	cmp	x5, #0x0
  405e74:	lsl	x7, x4, x1
  405e78:	cset	x1, ne  // ne = any
  405e7c:	orr	x7, x7, x3
  405e80:	lsr	x4, x4, x2
  405e84:	orr	x7, x7, x1
  405e88:	tst	x7, #0x7
  405e8c:	b.ne	405cf0 <ferror@plt+0x46d0>  // b.any
  405e90:	tbnz	x4, #51, 405f6c <ferror@plt+0x494c>
  405e94:	mov	w1, #0x0                   	// #0
  405e98:	extr	x7, x4, x7, #3
  405e9c:	ubfx	x4, x4, #3, #48
  405ea0:	tbz	w12, #11, 40589c <ferror@plt+0x427c>
  405ea4:	orr	w0, w0, #0x8
  405ea8:	b	405db0 <ferror@plt+0x4790>
  405eac:	mov	w1, #0x7fff                	// #32767
  405eb0:	mov	x4, #0x0                   	// #0
  405eb4:	b	405e44 <ferror@plt+0x4824>
  405eb8:	cbz	x9, 405af4 <ferror@plt+0x44d4>
  405ebc:	adds	x5, x5, #0x8
  405ec0:	cinc	x4, x4, cs  // cs = hs, nlast
  405ec4:	b	405af4 <ferror@plt+0x44d4>
  405ec8:	cmp	x9, #0x0
  405ecc:	mov	w2, #0x7fff                	// #32767
  405ed0:	mov	x4, #0xffffffffffff        	// #281474976710655
  405ed4:	csel	w1, w1, w2, eq  // eq = none
  405ed8:	csel	x4, x4, xzr, eq  // eq = none
  405edc:	csetm	x7, eq  // eq = none
  405ee0:	b	405e44 <ferror@plt+0x4824>
  405ee4:	and	x1, x5, #0xf
  405ee8:	cmp	x1, #0x4
  405eec:	b.eq	405af4 <ferror@plt+0x44d4>  // b.none
  405ef0:	adds	x5, x5, #0x4
  405ef4:	cinc	x4, x4, cs  // cs = hs, nlast
  405ef8:	b	405af4 <ferror@plt+0x44d4>
  405efc:	and	x1, x7, #0xf
  405f00:	cmp	x1, #0x4
  405f04:	b.eq	405f10 <ferror@plt+0x48f0>  // b.none
  405f08:	adds	x7, x7, #0x4
  405f0c:	cinc	x4, x4, cs  // cs = hs, nlast
  405f10:	tbz	x4, #51, 405d10 <ferror@plt+0x46f0>
  405f14:	orr	w0, w0, #0x8
  405f18:	mov	w1, #0x1                   	// #1
  405f1c:	mov	x4, #0x0                   	// #0
  405f20:	mov	x7, #0x0                   	// #0
  405f24:	b	405db0 <ferror@plt+0x4790>
  405f28:	cbnz	x9, 405af4 <ferror@plt+0x44d4>
  405f2c:	b	405ebc <ferror@plt+0x489c>
  405f30:	cmp	x9, #0x0
  405f34:	mov	w2, #0x7fff                	// #32767
  405f38:	mov	x4, #0xffffffffffff        	// #281474976710655
  405f3c:	csel	w1, w1, w2, ne  // ne = any
  405f40:	csel	x4, x4, xzr, ne  // ne = any
  405f44:	csetm	x7, ne  // ne = any
  405f48:	b	405e44 <ferror@plt+0x4824>
  405f4c:	cbz	x9, 405f10 <ferror@plt+0x48f0>
  405f50:	adds	x7, x7, #0x8
  405f54:	cinc	x4, x4, cs  // cs = hs, nlast
  405f58:	tbnz	x4, #51, 405f14 <ferror@plt+0x48f4>
  405f5c:	b	405d10 <ferror@plt+0x46f0>
  405f60:	cbz	x9, 405f50 <ferror@plt+0x4930>
  405f64:	tbnz	x4, #51, 405f14 <ferror@plt+0x48f4>
  405f68:	b	405d10 <ferror@plt+0x46f0>
  405f6c:	orr	w0, w0, #0x10
  405f70:	b	405f14 <ferror@plt+0x48f4>
  405f74:	mov	w11, w15
  405f78:	mov	w1, #0x7fff                	// #32767
  405f7c:	mov	x4, #0x0                   	// #0
  405f80:	mov	x7, #0x0                   	// #0
  405f84:	b	40589c <ferror@plt+0x427c>
  405f88:	stp	x29, x30, [sp, #-48]!
  405f8c:	mov	x29, sp
  405f90:	str	q0, [sp, #16]
  405f94:	str	q1, [sp, #32]
  405f98:	ldp	x6, x1, [sp, #16]
  405f9c:	ldp	x0, x2, [sp, #32]
  405fa0:	mrs	x13, fpcr
  405fa4:	mov	x9, x0
  405fa8:	ubfx	x0, x2, #48, #15
  405fac:	lsr	x4, x1, #63
  405fb0:	ubfx	x7, x1, #48, #15
  405fb4:	ubfiz	x3, x1, #3, #48
  405fb8:	mov	x12, x0
  405fbc:	lsr	x5, x2, #63
  405fc0:	ubfiz	x2, x2, #3, #48
  405fc4:	mov	x11, x4
  405fc8:	and	w8, w4, #0xff
  405fcc:	mov	x14, x4
  405fd0:	sub	w0, w7, w0
  405fd4:	mov	x1, x7
  405fd8:	orr	x3, x3, x6, lsr #61
  405fdc:	mov	x7, #0x7fff                	// #32767
  405fe0:	and	w5, w5, #0xff
  405fe4:	cmp	x12, x7
  405fe8:	orr	x2, x2, x9, lsr #61
  405fec:	lsl	x4, x6, #3
  405ff0:	lsl	x10, x9, #3
  405ff4:	b.eq	406164 <ferror@plt+0x4b44>  // b.none
  405ff8:	eor	w5, w5, #0x1
  405ffc:	and	x15, x5, #0xff
  406000:	cmp	x11, w5, uxtb
  406004:	b.eq	4061d0 <ferror@plt+0x4bb0>  // b.none
  406008:	cmp	w0, #0x0
  40600c:	b.le	406180 <ferror@plt+0x4b60>
  406010:	cbnz	x12, 4062c4 <ferror@plt+0x4ca4>
  406014:	orr	x5, x2, x10
  406018:	cbz	x5, 4064b4 <ferror@plt+0x4e94>
  40601c:	subs	w0, w0, #0x1
  406020:	b.eq	4067a8 <ferror@plt+0x5188>  // b.none
  406024:	mov	x5, #0x7fff                	// #32767
  406028:	cmp	x1, x5
  40602c:	b.eq	406488 <ferror@plt+0x4e68>  // b.none
  406030:	cmp	w0, #0x74
  406034:	b.gt	4064a4 <ferror@plt+0x4e84>
  406038:	cmp	w0, #0x3f
  40603c:	b.gt	406608 <ferror@plt+0x4fe8>
  406040:	mov	w5, #0x40                  	// #64
  406044:	sub	w5, w5, w0
  406048:	lsr	x7, x10, x0
  40604c:	lsl	x10, x10, x5
  406050:	cmp	x10, #0x0
  406054:	lsl	x5, x2, x5
  406058:	cset	x6, ne  // ne = any
  40605c:	orr	x5, x5, x7
  406060:	lsr	x2, x2, x0
  406064:	orr	x5, x5, x6
  406068:	sub	x3, x3, x2
  40606c:	subs	x4, x4, x5
  406070:	sbc	x3, x3, xzr
  406074:	and	x6, x3, #0x7ffffffffffff
  406078:	tbz	x3, #51, 406250 <ferror@plt+0x4c30>
  40607c:	cbz	x6, 40646c <ferror@plt+0x4e4c>
  406080:	clz	x0, x6
  406084:	sub	w0, w0, #0xc
  406088:	neg	w3, w0
  40608c:	lsl	x2, x6, x0
  406090:	lsl	x6, x4, x0
  406094:	lsr	x4, x4, x3
  406098:	orr	x3, x4, x2
  40609c:	cmp	x1, w0, sxtw
  4060a0:	sxtw	x2, w0
  4060a4:	b.gt	40644c <ferror@plt+0x4e2c>
  4060a8:	sub	w1, w0, w1
  4060ac:	add	w0, w1, #0x1
  4060b0:	cmp	w0, #0x3f
  4060b4:	b.gt	4065d0 <ferror@plt+0x4fb0>
  4060b8:	mov	w1, #0x40                  	// #64
  4060bc:	sub	w1, w1, w0
  4060c0:	lsr	x2, x6, x0
  4060c4:	lsl	x6, x6, x1
  4060c8:	cmp	x6, #0x0
  4060cc:	lsl	x4, x3, x1
  4060d0:	cset	x1, ne  // ne = any
  4060d4:	orr	x4, x4, x2
  4060d8:	lsr	x3, x3, x0
  4060dc:	orr	x4, x4, x1
  4060e0:	orr	x7, x4, x3
  4060e4:	cbz	x7, 406264 <ferror@plt+0x4c44>
  4060e8:	and	x0, x4, #0x7
  4060ec:	mov	x1, #0x0                   	// #0
  4060f0:	mov	w5, #0x1                   	// #1
  4060f4:	cbz	x0, 4064d8 <ferror@plt+0x4eb8>
  4060f8:	and	x2, x13, #0xc00000
  4060fc:	cmp	x2, #0x400, lsl #12
  406100:	b.eq	406424 <ferror@plt+0x4e04>  // b.none
  406104:	cmp	x2, #0x800, lsl #12
  406108:	b.eq	406404 <ferror@plt+0x4de4>  // b.none
  40610c:	cbz	x2, 406430 <ferror@plt+0x4e10>
  406110:	and	x2, x3, #0x8000000000000
  406114:	mov	w0, #0x10                  	// #16
  406118:	cbz	w5, 406120 <ferror@plt+0x4b00>
  40611c:	orr	w0, w0, #0x8
  406120:	cbz	x2, 4063d8 <ferror@plt+0x4db8>
  406124:	add	x1, x1, #0x1
  406128:	mov	x2, #0x7fff                	// #32767
  40612c:	cmp	x1, x2
  406130:	b.eq	40631c <ferror@plt+0x4cfc>  // b.none
  406134:	ubfx	x7, x3, #3, #48
  406138:	extr	x6, x3, x4, #3
  40613c:	and	w1, w1, #0x7fff
  406140:	mov	x3, #0x0                   	// #0
  406144:	orr	w1, w1, w8, lsl #15
  406148:	bfxil	x3, x7, #0, #48
  40614c:	fmov	d0, x6
  406150:	bfi	x3, x1, #48, #16
  406154:	fmov	v0.d[1], x3
  406158:	cbnz	w0, 406378 <ferror@plt+0x4d58>
  40615c:	ldp	x29, x30, [sp], #48
  406160:	ret
  406164:	orr	x7, x2, x10
  406168:	cbz	x7, 405ff8 <ferror@plt+0x49d8>
  40616c:	cmp	x11, w5, uxtb
  406170:	and	x15, x5, #0xff
  406174:	b.eq	40638c <ferror@plt+0x4d6c>  // b.none
  406178:	cmp	w0, #0x0
  40617c:	b.gt	4062c4 <ferror@plt+0x4ca4>
  406180:	cbz	w0, 40627c <ferror@plt+0x4c5c>
  406184:	cbnz	x1, 406564 <ferror@plt+0x4f44>
  406188:	orr	x1, x3, x4
  40618c:	cbz	x1, 40622c <ferror@plt+0x4c0c>
  406190:	cmn	w0, #0x1
  406194:	b.eq	40691c <ferror@plt+0x52fc>  // b.none
  406198:	mov	x1, #0x7fff                	// #32767
  40619c:	mvn	w0, w0
  4061a0:	cmp	x12, x1
  4061a4:	b.ne	406578 <ferror@plt+0x4f58>  // b.any
  4061a8:	orr	x0, x2, x10
  4061ac:	cbnz	x0, 40686c <ferror@plt+0x524c>
  4061b0:	and	x11, x5, #0xff
  4061b4:	nop
  4061b8:	mov	x2, #0x0                   	// #0
  4061bc:	fmov	d0, x2
  4061c0:	lsl	x0, x11, #63
  4061c4:	orr	x3, x0, #0x7fff000000000000
  4061c8:	fmov	v0.d[1], x3
  4061cc:	b	40615c <ferror@plt+0x4b3c>
  4061d0:	cmp	w0, #0x0
  4061d4:	b.le	40638c <ferror@plt+0x4d6c>
  4061d8:	cbz	x12, 4062cc <ferror@plt+0x4cac>
  4061dc:	orr	x2, x2, #0x8000000000000
  4061e0:	mov	x5, #0x7fff                	// #32767
  4061e4:	cmp	x1, x5
  4061e8:	b.eq	406488 <ferror@plt+0x4e68>  // b.none
  4061ec:	cmp	w0, #0x74
  4061f0:	b.gt	4065b8 <ferror@plt+0x4f98>
  4061f4:	cmp	w0, #0x3f
  4061f8:	b.gt	4066b8 <ferror@plt+0x5098>
  4061fc:	mov	w5, #0x40                  	// #64
  406200:	sub	w5, w5, w0
  406204:	lsr	x7, x10, x0
  406208:	lsl	x10, x10, x5
  40620c:	cmp	x10, #0x0
  406210:	lsl	x5, x2, x5
  406214:	cset	x6, ne  // ne = any
  406218:	orr	x5, x5, x7
  40621c:	lsr	x2, x2, x0
  406220:	orr	x0, x5, x6
  406224:	add	x3, x3, x2
  406228:	b	4065c4 <ferror@plt+0x4fa4>
  40622c:	mov	x0, #0x7fff                	// #32767
  406230:	cmp	x12, x0
  406234:	b.eq	406938 <ferror@plt+0x5318>  // b.none
  406238:	mov	w8, w5
  40623c:	mov	x3, x2
  406240:	mov	x4, x10
  406244:	mov	x1, x12
  406248:	mov	x14, x15
  40624c:	nop
  406250:	orr	x7, x4, x3
  406254:	and	x0, x4, #0x7
  406258:	mov	w5, #0x0                   	// #0
  40625c:	cbnz	x1, 4060f4 <ferror@plt+0x4ad4>
  406260:	cbnz	x7, 4060e8 <ferror@plt+0x4ac8>
  406264:	mov	x6, #0x0                   	// #0
  406268:	mov	x1, #0x0                   	// #0
  40626c:	mov	w0, #0x0                   	// #0
  406270:	and	x7, x7, #0xffffffffffff
  406274:	and	w1, w1, #0x7fff
  406278:	b	406140 <ferror@plt+0x4b20>
  40627c:	add	x7, x1, #0x1
  406280:	tst	x7, #0x7ffe
  406284:	b.ne	406534 <ferror@plt+0x4f14>  // b.any
  406288:	orr	x11, x3, x4
  40628c:	orr	x7, x2, x10
  406290:	cbnz	x1, 406710 <ferror@plt+0x50f0>
  406294:	cbz	x11, 406800 <ferror@plt+0x51e0>
  406298:	cbz	x7, 406814 <ferror@plt+0x51f4>
  40629c:	subs	x9, x4, x10
  4062a0:	cmp	x4, x10
  4062a4:	sbc	x6, x3, x2
  4062a8:	tbz	x6, #51, 406968 <ferror@plt+0x5348>
  4062ac:	subs	x4, x10, x4
  4062b0:	mov	w8, w5
  4062b4:	sbc	x3, x2, x3
  4062b8:	mov	x14, x15
  4062bc:	orr	x7, x4, x3
  4062c0:	b	4060e4 <ferror@plt+0x4ac4>
  4062c4:	orr	x2, x2, #0x8000000000000
  4062c8:	b	406024 <ferror@plt+0x4a04>
  4062cc:	orr	x5, x2, x10
  4062d0:	cbz	x5, 4064b4 <ferror@plt+0x4e94>
  4062d4:	subs	w0, w0, #0x1
  4062d8:	b.ne	4061e0 <ferror@plt+0x4bc0>  // b.any
  4062dc:	adds	x4, x4, x10
  4062e0:	adc	x3, x2, x3
  4062e4:	nop
  4062e8:	tbz	x3, #51, 406250 <ferror@plt+0x4c30>
  4062ec:	add	x1, x1, #0x1
  4062f0:	mov	x0, #0x7fff                	// #32767
  4062f4:	cmp	x1, x0
  4062f8:	b.eq	4067b4 <ferror@plt+0x5194>  // b.none
  4062fc:	and	x0, x4, #0x1
  406300:	and	x2, x3, #0xfff7ffffffffffff
  406304:	orr	x4, x0, x4, lsr #1
  406308:	mov	w5, #0x0                   	// #0
  40630c:	orr	x4, x4, x3, lsl #63
  406310:	lsr	x3, x2, #1
  406314:	and	x0, x4, #0x7
  406318:	b	4060f4 <ferror@plt+0x4ad4>
  40631c:	and	x2, x13, #0xc00000
  406320:	cbz	x2, 406358 <ferror@plt+0x4d38>
  406324:	cmp	x2, #0x400, lsl #12
  406328:	b.eq	406354 <ferror@plt+0x4d34>  // b.none
  40632c:	cmp	x2, #0x800, lsl #12
  406330:	and	w14, w14, #0x1
  406334:	csel	w14, w14, wzr, eq  // eq = none
  406338:	cbnz	w14, 406358 <ferror@plt+0x4d38>
  40633c:	mov	w1, #0x14                  	// #20
  406340:	mov	x6, #0xffffffffffffffff    	// #-1
  406344:	orr	w0, w0, w1
  406348:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  40634c:	mov	x1, #0x7ffe                	// #32766
  406350:	b	406270 <ferror@plt+0x4c50>
  406354:	cbnz	x14, 40633c <ferror@plt+0x4d1c>
  406358:	mov	w1, #0x14                  	// #20
  40635c:	and	x11, x8, #0xff
  406360:	orr	w0, w0, w1
  406364:	mov	x2, #0x0                   	// #0
  406368:	fmov	d0, x2
  40636c:	lsl	x11, x11, #63
  406370:	orr	x3, x11, #0x7fff000000000000
  406374:	fmov	v0.d[1], x3
  406378:	str	q0, [sp, #16]
  40637c:	bl	406e20 <ferror@plt+0x5800>
  406380:	ldr	q0, [sp, #16]
  406384:	ldp	x29, x30, [sp], #48
  406388:	ret
  40638c:	cbz	w0, 4064f4 <ferror@plt+0x4ed4>
  406390:	cbnz	x1, 406658 <ferror@plt+0x5038>
  406394:	orr	x1, x3, x4
  406398:	cbz	x1, 4068b4 <ferror@plt+0x5294>
  40639c:	cmn	w0, #0x1
  4063a0:	b.eq	4069e8 <ferror@plt+0x53c8>  // b.none
  4063a4:	mov	x1, #0x7fff                	// #32767
  4063a8:	mvn	w0, w0
  4063ac:	cmp	x12, x1
  4063b0:	b.ne	40666c <ferror@plt+0x504c>  // b.any
  4063b4:	orr	x0, x2, x10
  4063b8:	cbz	x0, 4061b8 <ferror@plt+0x4b98>
  4063bc:	lsr	x0, x2, #50
  4063c0:	mov	x4, x10
  4063c4:	eor	x0, x0, #0x1
  4063c8:	mov	x3, x2
  4063cc:	and	w0, w0, #0x1
  4063d0:	mov	x1, #0x7fff                	// #32767
  4063d4:	nop
  4063d8:	mov	x2, #0x7fff                	// #32767
  4063dc:	extr	x6, x3, x4, #3
  4063e0:	lsr	x7, x3, #3
  4063e4:	cmp	x1, x2
  4063e8:	b.ne	406270 <ferror@plt+0x4c50>  // b.any
  4063ec:	orr	x1, x7, x6
  4063f0:	cbz	x1, 406a6c <ferror@plt+0x544c>
  4063f4:	orr	x7, x7, #0x800000000000
  4063f8:	mov	w1, #0x7fff                	// #32767
  4063fc:	and	x7, x7, #0xffffffffffff
  406400:	b	406140 <ferror@plt+0x4b20>
  406404:	mov	w0, #0x10                  	// #16
  406408:	cbz	x14, 406414 <ferror@plt+0x4df4>
  40640c:	adds	x4, x4, #0x8
  406410:	cinc	x3, x3, cs  // cs = hs, nlast
  406414:	and	x2, x3, #0x8000000000000
  406418:	cbz	w5, 406120 <ferror@plt+0x4b00>
  40641c:	orr	w0, w0, #0x8
  406420:	b	406120 <ferror@plt+0x4b00>
  406424:	mov	w0, #0x10                  	// #16
  406428:	cbnz	x14, 406414 <ferror@plt+0x4df4>
  40642c:	b	40640c <ferror@plt+0x4dec>
  406430:	and	x2, x4, #0xf
  406434:	mov	w0, #0x10                  	// #16
  406438:	cmp	x2, #0x4
  40643c:	b.eq	406414 <ferror@plt+0x4df4>  // b.none
  406440:	adds	x4, x4, #0x4
  406444:	cinc	x3, x3, cs  // cs = hs, nlast
  406448:	b	406414 <ferror@plt+0x4df4>
  40644c:	mov	x4, x6
  406450:	and	x3, x3, #0xfff7ffffffffffff
  406454:	sub	x1, x1, x2
  406458:	orr	x7, x4, x3
  40645c:	and	x0, x4, #0x7
  406460:	mov	w5, #0x0                   	// #0
  406464:	cbz	x1, 406260 <ferror@plt+0x4c40>
  406468:	b	4060f4 <ferror@plt+0x4ad4>
  40646c:	clz	x3, x4
  406470:	add	w0, w3, #0x34
  406474:	cmp	w0, #0x3f
  406478:	b.le	406088 <ferror@plt+0x4a68>
  40647c:	sub	w3, w3, #0xc
  406480:	lsl	x3, x4, x3
  406484:	b	40609c <ferror@plt+0x4a7c>
  406488:	orr	x0, x3, x4
  40648c:	cbz	x0, 4061b8 <ferror@plt+0x4b98>
  406490:	lsr	x0, x3, #50
  406494:	mov	x1, #0x7fff                	// #32767
  406498:	eor	x0, x0, #0x1
  40649c:	and	w0, w0, #0x1
  4064a0:	b	4063d8 <ferror@plt+0x4db8>
  4064a4:	orr	x2, x2, x10
  4064a8:	cmp	x2, #0x0
  4064ac:	cset	x5, ne  // ne = any
  4064b0:	b	40606c <ferror@plt+0x4a4c>
  4064b4:	mov	x0, #0x7fff                	// #32767
  4064b8:	cmp	x1, x0
  4064bc:	b.ne	406250 <ferror@plt+0x4c30>  // b.any
  4064c0:	orr	x0, x3, x4
  4064c4:	cbnz	x0, 406490 <ferror@plt+0x4e70>
  4064c8:	mov	x6, #0x0                   	// #0
  4064cc:	mov	x7, #0x0                   	// #0
  4064d0:	mov	w0, #0x0                   	// #0
  4064d4:	b	4063ec <ferror@plt+0x4dcc>
  4064d8:	and	x2, x3, #0x8000000000000
  4064dc:	mov	w0, #0x0                   	// #0
  4064e0:	cbz	w5, 406120 <ferror@plt+0x4b00>
  4064e4:	mov	w0, #0x0                   	// #0
  4064e8:	tbz	w13, #11, 406120 <ferror@plt+0x4b00>
  4064ec:	orr	w0, w0, #0x8
  4064f0:	b	406120 <ferror@plt+0x4b00>
  4064f4:	add	x7, x1, #0x1
  4064f8:	tst	x7, #0x7ffe
  4064fc:	b.ne	4066e4 <ferror@plt+0x50c4>  // b.any
  406500:	orr	x11, x3, x4
  406504:	cbnz	x1, 40688c <ferror@plt+0x526c>
  406508:	orr	x7, x2, x10
  40650c:	cbz	x11, 4068e4 <ferror@plt+0x52c4>
  406510:	cbz	x7, 406814 <ferror@plt+0x51f4>
  406514:	adds	x4, x4, x10
  406518:	adc	x3, x2, x3
  40651c:	tbz	x3, #51, 4062bc <ferror@plt+0x4c9c>
  406520:	and	x3, x3, #0xfff7ffffffffffff
  406524:	and	x0, x4, #0x7
  406528:	mov	w5, #0x0                   	// #0
  40652c:	mov	x1, #0x1                   	// #1
  406530:	b	4060f4 <ferror@plt+0x4ad4>
  406534:	subs	x9, x4, x10
  406538:	cmp	x4, x10
  40653c:	sbc	x6, x3, x2
  406540:	tbnz	x6, #51, 406740 <ferror@plt+0x5120>
  406544:	orr	x7, x9, x6
  406548:	cbnz	x7, 406820 <ferror@plt+0x5200>
  40654c:	and	x13, x13, #0xc00000
  406550:	mov	x6, #0x0                   	// #0
  406554:	cmp	x13, #0x800, lsl #12
  406558:	mov	x1, #0x0                   	// #0
  40655c:	cset	w8, eq  // eq = none
  406560:	b	406270 <ferror@plt+0x4c50>
  406564:	mov	x1, #0x7fff                	// #32767
  406568:	neg	w0, w0
  40656c:	orr	x3, x3, #0x8000000000000
  406570:	cmp	x12, x1
  406574:	b.eq	4061a8 <ferror@plt+0x4b88>  // b.none
  406578:	cmp	w0, #0x74
  40657c:	b.gt	406634 <ferror@plt+0x5014>
  406580:	cmp	w0, #0x3f
  406584:	b.gt	406838 <ferror@plt+0x5218>
  406588:	mov	w1, #0x40                  	// #64
  40658c:	sub	w1, w1, w0
  406590:	lsr	x6, x4, x0
  406594:	lsl	x4, x4, x1
  406598:	cmp	x4, #0x0
  40659c:	lsl	x4, x3, x1
  4065a0:	cset	x1, ne  // ne = any
  4065a4:	orr	x4, x4, x6
  4065a8:	lsr	x0, x3, x0
  4065ac:	orr	x4, x4, x1
  4065b0:	sub	x2, x2, x0
  4065b4:	b	406640 <ferror@plt+0x5020>
  4065b8:	orr	x2, x2, x10
  4065bc:	cmp	x2, #0x0
  4065c0:	cset	x0, ne  // ne = any
  4065c4:	adds	x4, x0, x4
  4065c8:	cinc	x3, x3, cs  // cs = hs, nlast
  4065cc:	b	4062e8 <ferror@plt+0x4cc8>
  4065d0:	mov	w2, #0x80                  	// #128
  4065d4:	sub	w2, w2, w0
  4065d8:	cmp	w0, #0x40
  4065dc:	sub	w4, w1, #0x3f
  4065e0:	lsl	x0, x3, x2
  4065e4:	orr	x0, x6, x0
  4065e8:	csel	x6, x0, x6, ne  // ne = any
  4065ec:	lsr	x4, x3, x4
  4065f0:	cmp	x6, #0x0
  4065f4:	mov	x3, #0x0                   	// #0
  4065f8:	cset	x0, ne  // ne = any
  4065fc:	orr	x4, x0, x4
  406600:	mov	x7, x4
  406604:	b	4060e4 <ferror@plt+0x4ac4>
  406608:	mov	w6, #0x80                  	// #128
  40660c:	sub	w6, w6, w0
  406610:	subs	w0, w0, #0x40
  406614:	lsl	x6, x2, x6
  406618:	orr	x6, x10, x6
  40661c:	csel	x10, x6, x10, ne  // ne = any
  406620:	lsr	x2, x2, x0
  406624:	cmp	x10, #0x0
  406628:	cset	x5, ne  // ne = any
  40662c:	orr	x5, x5, x2
  406630:	b	40606c <ferror@plt+0x4a4c>
  406634:	orr	x3, x3, x4
  406638:	cmp	x3, #0x0
  40663c:	cset	x4, ne  // ne = any
  406640:	subs	x4, x10, x4
  406644:	mov	w8, w5
  406648:	sbc	x3, x2, xzr
  40664c:	mov	x1, x12
  406650:	mov	x14, x15
  406654:	b	406074 <ferror@plt+0x4a54>
  406658:	mov	x1, #0x7fff                	// #32767
  40665c:	neg	w0, w0
  406660:	orr	x3, x3, #0x8000000000000
  406664:	cmp	x12, x1
  406668:	b.eq	4063b4 <ferror@plt+0x4d94>  // b.none
  40666c:	cmp	w0, #0x74
  406670:	b.gt	406828 <ferror@plt+0x5208>
  406674:	cmp	w0, #0x3f
  406678:	b.gt	4068f0 <ferror@plt+0x52d0>
  40667c:	mov	w1, #0x40                  	// #64
  406680:	sub	w1, w1, w0
  406684:	lsr	x5, x4, x0
  406688:	lsl	x4, x4, x1
  40668c:	cmp	x4, #0x0
  406690:	lsl	x4, x3, x1
  406694:	cset	x1, ne  // ne = any
  406698:	orr	x4, x4, x5
  40669c:	lsr	x0, x3, x0
  4066a0:	orr	x4, x4, x1
  4066a4:	add	x2, x2, x0
  4066a8:	adds	x4, x4, x10
  4066ac:	mov	x1, x12
  4066b0:	cinc	x3, x2, cs  // cs = hs, nlast
  4066b4:	b	4062e8 <ferror@plt+0x4cc8>
  4066b8:	mov	w5, #0x80                  	// #128
  4066bc:	sub	w5, w5, w0
  4066c0:	subs	w0, w0, #0x40
  4066c4:	lsl	x5, x2, x5
  4066c8:	orr	x5, x10, x5
  4066cc:	csel	x10, x5, x10, ne  // ne = any
  4066d0:	lsr	x2, x2, x0
  4066d4:	cmp	x10, #0x0
  4066d8:	cset	x0, ne  // ne = any
  4066dc:	orr	x0, x0, x2
  4066e0:	b	4065c4 <ferror@plt+0x4fa4>
  4066e4:	mov	x0, #0x7fff                	// #32767
  4066e8:	cmp	x7, x0
  4066ec:	b.eq	4067b4 <ferror@plt+0x5194>  // b.none
  4066f0:	adds	x4, x4, x10
  4066f4:	mov	x1, x7
  4066f8:	adc	x3, x2, x3
  4066fc:	mov	w5, #0x0                   	// #0
  406700:	ubfx	x0, x4, #1, #3
  406704:	extr	x4, x3, x4, #1
  406708:	lsr	x3, x3, #1
  40670c:	b	4060f4 <ferror@plt+0x4ad4>
  406710:	mov	x13, #0x7fff                	// #32767
  406714:	cmp	x1, x13
  406718:	b.eq	406758 <ferror@plt+0x5138>  // b.none
  40671c:	cmp	x12, x13
  406720:	b.eq	406950 <ferror@plt+0x5330>  // b.none
  406724:	cbnz	x11, 406770 <ferror@plt+0x5150>
  406728:	cbnz	x7, 406960 <ferror@plt+0x5340>
  40672c:	mov	w8, #0x0                   	// #0
  406730:	mov	x6, #0xffffffffffffffff    	// #-1
  406734:	mov	x7, #0xffffffffffff        	// #281474976710655
  406738:	mov	w0, #0x1                   	// #1
  40673c:	b	4063f4 <ferror@plt+0x4dd4>
  406740:	cmp	x10, x4
  406744:	mov	w8, w5
  406748:	sbc	x6, x2, x3
  40674c:	sub	x4, x10, x4
  406750:	mov	x14, x15
  406754:	b	40607c <ferror@plt+0x4a5c>
  406758:	cbz	x11, 406948 <ferror@plt+0x5328>
  40675c:	lsr	x0, x3, #50
  406760:	cmp	x12, x1
  406764:	eor	x0, x0, #0x1
  406768:	and	w0, w0, #0x1
  40676c:	b.eq	406950 <ferror@plt+0x5330>  // b.none
  406770:	cbz	x7, 4063d0 <ferror@plt+0x4db0>
  406774:	bfi	x6, x3, #61, #3
  406778:	lsr	x7, x3, #3
  40677c:	tbz	x3, #50, 406798 <ferror@plt+0x5178>
  406780:	lsr	x1, x2, #3
  406784:	tbnz	x2, #50, 406798 <ferror@plt+0x5178>
  406788:	mov	x6, x9
  40678c:	mov	w8, w5
  406790:	bfi	x6, x2, #61, #3
  406794:	mov	x7, x1
  406798:	extr	x7, x7, x6, #61
  40679c:	bfi	x6, x7, #61, #3
  4067a0:	lsr	x7, x7, #3
  4067a4:	b	4063ec <ferror@plt+0x4dcc>
  4067a8:	subs	x4, x4, x10
  4067ac:	sbc	x3, x3, x2
  4067b0:	b	406074 <ferror@plt+0x4a54>
  4067b4:	ands	x2, x13, #0xc00000
  4067b8:	b.eq	406864 <ferror@plt+0x5244>  // b.none
  4067bc:	cmp	x2, #0x400, lsl #12
  4067c0:	eor	w0, w8, #0x1
  4067c4:	cset	w1, eq  // eq = none
  4067c8:	tst	w1, w0
  4067cc:	b.ne	406a24 <ferror@plt+0x5404>  // b.any
  4067d0:	cmp	x2, #0x800, lsl #12
  4067d4:	b.eq	406984 <ferror@plt+0x5364>  // b.none
  4067d8:	cmp	x2, #0x400, lsl #12
  4067dc:	mov	w0, #0x14                  	// #20
  4067e0:	b.ne	406320 <ferror@plt+0x4d00>  // b.any
  4067e4:	mov	x3, #0xffffffffffffffff    	// #-1
  4067e8:	mov	x1, #0x7ffe                	// #32766
  4067ec:	mov	x4, x3
  4067f0:	mov	w5, #0x0                   	// #0
  4067f4:	mov	w0, #0x14                  	// #20
  4067f8:	cbnz	x14, 406414 <ferror@plt+0x4df4>
  4067fc:	b	40640c <ferror@plt+0x4dec>
  406800:	cbz	x7, 4068d0 <ferror@plt+0x52b0>
  406804:	mov	w8, w5
  406808:	mov	x3, x2
  40680c:	mov	x4, x10
  406810:	mov	x14, x15
  406814:	mov	x1, #0x0                   	// #0
  406818:	mov	x2, #0x0                   	// #0
  40681c:	b	4064e4 <ferror@plt+0x4ec4>
  406820:	mov	x4, x9
  406824:	b	40607c <ferror@plt+0x4a5c>
  406828:	orr	x3, x3, x4
  40682c:	cmp	x3, #0x0
  406830:	cset	x4, ne  // ne = any
  406834:	b	4066a8 <ferror@plt+0x5088>
  406838:	mov	w1, #0x80                  	// #128
  40683c:	sub	w1, w1, w0
  406840:	subs	w0, w0, #0x40
  406844:	lsl	x1, x3, x1
  406848:	orr	x1, x4, x1
  40684c:	csel	x4, x1, x4, ne  // ne = any
  406850:	lsr	x3, x3, x0
  406854:	cmp	x4, #0x0
  406858:	cset	x4, ne  // ne = any
  40685c:	orr	x4, x4, x3
  406860:	b	406640 <ferror@plt+0x5020>
  406864:	mov	w0, #0x14                  	// #20
  406868:	b	406364 <ferror@plt+0x4d44>
  40686c:	lsr	x0, x2, #50
  406870:	mov	w8, w5
  406874:	eor	x0, x0, #0x1
  406878:	mov	x4, x10
  40687c:	and	w0, w0, #0x1
  406880:	mov	x3, x2
  406884:	mov	x1, #0x7fff                	// #32767
  406888:	b	4063d8 <ferror@plt+0x4db8>
  40688c:	mov	x7, #0x7fff                	// #32767
  406890:	cmp	x1, x7
  406894:	b.eq	4069a0 <ferror@plt+0x5380>  // b.none
  406898:	cmp	x12, x7
  40689c:	b.eq	406a10 <ferror@plt+0x53f0>  // b.none
  4068a0:	cbnz	x11, 4069b8 <ferror@plt+0x5398>
  4068a4:	mov	x3, x2
  4068a8:	mov	x4, x10
  4068ac:	mov	x1, #0x7fff                	// #32767
  4068b0:	b	4063d8 <ferror@plt+0x4db8>
  4068b4:	mov	x0, #0x7fff                	// #32767
  4068b8:	cmp	x12, x0
  4068bc:	b.eq	4069f8 <ferror@plt+0x53d8>  // b.none
  4068c0:	mov	x3, x2
  4068c4:	mov	x4, x10
  4068c8:	mov	x1, x12
  4068cc:	b	406250 <ferror@plt+0x4c30>
  4068d0:	and	x13, x13, #0xc00000
  4068d4:	mov	x6, #0x0                   	// #0
  4068d8:	cmp	x13, #0x800, lsl #12
  4068dc:	cset	w8, eq  // eq = none
  4068e0:	b	406270 <ferror@plt+0x4c50>
  4068e4:	mov	x3, x2
  4068e8:	mov	x4, x10
  4068ec:	b	4060e4 <ferror@plt+0x4ac4>
  4068f0:	mov	w1, #0x80                  	// #128
  4068f4:	sub	w1, w1, w0
  4068f8:	subs	w0, w0, #0x40
  4068fc:	lsl	x1, x3, x1
  406900:	orr	x1, x4, x1
  406904:	csel	x4, x1, x4, ne  // ne = any
  406908:	lsr	x3, x3, x0
  40690c:	cmp	x4, #0x0
  406910:	cset	x4, ne  // ne = any
  406914:	orr	x4, x4, x3
  406918:	b	4066a8 <ferror@plt+0x5088>
  40691c:	cmp	x10, x4
  406920:	mov	w8, w5
  406924:	sbc	x3, x2, x3
  406928:	sub	x4, x10, x4
  40692c:	mov	x1, x12
  406930:	mov	x14, x15
  406934:	b	406074 <ferror@plt+0x4a54>
  406938:	orr	x0, x2, x10
  40693c:	cbnz	x0, 40686c <ferror@plt+0x524c>
  406940:	mov	w8, w5
  406944:	b	4064c8 <ferror@plt+0x4ea8>
  406948:	cmp	x12, x1
  40694c:	b.ne	406728 <ferror@plt+0x5108>  // b.any
  406950:	cbz	x7, 406a04 <ferror@plt+0x53e4>
  406954:	tst	x2, #0x4000000000000
  406958:	csinc	w0, w0, wzr, ne  // ne = any
  40695c:	cbnz	x11, 406774 <ferror@plt+0x5154>
  406960:	mov	w8, w5
  406964:	b	4068a4 <ferror@plt+0x5284>
  406968:	orr	x7, x9, x6
  40696c:	cbz	x7, 4068d0 <ferror@plt+0x52b0>
  406970:	mov	x3, x6
  406974:	and	x0, x9, #0x7
  406978:	mov	x4, x9
  40697c:	mov	w5, #0x1                   	// #1
  406980:	b	4060f4 <ferror@plt+0x4ad4>
  406984:	cbnz	x11, 406a30 <ferror@plt+0x5410>
  406988:	mov	x3, #0xffffffffffffffff    	// #-1
  40698c:	mov	w8, #0x0                   	// #0
  406990:	mov	x4, x3
  406994:	mov	x1, #0x7ffe                	// #32766
  406998:	mov	w0, #0x14                  	// #20
  40699c:	b	406124 <ferror@plt+0x4b04>
  4069a0:	cbz	x11, 406a3c <ferror@plt+0x541c>
  4069a4:	lsr	x0, x3, #50
  4069a8:	cmp	x12, x1
  4069ac:	eor	x0, x0, #0x1
  4069b0:	and	w0, w0, #0x1
  4069b4:	b.eq	406a5c <ferror@plt+0x543c>  // b.none
  4069b8:	orr	x10, x2, x10
  4069bc:	cbz	x10, 4063d0 <ferror@plt+0x4db0>
  4069c0:	bfi	x6, x3, #61, #3
  4069c4:	lsr	x7, x3, #3
  4069c8:	tbz	x3, #50, 406798 <ferror@plt+0x5178>
  4069cc:	lsr	x1, x2, #3
  4069d0:	tbnz	x2, #50, 406798 <ferror@plt+0x5178>
  4069d4:	and	x6, x9, #0x1fffffffffffffff
  4069d8:	mov	w8, w5
  4069dc:	orr	x6, x6, x2, lsl #61
  4069e0:	mov	x7, x1
  4069e4:	b	406798 <ferror@plt+0x5178>
  4069e8:	adds	x4, x4, x10
  4069ec:	mov	x1, x12
  4069f0:	adc	x3, x2, x3
  4069f4:	b	4062e8 <ferror@plt+0x4cc8>
  4069f8:	orr	x0, x2, x10
  4069fc:	cbz	x0, 4064c8 <ferror@plt+0x4ea8>
  406a00:	b	4063bc <ferror@plt+0x4d9c>
  406a04:	cbz	x11, 40672c <ferror@plt+0x510c>
  406a08:	mov	x1, #0x7fff                	// #32767
  406a0c:	b	4063d8 <ferror@plt+0x4db8>
  406a10:	orr	x1, x2, x10
  406a14:	cbnz	x1, 406a4c <ferror@plt+0x542c>
  406a18:	cbz	x11, 4064c8 <ferror@plt+0x4ea8>
  406a1c:	mov	x1, #0x7fff                	// #32767
  406a20:	b	4063d8 <ferror@plt+0x4db8>
  406a24:	mov	w0, #0x14                  	// #20
  406a28:	mov	x11, #0x0                   	// #0
  406a2c:	b	406364 <ferror@plt+0x4d44>
  406a30:	mov	w0, #0x14                  	// #20
  406a34:	mov	x11, #0x1                   	// #1
  406a38:	b	406364 <ferror@plt+0x4d44>
  406a3c:	cmp	x12, x1
  406a40:	b.ne	4068a4 <ferror@plt+0x5284>  // b.any
  406a44:	orr	x1, x2, x10
  406a48:	cbz	x1, 4064c8 <ferror@plt+0x4ea8>
  406a4c:	tst	x2, #0x4000000000000
  406a50:	csinc	w0, w0, wzr, ne  // ne = any
  406a54:	cbnz	x11, 4069c0 <ferror@plt+0x53a0>
  406a58:	b	4068a4 <ferror@plt+0x5284>
  406a5c:	orr	x1, x2, x10
  406a60:	cbnz	x1, 406a4c <ferror@plt+0x542c>
  406a64:	mov	x1, #0x7fff                	// #32767
  406a68:	b	4063d8 <ferror@plt+0x4db8>
  406a6c:	mov	x6, #0x0                   	// #0
  406a70:	mov	w1, #0x7fff                	// #32767
  406a74:	mov	x7, #0x0                   	// #0
  406a78:	b	406140 <ferror@plt+0x4b20>
  406a7c:	nop
  406a80:	cmp	w0, #0x0
  406a84:	cbz	w0, 406ad0 <ferror@plt+0x54b0>
  406a88:	cneg	w1, w0, lt  // lt = tstop
  406a8c:	mov	w4, #0x403e                	// #16446
  406a90:	clz	x3, x1
  406a94:	mov	w2, #0x402f                	// #16431
  406a98:	sub	w4, w4, w3
  406a9c:	lsr	w0, w0, #31
  406aa0:	sub	w2, w2, w4
  406aa4:	mov	x3, #0x0                   	// #0
  406aa8:	and	w4, w4, #0x7fff
  406aac:	lsl	x1, x1, x2
  406ab0:	and	x1, x1, #0xffffffffffff
  406ab4:	orr	w0, w4, w0, lsl #15
  406ab8:	mov	x2, #0x0                   	// #0
  406abc:	bfxil	x3, x1, #0, #48
  406ac0:	fmov	d0, x2
  406ac4:	bfi	x3, x0, #48, #16
  406ac8:	fmov	v0.d[1], x3
  406acc:	ret
  406ad0:	mov	w4, #0x0                   	// #0
  406ad4:	mov	x1, #0x0                   	// #0
  406ad8:	mov	w0, #0x0                   	// #0
  406adc:	mov	x3, #0x0                   	// #0
  406ae0:	orr	w0, w4, w0, lsl #15
  406ae4:	bfxil	x3, x1, #0, #48
  406ae8:	mov	x2, #0x0                   	// #0
  406aec:	fmov	d0, x2
  406af0:	bfi	x3, x0, #48, #16
  406af4:	fmov	v0.d[1], x3
  406af8:	ret
  406afc:	nop
  406b00:	stp	x29, x30, [sp, #-48]!
  406b04:	mov	x29, sp
  406b08:	str	x19, [sp, #16]
  406b0c:	str	q0, [sp, #32]
  406b10:	ldp	x3, x0, [sp, #32]
  406b14:	mrs	x6, fpcr
  406b18:	ubfx	x2, x0, #48, #15
  406b1c:	lsr	x4, x0, #63
  406b20:	add	x1, x2, #0x1
  406b24:	ubfiz	x0, x0, #3, #48
  406b28:	tst	x1, #0x7ffe
  406b2c:	and	w4, w4, #0xff
  406b30:	orr	x0, x0, x3, lsr #61
  406b34:	lsl	x5, x3, #3
  406b38:	b.eq	406bb8 <ferror@plt+0x5598>  // b.none
  406b3c:	mov	x1, #0xffffffffffffc400    	// #-15360
  406b40:	add	x2, x2, x1
  406b44:	cmp	x2, #0x7fe
  406b48:	b.le	406c20 <ferror@plt+0x5600>
  406b4c:	ands	x0, x6, #0xc00000
  406b50:	b.eq	406cb8 <ferror@plt+0x5698>  // b.none
  406b54:	cmp	x0, #0x400, lsl #12
  406b58:	b.eq	406dd8 <ferror@plt+0x57b8>  // b.none
  406b5c:	cmp	x0, #0x800, lsl #12
  406b60:	csel	w7, w4, wzr, eq  // eq = none
  406b64:	cbnz	w7, 406cb8 <ferror@plt+0x5698>
  406b68:	mov	w0, #0x14                  	// #20
  406b6c:	mov	x1, #0xffffffffffffffff    	// #-1
  406b70:	mov	x2, #0x7fe                 	// #2046
  406b74:	b.ne	406c64 <ferror@plt+0x5644>  // b.any
  406b78:	cmp	w4, #0x0
  406b7c:	add	x3, x1, #0x8
  406b80:	csel	x1, x3, x1, ne  // ne = any
  406b84:	and	x3, x1, #0x80000000000000
  406b88:	cbnz	w7, 406c6c <ferror@plt+0x564c>
  406b8c:	cbnz	x3, 406c74 <ferror@plt+0x5654>
  406b90:	lsr	x1, x1, #3
  406b94:	and	w3, w2, #0x7ff
  406b98:	and	x4, x4, #0xff
  406b9c:	bfi	x1, x3, #52, #12
  406ba0:	orr	x19, x1, x4, lsl #63
  406ba4:	bl	406e20 <ferror@plt+0x5800>
  406ba8:	fmov	d0, x19
  406bac:	ldr	x19, [sp, #16]
  406bb0:	ldp	x29, x30, [sp], #48
  406bb4:	ret
  406bb8:	orr	x1, x0, x5
  406bbc:	cbnz	x2, 406bd4 <ferror@plt+0x55b4>
  406bc0:	cbnz	x1, 406c90 <ferror@plt+0x5670>
  406bc4:	mov	w2, #0x0                   	// #0
  406bc8:	mov	w0, #0x0                   	// #0
  406bcc:	mov	x1, #0x0                   	// #0
  406bd0:	b	406c00 <ferror@plt+0x55e0>
  406bd4:	cbz	x1, 406cc8 <ferror@plt+0x56a8>
  406bd8:	mov	x3, #0x7fff                	// #32767
  406bdc:	extr	x1, x0, x5, #60
  406be0:	lsr	x0, x0, #50
  406be4:	cmp	x2, x3
  406be8:	lsr	x1, x1, #3
  406bec:	eor	w0, w0, #0x1
  406bf0:	orr	x1, x1, #0x8000000000000
  406bf4:	csel	w0, w0, wzr, eq  // eq = none
  406bf8:	mov	w2, #0x7ff                 	// #2047
  406bfc:	nop
  406c00:	and	x4, x4, #0xff
  406c04:	bfi	x1, x2, #52, #12
  406c08:	orr	x19, x1, x4, lsl #63
  406c0c:	cbnz	w0, 406ba4 <ferror@plt+0x5584>
  406c10:	fmov	d0, x19
  406c14:	ldr	x19, [sp, #16]
  406c18:	ldp	x29, x30, [sp], #48
  406c1c:	ret
  406c20:	cmp	x2, #0x0
  406c24:	b.le	406cd8 <ferror@plt+0x56b8>
  406c28:	cmp	xzr, x3, lsl #7
  406c2c:	mov	w7, #0x0                   	// #0
  406c30:	cset	x1, ne  // ne = any
  406c34:	orr	x5, x1, x5, lsr #60
  406c38:	orr	x1, x5, x0, lsl #4
  406c3c:	mov	w0, #0x0                   	// #0
  406c40:	tst	x5, #0x7
  406c44:	b.eq	406d90 <ferror@plt+0x5770>  // b.none
  406c48:	and	x3, x6, #0xc00000
  406c4c:	cmp	x3, #0x400, lsl #12
  406c50:	b.eq	406ca8 <ferror@plt+0x5688>  // b.none
  406c54:	cmp	x3, #0x800, lsl #12
  406c58:	mov	w0, #0x10                  	// #16
  406c5c:	b.eq	406b78 <ferror@plt+0x5558>  // b.none
  406c60:	cbz	x3, 406d9c <ferror@plt+0x577c>
  406c64:	and	x3, x1, #0x80000000000000
  406c68:	cbz	w7, 406c70 <ferror@plt+0x5650>
  406c6c:	orr	w0, w0, #0x8
  406c70:	cbz	x3, 406d90 <ferror@plt+0x5770>
  406c74:	cmp	x2, #0x7fe
  406c78:	add	x2, x2, #0x1
  406c7c:	b.eq	406d38 <ferror@plt+0x5718>  // b.none
  406c80:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  406c84:	and	w2, w2, #0x7ff
  406c88:	and	x1, x3, x1, lsr #3
  406c8c:	b	406c00 <ferror@plt+0x55e0>
  406c90:	and	x3, x6, #0xc00000
  406c94:	mov	w7, #0x1                   	// #1
  406c98:	cmp	x3, #0x400, lsl #12
  406c9c:	mov	x2, #0x0                   	// #0
  406ca0:	mov	x1, #0x1                   	// #1
  406ca4:	b.ne	406c54 <ferror@plt+0x5634>  // b.any
  406ca8:	cbnz	w4, 406cb0 <ferror@plt+0x5690>
  406cac:	add	x1, x1, #0x8
  406cb0:	mov	w0, #0x10                  	// #16
  406cb4:	b	406b84 <ferror@plt+0x5564>
  406cb8:	mov	w2, #0x7ff                 	// #2047
  406cbc:	mov	w0, #0x14                  	// #20
  406cc0:	mov	x1, #0x0                   	// #0
  406cc4:	b	406c00 <ferror@plt+0x55e0>
  406cc8:	mov	w2, #0x7ff                 	// #2047
  406ccc:	mov	w0, #0x0                   	// #0
  406cd0:	mov	x1, #0x0                   	// #0
  406cd4:	b	406c00 <ferror@plt+0x55e0>
  406cd8:	cmn	x2, #0x34
  406cdc:	b.lt	406c90 <ferror@plt+0x5670>  // b.tstop
  406ce0:	mov	x3, #0x3d                  	// #61
  406ce4:	sub	x7, x3, x2
  406ce8:	orr	x0, x0, #0x8000000000000
  406cec:	cmp	x7, #0x3f
  406cf0:	b.le	406db0 <ferror@plt+0x5790>
  406cf4:	add	w1, w2, #0x43
  406cf8:	cmp	x7, #0x40
  406cfc:	mov	w3, #0xfffffffd            	// #-3
  406d00:	sub	w2, w3, w2
  406d04:	lsl	x1, x0, x1
  406d08:	orr	x1, x5, x1
  406d0c:	csel	x5, x1, x5, ne  // ne = any
  406d10:	lsr	x0, x0, x2
  406d14:	cmp	x5, #0x0
  406d18:	cset	x1, ne  // ne = any
  406d1c:	orr	x1, x1, x0
  406d20:	cmp	x1, #0x0
  406d24:	cset	w7, ne  // ne = any
  406d28:	tst	x1, #0x7
  406d2c:	b.eq	406d74 <ferror@plt+0x5754>  // b.none
  406d30:	mov	x2, #0x0                   	// #0
  406d34:	b	406c48 <ferror@plt+0x5628>
  406d38:	mov	w3, w2
  406d3c:	ands	x1, x6, #0xc00000
  406d40:	b.eq	406d68 <ferror@plt+0x5748>  // b.none
  406d44:	cmp	x1, #0x400, lsl #12
  406d48:	b.eq	406df0 <ferror@plt+0x57d0>  // b.none
  406d4c:	cmp	x1, #0x800, lsl #12
  406d50:	mov	w5, #0x7fe                 	// #2046
  406d54:	csel	w1, w4, wzr, eq  // eq = none
  406d58:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  406d5c:	cmp	w1, #0x0
  406d60:	csel	w3, w3, w5, ne  // ne = any
  406d64:	csel	x1, xzr, x2, ne  // ne = any
  406d68:	mov	w2, #0x14                  	// #20
  406d6c:	orr	w0, w0, w2
  406d70:	b	406b98 <ferror@plt+0x5578>
  406d74:	and	x3, x1, #0x80000000000000
  406d78:	cbnz	x1, 406e08 <ferror@plt+0x57e8>
  406d7c:	nop
  406d80:	mov	w0, #0x0                   	// #0
  406d84:	mov	x2, #0x1                   	// #1
  406d88:	cbnz	x3, 406c80 <ferror@plt+0x5660>
  406d8c:	mov	x2, #0x0                   	// #0
  406d90:	and	w2, w2, #0x7ff
  406d94:	lsr	x1, x1, #3
  406d98:	b	406c00 <ferror@plt+0x55e0>
  406d9c:	and	x3, x1, #0xf
  406da0:	cmp	x3, #0x4
  406da4:	add	x3, x1, #0x4
  406da8:	csel	x1, x3, x1, ne  // ne = any
  406dac:	b	406b84 <ferror@plt+0x5564>
  406db0:	add	w1, w2, #0x3
  406db4:	sub	w2, w3, w2
  406db8:	lsl	x3, x5, x1
  406dbc:	cmp	x3, #0x0
  406dc0:	cset	x3, ne  // ne = any
  406dc4:	lsr	x2, x5, x2
  406dc8:	orr	x2, x2, x3
  406dcc:	lsl	x0, x0, x1
  406dd0:	orr	x1, x0, x2
  406dd4:	b	406d20 <ferror@plt+0x5700>
  406dd8:	cbz	w4, 406cb8 <ferror@plt+0x5698>
  406ddc:	mov	w7, #0x0                   	// #0
  406de0:	mov	w0, #0x14                  	// #20
  406de4:	mov	x2, #0x7fe                 	// #2046
  406de8:	mov	x1, #0xffffffffffffffff    	// #-1
  406dec:	b	406b84 <ferror@plt+0x5564>
  406df0:	cmp	w4, #0x0
  406df4:	mov	w1, #0x7fe                 	// #2046
  406df8:	csel	w3, w2, w1, eq  // eq = none
  406dfc:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  406e00:	csel	x1, xzr, x2, eq  // eq = none
  406e04:	b	406d68 <ferror@plt+0x5748>
  406e08:	tbz	w6, #11, 406d80 <ferror@plt+0x5760>
  406e0c:	mov	w0, #0x0                   	// #0
  406e10:	mov	x2, #0x0                   	// #0
  406e14:	orr	w0, w0, #0x8
  406e18:	b	406c70 <ferror@plt+0x5650>
  406e1c:	nop
  406e20:	tbz	w0, #0, 406e30 <ferror@plt+0x5810>
  406e24:	movi	v1.2s, #0x0
  406e28:	fdiv	s0, s1, s1
  406e2c:	mrs	x1, fpsr
  406e30:	tbz	w0, #1, 406e44 <ferror@plt+0x5824>
  406e34:	fmov	s1, #1.000000000000000000e+00
  406e38:	movi	v2.2s, #0x0
  406e3c:	fdiv	s0, s1, s2
  406e40:	mrs	x1, fpsr
  406e44:	tbz	w0, #2, 406e64 <ferror@plt+0x5844>
  406e48:	mov	w2, #0xc5ae                	// #50606
  406e4c:	mov	w1, #0x7f7fffff            	// #2139095039
  406e50:	movk	w2, #0x749d, lsl #16
  406e54:	fmov	s1, w1
  406e58:	fmov	s2, w2
  406e5c:	fadd	s0, s1, s2
  406e60:	mrs	x1, fpsr
  406e64:	tbz	w0, #3, 406e74 <ferror@plt+0x5854>
  406e68:	movi	v1.2s, #0x80, lsl #16
  406e6c:	fmul	s0, s1, s1
  406e70:	mrs	x1, fpsr
  406e74:	tbz	w0, #4, 406e8c <ferror@plt+0x586c>
  406e78:	mov	w0, #0x7f7fffff            	// #2139095039
  406e7c:	fmov	s2, #1.000000000000000000e+00
  406e80:	fmov	s1, w0
  406e84:	fsub	s0, s1, s2
  406e88:	mrs	x0, fpsr
  406e8c:	ret
  406e90:	stp	x29, x30, [sp, #-64]!
  406e94:	mov	x29, sp
  406e98:	stp	x19, x20, [sp, #16]
  406e9c:	adrp	x20, 418000 <ferror@plt+0x169e0>
  406ea0:	add	x20, x20, #0xdd0
  406ea4:	stp	x21, x22, [sp, #32]
  406ea8:	adrp	x21, 418000 <ferror@plt+0x169e0>
  406eac:	add	x21, x21, #0xdc8
  406eb0:	sub	x20, x20, x21
  406eb4:	mov	w22, w0
  406eb8:	stp	x23, x24, [sp, #48]
  406ebc:	mov	x23, x1
  406ec0:	mov	x24, x2
  406ec4:	bl	401378 <_exit@plt-0x38>
  406ec8:	cmp	xzr, x20, asr #3
  406ecc:	b.eq	406ef8 <ferror@plt+0x58d8>  // b.none
  406ed0:	asr	x20, x20, #3
  406ed4:	mov	x19, #0x0                   	// #0
  406ed8:	ldr	x3, [x21, x19, lsl #3]
  406edc:	mov	x2, x24
  406ee0:	add	x19, x19, #0x1
  406ee4:	mov	x1, x23
  406ee8:	mov	w0, w22
  406eec:	blr	x3
  406ef0:	cmp	x20, x19
  406ef4:	b.ne	406ed8 <ferror@plt+0x58b8>  // b.any
  406ef8:	ldp	x19, x20, [sp, #16]
  406efc:	ldp	x21, x22, [sp, #32]
  406f00:	ldp	x23, x24, [sp, #48]
  406f04:	ldp	x29, x30, [sp], #64
  406f08:	ret
  406f0c:	nop
  406f10:	ret
  406f14:	nop
  406f18:	adrp	x2, 419000 <ferror@plt+0x179e0>
  406f1c:	mov	x1, #0x0                   	// #0
  406f20:	ldr	x2, [x2, #328]
  406f24:	b	401440 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406f28 <.fini>:
  406f28:	stp	x29, x30, [sp, #-16]!
  406f2c:	mov	x29, sp
  406f30:	ldp	x29, x30, [sp], #16
  406f34:	ret
