 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Aug 15 00:17:40 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][5]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][5]/Q (DFFRQX2M)                0.60       0.60 f
  U0_RegFile/U5/Y (INVX4M)                                0.20       0.80 r
  U0_RegFile/U4/Y (CLKINVX12M)                            0.39       1.19 f
  U0_RegFile/REG1[5] (RegFile)                            0.00       1.19 f
  U0_ALU/B[5] (ALU)                                       0.00       1.19 f
  U0_ALU/div_52/b[5] (ALU_DW_div_uns_0)                   0.00       1.19 f
  U0_ALU/div_52/U8/Y (INVX8M)                             0.47       1.66 r
  U0_ALU/div_52/U7/Y (AND3X12M)                           0.27       1.93 r
  U0_ALU/div_52/U11/Y (AND2X12M)                          0.24       2.17 r
  U0_ALU/div_52/U36/Y (NAND3X12M)                         0.18       2.35 f
  U0_ALU/div_52/U34/Y (CLKINVX16M)                        0.12       2.48 r
  U0_ALU/div_52/U26/Y (NAND2X4M)                          0.17       2.64 f
  U0_ALU/div_52/U25/Y (NAND2X12M)                         0.22       2.86 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.39       3.25 r
  U0_ALU/div_52/U28/Y (AND2X12M)                          0.22       3.48 r
  U0_ALU/div_52/U2/Y (MX2X2M)                             0.49       3.97 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.72       4.69 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.47       5.16 r
  U0_ALU/div_52/U43/Y (AND2X4M)                           0.27       5.42 r
  U0_ALU/div_52/U18/Y (BUFX20M)                           0.19       5.61 r
  U0_ALU/div_52/U31/Y (MX2X6M)                            0.33       5.95 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.61       6.56 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.51       7.06 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.50       7.56 f
  U0_ALU/div_52/U30/Y (CLKAND2X3M)                        0.35       7.91 f
  U0_ALU/div_52/U29/Y (BUFX18M)                           0.23       8.15 f
  U0_ALU/div_52/U68/Y (MX2X2M)                            0.55       8.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.72       9.42 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX4M)     0.48       9.90 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.25      10.15 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.22      10.37 r
  U0_ALU/div_52/U37/Y (AND2X12M)                          0.18      10.55 r
  U0_ALU/div_52/U22/Y (BUFX32M)                           0.17      10.72 r
  U0_ALU/div_52/U13/Y (MX2X6M)                            0.36      11.07 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)
                                                          0.42      11.50 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.32      11.82 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX8M)
                                                          0.29      12.11 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX8M)
                                                          0.28      12.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.28      12.67 f
  U0_ALU/div_52/U3/Y (CLKAND2X16M)                        0.17      12.84 f
  U0_ALU/div_52/U5/Y (BUFX24M)                            0.18      13.02 f
  U0_ALU/div_52/U33/Y (MX2X6M)                            0.34      13.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.43      13.79 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.28      14.07 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.28      14.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX8M)
                                                          0.28      14.64 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX8M)
                                                          0.27      14.92 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.31      15.22 f
  U0_ALU/div_52/U40/Y (CLKAND2X16M)                       0.19      15.42 f
  U0_ALU/div_52/U21/Y (CLKINVX32M)                        0.09      15.51 r
  U0_ALU/div_52/U14/Y (INVX6M)                            0.07      15.58 f
  U0_ALU/div_52/U50/Y (MX2X2M)                            0.27      15.85 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)     0.63      16.48 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.36      16.84 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX8M)
                                                          0.29      17.13 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX8M)
                                                          0.28      17.42 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX8M)
                                                          0.27      17.69 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)     0.51      18.20 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX8M)
                                                          0.31      18.51 f
  U0_ALU/div_52/quotient[0] (ALU_DW_div_uns_0)            0.00      18.51 f
  U0_ALU/U17/Y (AOI222X4M)                                0.66      19.16 r
  U0_ALU/U32/Y (AOI31X4M)                                 0.32      19.48 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                      0.00      19.48 f
  data arrival time                                                 19.48

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -19.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: U0_RegFile/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][5]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][5]/Q (DFFRQX2M)                0.60       0.60 f
  U0_RegFile/U5/Y (INVX4M)                                0.20       0.80 r
  U0_RegFile/U4/Y (CLKINVX12M)                            0.39       1.19 f
  U0_RegFile/REG1[5] (RegFile)                            0.00       1.19 f
  U0_ALU/B[5] (ALU)                                       0.00       1.19 f
  U0_ALU/div_52/b[5] (ALU_DW_div_uns_0)                   0.00       1.19 f
  U0_ALU/div_52/U8/Y (INVX8M)                             0.47       1.66 r
  U0_ALU/div_52/U7/Y (AND3X12M)                           0.27       1.93 r
  U0_ALU/div_52/U11/Y (AND2X12M)                          0.24       2.17 r
  U0_ALU/div_52/U36/Y (NAND3X12M)                         0.18       2.35 f
  U0_ALU/div_52/U34/Y (CLKINVX16M)                        0.12       2.48 r
  U0_ALU/div_52/U26/Y (NAND2X4M)                          0.17       2.64 f
  U0_ALU/div_52/U25/Y (NAND2X12M)                         0.22       2.86 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.39       3.25 r
  U0_ALU/div_52/U28/Y (AND2X12M)                          0.22       3.48 r
  U0_ALU/div_52/U2/Y (MX2X2M)                             0.49       3.97 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.72       4.69 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.47       5.16 r
  U0_ALU/div_52/U43/Y (AND2X4M)                           0.27       5.42 r
  U0_ALU/div_52/U18/Y (BUFX20M)                           0.19       5.61 r
  U0_ALU/div_52/U31/Y (MX2X6M)                            0.33       5.95 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.61       6.56 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.51       7.06 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.50       7.56 f
  U0_ALU/div_52/U30/Y (CLKAND2X3M)                        0.35       7.91 f
  U0_ALU/div_52/U29/Y (BUFX18M)                           0.23       8.15 f
  U0_ALU/div_52/U68/Y (MX2X2M)                            0.55       8.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.72       9.42 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX4M)     0.48       9.90 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.25      10.15 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.22      10.37 r
  U0_ALU/div_52/U37/Y (AND2X12M)                          0.18      10.55 r
  U0_ALU/div_52/U22/Y (BUFX32M)                           0.17      10.72 r
  U0_ALU/div_52/U13/Y (MX2X6M)                            0.36      11.07 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)
                                                          0.42      11.50 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.32      11.82 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX8M)
                                                          0.29      12.11 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX8M)
                                                          0.28      12.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.28      12.67 f
  U0_ALU/div_52/U3/Y (CLKAND2X16M)                        0.17      12.84 f
  U0_ALU/div_52/U5/Y (BUFX24M)                            0.18      13.02 f
  U0_ALU/div_52/U33/Y (MX2X6M)                            0.34      13.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.43      13.79 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.28      14.07 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.28      14.36 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX8M)
                                                          0.28      14.64 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX8M)
                                                          0.27      14.92 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.31      15.22 f
  U0_ALU/div_52/U40/Y (CLKAND2X16M)                       0.19      15.42 f
  U0_ALU/div_52/U21/Y (CLKINVX32M)                        0.09      15.51 r
  U0_ALU/div_52/U20/Y (INVX32M)                           0.08      15.59 f
  U0_ALU/div_52/quotient[1] (ALU_DW_div_uns_0)            0.00      15.59 f
  U0_ALU/U91/Y (AOI222X2M)                                0.76      16.34 r
  U0_ALU/U88/Y (AOI31X2M)                                 0.49      16.83 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX1M)                      0.00      16.83 f
  data arrival time                                                 16.83

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX1M)                     0.00      19.80 r
  library setup time                                     -0.20      19.60
  data required time                                                19.60
  --------------------------------------------------------------------------
  data required time                                                19.60
  data arrival time                                                -16.83
  --------------------------------------------------------------------------
  slack (MET)                                                        2.76


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U8/Y (INVXLM)                                0.42       1.09 f
  U0_RegFile/U9/Y (INVX2M)                                0.66       1.75 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       1.75 r
  U0_ALU/A[1] (ALU)                                       0.00       1.75 r
  U0_ALU/U140/Y (INVX2M)                                  0.45       2.20 f
  U0_ALU/U94/Y (INVX4M)                                   0.67       2.87 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.87 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       3.49 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       4.36 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       5.05 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       5.61 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       6.38 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       7.15 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.92 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       8.68 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       9.62 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68      10.30 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00      10.30 f
  U0_ALU/mult_49/FS_1/U5/Y (NOR2X2M)                      0.86      11.16 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.89 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      12.80 r
  U0_ALU/mult_49/FS_1/U29/Y (OA21X1M)                     0.78      13.58 r
  U0_ALU/mult_49/FS_1/U2/Y (OAI21BX4M)                    0.46      14.04 f
  U0_ALU/mult_49/FS_1/U24/Y (OAI21X1M)                    0.73      14.76 r
  U0_ALU/mult_49/FS_1/U23/Y (OAI2BB1X1M)                  0.50      15.26 f
  U0_ALU/mult_49/FS_1/U8/Y (CLKXOR2X2M)                   0.53      15.79 r
  U0_ALU/mult_49/FS_1/SUM[13] (ALU_DW01_add_1)            0.00      15.79 r
  U0_ALU/mult_49/PRODUCT[15] (ALU_DW02_mult_0)            0.00      15.79 r
  U0_ALU/U46/Y (OAI2BB1X2M)                               0.33      16.12 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00      16.12 r
  data arrival time                                                 16.12

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -16.12
  --------------------------------------------------------------------------
  slack (MET)                                                        3.34


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U8/Y (INVXLM)                                0.42       1.09 f
  U0_RegFile/U9/Y (INVX2M)                                0.66       1.75 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       1.75 r
  U0_ALU/A[1] (ALU)                                       0.00       1.75 r
  U0_ALU/U140/Y (INVX2M)                                  0.45       2.20 f
  U0_ALU/U94/Y (INVX4M)                                   0.67       2.87 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.87 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       3.49 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       4.36 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       5.05 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       5.61 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       6.38 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       7.15 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.92 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       8.68 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       9.62 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68      10.30 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00      10.30 f
  U0_ALU/mult_49/FS_1/U5/Y (NOR2X2M)                      0.86      11.16 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.89 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      12.80 r
  U0_ALU/mult_49/FS_1/U29/Y (OA21X1M)                     0.78      13.58 r
  U0_ALU/mult_49/FS_1/U2/Y (OAI21BX4M)                    0.46      14.04 f
  U0_ALU/mult_49/FS_1/U25/Y (XOR3XLM)                     0.74      14.78 r
  U0_ALU/mult_49/FS_1/SUM[12] (ALU_DW01_add_1)            0.00      14.78 r
  U0_ALU/mult_49/PRODUCT[14] (ALU_DW02_mult_0)            0.00      14.78 r
  U0_ALU/U47/Y (OAI2BB1X2M)                               0.36      15.14 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00      15.14 r
  data arrival time                                                 15.14

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -15.14
  --------------------------------------------------------------------------
  slack (MET)                                                        4.32


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U8/Y (INVXLM)                                0.42       1.09 f
  U0_RegFile/U9/Y (INVX2M)                                0.66       1.75 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       1.75 r
  U0_ALU/A[1] (ALU)                                       0.00       1.75 r
  U0_ALU/U140/Y (INVX2M)                                  0.45       2.20 f
  U0_ALU/U94/Y (INVX4M)                                   0.67       2.87 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.87 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       3.49 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       4.36 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       5.05 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       5.61 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       6.38 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       7.15 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.92 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       8.68 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       9.62 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68      10.30 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00      10.30 f
  U0_ALU/mult_49/FS_1/U5/Y (NOR2X2M)                      0.86      11.16 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.89 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      12.80 r
  U0_ALU/mult_49/FS_1/U29/Y (OA21X1M)                     0.78      13.58 r
  U0_ALU/mult_49/FS_1/U26/Y (XNOR2X1M)                    0.62      14.20 r
  U0_ALU/mult_49/FS_1/SUM[11] (ALU_DW01_add_1)            0.00      14.20 r
  U0_ALU/mult_49/PRODUCT[13] (ALU_DW02_mult_0)            0.00      14.20 r
  U0_ALU/U48/Y (OAI2BB1X2M)                               0.37      14.57 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00      14.57 r
  data arrival time                                                 14.57

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -14.57
  --------------------------------------------------------------------------
  slack (MET)                                                        4.89


  Startpoint: U0_RegFile/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][5]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[1][5]/Q (DFFRQX2M)                0.60       0.60 f
  U0_RegFile/U5/Y (INVX4M)                                0.20       0.80 r
  U0_RegFile/U4/Y (CLKINVX12M)                            0.39       1.19 f
  U0_RegFile/REG1[5] (RegFile)                            0.00       1.19 f
  U0_ALU/B[5] (ALU)                                       0.00       1.19 f
  U0_ALU/div_52/b[5] (ALU_DW_div_uns_0)                   0.00       1.19 f
  U0_ALU/div_52/U8/Y (INVX8M)                             0.47       1.66 r
  U0_ALU/div_52/U7/Y (AND3X12M)                           0.27       1.93 r
  U0_ALU/div_52/U11/Y (AND2X12M)                          0.24       2.17 r
  U0_ALU/div_52/U36/Y (NAND3X12M)                         0.18       2.35 f
  U0_ALU/div_52/U34/Y (CLKINVX16M)                        0.12       2.48 r
  U0_ALU/div_52/U26/Y (NAND2X4M)                          0.17       2.64 f
  U0_ALU/div_52/U25/Y (NAND2X12M)                         0.22       2.86 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.39       3.25 r
  U0_ALU/div_52/U28/Y (AND2X12M)                          0.22       3.48 r
  U0_ALU/div_52/U2/Y (MX2X2M)                             0.49       3.97 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)     0.72       4.69 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)     0.47       5.16 r
  U0_ALU/div_52/U43/Y (AND2X4M)                           0.27       5.42 r
  U0_ALU/div_52/U18/Y (BUFX20M)                           0.19       5.61 r
  U0_ALU/div_52/U31/Y (MX2X6M)                            0.33       5.95 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)     0.61       6.56 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)     0.51       7.06 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)     0.50       7.56 f
  U0_ALU/div_52/U30/Y (CLKAND2X3M)                        0.35       7.91 f
  U0_ALU/div_52/U29/Y (BUFX18M)                           0.23       8.15 f
  U0_ALU/div_52/U68/Y (MX2X2M)                            0.55       8.70 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)     0.72       9.42 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX4M)     0.48       9.90 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.25      10.15 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX8M)
                                                          0.22      10.37 r
  U0_ALU/div_52/U37/Y (AND2X12M)                          0.18      10.55 r
  U0_ALU/div_52/U22/Y (BUFX32M)                           0.17      10.72 r
  U0_ALU/div_52/U13/Y (MX2X6M)                            0.36      11.07 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX8M)
                                                          0.42      11.50 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.32      11.82 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX8M)
                                                          0.29      12.11 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX8M)
                                                          0.28      12.39 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX8M)
                                                          0.28      12.67 f
  U0_ALU/div_52/U3/Y (CLKAND2X16M)                        0.17      12.84 f
  U0_ALU/div_52/U5/Y (BUFX24M)                            0.18      13.02 f
  U0_ALU/div_52/quotient[2] (ALU_DW_div_uns_0)            0.00      13.02 f
  U0_ALU/U45/Y (AND2X1M)                                  0.35      13.37 f
  U0_ALU/U27/Y (NOR3X2M)                                  0.74      14.11 r
  U0_ALU/U26/Y (AOI31X2M)                                 0.46      14.57 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00      14.57 f
  data arrival time                                                 14.57

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -14.57
  --------------------------------------------------------------------------
  slack (MET)                                                        5.01


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RegFile/U8/Y (INVXLM)                                0.42       1.09 f
  U0_RegFile/U9/Y (INVX2M)                                0.66       1.75 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       1.75 r
  U0_ALU/A[1] (ALU)                                       0.00       1.75 r
  U0_ALU/U140/Y (INVX2M)                                  0.45       2.20 f
  U0_ALU/U94/Y (INVX4M)                                   0.67       2.87 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       2.87 r
  U0_ALU/mult_49/U40/Y (INVX4M)                           0.62       3.49 f
  U0_ALU/mult_49/U16/Y (NOR2X2M)                          0.87       4.36 r
  U0_ALU/mult_49/U54/Y (XOR2X1M)                          0.69       5.05 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.56       5.61 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.77       6.38 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.77       7.15 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.77       7.92 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.77       8.68 r
  U0_ALU/mult_49/S4_2/CO (ADDFX2M)                        0.93       9.62 r
  U0_ALU/mult_49/U38/Y (CLKXOR2X2M)                       0.68      10.30 f
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00      10.30 f
  U0_ALU/mult_49/FS_1/U5/Y (NOR2X2M)                      0.86      11.16 r
  U0_ALU/mult_49/FS_1/U32/Y (OA21X1M)                     0.74      11.89 r
  U0_ALU/mult_49/FS_1/U3/Y (AOI2BB1X2M)                   0.91      12.80 r
  U0_ALU/mult_49/FS_1/U30/Y (CLKXOR2X2M)                  0.60      13.40 r
  U0_ALU/mult_49/FS_1/SUM[10] (ALU_DW01_add_1)            0.00      13.40 r
  U0_ALU/mult_49/PRODUCT[12] (ALU_DW02_mult_0)            0.00      13.40 r
  U0_ALU/U49/Y (OAI2BB1X2M)                               0.33      13.73 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00      13.73 r
  data arrival time                                                 13.73

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -13.73
  --------------------------------------------------------------------------
  slack (MET)                                                        5.73


  Startpoint: U0_SYS_CTRL/state_crnt_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_crnt_reg[0]/CK (DFFRQX1M)             0.00       0.00 r
  U0_SYS_CTRL/state_crnt_reg[0]/Q (DFFRQX1M)              0.92       0.92 r
  U0_SYS_CTRL/U19/Y (INVXLM)                              0.53       1.45 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.91       2.37 r
  U0_SYS_CTRL/U134/Y (INVX2M)                             0.35       2.72 f
  U0_SYS_CTRL/U133/Y (INVX2M)                             0.84       3.56 r
  U0_SYS_CTRL/U132/Y (INVX4M)                             0.71       4.27 f
  U0_SYS_CTRL/U61/Y (BUFX2M)                              0.52       4.79 f
  U0_SYS_CTRL/U60/Y (INVX8M)                              0.92       5.71 r
  U0_SYS_CTRL/U40/Y (CLKXOR2X2M)                          0.48       6.18 r
  U0_SYS_CTRL/U39/Y (AND2X2M)                             0.88       7.06 r
  U0_SYS_CTRL/U124/Y (MX2X2M)                             0.57       7.63 r
  U0_SYS_CTRL/o_alu_fun[3] (SYS_CTRL)                     0.00       7.63 r
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       7.63 r
  U0_ALU/U117/Y (CLKBUFX6M)                               0.84       8.47 r
  U0_ALU/U33/Y (NOR2X2M)                                  0.46       8.93 f
  U0_ALU/U68/Y (INVX2M)                                   0.65       9.59 r
  U0_ALU/U9/Y (OR2X2M)                                    0.60      10.19 r
  U0_ALU/U55/Y (INVX4M)                                   0.60      10.79 f
  U0_ALU/U153/Y (AOI221X2M)                               0.87      11.66 r
  U0_ALU/U151/Y (OAI222X1M)                               0.79      12.45 f
  U0_ALU/U113/Y (AOI221X2M)                               0.95      13.40 r
  U0_ALU/U111/Y (AOI31X2M)                                0.44      13.84 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00      13.84 f
  data arrival time                                                 13.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -13.84
  --------------------------------------------------------------------------
  slack (MET)                                                        5.74


  Startpoint: U0_SYS_CTRL/state_crnt_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_crnt_reg[0]/CK (DFFRQX1M)             0.00       0.00 r
  U0_SYS_CTRL/state_crnt_reg[0]/Q (DFFRQX1M)              0.92       0.92 r
  U0_SYS_CTRL/U19/Y (INVXLM)                              0.53       1.45 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.91       2.37 r
  U0_SYS_CTRL/U134/Y (INVX2M)                             0.35       2.72 f
  U0_SYS_CTRL/U133/Y (INVX2M)                             0.84       3.56 r
  U0_SYS_CTRL/U132/Y (INVX4M)                             0.71       4.27 f
  U0_SYS_CTRL/U61/Y (BUFX2M)                              0.52       4.79 f
  U0_SYS_CTRL/U60/Y (INVX8M)                              0.92       5.71 r
  U0_SYS_CTRL/U40/Y (CLKXOR2X2M)                          0.48       6.18 r
  U0_SYS_CTRL/U39/Y (AND2X2M)                             0.88       7.06 r
  U0_SYS_CTRL/U10/Y (CLKMX2X4M)                           1.14       8.20 f
  U0_SYS_CTRL/o_alu_fun[2] (SYS_CTRL)                     0.00       8.20 f
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       8.20 f
  U0_ALU/U34/Y (NOR2X4M)                                  1.13       9.33 r
  U0_ALU/U123/Y (NAND3X2M)                                0.79      10.12 f
  U0_ALU/U70/Y (OAI2BB1X2M)                               0.46      10.58 r
  U0_ALU/U69/Y (CLKBUFX6M)                                0.80      11.38 r
  U0_ALU/U121/Y (AOI221X2M)                               0.45      11.83 f
  U0_ALU/U120/Y (OAI222X1M)                               0.88      12.71 r
  U0_ALU/U62/Y (AOI221X2M)                                0.36      13.07 f
  U0_ALU/U60/Y (AOI31X2M)                                 0.59      13.65 r
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00      13.65 r
  data arrival time                                                 13.65

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                -13.65
  --------------------------------------------------------------------------
  slack (MET)                                                        5.78


  Startpoint: U0_SYS_CTRL/state_crnt_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_crnt_reg[0]/CK (DFFRQX1M)             0.00       0.00 r
  U0_SYS_CTRL/state_crnt_reg[0]/Q (DFFRQX1M)              0.92       0.92 r
  U0_SYS_CTRL/U19/Y (INVXLM)                              0.53       1.45 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.91       2.37 r
  U0_SYS_CTRL/U134/Y (INVX2M)                             0.35       2.72 f
  U0_SYS_CTRL/U133/Y (INVX2M)                             0.84       3.56 r
  U0_SYS_CTRL/U132/Y (INVX4M)                             0.71       4.27 f
  U0_SYS_CTRL/U61/Y (BUFX2M)                              0.52       4.79 f
  U0_SYS_CTRL/U60/Y (INVX8M)                              0.92       5.71 r
  U0_SYS_CTRL/U40/Y (CLKXOR2X2M)                          0.48       6.18 r
  U0_SYS_CTRL/U39/Y (AND2X2M)                             0.88       7.06 r
  U0_SYS_CTRL/U10/Y (CLKMX2X4M)                           1.14       8.20 f
  U0_SYS_CTRL/o_alu_fun[2] (SYS_CTRL)                     0.00       8.20 f
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       8.20 f
  U0_ALU/U34/Y (NOR2X4M)                                  1.13       9.33 r
  U0_ALU/U123/Y (NAND3X2M)                                0.79      10.12 f
  U0_ALU/U70/Y (OAI2BB1X2M)                               0.46      10.58 r
  U0_ALU/U69/Y (CLKBUFX6M)                                0.80      11.38 r
  U0_ALU/U159/Y (AOI221X2M)                               0.45      11.83 f
  U0_ALU/U158/Y (OAI222X1M)                               0.88      12.71 r
  U0_ALU/U109/Y (AOI221X2M)                               0.35      13.06 f
  U0_ALU/U107/Y (AOI31X2M)                                0.59      13.65 r
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00      13.65 r
  data arrival time                                                 13.65

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                -13.65
  --------------------------------------------------------------------------
  slack (MET)                                                        5.78


  Startpoint: U0_SYS_CTRL/state_crnt_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_crnt_reg[0]/CK (DFFRQX1M)             0.00       0.00 r
  U0_SYS_CTRL/state_crnt_reg[0]/Q (DFFRQX1M)              0.92       0.92 r
  U0_SYS_CTRL/U19/Y (INVXLM)                              0.53       1.45 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.91       2.37 r
  U0_SYS_CTRL/U134/Y (INVX2M)                             0.35       2.72 f
  U0_SYS_CTRL/U133/Y (INVX2M)                             0.84       3.56 r
  U0_SYS_CTRL/U132/Y (INVX4M)                             0.71       4.27 f
  U0_SYS_CTRL/U61/Y (BUFX2M)                              0.52       4.79 f
  U0_SYS_CTRL/U60/Y (INVX8M)                              0.92       5.71 r
  U0_SYS_CTRL/U40/Y (CLKXOR2X2M)                          0.48       6.18 r
  U0_SYS_CTRL/U39/Y (AND2X2M)                             0.88       7.06 r
  U0_SYS_CTRL/U10/Y (CLKMX2X4M)                           1.14       8.20 f
  U0_SYS_CTRL/o_alu_fun[2] (SYS_CTRL)                     0.00       8.20 f
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       8.20 f
  U0_ALU/U34/Y (NOR2X4M)                                  1.13       9.33 r
  U0_ALU/U123/Y (NAND3X2M)                                0.79      10.12 f
  U0_ALU/U70/Y (OAI2BB1X2M)                               0.46      10.58 r
  U0_ALU/U69/Y (CLKBUFX6M)                                0.80      11.38 r
  U0_ALU/U156/Y (AOI221X2M)                               0.45      11.83 f
  U0_ALU/U155/Y (OAI222X1M)                               0.87      12.70 r
  U0_ALU/U104/Y (AOI221X2M)                               0.35      13.05 f
  U0_ALU/U102/Y (AOI31X2M)                                0.59      13.64 r
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00      13.64 r
  data arrival time                                                 13.64

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                -13.64
  --------------------------------------------------------------------------
  slack (MET)                                                        5.79


  Startpoint: U0_SYS_CTRL/state_crnt_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_crnt_reg[0]/CK (DFFRQX1M)             0.00       0.00 r
  U0_SYS_CTRL/state_crnt_reg[0]/Q (DFFRQX1M)              0.92       0.92 r
  U0_SYS_CTRL/U19/Y (INVXLM)                              0.53       1.45 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.91       2.37 r
  U0_SYS_CTRL/U134/Y (INVX2M)                             0.35       2.72 f
  U0_SYS_CTRL/U133/Y (INVX2M)                             0.84       3.56 r
  U0_SYS_CTRL/U132/Y (INVX4M)                             0.71       4.27 f
  U0_SYS_CTRL/U61/Y (BUFX2M)                              0.52       4.79 f
  U0_SYS_CTRL/U60/Y (INVX8M)                              0.92       5.71 r
  U0_SYS_CTRL/U40/Y (CLKXOR2X2M)                          0.48       6.18 r
  U0_SYS_CTRL/U39/Y (AND2X2M)                             0.88       7.06 r
  U0_SYS_CTRL/U10/Y (CLKMX2X4M)                           1.14       8.20 f
  U0_SYS_CTRL/o_alu_fun[2] (SYS_CTRL)                     0.00       8.20 f
  U0_ALU/ALU_FUN[2] (ALU)                                 0.00       8.20 f
  U0_ALU/U34/Y (NOR2X4M)                                  1.13       9.33 r
  U0_ALU/U123/Y (NAND3X2M)                                0.79      10.12 f
  U0_ALU/U70/Y (OAI2BB1X2M)                               0.46      10.58 r
  U0_ALU/U69/Y (CLKBUFX6M)                                0.80      11.38 r
  U0_ALU/U165/Y (AOI221X2M)                               0.45      11.83 f
  U0_ALU/U164/Y (OAI222X1M)                               0.87      12.70 r
  U0_ALU/U99/Y (AOI221X2M)                                0.35      13.05 f
  U0_ALU/U97/Y (AOI31X2M)                                 0.59      13.64 r
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00      13.64 r
  data arrival time                                                 13.64

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                -13.64
  --------------------------------------------------------------------------
  slack (MET)                                                        5.79


  Startpoint: U0_SYS_CTRL/state_crnt_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_crnt_reg[0]/CK (DFFRQX1M)             0.00       0.00 r
  U0_SYS_CTRL/state_crnt_reg[0]/Q (DFFRQX1M)              0.92       0.92 r
  U0_SYS_CTRL/U19/Y (INVXLM)                              0.53       1.45 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.91       2.37 r
  U0_SYS_CTRL/U134/Y (INVX2M)                             0.35       2.72 f
  U0_SYS_CTRL/U133/Y (INVX2M)                             0.84       3.56 r
  U0_SYS_CTRL/U132/Y (INVX4M)                             0.71       4.27 f
  U0_SYS_CTRL/U61/Y (BUFX2M)                              0.52       4.79 f
  U0_SYS_CTRL/U60/Y (INVX8M)                              0.92       5.71 r
  U0_SYS_CTRL/U40/Y (CLKXOR2X2M)                          0.48       6.18 r
  U0_SYS_CTRL/U39/Y (AND2X2M)                             0.88       7.06 r
  U0_SYS_CTRL/U124/Y (MX2X2M)                             0.53       7.59 f
  U0_SYS_CTRL/o_alu_fun[3] (SYS_CTRL)                     0.00       7.59 f
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       7.59 f
  U0_ALU/U117/Y (CLKBUFX6M)                               0.77       8.36 f
  U0_ALU/U33/Y (NOR2X2M)                                  1.01       9.37 r
  U0_ALU/U68/Y (INVX2M)                                   0.63      10.00 f
  U0_ALU/U9/Y (OR2X2M)                                    0.50      10.50 f
  U0_ALU/U55/Y (INVX4M)                                   0.90      11.41 r
  U0_ALU/U131/Y (AOI211X2M)                               0.36      11.77 f
  U0_ALU/U130/Y (INVX2M)                                  0.50      12.27 r
  U0_ALU/U66/Y (NAND2X4M)                                 0.67      12.94 f
  U0_ALU/U51/Y (OAI2BB1X2M)                               0.46      13.41 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00      13.41 r
  data arrival time                                                 13.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -13.41
  --------------------------------------------------------------------------
  slack (MET)                                                        6.06


  Startpoint: U0_SYS_CTRL/state_crnt_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_crnt_reg[0]/CK (DFFRQX1M)             0.00       0.00 r
  U0_SYS_CTRL/state_crnt_reg[0]/Q (DFFRQX1M)              0.92       0.92 r
  U0_SYS_CTRL/U19/Y (INVXLM)                              0.53       1.45 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.91       2.37 r
  U0_SYS_CTRL/U134/Y (INVX2M)                             0.35       2.72 f
  U0_SYS_CTRL/U133/Y (INVX2M)                             0.84       3.56 r
  U0_SYS_CTRL/U132/Y (INVX4M)                             0.71       4.27 f
  U0_SYS_CTRL/U61/Y (BUFX2M)                              0.52       4.79 f
  U0_SYS_CTRL/U60/Y (INVX8M)                              0.92       5.71 r
  U0_SYS_CTRL/U40/Y (CLKXOR2X2M)                          0.48       6.18 r
  U0_SYS_CTRL/U39/Y (AND2X2M)                             0.88       7.06 r
  U0_SYS_CTRL/U124/Y (MX2X2M)                             0.53       7.59 f
  U0_SYS_CTRL/o_alu_fun[3] (SYS_CTRL)                     0.00       7.59 f
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       7.59 f
  U0_ALU/U117/Y (CLKBUFX6M)                               0.77       8.36 f
  U0_ALU/U33/Y (NOR2X2M)                                  1.01       9.37 r
  U0_ALU/U68/Y (INVX2M)                                   0.63      10.00 f
  U0_ALU/U9/Y (OR2X2M)                                    0.50      10.50 f
  U0_ALU/U55/Y (INVX4M)                                   0.90      11.41 r
  U0_ALU/U131/Y (AOI211X2M)                               0.36      11.77 f
  U0_ALU/U130/Y (INVX2M)                                  0.50      12.27 r
  U0_ALU/U66/Y (NAND2X4M)                                 0.67      12.94 f
  U0_ALU/U50/Y (OAI2BB1X2M)                               0.46      13.41 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00      13.41 r
  data arrival time                                                 13.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -13.41
  --------------------------------------------------------------------------
  slack (MET)                                                        6.06


  Startpoint: U0_SYS_CTRL/state_crnt_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_crnt_reg[0]/CK (DFFRQX1M)             0.00       0.00 r
  U0_SYS_CTRL/state_crnt_reg[0]/Q (DFFRQX1M)              0.92       0.92 r
  U0_SYS_CTRL/U19/Y (INVXLM)                              0.53       1.45 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.91       2.37 r
  U0_SYS_CTRL/U134/Y (INVX2M)                             0.35       2.72 f
  U0_SYS_CTRL/U133/Y (INVX2M)                             0.84       3.56 r
  U0_SYS_CTRL/U132/Y (INVX4M)                             0.71       4.27 f
  U0_SYS_CTRL/U61/Y (BUFX2M)                              0.52       4.79 f
  U0_SYS_CTRL/U60/Y (INVX8M)                              0.92       5.71 r
  U0_SYS_CTRL/U40/Y (CLKXOR2X2M)                          0.48       6.18 r
  U0_SYS_CTRL/U39/Y (AND2X2M)                             0.88       7.06 r
  U0_SYS_CTRL/U124/Y (MX2X2M)                             0.53       7.59 f
  U0_SYS_CTRL/o_alu_fun[3] (SYS_CTRL)                     0.00       7.59 f
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       7.59 f
  U0_ALU/U117/Y (CLKBUFX6M)                               0.77       8.36 f
  U0_ALU/U33/Y (NOR2X2M)                                  1.01       9.37 r
  U0_ALU/U68/Y (INVX2M)                                   0.63      10.00 f
  U0_ALU/U9/Y (OR2X2M)                                    0.50      10.50 f
  U0_ALU/U55/Y (INVX4M)                                   0.90      11.41 r
  U0_ALU/U131/Y (AOI211X2M)                               0.36      11.77 f
  U0_ALU/U130/Y (INVX2M)                                  0.50      12.27 r
  U0_ALU/U66/Y (NAND2X4M)                                 0.67      12.94 f
  U0_ALU/U52/Y (OAI2BB1X2M)                               0.46      13.41 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00      13.41 r
  data arrival time                                                 13.41

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.34      19.46
  data required time                                                19.46
  --------------------------------------------------------------------------
  data required time                                                19.46
  data arrival time                                                -13.41
  --------------------------------------------------------------------------
  slack (MET)                                                        6.06


  Startpoint: U0_SYS_CTRL/state_crnt_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_crnt_reg[0]/CK (DFFRQX1M)             0.00       0.00 r
  U0_SYS_CTRL/state_crnt_reg[0]/Q (DFFRQX1M)              0.92       0.92 r
  U0_SYS_CTRL/U19/Y (INVXLM)                              0.53       1.45 f
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.91       2.37 r
  U0_SYS_CTRL/U134/Y (INVX2M)                             0.35       2.72 f
  U0_SYS_CTRL/U133/Y (INVX2M)                             0.84       3.56 r
  U0_SYS_CTRL/U132/Y (INVX4M)                             0.71       4.27 f
  U0_SYS_CTRL/U61/Y (BUFX2M)                              0.52       4.79 f
  U0_SYS_CTRL/U60/Y (INVX8M)                              0.92       5.71 r
  U0_SYS_CTRL/U40/Y (CLKXOR2X2M)                          0.48       6.18 r
  U0_SYS_CTRL/U39/Y (AND2X2M)                             0.88       7.06 r
  U0_SYS_CTRL/U124/Y (MX2X2M)                             0.53       7.59 f
  U0_SYS_CTRL/o_alu_fun[3] (SYS_CTRL)                     0.00       7.59 f
  U0_ALU/ALU_FUN[3] (ALU)                                 0.00       7.59 f
  U0_ALU/U117/Y (CLKBUFX6M)                               0.77       8.36 f
  U0_ALU/U33/Y (NOR2X2M)                                  1.01       9.37 r
  U0_ALU/U68/Y (INVX2M)                                   0.63      10.00 f
  U0_ALU/U9/Y (OR2X2M)                                    0.50      10.50 f
  U0_ALU/U55/Y (INVX4M)                                   0.90      11.41 r
  U0_ALU/U131/Y (AOI211X2M)                               0.36      11.77 f
  U0_ALU/U130/Y (INVX2M)                                  0.50      12.27 r
  U0_ALU/U125/Y (AOI21X2M)                                0.26      12.53 f
  U0_ALU/U124/Y (AOI21X2M)                                0.51      13.04 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00      13.04 r
  data arrival time                                                 13.04

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                -13.04
  --------------------------------------------------------------------------
  slack (MET)                                                        6.39


  Startpoint: U0_SYS_CTRL/state_crnt_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/state_crnt_reg[0]/CK (DFFRQX1M)             0.00       0.00 r
  U0_SYS_CTRL/state_crnt_reg[0]/Q (DFFRQX1M)              0.85       0.85 f
  U0_SYS_CTRL/U19/Y (INVXLM)                              0.62       1.47 r
  U0_SYS_CTRL/U20/Y (INVX2M)                              0.62       2.09 f
  U0_SYS_CTRL/U134/Y (INVX2M)                             0.38       2.47 r
  U0_SYS_CTRL/U133/Y (INVX2M)                             0.49       2.96 f
  U0_SYS_CTRL/U132/Y (INVX4M)                             0.90       3.86 r
  U0_SYS_CTRL/U288/Y (NAND3X2M)                           1.02       4.88 f
  U0_SYS_CTRL/U8/Y (OAI22X4M)                             1.01       5.89 r
  U0_SYS_CTRL/o_alu_en (SYS_CTRL)                         0.00       5.89 r
  U0_ALU/EN (ALU)                                         0.00       5.89 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX4M)                       0.00       5.89 r
  data arrival time                                                  5.89

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX4M)                      0.00      19.80 r
  library setup time                                     -0.44      19.36
  data required time                                                19.36
  --------------------------------------------------------------------------
  data required time                                                19.36
  data arrival time                                                 -5.89
  --------------------------------------------------------------------------
  slack (MET)                                                       13.47


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.33 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.65      54.98 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.90      55.88 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.91      56.80 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.80 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.80 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.01      57.81 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      58.30 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.86      59.15 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U26/Y (NAND3X1M)
                                                          1.08      60.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U38/Y (OAI32X2M)
                                                          1.10      61.33 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX1M)
                                                          0.00      61.33 r
  data arrival time                                                 61.33

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.46     270.64
  data required time                                               270.64
  --------------------------------------------------------------------------
  data required time                                               270.64
  data arrival time                                                -61.33
  --------------------------------------------------------------------------
  slack (MET)                                                      209.31


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.33 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.65      54.98 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.90      55.88 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.91      56.80 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.80 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.80 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.01      57.81 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          0.49      58.30 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.86      59.15 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U26/Y (NAND3X1M)
                                                          1.08      60.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U40/Y (OAI22X1M)
                                                          0.98      61.21 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX1M)
                                                          0.00      61.21 r
  data arrival time                                                 61.21

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.45     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                -61.21
  --------------------------------------------------------------------------
  slack (MET)                                                      209.44


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.49      55.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.85      56.31 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15      57.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15      58.61 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74      59.35 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U37/Y (OAI32X2M)
                                                          0.57      59.92 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX4M)
                                                          0.00      59.92 r
  data arrival time                                                 59.92

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.44     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                -59.92
  --------------------------------------------------------------------------
  slack (MET)                                                      210.73


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.49      55.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.85      56.31 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15      57.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15      58.61 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74      59.35 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U33/Y (NOR2BX2M)
                                                          0.55      59.90 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRQX1M)
                                                          0.00      59.90 r
  data arrival time                                                 59.90

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -59.90
  --------------------------------------------------------------------------
  slack (MET)                                                      210.81


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.49      55.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.85      56.31 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15      57.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15      58.61 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74      59.35 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U34/Y (NOR2BX2M)
                                                          0.55      59.90 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRQX1M)
                                                          0.00      59.90 r
  data arrival time                                                 59.90

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -59.90
  --------------------------------------------------------------------------
  slack (MET)                                                      210.81


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.49      55.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.85      56.31 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15      57.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15      58.61 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74      59.35 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U35/Y (NOR2BX2M)
                                                          0.55      59.90 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/D (DFFRQX1M)
                                                          0.00      59.90 r
  data arrival time                                                 59.90

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -59.90
  --------------------------------------------------------------------------
  slack (MET)                                                      210.81


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.49      55.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.85      56.31 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15      57.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15      58.61 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74      59.35 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U36/Y (NOR2BX2M)
                                                          0.55      59.90 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/D (DFFRQX1M)
                                                          0.00      59.90 r
  data arrival time                                                 59.90

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                -59.90
  --------------------------------------------------------------------------
  slack (MET)                                                      210.81


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.49      55.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.85      56.31 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15      57.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15      58.61 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74      59.35 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U47/Y (NOR2X2M)
                                                          0.54      59.89 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX1M)
                                                          0.00      59.89 r
  data arrival time                                                 59.89

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                -59.89
  --------------------------------------------------------------------------
  slack (MET)                                                      210.82


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.49      55.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.85      56.31 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15      57.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15      58.61 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74      59.35 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U45/Y (NOR2X2M)
                                                          0.54      59.89 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/D (DFFRQX1M)
                                                          0.00      59.89 r
  data arrival time                                                 59.89

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                -59.89
  --------------------------------------------------------------------------
  slack (MET)                                                      210.82


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.49      55.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         0.85      56.31 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      56.31 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15      57.46 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15      58.61 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U43/Y (NOR2X2M)
                                                          0.37      58.98 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U41/Y (OAI32X2M)
                                                          0.52      59.49 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX4M)
                                                          0.00      59.49 r
  data arrival time                                                 59.49

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.37     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                -59.49
  --------------------------------------------------------------------------
  slack (MET)                                                      211.24


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.49      55.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y (NAND2X4M)          0.61      56.07 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.07 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      56.07 r
  U0_UART/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          1.01      57.08 f
  U0_UART/U0_UART_RX/U0_data_sampling/U41/Y (MXI2X1M)     0.84      57.92 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRQX2M)
                                                          0.00      57.92 r
  data arrival time                                                 57.92

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.41     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -57.92
  --------------------------------------------------------------------------
  slack (MET)                                                      212.76


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.49      55.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y (NAND2X4M)          0.61      56.07 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.07 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      56.07 r
  U0_UART/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          1.01      57.08 f
  U0_UART/U0_UART_RX/U0_data_sampling/U48/Y (MXI2X1M)     0.84      57.92 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRQX2M)
                                                          0.00      57.92 r
  data arrival time                                                 57.92

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.41     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -57.92
  --------------------------------------------------------------------------
  slack (MET)                                                      212.76


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.49      55.46 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y (NAND2X4M)          0.61      56.07 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.07 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      56.07 r
  U0_UART/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          1.01      57.08 f
  U0_UART/U0_UART_RX/U0_data_sampling/U33/Y (MXI2X1M)     0.84      57.92 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (DFFRQX2M)
                                                          0.00      57.92 r
  data arrival time                                                 57.92

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.41     270.68
  data required time                                               270.68
  --------------------------------------------------------------------------
  data required time                                               270.68
  data arrival time                                                -57.92
  --------------------------------------------------------------------------
  slack (MET)                                                      212.76


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.33 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.65      54.98 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.90      55.88 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U10/Y (NOR2X2M)          0.46      56.35 f
  U0_UART/U0_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.35 f
  U0_UART/U0_UART_RX/U0_strt_chk/Enable (strt_chk)        0.00      56.35 f
  U0_UART/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2XLM)          0.76      57.11 r
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00      57.11 r
  data arrival time                                                 57.11

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.37     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                -57.11
  --------------------------------------------------------------------------
  slack (MET)                                                      213.62


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  UART_RX_IN (in)                                         0.07      54.33 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.33 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.33 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.65      54.98 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U11/Y (OAI21X4M)         0.90      55.88 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U8/Y (NAND2X4M)          0.61      56.50 f
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      56.50 f
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      56.50 f
  U0_UART/U0_UART_RX/U0_data_sampling/U55/Y (AOI21BX1M)
                                                          0.50      57.00 f
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00      57.00 f
  data arrival time                                                 57.00

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.18     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                -57.00
  --------------------------------------------------------------------------
  slack (MET)                                                      213.92


  Startpoint: UART_RX_IN (input port clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  UART_RX_IN (in)                                         0.05      54.31 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.31 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.31 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U75/Y (CLKINVX1M)        0.67      54.97 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U64/Y (MXI2X1M)          0.53      55.50 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U52/Y (OAI211X1M)        0.79      56.29 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (DFFRQX1M)
                                                          0.00      56.29 r
  data arrival time                                                 56.29

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                -56.29
  --------------------------------------------------------------------------
  slack (MET)                                                      214.38


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.86       0.86 f
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.64       1.50 r
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.50       2.00 f
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.56       2.56 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.52       3.08 r
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.79       3.87 r
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.75       4.62 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.67       5.29 r
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.50       5.79 f
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.52       6.32 r
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.89 r
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.57       7.45 r
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.45 r
  U6/Y (BUFX2M)                                           0.88       8.33 r
  U0_RegFile/Address[1] (RegFile)                         0.00       8.33 r
  U0_RegFile/U28/Y (INVX2M)                               0.66       8.99 f
  U0_RegFile/U115/Y (INVX2M)                              0.90       9.89 r
  U0_RegFile/U47/Y (BUFX2M)                               0.89      10.78 r
  U0_RegFile/U42/Y (CLKBUFX8M)                            1.06      11.85 r
  U0_RegFile/U284/Y (MX4XLM)                              0.63      12.48 f
  U0_RegFile/U283/Y (MX4XLM)                              0.84      13.31 f
  U0_RegFile/U282/Y (AO22X1M)                             0.67      13.98 f
  U0_RegFile/RdData_reg[3]/D (DFFRQX1M)                   0.00      13.98 f
  data arrival time                                                 13.98

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[3]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -13.98
  --------------------------------------------------------------------------
  slack (MET)                                                        5.65


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.86       0.86 f
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.64       1.50 r
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.50       2.00 f
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.56       2.56 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.52       3.08 r
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.79       3.87 r
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.75       4.62 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.67       5.29 r
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.50       5.79 f
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.52       6.32 r
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.89 r
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.57       7.45 r
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.45 r
  U6/Y (BUFX2M)                                           0.88       8.33 r
  U0_RegFile/Address[1] (RegFile)                         0.00       8.33 r
  U0_RegFile/U28/Y (INVX2M)                               0.66       8.99 f
  U0_RegFile/U115/Y (INVX2M)                              0.90       9.89 r
  U0_RegFile/U47/Y (BUFX2M)                               0.89      10.78 r
  U0_RegFile/U42/Y (CLKBUFX8M)                            1.06      11.85 r
  U0_RegFile/U36/Y (MX4XLM)                               0.63      12.48 f
  U0_RegFile/U280/Y (MX4XLM)                              0.84      13.31 f
  U0_RegFile/U279/Y (AO22X1M)                             0.67      13.98 f
  U0_RegFile/RdData_reg[2]/D (DFFRQX1M)                   0.00      13.98 f
  data arrival time                                                 13.98

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[2]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -13.98
  --------------------------------------------------------------------------
  slack (MET)                                                        5.65


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.86       0.86 f
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.64       1.50 r
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.50       2.00 f
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.56       2.56 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.52       3.08 r
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.79       3.87 r
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.75       4.62 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.67       5.29 r
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.50       5.79 f
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.52       6.32 r
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.89 r
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.57       7.45 r
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.45 r
  U6/Y (BUFX2M)                                           0.88       8.33 r
  U0_RegFile/Address[1] (RegFile)                         0.00       8.33 r
  U0_RegFile/U28/Y (INVX2M)                               0.66       8.99 f
  U0_RegFile/U115/Y (INVX2M)                              0.90       9.89 r
  U0_RegFile/U47/Y (BUFX2M)                               0.89      10.78 r
  U0_RegFile/U42/Y (CLKBUFX8M)                            1.06      11.85 r
  U0_RegFile/U35/Y (MX4XLM)                               0.63      12.48 f
  U0_RegFile/U277/Y (MX4XLM)                              0.83      13.31 f
  U0_RegFile/U276/Y (AO22X1M)                             0.67      13.98 f
  U0_RegFile/RdData_reg[1]/D (DFFRQX1M)                   0.00      13.98 f
  data arrival time                                                 13.98

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[1]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -13.98
  --------------------------------------------------------------------------
  slack (MET)                                                        5.65


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.86       0.86 f
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.64       1.50 r
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.50       2.00 f
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.56       2.56 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.52       3.08 r
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.79       3.87 r
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.75       4.62 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.67       5.29 r
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.50       5.79 f
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.52       6.32 r
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.89 r
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.57       7.45 r
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.45 r
  U6/Y (BUFX2M)                                           0.88       8.33 r
  U0_RegFile/Address[1] (RegFile)                         0.00       8.33 r
  U0_RegFile/U28/Y (INVX2M)                               0.66       8.99 f
  U0_RegFile/U115/Y (INVX2M)                              0.90       9.89 r
  U0_RegFile/U47/Y (BUFX2M)                               0.89      10.78 r
  U0_RegFile/U44/Y (BUFX4M)                               0.96      11.74 r
  U0_RegFile/U34/Y (MX4XLM)                               0.63      12.37 f
  U0_RegFile/U274/Y (MX4XLM)                              0.83      13.20 f
  U0_RegFile/U273/Y (AO22X1M)                             0.67      13.87 f
  U0_RegFile/RdData_reg[0]/D (DFFRQX1M)                   0.00      13.87 f
  data arrival time                                                 13.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[0]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -13.87
  --------------------------------------------------------------------------
  slack (MET)                                                        5.76


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.86       0.86 f
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.64       1.50 r
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.50       2.00 f
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.56       2.56 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.52       3.08 r
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.79       3.87 r
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.75       4.62 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.67       5.29 r
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.50       5.79 f
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.52       6.32 r
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.89 r
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.57       7.45 r
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.45 r
  U6/Y (BUFX2M)                                           0.88       8.33 r
  U0_RegFile/Address[1] (RegFile)                         0.00       8.33 r
  U0_RegFile/U28/Y (INVX2M)                               0.66       8.99 f
  U0_RegFile/U115/Y (INVX2M)                              0.90       9.89 r
  U0_RegFile/U47/Y (BUFX2M)                               0.89      10.78 r
  U0_RegFile/U42/Y (CLKBUFX8M)                            1.06      11.85 r
  U0_RegFile/U268/Y (MX4X1M)                              0.52      12.36 f
  U0_RegFile/U296/Y (MX4XLM)                              0.83      13.20 f
  U0_RegFile/U295/Y (AO22X1M)                             0.67      13.87 f
  U0_RegFile/RdData_reg[7]/D (DFFRQX1M)                   0.00      13.87 f
  data arrival time                                                 13.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[7]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -13.87
  --------------------------------------------------------------------------
  slack (MET)                                                        5.77


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.86       0.86 f
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.64       1.50 r
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.50       2.00 f
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.56       2.56 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.52       3.08 r
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.79       3.87 r
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.75       4.62 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.67       5.29 r
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.50       5.79 f
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.52       6.32 r
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.89 r
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.57       7.45 r
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.45 r
  U6/Y (BUFX2M)                                           0.88       8.33 r
  U0_RegFile/Address[1] (RegFile)                         0.00       8.33 r
  U0_RegFile/U28/Y (INVX2M)                               0.66       8.99 f
  U0_RegFile/U115/Y (INVX2M)                              0.90       9.89 r
  U0_RegFile/U47/Y (BUFX2M)                               0.89      10.78 r
  U0_RegFile/U42/Y (CLKBUFX8M)                            1.06      11.85 r
  U0_RegFile/U265/Y (MX4X1M)                              0.52      12.36 f
  U0_RegFile/U287/Y (MX4XLM)                              0.83      13.20 f
  U0_RegFile/U286/Y (AO22X1M)                             0.67      13.87 f
  U0_RegFile/RdData_reg[4]/D (DFFRQX1M)                   0.00      13.87 f
  data arrival time                                                 13.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[4]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -13.87
  --------------------------------------------------------------------------
  slack (MET)                                                        5.77


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.86       0.86 f
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.64       1.50 r
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.50       2.00 f
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.56       2.56 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.52       3.08 r
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.79       3.87 r
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.75       4.62 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.67       5.29 r
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.50       5.79 f
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.52       6.32 r
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.89 r
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.57       7.45 r
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.45 r
  U6/Y (BUFX2M)                                           0.88       8.33 r
  U0_RegFile/Address[1] (RegFile)                         0.00       8.33 r
  U0_RegFile/U28/Y (INVX2M)                               0.66       8.99 f
  U0_RegFile/U115/Y (INVX2M)                              0.90       9.89 r
  U0_RegFile/U47/Y (BUFX2M)                               0.89      10.78 r
  U0_RegFile/U42/Y (CLKBUFX8M)                            1.06      11.85 r
  U0_RegFile/U260/Y (MX4X1M)                              0.52      12.36 f
  U0_RegFile/U290/Y (MX4XLM)                              0.82      13.18 f
  U0_RegFile/U289/Y (AO22X1M)                             0.67      13.85 f
  U0_RegFile/RdData_reg[5]/D (DFFRQX1M)                   0.00      13.85 f
  data arrival time                                                 13.85

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[5]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -13.85
  --------------------------------------------------------------------------
  slack (MET)                                                        5.78


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.86       0.86 f
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.64       1.50 r
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.50       2.00 f
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.56       2.56 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.52       3.08 r
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.79       3.87 r
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.75       4.62 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.67       5.29 r
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.50       5.79 f
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.52       6.32 r
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.89 r
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.57       7.45 r
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.45 r
  U6/Y (BUFX2M)                                           0.88       8.33 r
  U0_RegFile/Address[1] (RegFile)                         0.00       8.33 r
  U0_RegFile/U28/Y (INVX2M)                               0.66       8.99 f
  U0_RegFile/U115/Y (INVX2M)                              0.90       9.89 r
  U0_RegFile/U47/Y (BUFX2M)                               0.89      10.78 r
  U0_RegFile/U44/Y (BUFX4M)                               0.96      11.74 r
  U0_RegFile/U267/Y (MX4X1M)                              0.52      12.26 f
  U0_RegFile/U293/Y (MX4XLM)                              0.83      13.09 f
  U0_RegFile/U292/Y (AO22X1M)                             0.67      13.76 f
  U0_RegFile/RdData_reg[6]/D (DFFRQX1M)                   0.00      13.76 f
  data arrival time                                                 13.76

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/RdData_reg[6]/CK (DFFRQX1M)                  0.00      19.80 r
  library setup time                                     -0.17      19.63
  data required time                                                19.63
  --------------------------------------------------------------------------
  data required time                                                19.63
  data arrival time                                                -13.76
  --------------------------------------------------------------------------
  slack (MET)                                                        5.87


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.95       0.95 r
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.49       1.43 f
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.52       1.95 r
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.81       2.76 r
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.48       3.24 f
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.54       3.78 f
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.72       4.50 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.74       5.24 f
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.80       6.04 r
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.30       6.34 f
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.91 f
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.52       7.43 f
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.43 f
  U6/Y (BUFX2M)                                           0.59       8.01 f
  U0_RegFile/Address[1] (RegFile)                         0.00       8.01 f
  U0_RegFile/U28/Y (INVX2M)                               0.75       8.76 r
  U0_RegFile/U115/Y (INVX2M)                              0.66       9.42 f
  U0_RegFile/U29/Y (NOR2X4M)                              0.95      10.37 r
  U0_RegFile/U110/Y (NAND2X2M)                            0.65      11.02 f
  U0_RegFile/U69/Y (BUFX4M)                               0.65      11.67 f
  U0_RegFile/U137/Y (OAI2BB2X1M)                          0.76      12.43 r
  U0_RegFile/regArr_reg[0][0]/D (DFFRQX1M)                0.00      12.43 r
  data arrival time                                                 12.43

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[0][0]/CK (DFFRQX1M)               0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -12.43
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.95       0.95 r
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.49       1.43 f
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.52       1.95 r
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.81       2.76 r
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.48       3.24 f
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.54       3.78 f
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.72       4.50 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.74       5.24 f
  U0_SYS_CTRL/U67/Y (INVX4M)                              0.80       6.04 r
  U0_SYS_CTRL/U86/Y (OAI2BB2X1M)                          0.51       6.55 f
  U0_SYS_CTRL/U156/Y (MX3X1M)                             0.65       7.20 f
  U0_SYS_CTRL/U155/Y (MX2X2M)                             0.52       7.72 f
  U0_SYS_CTRL/o_address[0] (SYS_CTRL)                     0.00       7.72 f
  U5/Y (BUFX2M)                                           0.39       8.11 f
  U0_RegFile/Address[0] (RegFile)                         0.00       8.11 f
  U0_RegFile/U27/Y (INVX2M)                               0.65       8.76 r
  U0_RegFile/U114/Y (INVX2M)                              0.67       9.43 f
  U0_RegFile/U94/Y (NOR2BX4M)                             0.95      10.38 r
  U0_RegFile/U102/Y (NAND2X2M)                            0.66      11.04 f
  U0_RegFile/U64/Y (BUFX4M)                               0.65      11.69 f
  U0_RegFile/U135/Y (OAI2BB2X1M)                          0.74      12.43 r
  U0_RegFile/regArr_reg[14][0]/D (DFFRQX1M)               0.00      12.43 r
  data arrival time                                                 12.43

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[14][0]/CK (DFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -12.43
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.95       0.95 r
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.49       1.43 f
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.52       1.95 r
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.81       2.76 r
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.48       3.24 f
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.54       3.78 f
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.72       4.50 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.74       5.24 f
  U0_SYS_CTRL/U67/Y (INVX4M)                              0.80       6.04 r
  U0_SYS_CTRL/U86/Y (OAI2BB2X1M)                          0.51       6.55 f
  U0_SYS_CTRL/U156/Y (MX3X1M)                             0.65       7.20 f
  U0_SYS_CTRL/U155/Y (MX2X2M)                             0.52       7.72 f
  U0_SYS_CTRL/o_address[0] (SYS_CTRL)                     0.00       7.72 f
  U5/Y (BUFX2M)                                           0.39       8.11 f
  U0_RegFile/Address[0] (RegFile)                         0.00       8.11 f
  U0_RegFile/U27/Y (INVX2M)                               0.65       8.76 r
  U0_RegFile/U114/Y (INVX2M)                              0.67       9.43 f
  U0_RegFile/U94/Y (NOR2BX4M)                             0.95      10.38 r
  U0_RegFile/U98/Y (NAND2X2M)                             0.66      11.04 f
  U0_RegFile/U60/Y (BUFX4M)                               0.65      11.69 f
  U0_RegFile/U131/Y (OAI2BB2X1M)                          0.74      12.43 r
  U0_RegFile/regArr_reg[10][0]/D (DFFRQX1M)               0.00      12.43 r
  data arrival time                                                 12.43

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[10][0]/CK (DFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -12.43
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[12][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.95       0.95 r
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.49       1.43 f
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.52       1.95 r
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.81       2.76 r
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.48       3.24 f
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.54       3.78 f
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.72       4.50 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.74       5.24 f
  U0_SYS_CTRL/U67/Y (INVX4M)                              0.80       6.04 r
  U0_SYS_CTRL/U86/Y (OAI2BB2X1M)                          0.51       6.55 f
  U0_SYS_CTRL/U156/Y (MX3X1M)                             0.65       7.20 f
  U0_SYS_CTRL/U155/Y (MX2X2M)                             0.52       7.72 f
  U0_SYS_CTRL/o_address[0] (SYS_CTRL)                     0.00       7.72 f
  U5/Y (BUFX2M)                                           0.39       8.11 f
  U0_RegFile/Address[0] (RegFile)                         0.00       8.11 f
  U0_RegFile/U27/Y (INVX2M)                               0.65       8.76 r
  U0_RegFile/U114/Y (INVX2M)                              0.67       9.43 f
  U0_RegFile/U94/Y (NOR2BX4M)                             0.95      10.38 r
  U0_RegFile/U100/Y (NAND2X2M)                            0.66      11.04 f
  U0_RegFile/U62/Y (BUFX4M)                               0.65      11.69 f
  U0_RegFile/U133/Y (OAI2BB2X1M)                          0.74      12.43 r
  U0_RegFile/regArr_reg[12][0]/D (DFFRQX1M)               0.00      12.43 r
  data arrival time                                                 12.43

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[12][0]/CK (DFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -12.43
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[8][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.95       0.95 r
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.49       1.43 f
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.52       1.95 r
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.81       2.76 r
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.48       3.24 f
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.54       3.78 f
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.72       4.50 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.74       5.24 f
  U0_SYS_CTRL/U67/Y (INVX4M)                              0.80       6.04 r
  U0_SYS_CTRL/U86/Y (OAI2BB2X1M)                          0.51       6.55 f
  U0_SYS_CTRL/U156/Y (MX3X1M)                             0.65       7.20 f
  U0_SYS_CTRL/U155/Y (MX2X2M)                             0.52       7.72 f
  U0_SYS_CTRL/o_address[0] (SYS_CTRL)                     0.00       7.72 f
  U5/Y (BUFX2M)                                           0.39       8.11 f
  U0_RegFile/Address[0] (RegFile)                         0.00       8.11 f
  U0_RegFile/U27/Y (INVX2M)                               0.65       8.76 r
  U0_RegFile/U114/Y (INVX2M)                              0.67       9.43 f
  U0_RegFile/U94/Y (NOR2BX4M)                             0.95      10.38 r
  U0_RegFile/U96/Y (NAND2X2M)                             0.66      11.04 f
  U0_RegFile/U58/Y (BUFX4M)                               0.65      11.69 f
  U0_RegFile/U129/Y (OAI2BB2X1M)                          0.74      12.43 r
  U0_RegFile/regArr_reg[8][0]/D (DFFRQX1M)                0.00      12.43 r
  data arrival time                                                 12.43

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[8][0]/CK (DFFRQX1M)               0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -12.43
  --------------------------------------------------------------------------
  slack (MET)                                                        6.94


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.95       0.95 r
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.49       1.43 f
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.52       1.95 r
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.81       2.76 r
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.48       3.24 f
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.54       3.78 f
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.72       4.50 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.74       5.24 f
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.80       6.04 r
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.30       6.34 f
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.91 f
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.52       7.43 f
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.43 f
  U6/Y (BUFX2M)                                           0.59       8.01 f
  U0_RegFile/Address[1] (RegFile)                         0.00       8.01 f
  U0_RegFile/U28/Y (INVX2M)                               0.75       8.76 r
  U0_RegFile/U115/Y (INVX2M)                              0.66       9.42 f
  U0_RegFile/U30/Y (NOR2BX4M)                             0.95      10.37 r
  U0_RegFile/U107/Y (NAND2X2M)                            0.66      11.03 f
  U0_RegFile/U71/Y (BUFX4M)                               0.65      11.68 f
  U0_RegFile/U174/Y (OAI2BB2X1M)                          0.74      12.42 r
  U0_RegFile/regArr_reg[5][0]/D (DFFRQX1M)                0.00      12.42 r
  data arrival time                                                 12.42

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[5][0]/CK (DFFRQX1M)               0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -12.42
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.95       0.95 r
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.49       1.43 f
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.52       1.95 r
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.81       2.76 r
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.48       3.24 f
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.54       3.78 f
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.72       4.50 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.74       5.24 f
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.80       6.04 r
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.30       6.34 f
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.91 f
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.52       7.43 f
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.43 f
  U6/Y (BUFX2M)                                           0.59       8.01 f
  U0_RegFile/Address[1] (RegFile)                         0.00       8.01 f
  U0_RegFile/U28/Y (INVX2M)                               0.75       8.76 r
  U0_RegFile/U115/Y (INVX2M)                              0.66       9.42 f
  U0_RegFile/U30/Y (NOR2BX4M)                             0.95      10.37 r
  U0_RegFile/U106/Y (NAND2X2M)                            0.66      11.03 f
  U0_RegFile/U70/Y (BUFX4M)                               0.65      11.68 f
  U0_RegFile/U166/Y (OAI2BB2X1M)                          0.74      12.42 r
  U0_RegFile/regArr_reg[4][0]/D (DFFRQX1M)                0.00      12.42 r
  data arrival time                                                 12.42

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[4][0]/CK (DFFRQX1M)               0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -12.42
  --------------------------------------------------------------------------
  slack (MET)                                                        6.96


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.95       0.95 r
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.49       1.43 f
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.52       1.95 r
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.81       2.76 r
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.48       3.24 f
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.54       3.78 f
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.72       4.50 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.74       5.24 f
  U0_SYS_CTRL/U67/Y (INVX4M)                              0.80       6.04 r
  U0_SYS_CTRL/U86/Y (OAI2BB2X1M)                          0.51       6.55 f
  U0_SYS_CTRL/U156/Y (MX3X1M)                             0.65       7.20 f
  U0_SYS_CTRL/U155/Y (MX2X2M)                             0.52       7.72 f
  U0_SYS_CTRL/o_address[0] (SYS_CTRL)                     0.00       7.72 f
  U5/Y (BUFX2M)                                           0.39       8.11 f
  U0_RegFile/Address[0] (RegFile)                         0.00       8.11 f
  U0_RegFile/U27/Y (INVX2M)                               0.65       8.76 r
  U0_RegFile/U114/Y (INVX2M)                              0.67       9.43 f
  U0_RegFile/U104/Y (NOR2BX4M)                            0.95      10.38 r
  U0_RegFile/U108/Y (NAND2X2M)                            0.60      10.98 f
  U0_RegFile/U72/Y (BUFX4M)                               0.65      11.63 f
  U0_RegFile/U182/Y (OAI2BB2X1M)                          0.74      12.37 r
  U0_RegFile/regArr_reg[6][0]/D (DFFRQX1M)                0.00      12.37 r
  data arrival time                                                 12.37

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[6][0]/CK (DFFRQX1M)               0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -12.37
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.95       0.95 r
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.49       1.43 f
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.52       1.95 r
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.81       2.76 r
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.48       3.24 f
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.54       3.78 f
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.72       4.50 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.74       5.24 f
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.80       6.04 r
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.30       6.34 f
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.91 f
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.52       7.43 f
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.43 f
  U6/Y (BUFX2M)                                           0.59       8.01 f
  U0_RegFile/Address[1] (RegFile)                         0.00       8.01 f
  U0_RegFile/U28/Y (INVX2M)                               0.75       8.76 r
  U0_RegFile/U115/Y (INVX2M)                              0.66       9.42 f
  U0_RegFile/U30/Y (NOR2BX4M)                             0.95      10.37 r
  U0_RegFile/U101/Y (NAND2X2M)                            0.60      10.97 f
  U0_RegFile/U63/Y (BUFX4M)                               0.65      11.62 f
  U0_RegFile/U134/Y (OAI2BB2X1M)                          0.74      12.36 r
  U0_RegFile/regArr_reg[13][0]/D (DFFRQX1M)               0.00      12.36 r
  data arrival time                                                 12.36

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[13][0]/CK (DFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -12.36
  --------------------------------------------------------------------------
  slack (MET)                                                        7.01


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.95       0.95 r
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.49       1.43 f
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.52       1.95 r
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.81       2.76 r
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.48       3.24 f
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.54       3.78 f
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.72       4.50 r
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.74       5.24 f
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.80       6.04 r
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.30       6.34 f
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.91 f
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.52       7.43 f
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.43 f
  U6/Y (BUFX2M)                                           0.59       8.01 f
  U0_RegFile/Address[1] (RegFile)                         0.00       8.01 f
  U0_RegFile/U28/Y (INVX2M)                               0.75       8.76 r
  U0_RegFile/U115/Y (INVX2M)                              0.66       9.42 f
  U0_RegFile/U29/Y (NOR2X4M)                              0.95      10.37 r
  U0_RegFile/U97/Y (NAND2X2M)                             0.59      10.97 f
  U0_RegFile/U59/Y (BUFX4M)                               0.65      11.62 f
  U0_RegFile/U130/Y (OAI2BB2X1M)                          0.74      12.36 r
  U0_RegFile/regArr_reg[9][0]/D (DFFRQX1M)                0.00      12.36 r
  data arrival time                                                 12.36

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[9][0]/CK (DFFRQX1M)               0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -12.36
  --------------------------------------------------------------------------
  slack (MET)                                                        7.02


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[12][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.86       0.86 f
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.64       1.50 r
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.50       2.00 f
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.56       2.56 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.52       3.08 r
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.79       3.87 r
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.75       4.62 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.67       5.29 r
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.50       5.79 f
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.52       6.32 r
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.89 r
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.57       7.45 r
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.45 r
  U6/Y (BUFX2M)                                           0.88       8.33 r
  U0_RegFile/Address[1] (RegFile)                         0.00       8.33 r
  U0_RegFile/U28/Y (INVX2M)                               0.66       8.99 f
  U0_RegFile/U115/Y (INVX2M)                              0.90       9.89 r
  U0_RegFile/U30/Y (NOR2BX4M)                             0.49      10.38 f
  U0_RegFile/U100/Y (NAND2X2M)                            0.53      10.90 r
  U0_RegFile/U62/Y (BUFX4M)                               0.94      11.84 r
  U0_RegFile/U227/Y (OAI2BB2X1M)                          0.49      12.34 r
  U0_RegFile/regArr_reg[12][2]/D (DFFRQX1M)               0.00      12.34 r
  data arrival time                                                 12.34

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[12][2]/CK (DFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -12.34
  --------------------------------------------------------------------------
  slack (MET)                                                        7.04


  Startpoint: U0_SYS_CTRL/frames_cntr_ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[12][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/CK (DFFRQX1M)         0.00       0.00 r
  U0_SYS_CTRL/frames_cntr_ff_reg[0]/Q (DFFRQX1M)          0.86       0.86 f
  U0_SYS_CTRL/U120/Y (INVX4M)                             0.64       1.50 r
  U0_SYS_CTRL/U128/Y (NAND2X2M)                           0.50       2.00 f
  U0_SYS_CTRL/U25/Y (BUFX4M)                              0.56       2.56 f
  U0_SYS_CTRL/U62/Y (INVX2M)                              0.52       3.08 r
  U0_SYS_CTRL/U41/Y (BUFX4M)                              0.79       3.87 r
  U0_SYS_CTRL/U57/Y (NAND2X4M)                            0.75       4.62 f
  U0_SYS_CTRL/U12/Y (NAND3X2M)                            0.67       5.29 r
  U0_SYS_CTRL/U65/Y (INVX4M)                              0.50       5.79 f
  U0_SYS_CTRL/U87/Y (NOR2X2M)                             0.52       6.32 r
  U0_SYS_CTRL/U159/Y (MX3X1M)                             0.57       6.89 r
  U0_SYS_CTRL/U158/Y (MX2X2M)                             0.57       7.45 r
  U0_SYS_CTRL/o_address[1] (SYS_CTRL)                     0.00       7.45 r
  U6/Y (BUFX2M)                                           0.88       8.33 r
  U0_RegFile/Address[1] (RegFile)                         0.00       8.33 r
  U0_RegFile/U28/Y (INVX2M)                               0.66       8.99 f
  U0_RegFile/U115/Y (INVX2M)                              0.90       9.89 r
  U0_RegFile/U30/Y (NOR2BX4M)                             0.49      10.38 f
  U0_RegFile/U100/Y (NAND2X2M)                            0.53      10.90 r
  U0_RegFile/U62/Y (BUFX4M)                               0.94      11.84 r
  U0_RegFile/U226/Y (OAI2BB2X1M)                          0.49      12.34 r
  U0_RegFile/regArr_reg[12][1]/D (DFFRQX1M)               0.00      12.34 r
  data arrival time                                                 12.34

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  U0_RegFile/regArr_reg[12][1]/CK (DFFRQX1M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                -12.34
  --------------------------------------------------------------------------
  slack (MET)                                                        7.04


  Startpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFRQX4M)
                                                          0.90       0.90 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err (stp_chk)         0.00       0.90 r
  U0_UART/U0_UART_RX/framing_error (UART_RX)              0.00       0.90 r
  U0_UART/framing_error (UART)                            0.00       0.90 r
  framing_error (out)                                     0.00       0.90 r
  data arrival time                                                  0.90

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                      215.94


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFRQX4M)
                                                          0.90       0.90 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8)
                                                          0.00       0.90 r
  U0_UART/U0_UART_RX/parity_error (UART_RX)               0.00       0.90 r
  U0_UART/parity_error (UART)                             0.00       0.90 r
  parity_error (out)                                      0.00       0.90 r
  data arrival time                                                  0.90

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                      215.94


  Startpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX_O (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRX4M)          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q (DFFRX4M)           0.96       0.96 r
  U0_UART/U0_UART_TX/U0_mux/OUT (mux)                     0.00       0.96 r
  U0_UART/U0_UART_TX/TX_OUT (UART_TX_DATA_WIDTH8)         0.00       0.96 r
  U0_UART/TX_OUT_S (UART)                                 0.00       0.96 r
  UART_TX_O (out)                                         0.00       0.96 r
  data arrival time                                                  0.96

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  output external delay                               -1736.30    6945.00
  data required time                                              6945.00
  --------------------------------------------------------------------------
  data required time                                              6945.00
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                     6944.04


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (INVX2M)           0.72       1.78 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NOR2X2M)           0.92       2.70 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)        1.13       3.83 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         1.11       4.94 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.08 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.24 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74       7.98 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U26/Y (NAND3X1M)
                                                          0.78       8.76 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U40/Y (OAI22X1M)
                                                          0.55       9.31 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX1M)
                                                          0.00       9.31 f
  data arrival time                                                  9.31

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -9.31
  --------------------------------------------------------------------------
  slack (MET)                                                      261.57


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (INVX2M)           0.72       1.78 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NOR2X2M)           0.92       2.70 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)        1.13       3.83 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         1.11       4.94 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.08 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.24 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74       7.98 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U26/Y (NAND3X1M)
                                                          0.78       8.76 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U38/Y (OAI32X2M)
                                                          0.37       9.14 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX1M)
                                                          0.00       9.14 f
  data arrival time                                                  9.14

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.18     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -9.14
  --------------------------------------------------------------------------
  slack (MET)                                                      261.79


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (INVX2M)           0.72       1.78 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NOR2X2M)           0.92       2.70 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)        1.13       3.83 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         1.11       4.94 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.08 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.24 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74       7.98 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U37/Y (OAI32X2M)
                                                          0.57       8.55 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX4M)
                                                          0.00       8.55 r
  data arrival time                                                  8.55

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.44     270.66
  data required time                                               270.66
  --------------------------------------------------------------------------
  data required time                                               270.66
  data arrival time                                                 -8.55
  --------------------------------------------------------------------------
  slack (MET)                                                      262.11


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (INVX2M)           0.72       1.78 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NOR2X2M)           0.92       2.70 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)        1.13       3.83 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         1.11       4.94 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.08 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.24 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74       7.98 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U33/Y (NOR2BX2M)
                                                          0.55       8.52 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRQX1M)
                                                          0.00       8.52 r
  data arrival time                                                  8.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -8.52
  --------------------------------------------------------------------------
  slack (MET)                                                      262.19


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (INVX2M)           0.72       1.78 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NOR2X2M)           0.92       2.70 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)        1.13       3.83 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         1.11       4.94 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.08 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.24 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74       7.98 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U34/Y (NOR2BX2M)
                                                          0.55       8.52 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRQX1M)
                                                          0.00       8.52 r
  data arrival time                                                  8.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -8.52
  --------------------------------------------------------------------------
  slack (MET)                                                      262.19


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (INVX2M)           0.72       1.78 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NOR2X2M)           0.92       2.70 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)        1.13       3.83 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         1.11       4.94 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.08 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.24 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74       7.98 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U35/Y (NOR2BX2M)
                                                          0.55       8.52 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/D (DFFRQX1M)
                                                          0.00       8.52 r
  data arrival time                                                  8.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -8.52
  --------------------------------------------------------------------------
  slack (MET)                                                      262.19


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (INVX2M)           0.72       1.78 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NOR2X2M)           0.92       2.70 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)        1.13       3.83 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         1.11       4.94 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.08 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.24 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74       7.98 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U36/Y (NOR2BX2M)
                                                          0.55       8.52 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/D (DFFRQX1M)
                                                          0.00       8.52 r
  data arrival time                                                  8.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -8.52
  --------------------------------------------------------------------------
  slack (MET)                                                      262.19


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (INVX2M)           0.72       1.78 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NOR2X2M)           0.92       2.70 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)        1.13       3.83 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         1.11       4.94 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.08 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.24 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74       7.98 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U47/Y (NOR2X2M)
                                                          0.54       8.52 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX1M)
                                                          0.00       8.52 r
  data arrival time                                                  8.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -8.52
  --------------------------------------------------------------------------
  slack (MET)                                                      262.20


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (INVX2M)           0.72       1.78 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NOR2X2M)           0.92       2.70 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)        1.13       3.83 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         1.11       4.94 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.08 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.24 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U29/Y (INVX4M)
                                                          0.74       7.98 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U45/Y (NOR2X2M)
                                                          0.54       8.52 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/D (DFFRQX1M)
                                                          0.00       8.52 r
  data arrival time                                                  8.52

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -8.52
  --------------------------------------------------------------------------
  slack (MET)                                                      262.20


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (INVX2M)           0.72       1.78 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NOR2X2M)           0.92       2.70 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)        1.13       3.83 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U15/Y (NAND2X2M)         1.11       4.94 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00       4.94 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U30/Y (CLKINVX2M)
                                                          1.15       6.08 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U31/Y (NOR2X4M)
                                                          1.15       7.24 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U43/Y (NOR2X2M)
                                                          0.37       7.60 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U41/Y (OAI32X2M)
                                                          0.52       8.12 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX4M)
                                                          0.00       8.12 r
  data arrival time                                                  8.12

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.37     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -8.12
  --------------------------------------------------------------------------
  slack (MET)                                                      262.61


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.67       0.67 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.47       1.14 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/Y (INVX6M)
                                                          0.83       1.97 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/U7/Y (NOR2BX2M)      0.47       2.44 f
  U0_UART/U0_UART_RX/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.77       3.22 r
  U0_UART/U0_UART_RX/U0_deserializer/U39/Y (NAND3X1M)     0.67       3.88 f
  U0_UART/U0_UART_RX/U0_deserializer/U43/Y (NOR4X1M)      0.98       4.86 r
  U0_UART/U0_UART_RX/U0_deserializer/U20/Y (NAND2XLM)     0.82       5.68 f
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       6.54 f
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (INVX4M)       0.98       7.52 r
  U0_UART/U0_UART_RX/U0_deserializer/U17/Y (OAI2BB2X1M)
                                                          0.48       8.01 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       8.01 r
  data arrival time                                                  8.01

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.40     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -8.01
  --------------------------------------------------------------------------
  slack (MET)                                                      262.69


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.67       0.67 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.47       1.14 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/Y (INVX6M)
                                                          0.83       1.97 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/U7/Y (NOR2BX2M)      0.47       2.44 f
  U0_UART/U0_UART_RX/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.77       3.22 r
  U0_UART/U0_UART_RX/U0_deserializer/U39/Y (NAND3X1M)     0.67       3.88 f
  U0_UART/U0_UART_RX/U0_deserializer/U43/Y (NOR4X1M)      0.98       4.86 r
  U0_UART/U0_UART_RX/U0_deserializer/U20/Y (NAND2XLM)     0.82       5.68 f
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       6.54 f
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (INVX4M)       0.98       7.52 r
  U0_UART/U0_UART_RX/U0_deserializer/U14/Y (OAI22X1M)     0.58       8.10 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       8.10 f
  data arrival time                                                  8.10

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -8.10
  --------------------------------------------------------------------------
  slack (MET)                                                      262.75


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.67       0.67 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.47       1.14 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/Y (INVX6M)
                                                          0.83       1.97 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/U7/Y (NOR2BX2M)      0.47       2.44 f
  U0_UART/U0_UART_RX/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.77       3.22 r
  U0_UART/U0_UART_RX/U0_deserializer/U39/Y (NAND3X1M)     0.67       3.88 f
  U0_UART/U0_UART_RX/U0_deserializer/U43/Y (NOR4X1M)      0.98       4.86 r
  U0_UART/U0_UART_RX/U0_deserializer/U20/Y (NAND2XLM)     0.82       5.68 f
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       6.54 f
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (INVX4M)       0.98       7.52 r
  U0_UART/U0_UART_RX/U0_deserializer/U15/Y (OAI22X1M)     0.58       8.10 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       8.10 f
  data arrival time                                                  8.10

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -8.10
  --------------------------------------------------------------------------
  slack (MET)                                                      262.75


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.67       0.67 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.47       1.14 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/Y (INVX6M)
                                                          0.83       1.97 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/U7/Y (NOR2BX2M)      0.47       2.44 f
  U0_UART/U0_UART_RX/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.77       3.22 r
  U0_UART/U0_UART_RX/U0_deserializer/U39/Y (NAND3X1M)     0.67       3.88 f
  U0_UART/U0_UART_RX/U0_deserializer/U43/Y (NOR4X1M)      0.98       4.86 r
  U0_UART/U0_UART_RX/U0_deserializer/U20/Y (NAND2XLM)     0.82       5.68 f
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       6.54 f
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (INVX4M)       0.98       7.52 r
  U0_UART/U0_UART_RX/U0_deserializer/U11/Y (OAI22X1M)     0.58       8.10 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       8.10 f
  data arrival time                                                  8.10

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -8.10
  --------------------------------------------------------------------------
  slack (MET)                                                      262.75


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.67       0.67 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.47       1.14 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/Y (INVX6M)
                                                          0.83       1.97 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/U7/Y (NOR2BX2M)      0.47       2.44 f
  U0_UART/U0_UART_RX/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.77       3.22 r
  U0_UART/U0_UART_RX/U0_deserializer/U39/Y (NAND3X1M)     0.67       3.88 f
  U0_UART/U0_UART_RX/U0_deserializer/U43/Y (NOR4X1M)      0.98       4.86 r
  U0_UART/U0_UART_RX/U0_deserializer/U20/Y (NAND2XLM)     0.82       5.68 f
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       6.54 f
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (INVX4M)       0.98       7.52 r
  U0_UART/U0_UART_RX/U0_deserializer/U13/Y (OAI22X1M)     0.58       8.10 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       8.10 f
  data arrival time                                                  8.10

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -8.10
  --------------------------------------------------------------------------
  slack (MET)                                                      262.75


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.67       0.67 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.47       1.14 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/Y (INVX6M)
                                                          0.83       1.97 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/U7/Y (NOR2BX2M)      0.47       2.44 f
  U0_UART/U0_UART_RX/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.77       3.22 r
  U0_UART/U0_UART_RX/U0_deserializer/U39/Y (NAND3X1M)     0.67       3.88 f
  U0_UART/U0_UART_RX/U0_deserializer/U43/Y (NOR4X1M)      0.98       4.86 r
  U0_UART/U0_UART_RX/U0_deserializer/U20/Y (NAND2XLM)     0.82       5.68 f
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       6.54 f
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (INVX4M)       0.98       7.52 r
  U0_UART/U0_UART_RX/U0_deserializer/U16/Y (OAI22X1M)     0.58       8.10 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       8.10 f
  data arrival time                                                  8.10

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -8.10
  --------------------------------------------------------------------------
  slack (MET)                                                      262.75


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.67       0.67 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.47       1.14 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/Y (INVX6M)
                                                          0.83       1.97 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/U7/Y (NOR2BX2M)      0.47       2.44 f
  U0_UART/U0_UART_RX/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.77       3.22 r
  U0_UART/U0_UART_RX/U0_deserializer/U39/Y (NAND3X1M)     0.67       3.88 f
  U0_UART/U0_UART_RX/U0_deserializer/U43/Y (NOR4X1M)      0.98       4.86 r
  U0_UART/U0_UART_RX/U0_deserializer/U20/Y (NAND2XLM)     0.82       5.68 f
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       6.54 f
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (INVX4M)       0.98       7.52 r
  U0_UART/U0_UART_RX/U0_deserializer/U12/Y (OAI22X1M)     0.58       8.10 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       8.10 f
  data arrival time                                                  8.10

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -8.10
  --------------------------------------------------------------------------
  slack (MET)                                                      262.75


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/Q (DFFRQX2M)
                                                          1.06       1.06 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U17/Y (INVX2M)           0.72       1.78 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U5/Y (NOR2X2M)           0.92       2.70 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U16/Y (CLKINVX2M)        1.13       3.83 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U9/Y (NOR2X4M)           0.85       4.68 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U19/Y (NAND3BXLM)        0.86       5.54 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U18/Y (NOR3X2M)          0.94       6.48 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U54/Y (NAND4X1M)         0.73       7.21 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U52/Y (OAI211X1M)        0.57       7.78 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (DFFRQX1M)
                                                          0.00       7.78 r
  data arrival time                                                  7.78

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.43     270.67
  data required time                                               270.67
  --------------------------------------------------------------------------
  data required time                                               270.67
  data arrival time                                                 -7.78
  --------------------------------------------------------------------------
  slack (MET)                                                      262.88


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/Q (DFFRQX1M)
                                                          0.67       0.67 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U12/Y (INVXLM)
                                                          0.45       1.11 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U13/Y (INVX4M)
                                                          0.87       1.98 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[3] (edge_bit_counter)
                                                          0.00       1.98 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_count[3] (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       1.98 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U67/Y (CLKXOR2X2M)       0.53       2.51 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U66/Y (NOR4X1M)          0.98       3.49 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U24/Y (AND4X2M)          0.94       4.43 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U53/Y (NAND3X1M)         1.09       5.52 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U23/Y (NAND3BXLM)        1.11       6.63 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (NAND3BXLM)        0.83       7.46 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/D (DFFRQX4M)
                                                          0.00       7.46 r
  data arrival time                                                  7.46

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.39     270.71
  data required time                                               270.71
  --------------------------------------------------------------------------
  data required time                                               270.71
  data arrival time                                                 -7.46
  --------------------------------------------------------------------------
  slack (MET)                                                      263.25


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX1M)
                                                          0.67       0.67 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (INVXLM)
                                                          0.47       1.14 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/Y (INVX6M)
                                                          0.83       1.97 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       1.97 r
  U0_UART/U0_UART_RX/U0_deserializer/U7/Y (NOR2BX2M)      0.47       2.44 f
  U0_UART/U0_UART_RX/U0_deserializer/U37/Y (OAI2B2X1M)
                                                          0.77       3.22 r
  U0_UART/U0_UART_RX/U0_deserializer/U39/Y (NAND3X1M)     0.67       3.88 f
  U0_UART/U0_UART_RX/U0_deserializer/U43/Y (NOR4X1M)      0.98       4.86 r
  U0_UART/U0_UART_RX/U0_deserializer/U20/Y (NAND2XLM)     0.82       5.68 f
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (CLKBUFX6M)
                                                          0.85       6.54 f
  U0_UART/U0_UART_RX/U0_deserializer/U18/Y (OAI2BB2X1M)
                                                          0.85       7.39 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       7.39 r
  data arrival time                                                  7.39

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.40     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -7.39
  --------------------------------------------------------------------------
  slack (MET)                                                      263.30


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (INVX2M)                 0.60       1.43 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.95       2.38 r
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (OAI21X4M)               0.46       2.84 f
  U0_UART/U0_UART_TX/U0_fsm/U7/Y (INVX2M)                 0.50       3.34 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.50       3.85 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X4M)                0.80       4.64 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (INVX2M)          0.73       5.38 f
  U0_UART/U0_UART_TX/U0_Serializer/U11/Y (NOR2X2M)        0.92       6.30 r
  U0_UART/U0_UART_TX/U0_Serializer/U10/Y (AOI21X2M)       0.34       6.64 f
  U0_UART/U0_UART_TX/U0_Serializer/U7/Y (OAI32X2M)        0.53       7.17 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D (DFFRQX1M)
                                                          0.00       7.17 r
  data arrival time                                                  7.17

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.45    8680.84
  data required time                                              8680.84
  --------------------------------------------------------------------------
  data required time                                              8680.84
  data arrival time                                                 -7.17
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.67


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (INVX2M)                 0.60       1.43 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.95       2.38 r
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (OAI21X4M)               0.46       2.84 f
  U0_UART/U0_UART_TX/U0_fsm/U7/Y (INVX2M)                 0.50       3.34 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.50       3.85 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X4M)                0.80       4.64 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (INVX2M)          0.73       5.38 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (NOR2X12M)       0.77       6.15 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (NOR2X8M)         0.44       6.58 f
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (AO22X1M)        0.65       7.23 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/D (DFFRQX1M)
                                                          0.00       7.23 f
  data arrival time                                                  7.23

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.17    8681.13
  data required time                                              8681.13
  --------------------------------------------------------------------------
  data required time                                              8681.13
  data arrival time                                                 -7.23
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.90


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (INVX2M)                 0.60       1.43 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.95       2.38 r
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (OAI21X4M)               0.46       2.84 f
  U0_UART/U0_UART_TX/U0_fsm/U7/Y (INVX2M)                 0.50       3.34 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.50       3.85 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X4M)                0.80       4.64 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (INVX2M)          0.73       5.38 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (NOR2X12M)       0.77       6.15 r
  U0_UART/U0_UART_TX/U0_Serializer/U15/Y (AOI22X1M)       0.51       6.65 f
  U0_UART/U0_UART_TX/U0_Serializer/U14/Y (OAI2BB1X2M)     0.40       7.05 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/D (DFFRQX1M)
                                                          0.00       7.05 r
  data arrival time                                                  7.05

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.35    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -7.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.90


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (INVX2M)                 0.60       1.43 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.95       2.38 r
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (OAI21X4M)               0.46       2.84 f
  U0_UART/U0_UART_TX/U0_fsm/U7/Y (INVX2M)                 0.50       3.34 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.50       3.85 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X4M)                0.80       4.64 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (INVX2M)          0.73       5.38 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (NOR2X12M)       0.77       6.15 r
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (AOI22X1M)       0.51       6.65 f
  U0_UART/U0_UART_TX/U0_Serializer/U27/Y (OAI2BB1X2M)     0.40       7.05 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D (DFFRQX1M)
                                                          0.00       7.05 r
  data arrival time                                                  7.05

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.35    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -7.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.90


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (INVX2M)                 0.60       1.43 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.95       2.38 r
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (OAI21X4M)               0.46       2.84 f
  U0_UART/U0_UART_TX/U0_fsm/U7/Y (INVX2M)                 0.50       3.34 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.50       3.85 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X4M)                0.80       4.64 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (INVX2M)          0.73       5.38 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (NOR2X12M)       0.77       6.15 r
  U0_UART/U0_UART_TX/U0_Serializer/U26/Y (AOI22X1M)       0.51       6.65 f
  U0_UART/U0_UART_TX/U0_Serializer/U25/Y (OAI2BB1X2M)     0.40       7.05 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D (DFFRQX1M)
                                                          0.00       7.05 r
  data arrival time                                                  7.05

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.35    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -7.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.90


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (INVX2M)                 0.60       1.43 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.95       2.38 r
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (OAI21X4M)               0.46       2.84 f
  U0_UART/U0_UART_TX/U0_fsm/U7/Y (INVX2M)                 0.50       3.34 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.50       3.85 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X4M)                0.80       4.64 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (INVX2M)          0.73       5.38 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (NOR2X12M)       0.77       6.15 r
  U0_UART/U0_UART_TX/U0_Serializer/U24/Y (AOI22X1M)       0.51       6.65 f
  U0_UART/U0_UART_TX/U0_Serializer/U23/Y (OAI2BB1X2M)     0.40       7.05 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D (DFFRQX1M)
                                                          0.00       7.05 r
  data arrival time                                                  7.05

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.35    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -7.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.90


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (INVX2M)                 0.60       1.43 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.95       2.38 r
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (OAI21X4M)               0.46       2.84 f
  U0_UART/U0_UART_TX/U0_fsm/U7/Y (INVX2M)                 0.50       3.34 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.50       3.85 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X4M)                0.80       4.64 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (INVX2M)          0.73       5.38 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (NOR2X12M)       0.77       6.15 r
  U0_UART/U0_UART_TX/U0_Serializer/U22/Y (AOI22X1M)       0.51       6.65 f
  U0_UART/U0_UART_TX/U0_Serializer/U21/Y (OAI2BB1X2M)     0.40       7.05 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D (DFFRQX1M)
                                                          0.00       7.05 r
  data arrival time                                                  7.05

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.35    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -7.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.90


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (INVX2M)                 0.60       1.43 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.95       2.38 r
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (OAI21X4M)               0.46       2.84 f
  U0_UART/U0_UART_TX/U0_fsm/U7/Y (INVX2M)                 0.50       3.34 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.50       3.85 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X4M)                0.80       4.64 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (INVX2M)          0.73       5.38 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (NOR2X12M)       0.77       6.15 r
  U0_UART/U0_UART_TX/U0_Serializer/U19/Y (AOI22X1M)       0.51       6.65 f
  U0_UART/U0_UART_TX/U0_Serializer/U18/Y (OAI2BB1X2M)     0.40       7.05 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D (DFFRQX1M)
                                                          0.00       7.05 r
  data arrival time                                                  7.05

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.35    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -7.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.90


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (INVX2M)                 0.60       1.43 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.95       2.38 r
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (OAI21X4M)               0.46       2.84 f
  U0_UART/U0_UART_TX/U0_fsm/U7/Y (INVX2M)                 0.50       3.34 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.50       3.85 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X4M)                0.80       4.64 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (INVX2M)          0.73       5.38 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (NOR2X12M)       0.77       6.15 r
  U0_UART/U0_UART_TX/U0_Serializer/U17/Y (AOI22X1M)       0.51       6.65 f
  U0_UART/U0_UART_TX/U0_Serializer/U16/Y (OAI2BB1X2M)     0.40       7.05 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D (DFFRQX1M)
                                                          0.00       7.05 r
  data arrival time                                                  7.05

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.35    8680.95
  data required time                                              8680.95
  --------------------------------------------------------------------------
  data required time                                              8680.95
  data arrival time                                                 -7.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.90


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (INVX2M)                 0.60       1.43 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.95       2.38 r
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (OAI21X4M)               0.46       2.84 f
  U0_UART/U0_UART_TX/U0_fsm/U7/Y (INVX2M)                 0.50       3.34 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.50       3.85 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X4M)                0.80       4.64 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (INVX2M)          0.73       5.38 f
  U0_UART/U0_UART_TX/U0_Serializer/U11/Y (NOR2X2M)        0.92       6.30 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D (DFFRX4M)
                                                          0.00       6.30 r
  data arrival time                                                  6.30

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRX4M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -6.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.63


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (INVX2M)                 0.60       1.43 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.95       2.38 r
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (OAI21X4M)               0.46       2.84 f
  U0_UART/U0_UART_TX/U0_fsm/U7/Y (INVX2M)                 0.50       3.34 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NAND2X2M)              0.50       3.85 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X4M)                0.80       4.64 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       4.64 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (INVX2M)          0.73       5.38 f
  U0_UART/U0_UART_TX/U0_Serializer/U31/Y (NOR2X2M)        0.55       5.92 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/D (DFFRQX1M)
                                                          0.00       5.92 r
  data arrival time                                                  5.92

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -5.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.99


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX4M)
                                                          0.82       0.82 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (INVX2M)                 0.60       1.43 f
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (NAND2X2M)              0.95       2.38 r
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (OAI21X4M)               0.46       2.84 f
  U0_UART/U0_UART_TX/U0_fsm/U12/Y (OAI2B2X4M)             0.81       3.65 r
  U0_UART/U0_UART_TX/U0_fsm/mux_sel[0] (uart_tx_fsm)      0.00       3.65 r
  U0_UART/U0_UART_TX/U0_mux/SEL[0] (mux)                  0.00       3.65 r
  U0_UART/U0_UART_TX/U0_mux/U3/Y (INVX2M)                 0.48       4.14 f
  U0_UART/U0_UART_TX/U0_mux/U6/Y (AOI22X1M)               0.72       4.85 r
  U0_UART/U0_UART_TX/U0_mux/U4/Y (OAI2B2X1M)              0.55       5.40 f
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/D (DFFRX4M)           0.00       5.40 f
  data arrival time                                                  5.40

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRX4M)          0.00    8681.30 r
  library setup time                                     -0.24    8681.05
  data required time                                              8681.05
  --------------------------------------------------------------------------
  data required time                                              8681.05
  data arrival time                                                 -5.40
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.65


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/Q (DFFRQX1M)
                                                          0.91       0.91 r
  U0_UART_FIFO/u_fifo_rd/U11/Y (XNOR2X2M)                 0.40       1.31 f
  U0_UART_FIFO/u_fifo_rd/U10/Y (NAND4X2M)                 0.55       1.86 r
  U0_UART_FIFO/u_fifo_rd/U22/Y (NAND2X2M)                 0.49       2.35 f
  U0_UART_FIFO/u_fifo_rd/U8/Y (NOR2X2M)                   0.87       3.22 r
  U0_UART_FIFO/u_fifo_rd/U20/Y (NAND2X2M)                 0.59       3.81 f
  U0_UART_FIFO/u_fifo_rd/U25/Y (INVX2M)                   0.55       4.36 r
  U0_UART_FIFO/u_fifo_rd/U24/Y (NAND3X2M)                 0.40       4.76 f
  U0_UART_FIFO/u_fifo_rd/U23/Y (OAI211X2M)                0.35       5.11 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/D (DFFRX4M)        0.00       5.11 r
  data arrival time                                                  5.11

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRX4M)       0.00    8681.30 r
  library setup time                                     -0.31    8680.99
  data required time                                              8680.99
  --------------------------------------------------------------------------
  data required time                                              8680.99
  data arrival time                                                 -5.11
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.87


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.91       0.91 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (XNOR2X2M)                  0.51       1.42 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (NAND4X2M)                 0.78       2.21 f
  U0_UART_FIFO/u_fifo_rd/U7/Y (INVX2M)                    0.46       2.67 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00       2.67 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       2.67 r
  U7/Y (INVX2M)                                           0.40       3.07 f
  U0_UART/TX_IN_V (UART)                                  0.00       3.07 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00       3.07 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       3.07 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34       3.41 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89       4.30 f
  U0_UART/U0_UART_TX/U0_parity_calc/U11/Y (AO2B2X2M)      0.69       4.99 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/D (DFFRQX1M)
                                                          0.00       4.99 r
  data arrival time                                                  4.99

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.34    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.91       0.91 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (XNOR2X2M)                  0.51       1.42 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (NAND4X2M)                 0.78       2.21 f
  U0_UART_FIFO/u_fifo_rd/U7/Y (INVX2M)                    0.46       2.67 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00       2.67 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       2.67 r
  U7/Y (INVX2M)                                           0.40       3.07 f
  U0_UART/TX_IN_V (UART)                                  0.00       3.07 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00       3.07 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       3.07 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34       3.41 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89       4.30 f
  U0_UART/U0_UART_TX/U0_parity_calc/U7/Y (AO2B2X2M)       0.69       4.99 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/D (DFFRQX1M)
                                                          0.00       4.99 r
  data arrival time                                                  4.99

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.34    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.91       0.91 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (XNOR2X2M)                  0.51       1.42 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (NAND4X2M)                 0.78       2.21 f
  U0_UART_FIFO/u_fifo_rd/U7/Y (INVX2M)                    0.46       2.67 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00       2.67 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       2.67 r
  U7/Y (INVX2M)                                           0.40       3.07 f
  U0_UART/TX_IN_V (UART)                                  0.00       3.07 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00       3.07 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       3.07 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34       3.41 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89       4.30 f
  U0_UART/U0_UART_TX/U0_parity_calc/U10/Y (AO2B2X2M)      0.69       4.99 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/D (DFFRQX1M)
                                                          0.00       4.99 r
  data arrival time                                                  4.99

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.34    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.91       0.91 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (XNOR2X2M)                  0.51       1.42 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (NAND4X2M)                 0.78       2.21 f
  U0_UART_FIFO/u_fifo_rd/U7/Y (INVX2M)                    0.46       2.67 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00       2.67 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       2.67 r
  U7/Y (INVX2M)                                           0.40       3.07 f
  U0_UART/TX_IN_V (UART)                                  0.00       3.07 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00       3.07 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       3.07 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34       3.41 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89       4.30 f
  U0_UART/U0_UART_TX/U0_parity_calc/U6/Y (AO2B2X2M)       0.69       4.99 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/D (DFFRQX1M)
                                                          0.00       4.99 r
  data arrival time                                                  4.99

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.34    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.91       0.91 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (XNOR2X2M)                  0.51       1.42 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (NAND4X2M)                 0.78       2.21 f
  U0_UART_FIFO/u_fifo_rd/U7/Y (INVX2M)                    0.46       2.67 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00       2.67 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       2.67 r
  U7/Y (INVX2M)                                           0.40       3.07 f
  U0_UART/TX_IN_V (UART)                                  0.00       3.07 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00       3.07 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       3.07 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34       3.41 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89       4.30 f
  U0_UART/U0_UART_TX/U0_parity_calc/U8/Y (AO2B2X2M)       0.69       4.99 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/D (DFFRQX1M)
                                                          0.00       4.99 r
  data arrival time                                                  4.99

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.34    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.91       0.91 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (XNOR2X2M)                  0.51       1.42 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (NAND4X2M)                 0.78       2.21 f
  U0_UART_FIFO/u_fifo_rd/U7/Y (INVX2M)                    0.46       2.67 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00       2.67 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       2.67 r
  U7/Y (INVX2M)                                           0.40       3.07 f
  U0_UART/TX_IN_V (UART)                                  0.00       3.07 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00       3.07 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       3.07 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34       3.41 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89       4.30 f
  U0_UART/U0_UART_TX/U0_parity_calc/U9/Y (AO2B2X2M)       0.69       4.99 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/D (DFFRQX1M)
                                                          0.00       4.99 r
  data arrival time                                                  4.99

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.34    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.91       0.91 r
  U0_UART_FIFO/u_fifo_rd/U9/Y (XNOR2X2M)                  0.51       1.42 r
  U0_UART_FIFO/u_fifo_rd/U10/Y (NAND4X2M)                 0.78       2.21 f
  U0_UART_FIFO/u_fifo_rd/U7/Y (INVX2M)                    0.46       2.67 r
  U0_UART_FIFO/u_fifo_rd/empty (fifo_rd_P_SIZE4)          0.00       2.67 r
  U0_UART_FIFO/o_empty (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       2.67 r
  U7/Y (INVX2M)                                           0.40       3.07 f
  U0_UART/TX_IN_V (UART)                                  0.00       3.07 f
  U0_UART/U0_UART_TX/Data_Valid (UART_TX_DATA_WIDTH8)     0.00       3.07 f
  U0_UART/U0_UART_TX/U0_parity_calc/Data_Valid (parity_calc_WIDTH8)
                                                          0.00       3.07 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (NOR2BX2M)       0.34       3.41 f
  U0_UART/U0_UART_TX/U0_parity_calc/U4/Y (CLKBUFX8M)      0.89       4.30 f
  U0_UART/U0_UART_TX/U0_parity_calc/U12/Y (AO2B2X2M)      0.69       4.99 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/D (DFFRQX1M)
                                                          0.00       4.99 r
  data arrival time                                                  4.99

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.34    8680.96
  data required time                                              8680.96
  --------------------------------------------------------------------------
  data required time                                              8680.96
  data arrival time                                                 -4.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.97


  Startpoint: U1_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.65       1.70 f
  U1_ClkDiv/U47/Y (NOR4X1M)                               0.98       2.68 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.76       3.44 f
  U1_ClkDiv/U38/Y (MXI2X1M)                               0.70       4.14 r
  U1_ClkDiv/U37/Y (CLKNAND2X2M)                           1.12       5.25 f
  U1_ClkDiv/U33/Y (AOI21X1M)                              0.90       6.15 r
  U1_ClkDiv/U32/Y (CLKXOR2X2M)                            0.57       6.72 r
  U1_ClkDiv/div_clk_reg/D (DFFRQX1M)                      0.00       6.72 r
  data arrival time                                                  6.72

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/div_clk_reg/CK (DFFRQX1M)                     0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -6.72
  --------------------------------------------------------------------------
  slack (MET)                                                      264.04


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.70 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.68 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.44 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.14 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.25 f
  U0_ClkDiv/U32/Y (AOI21X1M)                              0.90       6.15 r
  U0_ClkDiv/U31/Y (CLKXOR2X2M)                            0.57       6.72 r
  U0_ClkDiv/div_clk_reg/D (DFFRQX1M)                      0.00       6.72 r
  data arrival time                                                  6.72

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/div_clk_reg/CK (DFFRQX1M)                     0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -6.72
  --------------------------------------------------------------------------
  slack (MET)                                                      264.04


  Startpoint: U1_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.65       1.70 f
  U1_ClkDiv/U47/Y (NOR4X1M)                               0.98       2.68 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.76       3.44 f
  U1_ClkDiv/U38/Y (MXI2X1M)                               0.70       4.14 r
  U1_ClkDiv/U37/Y (CLKNAND2X2M)                           1.12       5.25 f
  U1_ClkDiv/U7/Y (AND3X4M)                                0.77       6.02 f
  U1_ClkDiv/U12/Y (AO22XLM)                               0.76       6.78 f
  U1_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U1_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.65       1.70 f
  U1_ClkDiv/U47/Y (NOR4X1M)                               0.98       2.68 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.76       3.44 f
  U1_ClkDiv/U38/Y (MXI2X1M)                               0.70       4.14 r
  U1_ClkDiv/U37/Y (CLKNAND2X2M)                           1.12       5.25 f
  U1_ClkDiv/U7/Y (AND3X4M)                                0.77       6.02 f
  U1_ClkDiv/U13/Y (AO22XLM)                               0.76       6.78 f
  U1_ClkDiv/counter_reg[0]/D (DFFRQX4M)                   0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U1_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.65       1.70 f
  U1_ClkDiv/U47/Y (NOR4X1M)                               0.98       2.68 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.76       3.44 f
  U1_ClkDiv/U38/Y (MXI2X1M)                               0.70       4.14 r
  U1_ClkDiv/U37/Y (CLKNAND2X2M)                           1.12       5.25 f
  U1_ClkDiv/U7/Y (AND3X4M)                                0.77       6.02 f
  U1_ClkDiv/U18/Y (AO22XLM)                               0.76       6.78 f
  U1_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U1_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.65       1.70 f
  U1_ClkDiv/U47/Y (NOR4X1M)                               0.98       2.68 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.76       3.44 f
  U1_ClkDiv/U38/Y (MXI2X1M)                               0.70       4.14 r
  U1_ClkDiv/U37/Y (CLKNAND2X2M)                           1.12       5.25 f
  U1_ClkDiv/U7/Y (AND3X4M)                                0.77       6.02 f
  U1_ClkDiv/U17/Y (AO22XLM)                               0.76       6.78 f
  U1_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U1_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.65       1.70 f
  U1_ClkDiv/U47/Y (NOR4X1M)                               0.98       2.68 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.76       3.44 f
  U1_ClkDiv/U38/Y (MXI2X1M)                               0.70       4.14 r
  U1_ClkDiv/U37/Y (CLKNAND2X2M)                           1.12       5.25 f
  U1_ClkDiv/U7/Y (AND3X4M)                                0.77       6.02 f
  U1_ClkDiv/U16/Y (AO22XLM)                               0.76       6.78 f
  U1_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U1_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.65       1.70 f
  U1_ClkDiv/U47/Y (NOR4X1M)                               0.98       2.68 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.76       3.44 f
  U1_ClkDiv/U38/Y (MXI2X1M)                               0.70       4.14 r
  U1_ClkDiv/U37/Y (CLKNAND2X2M)                           1.12       5.25 f
  U1_ClkDiv/U7/Y (AND3X4M)                                0.77       6.02 f
  U1_ClkDiv/U15/Y (AO22XLM)                               0.76       6.78 f
  U1_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U1_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.65       1.70 f
  U1_ClkDiv/U47/Y (NOR4X1M)                               0.98       2.68 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.76       3.44 f
  U1_ClkDiv/U38/Y (MXI2X1M)                               0.70       4.14 r
  U1_ClkDiv/U37/Y (CLKNAND2X2M)                           1.12       5.25 f
  U1_ClkDiv/U7/Y (AND3X4M)                                0.77       6.02 f
  U1_ClkDiv/U14/Y (AO22XLM)                               0.76       6.78 f
  U1_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.70 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.68 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.44 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.14 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.25 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.02 f
  U0_ClkDiv/U7/Y (AO22XLM)                                0.76       6.78 f
  U0_ClkDiv/counter_reg[6]/D (DFFRQX2M)                   0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[6]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.70 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.68 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.44 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.14 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.25 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.02 f
  U0_ClkDiv/U8/Y (AO22XLM)                                0.76       6.78 f
  U0_ClkDiv/counter_reg[0]/D (DFFRQX4M)                   0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[0]/CK (DFFRQX4M)                  0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.70 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.68 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.44 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.14 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.25 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.02 f
  U0_ClkDiv/U13/Y (AO22XLM)                               0.76       6.78 f
  U0_ClkDiv/counter_reg[5]/D (DFFRQX2M)                   0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[5]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.70 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.68 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.44 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.14 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.25 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.02 f
  U0_ClkDiv/U12/Y (AO22XLM)                               0.76       6.78 f
  U0_ClkDiv/counter_reg[4]/D (DFFRQX2M)                   0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[4]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.70 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.68 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.44 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.14 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.25 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.02 f
  U0_ClkDiv/U11/Y (AO22XLM)                               0.76       6.78 f
  U0_ClkDiv/counter_reg[3]/D (DFFRQX2M)                   0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[3]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.70 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.68 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.44 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.14 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.25 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.02 f
  U0_ClkDiv/U10/Y (AO22XLM)                               0.76       6.78 f
  U0_ClkDiv/counter_reg[2]/D (DFFRQX2M)                   0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.70 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.68 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.44 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.14 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.25 f
  U0_ClkDiv/U5/Y (AND3X4M)                                0.77       6.02 f
  U0_ClkDiv/U9/Y (AO22XLM)                                0.76       6.78 f
  U0_ClkDiv/counter_reg[1]/D (DFFRQX2M)                   0.00       6.78 f
  data arrival time                                                  6.78

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/counter_reg[1]/CK (DFFRQX2M)                  0.00     271.10 r
  library setup time                                     -0.22     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.78
  --------------------------------------------------------------------------
  slack (MET)                                                      264.10


  Startpoint: U1_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U1_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U1_ClkDiv/U48/Y (CLKXOR2X2M)                            0.65       1.70 f
  U1_ClkDiv/U47/Y (NOR4X1M)                               0.98       2.68 r
  U1_ClkDiv/U46/Y (NAND4X1M)                              0.76       3.44 f
  U1_ClkDiv/U38/Y (MXI2X1M)                               0.70       4.14 r
  U1_ClkDiv/U37/Y (CLKNAND2X2M)                           1.12       5.25 f
  U1_ClkDiv/U36/Y (OR2X1M)                                0.72       5.97 f
  U1_ClkDiv/U35/Y (XNOR2X1M)                              0.48       6.46 f
  U1_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       6.46 f
  data arrival time                                                  6.46

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.46
  --------------------------------------------------------------------------
  slack (MET)                                                      264.31


  Startpoint: U0_ClkDiv/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  U0_ClkDiv/counter_reg[2]/Q (DFFRQX2M)                   1.05       1.05 r
  U0_ClkDiv/U47/Y (CLKXOR2X2M)                            0.65       1.70 f
  U0_ClkDiv/U46/Y (NOR4X1M)                               0.98       2.68 r
  U0_ClkDiv/U45/Y (NAND4X1M)                              0.76       3.44 f
  U0_ClkDiv/U37/Y (MXI2X1M)                               0.70       4.14 r
  U0_ClkDiv/U36/Y (CLKNAND2X2M)                           1.12       5.25 f
  U0_ClkDiv/U35/Y (OR2X1M)                                0.72       5.97 f
  U0_ClkDiv/U34/Y (XNOR2X1M)                              0.48       6.46 f
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       6.46 f
  data arrival time                                                  6.46

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -6.46
  --------------------------------------------------------------------------
  slack (MET)                                                      264.32


  Startpoint: U0_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX1M)               0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX1M)                0.67       0.67 r
  U0_RST_SYNC/sync_reg_reg[1]/D (DFFRQX1M)                0.00       0.67 r
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  U0_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX1M)               0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                      270.08


1
