================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Thu Jan 12 15:34:33 CET 2023
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         copy-max-throughput
    * Solution:        zcu104 (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu7ev-ffvc1156-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       all

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              1646
FF:               2702
DSP:              0
BRAM:             36
URAM:             0
SRL:              146


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 1.813       |
| Post-Route     | 3.017       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+-------------+---------------------------------------------+
| Name                                                       | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable    | Source                                      |
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+-------------+---------------------------------------------+
| inst                                                       | 1646 | 2702 |     | 36   |      |     |        |      |         |             |                                             |
|   (inst)                                                   | 1    | 262  |     |      |      |     |        |      |         |             |                                             |
|   control_s_axi_U                                          | 198  | 312  |     |      |      |     |        |      |         |             |                                             |
|   data_m_axi_U                                             | 1106 | 1752 |     | 4    |      |     |        |      |         |             |                                             |
|   grp_compute_fu_208                                       | 16   | 14   |     |      |      |     |        |      |         |             |                                             |
|     (grp_compute_fu_208)                                   | 2    | 12   |     |      |      |     |        |      |         |             |                                             |
|     flow_control_loop_pipe_sequential_init_U               | 14   | 2    |     |      |      |     |        |      |         |             |                                             |
|   grp_recv_data_burst_fu_185                               | 109  | 178  |     |      |      |     |        |      |         |             |                                             |
|     (grp_recv_data_burst_fu_185)                           | 33   | 10   |     |      |      |     |        |      |         |             |                                             |
|     grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87     | 76   | 168  |     |      |      |     |        |      |         |             |                                             |
|       (grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87) | 44   | 166  |     |      |      |     |        |      |         |             |                                             |
|       flow_control_loop_pipe_sequential_init_U             | 32   | 2    |     |      |      |     |        |      |         |             |                                             |
|   grp_send_data_burst_fu_216                               | 203  | 184  |     |      |      |     |        |      |         |             |                                             |
|     (grp_send_data_burst_fu_216)                           | 6    | 9    |     |      |      |     |        |      |         |             |                                             |
|     grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90     | 197  | 175  |     |      |      |     |        |      |         |             |                                             |
|       (grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90) | 192  | 173  |     |      |      |     |        |      |         |             |                                             |
|       flow_control_loop_pipe_sequential_init_U             | 7    | 2    |     |      |      |     |        |      |         |             |                                             |
|   reg_file_10_U                                            |      |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_10 | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_11_U                                            |      |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_11 | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_12_U                                            |      |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_12 | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_13_U                                            |      |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_13 | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_14_U                                            |      |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_14 | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_15_U                                            |      |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_15 | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_1_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_1  | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_2_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_2  | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_3_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_3  | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_4_U                                             | 8    |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_4  | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_5_U                                             | 8    |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_5  | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_6_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_6  | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_7_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_7  | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_8_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_8  | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_9_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_9  | copy-max-throughput/src/correlation.cpp:152 |
|   reg_file_U                                               |      |      |     | 2    |      |     |        |      |         |             |                                             |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file    | copy-max-throughput/src/correlation.cpp:152 |
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+-------------+---------------------------------------------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.71%  | OK     |
| FD                                                        | 50%       | 0.59%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.14%  | OK     |
| CARRY8                                                    | 25%       | 0.34%  | OK     |
| MUXF7                                                     | 15%       | 0.06%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 5.77%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 5.77%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 4320      | 92     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------+---------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                           | ENDPOINT PIN                                | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                          |                                             |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------+---------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 6.983 | data_m_axi_U/bus_read/sect_cnt_reg[24]/C | data_m_axi_U/bus_read/start_addr_reg[21]/CE |            4 |        182 |          2.912 |          0.625 |        2.287 |
| Path2 | 6.983 | data_m_axi_U/bus_read/sect_cnt_reg[24]/C | data_m_axi_U/bus_read/start_addr_reg[24]/CE |            4 |        182 |          2.912 |          0.625 |        2.287 |
| Path3 | 6.983 | data_m_axi_U/bus_read/sect_cnt_reg[24]/C | data_m_axi_U/bus_read/start_addr_reg[26]/CE |            4 |        182 |          2.912 |          0.625 |        2.287 |
| Path4 | 6.983 | data_m_axi_U/bus_read/sect_cnt_reg[24]/C | data_m_axi_U/bus_read/start_addr_reg[35]/CE |            4 |        182 |          2.912 |          0.625 |        2.287 |
| Path5 | 6.985 | data_m_axi_U/bus_read/sect_cnt_reg[24]/C | data_m_axi_U/bus_read/end_addr_reg[23]/CE   |            4 |        182 |          2.910 |          0.625 |        2.285 |
+-------+-------+------------------------------------------+---------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------+-------------------+
    | Path1 Cells                                        | Primitive Type    |
    +----------------------------------------------------+-------------------+
    | data_m_axi_U/bus_read/sect_cnt_reg[24]             | REGISTER.SDR.FDRE |
    | data_m_axi_U/bus_read/last_sect_carry__0_i_8__0    | CLB.LUT.LUT6      |
    | data_m_axi_U/bus_read/last_sect_carry__0           | CLB.CARRY.CARRY8  |
    | data_m_axi_U/bus_read/last_sect_carry__1           | CLB.CARRY.CARRY8  |
    | data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1 | CLB.LUT.LUT4      |
    | data_m_axi_U/bus_read/start_addr_reg[21]           | REGISTER.SDR.FDRE |
    +----------------------------------------------------+-------------------+

    +----------------------------------------------------+-------------------+
    | Path2 Cells                                        | Primitive Type    |
    +----------------------------------------------------+-------------------+
    | data_m_axi_U/bus_read/sect_cnt_reg[24]             | REGISTER.SDR.FDRE |
    | data_m_axi_U/bus_read/last_sect_carry__0_i_8__0    | CLB.LUT.LUT6      |
    | data_m_axi_U/bus_read/last_sect_carry__0           | CLB.CARRY.CARRY8  |
    | data_m_axi_U/bus_read/last_sect_carry__1           | CLB.CARRY.CARRY8  |
    | data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1 | CLB.LUT.LUT4      |
    | data_m_axi_U/bus_read/start_addr_reg[24]           | REGISTER.SDR.FDRE |
    +----------------------------------------------------+-------------------+

    +----------------------------------------------------+-------------------+
    | Path3 Cells                                        | Primitive Type    |
    +----------------------------------------------------+-------------------+
    | data_m_axi_U/bus_read/sect_cnt_reg[24]             | REGISTER.SDR.FDRE |
    | data_m_axi_U/bus_read/last_sect_carry__0_i_8__0    | CLB.LUT.LUT6      |
    | data_m_axi_U/bus_read/last_sect_carry__0           | CLB.CARRY.CARRY8  |
    | data_m_axi_U/bus_read/last_sect_carry__1           | CLB.CARRY.CARRY8  |
    | data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1 | CLB.LUT.LUT4      |
    | data_m_axi_U/bus_read/start_addr_reg[26]           | REGISTER.SDR.FDRE |
    +----------------------------------------------------+-------------------+

    +----------------------------------------------------+-------------------+
    | Path4 Cells                                        | Primitive Type    |
    +----------------------------------------------------+-------------------+
    | data_m_axi_U/bus_read/sect_cnt_reg[24]             | REGISTER.SDR.FDRE |
    | data_m_axi_U/bus_read/last_sect_carry__0_i_8__0    | CLB.LUT.LUT6      |
    | data_m_axi_U/bus_read/last_sect_carry__0           | CLB.CARRY.CARRY8  |
    | data_m_axi_U/bus_read/last_sect_carry__1           | CLB.CARRY.CARRY8  |
    | data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1 | CLB.LUT.LUT4      |
    | data_m_axi_U/bus_read/start_addr_reg[35]           | REGISTER.SDR.FDRE |
    +----------------------------------------------------+-------------------+

    +----------------------------------------------------+-------------------+
    | Path5 Cells                                        | Primitive Type    |
    +----------------------------------------------------+-------------------+
    | data_m_axi_U/bus_read/sect_cnt_reg[24]             | REGISTER.SDR.FDRE |
    | data_m_axi_U/bus_read/last_sect_carry__0_i_8__0    | CLB.LUT.LUT6      |
    | data_m_axi_U/bus_read/last_sect_carry__0           | CLB.CARRY.CARRY8  |
    | data_m_axi_U/bus_read/last_sect_carry__1           | CLB.CARRY.CARRY8  |
    | data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1 | CLB.LUT.LUT4      |
    | data_m_axi_U/bus_read/end_addr_reg[23]             | REGISTER.SDR.FDRE |
    +----------------------------------------------------+-------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+--------------------------------------------------------------------+
| Report Type              | Report Location                                                    |
+--------------------------+--------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/corr_accel_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/corr_accel_failfast_routed.rpt                 |
| status                   | impl/verilog/report/corr_accel_status_routed.rpt                   |
| timing                   | impl/verilog/report/corr_accel_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/corr_accel_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/corr_accel_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/corr_accel_utilization_hierarchical_routed.rpt |
+--------------------------+--------------------------------------------------------------------+


