Shared-port register file architecture for low-energy VLIW processors