// Seed: 2368051722
program module_0;
  id_1(
      id_1 | 1 == 1
  );
  assign module_2.id_0 = 0;
endprogram
module module_1 ();
  logic [7:0] id_1;
  assign id_1 = ~1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_23 = 32'd43
) (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    input tri0 id_3,
    input wand id_4,
    input tri1 id_5
    , id_17,
    output tri0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input wire id_9,
    output wor id_10,
    input supply1 id_11,
    input wor id_12,
    input tri1 id_13,
    output wire id_14,
    input tri0 id_15
);
  wand id_18, id_19, id_20, id_21, id_22, _id_23, id_24;
  assign id_19 = id_13 ^ -1;
  assign id_17[id_23] = id_21;
  assign id_6 = -1'b0;
  module_0 modCall_1 ();
endmodule
