# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TRABAJO.srcs/sources_1/new/Counter.vhd" \
"../../../../TRABAJO.srcs/sources_1/new/Dec_3_8.vhd" \
"../../../../TRABAJO.srcs/sources_1/new/Dec_7_seg.vhd" \
"../../../../TRABAJO.srcs/sources_1/new/MUX.vhd" \
"../../../../TRABAJO.srcs/sources_1/new/TOP_display.vhd" \

# Do not sort compile order
nosort
