{
    "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 15.7,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 105,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 105,
        "Total Node": 114
    },
    "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through_module.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 16.7,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 112,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 121
    },
    "syntax/8_bit_for_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_module/no_arch",
        "input_blif": "8_bit_for_pass_through_module.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 5.6,
        "techmap_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 112,
        "latch": 8,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 121
    },
    "syntax/8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through/no_arch",
        "input_blif": "8_bit_for_pass_through.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 4.9,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 105,
        "latch": 8,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 105,
        "Total Node": 114
    },
    "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_for_pass_through_off_by_1.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 15.8,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 105,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 105,
        "Total Node": 114
    },
    "syntax/8_bit_for_pass_through_off_by_1/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/no_arch",
        "input_blif": "8_bit_for_pass_through_off_by_1.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 4.9,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 105,
        "latch": 8,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 105,
        "Total Node": 114
    },
    "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "8_bit_pass_through_module.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 16.9,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 112,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 121
    },
    "syntax/8_bit_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_pass_through_module/no_arch",
        "input_blif": "8_bit_pass_through_module.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 8.2,
        "techmap_time(ms)": 6.2,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 112,
        "latch": 8,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 112,
        "Total Node": 121
    },
    "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "and_primitive.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 13.7,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/and_primitive/no_arch": {
        "test_name": "syntax/and_primitive/no_arch",
        "input_blif": "and_primitive.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.3,
        "techmap_time(ms)": 2,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "basic_expression_in_module_port.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 16.6,
        "techmap_time(ms)": 4.4,
        "Pi": 7,
        "Po": 4,
        "logic element": 4,
        "Adder": 10,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 14
    },
    "syntax/basic_expression_in_module_port/no_arch": {
        "test_name": "syntax/basic_expression_in_module_port/no_arch",
        "input_blif": "basic_expression_in_module_port.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 4.9,
        "techmap_time(ms)": 4.4,
        "Pi": 7,
        "Po": 4,
        "logic element": 18,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bitwise_op_expression_in_module_port.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 17.3,
        "techmap_time(ms)": 4.9,
        "Pi": 10,
        "Po": 4,
        "logic element": 17,
        "Adder": 10,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 17,
        "Total Node": 27
    },
    "syntax/bitwise_op_expression_in_module_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/no_arch",
        "input_blif": "bitwise_op_expression_in_module_port.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 5.9,
        "techmap_time(ms)": 5.3,
        "Pi": 10,
        "Po": 4,
        "logic element": 31,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag5_mod.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 16.8,
        "techmap_time(ms)": 4.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "syntax/bm_dag5_mod/no_arch": {
        "test_name": "syntax/bm_dag5_mod/no_arch",
        "input_blif": "bm_dag5_mod.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 4.8,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 21,
        "latch": 13,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 21,
        "Total Node": 35
    },
    "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag6_mod_log.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 15.4,
        "techmap_time(ms)": 3.5,
        "Pi": 6,
        "Po": 3,
        "logic element": 25,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "syntax/bm_dag6_mod_log/no_arch": {
        "test_name": "syntax/bm_dag6_mod_log/no_arch",
        "input_blif": "bm_dag6_mod_log.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 4.4,
        "techmap_time(ms)": 3.9,
        "Pi": 6,
        "Po": 3,
        "logic element": 25,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 25,
        "Total Node": 25
    },
    "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_dag7_mod_log.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 14,
        "techmap_time(ms)": 2.4,
        "Pi": 6,
        "Po": 3,
        "logic element": 6,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/bm_dag7_mod_log/no_arch": {
        "test_name": "syntax/bm_dag7_mod_log/no_arch",
        "input_blif": "bm_dag7_mod_log.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.5,
        "Pi": 6,
        "Po": 3,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_4_bit_updown_counter.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 20.7,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 26,
        "latch": 4,
        "Adder": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 13,
        "Average Path": 6,
        "Estimated LUTs": 26,
        "Total Node": 34
    },
    "syntax/bm_DL_4_bit_updown_counter/no_arch": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/no_arch",
        "input_blif": "bm_DL_4_bit_updown_counter.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 29,
        "latch": 4,
        "Longest Path": 18,
        "Average Path": 6,
        "Estimated LUTs": 29,
        "Total Node": 34
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow.blif",
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 22.7,
        "techmap_time(ms)": 7.6,
        "Pi": 65,
        "Po": 34,
        "logic element": 49,
        "Adder": 66,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 47,
        "Average Path": 5,
        "Estimated LUTs": 49,
        "Total Node": 115
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 10,
        "techmap_time(ms)": 8,
        "Pi": 65,
        "Po": 34,
        "logic element": 175,
        "Longest Path": 46,
        "Average Path": 5,
        "Estimated LUTs": 175,
        "Total Node": 175
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified.blif",
        "max_rss(MiB)": 12.5,
        "exec_time(ms)": 23.8,
        "techmap_time(ms)": 7.1,
        "Pi": 65,
        "Po": 34,
        "logic element": 43,
        "Adder": 68,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 44,
        "Average Path": 5,
        "Estimated LUTs": 43,
        "Total Node": 111
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch",
        "input_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 9.1,
        "techmap_time(ms)": 7.3,
        "Pi": 65,
        "Po": 34,
        "logic element": 173,
        "Longest Path": 43,
        "Average Path": 5,
        "Estimated LUTs": 173,
        "Total Node": 173
    },
    "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_simple_fsm.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 15.5,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 44,
        "latch": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 47
    },
    "syntax/bm_DL_simple_fsm/no_arch": {
        "test_name": "syntax/bm_DL_simple_fsm/no_arch",
        "input_blif": "bm_DL_simple_fsm.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 4.3,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 44,
        "latch": 2,
        "Longest Path": 23,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 47
    },
    "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_unused_input_pins.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 13.5,
        "techmap_time(ms)": 1.7,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/bm_unused_input_pins/no_arch": {
        "test_name": "syntax/bm_unused_input_pins/no_arch",
        "input_blif": "bm_unused_input_pins.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.9,
        "techmap_time(ms)": 1.4,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "complex_post_for_loop.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 16,
        "techmap_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 105,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 105,
        "Total Node": 114
    },
    "syntax/complex_post_for_loop/no_arch": {
        "test_name": "syntax/complex_post_for_loop/no_arch",
        "input_blif": "complex_post_for_loop.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 4.7,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 105,
        "latch": 8,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 105,
        "Total Node": 114
    },
    "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "conditional_expression_in_module_port.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 16.8,
        "techmap_time(ms)": 4.7,
        "Pi": 9,
        "Po": 4,
        "logic element": 16,
        "Adder": 10,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 16,
        "Total Node": 26
    },
    "syntax/conditional_expression_in_module_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_module_port/no_arch",
        "input_blif": "conditional_expression_in_module_port.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 5.5,
        "techmap_time(ms)": 4.9,
        "Pi": 9,
        "Po": 4,
        "logic element": 30,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "expression_in_chain_modules.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 16.5,
        "techmap_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 16,
        "latch": 20,
        "Adder": 17,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 54
    },
    "syntax/expression_in_chain_modules/no_arch": {
        "test_name": "syntax/expression_in_chain_modules/no_arch",
        "input_blif": "expression_in_chain_modules.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 4.7,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 53,
        "latch": 20,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 53,
        "Total Node": 74
    },
    "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "h7_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 15.8,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 93,
        "latch": 7,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 93,
        "Total Node": 101
    },
    "syntax/h7_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/no_arch",
        "input_blif": "h7_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 4.7,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 93,
        "latch": 7,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 93,
        "Total Node": 101
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "l2_and_h2_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 15,
        "techmap_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 57,
        "latch": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 57,
        "Total Node": 62
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch",
        "input_blif": "l2_and_h2_of_8_bit_for_pass_through.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 4.1,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 57,
        "latch": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 57,
        "Total Node": 62
    },
    "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mix_expression_in_module_port.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 15.3,
        "techmap_time(ms)": 3.2,
        "Pi": 6,
        "Po": 8,
        "logic element": 16,
        "Adder": 6,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 22
    },
    "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mix_expression_in_module_port_nested.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 15.2,
        "techmap_time(ms)": 3.4,
        "Pi": 4,
        "Po": 8,
        "logic element": 11,
        "Adder": 6,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 17
    },
    "syntax/mix_expression_in_module_port_nested/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port_nested/no_arch",
        "input_blif": "mix_expression_in_module_port_nested.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 4.4,
        "techmap_time(ms)": 3.8,
        "Pi": 4,
        "Po": 8,
        "logic element": 26,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 26,
        "Total Node": 26
    },
    "syntax/mix_expression_in_module_port/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port/no_arch",
        "input_blif": "mix_expression_in_module_port.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 4.2,
        "techmap_time(ms)": 3.6,
        "Pi": 6,
        "Po": 8,
        "logic element": 31,
        "Longest Path": 14,
        "Average Path": 5,
        "Estimated LUTs": 31,
        "Total Node": 31
    },
    "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_assignment.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 15,
        "techmap_time(ms)": 3.3,
        "Pi": 7,
        "Po": 4,
        "logic element": 29,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "syntax/multi_assignment/no_arch": {
        "test_name": "syntax/multi_assignment/no_arch",
        "input_blif": "multi_assignment.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 4.4,
        "techmap_time(ms)": 3.6,
        "Pi": 7,
        "Po": 4,
        "logic element": 29,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 29
    },
    "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unordered_ports.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 13.9,
        "techmap_time(ms)": 2.3,
        "Pi": 4,
        "Po": 4,
        "logic element": 6,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/unordered_ports/no_arch": {
        "test_name": "syntax/unordered_ports/no_arch",
        "input_blif": "unordered_ports.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 2.4,
        "Pi": 4,
        "Po": 4,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "vector_and.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.5,
        "techmap_time(ms)": 2.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/vector_and/no_arch": {
        "test_name": "syntax/vector_and/no_arch",
        "input_blif": "vector_and.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.3,
        "techmap_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "vector_buf.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.5,
        "techmap_time(ms)": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/vector_buf/no_arch": {
        "test_name": "syntax/vector_buf/no_arch",
        "input_blif": "vector_buf.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_jk_rtl.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 15.5,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 2,
        "Pi": 2,
        "Po": 2,
        "logic element": 42,
        "latch": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 42,
        "Total Node": 46
    },
    "syntax/bm_jk_rtl/no_arch": {
        "test_name": "syntax/bm_jk_rtl/no_arch",
        "input_blif": "bm_jk_rtl.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 4,
        "techmap_time(ms)": 3.3,
        "Latch Drivers": 2,
        "Pi": 2,
        "Po": 2,
        "logic element": 42,
        "latch": 2,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 42,
        "Total Node": 46
    },
    "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_log_all.blif",
        "max_rss(MiB)": 13.2,
        "exec_time(ms)": 35.1,
        "techmap_time(ms)": 19.6,
        "Pi": 64,
        "Po": 256,
        "logic element": 518,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 558,
        "Total Node": 518
    },
    "syntax/bm_log_all/no_arch": {
        "test_name": "syntax/bm_log_all/no_arch",
        "input_blif": "bm_log_all.blif",
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 24.5,
        "techmap_time(ms)": 19.9,
        "Pi": 64,
        "Po": 256,
        "logic element": 518,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 518,
        "Total Node": 518
    },
    "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_simple_memory.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 12.2,
        "techmap_time(ms)": 0.7,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4
    },
    "syntax/bm_simple_memory/no_arch": {
        "test_name": "syntax/bm_simple_memory/no_arch",
        "input_blif": "bm_simple_memory.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.7
    },
    "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fft_1024_16.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$sdffce' with matching ports was not found."
        ]
    },
    "syntax/cf_fft_1024_16/no_arch": {
        "test_name": "syntax/cf_fft_1024_16/no_arch",
        "input_blif": "cf_fft_1024_16.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$sdffce' with matching ports was not found."
        ]
    },
    "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "delay_syntax.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.9,
        "techmap_time(ms)": 2.1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "latch": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 6
    },
    "syntax/delay_syntax/no_arch": {
        "test_name": "syntax/delay_syntax/no_arch",
        "input_blif": "delay_syntax.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.4,
        "techmap_time(ms)": 2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 6
    },
    "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq_f_systemC.blif",
        "max_rss(MiB)": 13.8,
        "exec_time(ms)": 42.3,
        "techmap_time(ms)": 18.3,
        "Latch Drivers": 2,
        "Pi": 64,
        "Po": 96,
        "logic element": 465,
        "latch": 192,
        "Adder": 132,
        "Multiplier": 5,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 123,
        "Average Path": 6,
        "Estimated LUTs": 475,
        "Total Node": 796
    },
    "syntax/diffeq_f_systemC/no_arch": {
        "test_name": "syntax/diffeq_f_systemC/no_arch",
        "input_blif": "diffeq_f_systemC.blif",
        "exit": 139
    },
    "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq_paj_convert.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$reduce_and' with matching ports was not found."
        ]
    },
    "syntax/diffeq_paj_convert/no_arch": {
        "test_name": "syntax/diffeq_paj_convert/no_arch",
        "input_blif": "diffeq_paj_convert.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$reduce_and' with matching ports was not found."
        ]
    },
    "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "flip_flop_enable.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin edge_testing^q0: not available."
        ]
    },
    "syntax/flip_flop_enable/no_arch": {
        "test_name": "syntax/flip_flop_enable/no_arch",
        "input_blif": "flip_flop_enable.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin edge_testing^q0: not available."
        ]
    },
    "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "flip_flop_enable_w_begin_label.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin edge_testing^q0: not available."
        ]
    },
    "syntax/flip_flop_enable_w_begin_label/no_arch": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/no_arch",
        "input_blif": "flip_flop_enable_w_begin_label.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin edge_testing^q0: not available."
        ]
    },
    "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "for_loop_adv_post.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 15.3,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 67,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 67,
        "Total Node": 76
    },
    "syntax/for_loop_adv_post/no_arch": {
        "test_name": "syntax/for_loop_adv_post/no_arch",
        "input_blif": "for_loop_adv_post.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 67,
        "latch": 8,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 67,
        "Total Node": 76
    },
    "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "for_loop_adv_pre.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 16,
        "techmap_time(ms)": 3.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 105,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 105,
        "Total Node": 114
    },
    "syntax/for_loop_adv_pre/no_arch": {
        "test_name": "syntax/for_loop_adv_pre/no_arch",
        "input_blif": "for_loop_adv_pre.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 4.7,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 105,
        "latch": 8,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 105,
        "Total Node": 114
    },
    "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "freq_division.blif",
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 170,
        "latch": 3,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 170,
        "Total Node": 174
    },
    "syntax/freq_division/no_arch": {
        "test_name": "syntax/freq_division/no_arch",
        "input_blif": "freq_division.blif",
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 170,
        "latch": 3,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 170,
        "Total Node": 174
    },
    "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "function_automatic.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14.5,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "syntax/function_automatic/no_arch": {
        "test_name": "syntax/function_automatic/no_arch",
        "input_blif": "function_automatic.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.3,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_hdr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "function_hdr.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 17.2,
        "techmap_time(ms)": 5.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "syntax/function_hdr/no_arch": {
        "test_name": "syntax/function_hdr/no_arch",
        "input_blif": "function_hdr.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 6.3,
        "techmap_time(ms)": 5.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "function_syntax.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 13.5,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/function_syntax/no_arch": {
        "test_name": "syntax/function_syntax/no_arch",
        "input_blif": "function_syntax.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ifdef-else-syntax.blif",
        "max_rss(MiB)": 13.2,
        "exec_time(ms)": 24.4,
        "techmap_time(ms)": 11,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 118,
        "latch": 71,
        "Adder": 0,
        "Multiplier": 4,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 118,
        "Total Node": 194
    },
    "syntax/ifdef-else-syntax/no_arch": {
        "test_name": "syntax/ifdef-else-syntax/no_arch",
        "input_blif": "ifdef-else-syntax.blif",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 28.9,
        "techmap_time(ms)": 17.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 803,
        "latch": 71,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 803,
        "Total Node": 875
    },
    "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ifndef-else-syntax.blif",
        "max_rss(MiB)": 13.2,
        "exec_time(ms)": 25.7,
        "techmap_time(ms)": 12.1,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 118,
        "latch": 71,
        "Adder": 0,
        "Multiplier": 4,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 118,
        "Total Node": 194
    },
    "syntax/ifndef-else-syntax/no_arch": {
        "test_name": "syntax/ifndef-else-syntax/no_arch",
        "input_blif": "ifndef-else-syntax.blif",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 19.6,
        "techmap_time(ms)": 12.8,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 803,
        "latch": 71,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 803,
        "Total Node": 875
    },
    "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "include-syntax.blif",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 24.4,
        "techmap_time(ms)": 10.8,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 118,
        "latch": 71,
        "Adder": 0,
        "Multiplier": 4,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 118,
        "Total Node": 194
    },
    "syntax/include-syntax/no_arch": {
        "test_name": "syntax/include-syntax/no_arch",
        "input_blif": "include-syntax.blif",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 18.9,
        "techmap_time(ms)": 12.2,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 803,
        "latch": 71,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 803,
        "Total Node": 875
    },
    "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "inferred_DPram.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 12.1,
        "techmap_time(ms)": 0.7,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4
    },
    "syntax/inferred_DPram/no_arch": {
        "test_name": "syntax/inferred_DPram/no_arch",
        "input_blif": "inferred_DPram.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.6
    },
    "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "inferred_ram_w_clog2.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 12.2,
        "techmap_time(ms)": 0.7,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4
    },
    "syntax/inferred_ram_w_clog2/no_arch": {
        "test_name": "syntax/inferred_ram_w_clog2/no_arch",
        "input_blif": "inferred_ram_w_clog2.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.7
    },
    "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "inferred_SPram.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 15.7,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/inferred_SPram/no_arch": {
        "test_name": "syntax/inferred_SPram/no_arch",
        "input_blif": "inferred_SPram.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 4.6,
        "techmap_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "instantiated_by_name_function_valid.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 14.6,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "syntax/instantiated_by_name_function_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_valid/no_arch",
        "input_blif": "instantiated_by_name_function_valid.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.3,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "instantiated_by_name_task_valid.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin simple_task^out~0: not available."
        ]
    },
    "syntax/instantiated_by_name_task_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_valid/no_arch",
        "input_blif": "instantiated_by_name_task_valid.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin simple_task^out~0: not available."
        ]
    },
    "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "macro_in_module_declaration.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 16.4,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/macro_in_module_declaration/no_arch": {
        "test_name": "syntax/macro_in_module_declaration/no_arch",
        "input_blif": "macro_in_module_declaration.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 4.5,
        "techmap_time(ms)": 3.6,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_clock_reader_writer.blif",
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 630,
        "latch": 19,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 51,
        "Average Path": 6,
        "Estimated LUTs": 630,
        "Total Node": 651
    },
    "syntax/multi_clock_reader_writer/no_arch": {
        "test_name": "syntax/multi_clock_reader_writer/no_arch",
        "input_blif": "multi_clock_reader_writer.blif",
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 630,
        "latch": 19,
        "Longest Path": 51,
        "Average Path": 6,
        "Estimated LUTs": 630,
        "Total Node": 651
    },
    "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_edge_reader_writer.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 12,
        "techmap_time(ms)": 0.7,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4
    },
    "syntax/multi_edge_reader_writer/no_arch": {
        "test_name": "syntax/multi_edge_reader_writer/no_arch",
        "input_blif": "multi_edge_reader_writer.blif",
        "max_rss(MiB)": 7.2,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.6
    },
    "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_module_io_data_types.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 21.1,
        "techmap_time(ms)": 8.5,
        "Pi": 64,
        "Po": 64,
        "logic element": 128,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "syntax/multi_module_io_data_types/no_arch": {
        "test_name": "syntax/multi_module_io_data_types/no_arch",
        "input_blif": "multi_module_io_data_types.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 10,
        "techmap_time(ms)": 8.6,
        "Pi": 64,
        "Po": 64,
        "logic element": 128,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "multi_module.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 17.5,
        "techmap_time(ms)": 5.5,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/multi_module/no_arch": {
        "test_name": "syntax/multi_module/no_arch",
        "input_blif": "multi_module.blif",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 6.6,
        "techmap_time(ms)": 5.6,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "nested-ifdef-syntax.blif",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 24.9,
        "techmap_time(ms)": 11.4,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 118,
        "latch": 71,
        "Adder": 0,
        "Multiplier": 4,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 118,
        "Total Node": 194
    },
    "syntax/nested-ifdef-syntax/no_arch": {
        "test_name": "syntax/nested-ifdef-syntax/no_arch",
        "input_blif": "nested-ifdef-syntax.blif",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 19.8,
        "techmap_time(ms)": 12.9,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 803,
        "latch": 71,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 803,
        "Total Node": 875
    },
    "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "no_input.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin and_primitive^a: not available."
        ]
    },
    "syntax/no_input/no_arch": {
        "test_name": "syntax/no_input/no_arch",
        "input_blif": "no_input.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin and_primitive^a: not available."
        ]
    },
    "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "no_output.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 11.8,
        "techmap_time(ms)": 0.7,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4
    },
    "syntax/no_output/no_arch": {
        "test_name": "syntax/no_output/no_arch",
        "input_blif": "no_output.blif",
        "max_rss(MiB)": 7.1,
        "exec_time(ms)": 1,
        "techmap_time(ms)": 0.7
    },
    "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "no_port.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 12.2,
        "techmap_time(ms)": 0.7,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4
    },
    "syntax/no_port/no_arch": {
        "test_name": "syntax/no_port/no_arch",
        "input_blif": "no_port.blif",
        "max_rss(MiB)": 7.3,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.7
    },
    "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "not_enough_wires.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin bar^d: not available."
        ]
    },
    "syntax/not_enough_wires/no_arch": {
        "test_name": "syntax/not_enough_wires/no_arch",
        "input_blif": "not_enough_wires.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin bar^d: not available."
        ]
    },
    "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "part_select.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 14.3,
        "techmap_time(ms)": 2.6,
        "Pi": 4,
        "Po": 6,
        "logic element": 12,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "syntax/part_select/no_arch": {
        "test_name": "syntax/part_select/no_arch",
        "input_blif": "part_select.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 2.4,
        "Pi": 4,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "rs_decoder_1.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$reduce_and' with matching ports was not found."
        ]
    },
    "syntax/rs_decoder_1/no_arch": {
        "test_name": "syntax/rs_decoder_1/no_arch",
        "input_blif": "rs_decoder_1.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$reduce_and' with matching ports was not found."
        ]
    },
    "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "rs_decoder_2.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$reduce_and' with matching ports was not found."
        ]
    },
    "syntax/rs_decoder_2/no_arch": {
        "test_name": "syntax/rs_decoder_2/no_arch",
        "input_blif": "rs_decoder_2.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$reduce_and' with matching ports was not found."
        ]
    },
    "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sign_extend_nomem.blif",
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 26.3,
        "techmap_time(ms)": 11.2,
        "Latch Drivers": 2,
        "Pi": 37,
        "Po": 32,
        "logic element": 517,
        "latch": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 8,
        "Estimated LUTs": 517,
        "Total Node": 521
    },
    "syntax/sign_extend_nomem/no_arch": {
        "test_name": "syntax/sign_extend_nomem/no_arch",
        "input_blif": "sign_extend_nomem.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 15.3,
        "techmap_time(ms)": 11.6,
        "Latch Drivers": 2,
        "Pi": 37,
        "Po": 32,
        "logic element": 517,
        "latch": 2,
        "Longest Path": 23,
        "Average Path": 8,
        "Estimated LUTs": 517,
        "Total Node": 521
    },
    "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "simple_function.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 14.5,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "syntax/simple_function/no_arch": {
        "test_name": "syntax/simple_function/no_arch",
        "input_blif": "simple_function.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.2,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "simple_module.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14.8,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "syntax/simple_module/no_arch": {
        "test_name": "syntax/simple_module/no_arch",
        "input_blif": "simple_module.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.3,
        "techmap_time(ms)": 2.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "simple_task.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 13,
        "techmap_time(ms)": 1.2,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/simple_task/no_arch": {
        "test_name": "syntax/simple_task/no_arch",
        "input_blif": "simple_task.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.4,
        "techmap_time(ms)": 1.1,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "task_automatic.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.7,
        "techmap_time(ms)": 1.2,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/task_automatic/no_arch": {
        "test_name": "syntax/task_automatic/no_arch",
        "input_blif": "task_automatic.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.5,
        "techmap_time(ms)": 1.1,
        "Pi": 1,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "task_multiple_instances.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.8,
        "techmap_time(ms)": 1.3,
        "Pi": 1,
        "Po": 7,
        "logic element": 7,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "syntax/task_multiple_instances/no_arch": {
        "test_name": "syntax/task_multiple_instances/no_arch",
        "input_blif": "task_multiple_instances.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 1.7,
        "techmap_time(ms)": 1.3,
        "Pi": 1,
        "Po": 7,
        "logic element": 7,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "timescale_syntax.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14.9,
        "techmap_time(ms)": 2.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/timescale_syntax/no_arch": {
        "test_name": "syntax/timescale_syntax/no_arch",
        "input_blif": "timescale_syntax.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.4,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unconnected_input.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin top^my_mod.in_b: not available."
        ]
    },
    "syntax/unconnected_input/no_arch": {
        "test_name": "syntax/unconnected_input/no_arch",
        "input_blif": "unconnected_input.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin top^my_mod.in_b: not available."
        ]
    },
    "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "undeclared_signal.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 12,
        "techmap_time(ms)": 0.7,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4
    },
    "syntax/undeclared_signal/no_arch": {
        "test_name": "syntax/undeclared_signal/no_arch",
        "input_blif": "undeclared_signal.blif",
        "max_rss(MiB)": 7,
        "exec_time(ms)": 0.9,
        "techmap_time(ms)": 0.7
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
