

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s'
================================================================
* Date:           Sat Dec  9 15:44:17 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.142 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 2 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 9 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 10 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 11 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 12 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%icmp_ln45 = icmp_sgt  i16 %data_0_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 13 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 14 'bitselect' 'tmp' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%trunc_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_0_val_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 15 'partselect' 'trunc_ln3' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 16 'bitselect' 'tmp_79' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 17 'bitselect' 'tmp_80' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i16 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 18 'trunc' 'trunc_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.57ns)   --->   "%icmp_ln46 = icmp_ne  i3 %trunc_ln46, i3 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 19 'icmp' 'icmp_ln46' <Predicate = (icmp_ln45)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_0_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 20 'bitselect' 'tmp_81' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%or_ln46 = or i1 %tmp_79, i1 %icmp_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 21 'or' 'or_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%and_ln46 = and i1 %or_ln46, i1 %tmp_80" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 22 'and' 'and_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%zext_ln46 = zext i1 %and_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 23 'zext' 'zext_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln46 = add i6 %trunc_ln3, i6 %zext_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 24 'add' 'add_ln46' <Predicate = (icmp_ln45)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_41)   --->   "%trunc_ln46_29 = trunc i6 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 25 'trunc' 'trunc_ln46_29' <Predicate = (and_ln46_41 & tmp & or_ln46_30 & or_ln46_31 & icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_0_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 26 'partselect' 'tmp_6' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%icmp_ln46_30 = icmp_eq  i6 %tmp_6, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 27 'icmp' 'icmp_ln46_30' <Predicate = (icmp_ln45)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%icmp_ln46_31 = icmp_eq  i6 %tmp_6, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 28 'icmp' 'icmp_ln46_31' <Predicate = (icmp_ln45)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46, i32 5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 29 'bitselect' 'tmp_82' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_41)   --->   "%xor_ln46_39 = xor i1 %tmp_82, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 30 'xor' 'xor_ln46_39' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_30)   --->   "%select_ln46 = select i1 %tmp_82, i1 %icmp_ln46_31, i1 %icmp_ln46_30" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 31 'select' 'select_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_30)   --->   "%select_ln46_79 = select i1 %tmp_81, i1 %select_ln46, i1 %icmp_ln46_31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 32 'select' 'select_ln46_79' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln46_30 = or i1 %select_ln46_79, i1 %tmp" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 33 'or' 'or_ln46_30' <Predicate = (icmp_ln45)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%xor_ln46 = xor i1 %or_ln46_30, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 34 'xor' 'xor_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_41)   --->   "%and_ln46_40 = and i1 %icmp_ln46_30, i1 %xor_ln46_39" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 35 'and' 'and_ln46_40' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_41 = and i1 %and_ln46_40, i1 %tmp_81" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 36 'and' 'and_ln46_41' <Predicate = (icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%xor_ln46_20 = xor i1 %and_ln46_41, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 37 'xor' 'xor_ln46_20' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_41)   --->   "%select_ln46_40 = select i1 %and_ln46_41, i5 %trunc_ln46_29, i5 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 38 'select' 'select_ln46_40' <Predicate = (tmp & or_ln46_30 & or_ln46_31 & icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_41)   --->   "%zext_ln46_20 = zext i5 %select_ln46_40" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 39 'zext' 'zext_ln46_20' <Predicate = (tmp & or_ln46_30 & or_ln46_31 & icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%and_ln46_42 = and i1 %tmp, i1 %xor_ln46_20" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 40 'and' 'and_ln46_42' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln46_31 = or i1 %and_ln46_42, i1 %xor_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 41 'or' 'or_ln46_31' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_41)   --->   "%select_ln46_80 = select i1 %tmp, i6 %zext_ln46_20, i6 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 42 'select' 'select_ln46_80' <Predicate = (or_ln46_30 & or_ln46_31 & icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_41 = select i1 %or_ln46_30, i6 %select_ln46_80, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 43 'select' 'select_ln46_41' <Predicate = (or_ln46_31 & icmp_ln45)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%select_ln46_42 = select i1 %or_ln46_31, i6 %select_ln46_41, i6 %add_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 44 'select' 'select_ln46_42' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %icmp_ln45, i6 %select_ln46_42, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 45 'select' 'select_ln45' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%icmp_ln45_10 = icmp_sgt  i16 %data_1_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 46 'icmp' 'icmp_ln45_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 47 'bitselect' 'tmp_83' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%trunc_ln46_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_1_val_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 48 'partselect' 'trunc_ln46_s' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 49 'bitselect' 'tmp_84' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 50 'bitselect' 'tmp_85' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln46_30 = trunc i16 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 51 'trunc' 'trunc_ln46_30' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.57ns)   --->   "%icmp_ln46_32 = icmp_ne  i3 %trunc_ln46_30, i3 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 52 'icmp' 'icmp_ln46_32' <Predicate = (icmp_ln45_10)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_1_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 53 'bitselect' 'tmp_86' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%or_ln46_32 = or i1 %tmp_84, i1 %icmp_ln46_32" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 54 'or' 'or_ln46_32' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%and_ln46_43 = and i1 %or_ln46_32, i1 %tmp_85" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 55 'and' 'and_ln46_43' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_10)   --->   "%zext_ln46_10 = zext i1 %and_ln46_43" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 56 'zext' 'zext_ln46_10' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln46_10 = add i6 %trunc_ln46_s, i6 %zext_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 57 'add' 'add_ln46_10' <Predicate = (icmp_ln45_10)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_45)   --->   "%trunc_ln46_31 = trunc i6 %add_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 58 'trunc' 'trunc_ln46_31' <Predicate = (and_ln46_45 & tmp_83 & or_ln46_33 & or_ln46_34 & icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_1_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 59 'partselect' 'tmp_s' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.70ns)   --->   "%icmp_ln46_33 = icmp_eq  i6 %tmp_s, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 60 'icmp' 'icmp_ln46_33' <Predicate = (icmp_ln45_10)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.70ns)   --->   "%icmp_ln46_34 = icmp_eq  i6 %tmp_s, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 61 'icmp' 'icmp_ln46_34' <Predicate = (icmp_ln45_10)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_10, i32 5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 62 'bitselect' 'tmp_87' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_45)   --->   "%xor_ln46_40 = xor i1 %tmp_87, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 63 'xor' 'xor_ln46_40' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_33)   --->   "%select_ln46_43 = select i1 %tmp_87, i1 %icmp_ln46_34, i1 %icmp_ln46_33" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 64 'select' 'select_ln46_43' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_33)   --->   "%select_ln46_81 = select i1 %tmp_86, i1 %select_ln46_43, i1 %icmp_ln46_34" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 65 'select' 'select_ln46_81' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln46_33 = or i1 %select_ln46_81, i1 %tmp_83" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 66 'or' 'or_ln46_33' <Predicate = (icmp_ln45_10)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_10)   --->   "%xor_ln46_21 = xor i1 %or_ln46_33, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 67 'xor' 'xor_ln46_21' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_45)   --->   "%and_ln46_44 = and i1 %icmp_ln46_33, i1 %xor_ln46_40" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 68 'and' 'and_ln46_44' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_45 = and i1 %and_ln46_44, i1 %tmp_86" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 69 'and' 'and_ln46_45' <Predicate = (icmp_ln45_10)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_10)   --->   "%xor_ln46_22 = xor i1 %and_ln46_45, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 70 'xor' 'xor_ln46_22' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_45)   --->   "%select_ln46_44 = select i1 %and_ln46_45, i5 %trunc_ln46_31, i5 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 71 'select' 'select_ln46_44' <Predicate = (tmp_83 & or_ln46_33 & or_ln46_34 & icmp_ln45_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_45)   --->   "%zext_ln46_21 = zext i5 %select_ln46_44" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 72 'zext' 'zext_ln46_21' <Predicate = (tmp_83 & or_ln46_33 & or_ln46_34 & icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_10)   --->   "%and_ln46_46 = and i1 %tmp_83, i1 %xor_ln46_22" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 73 'and' 'and_ln46_46' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_10)   --->   "%or_ln46_34 = or i1 %and_ln46_46, i1 %xor_ln46_21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 74 'or' 'or_ln46_34' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_45)   --->   "%select_ln46_82 = select i1 %tmp_83, i6 %zext_ln46_21, i6 %add_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 75 'select' 'select_ln46_82' <Predicate = (or_ln46_33 & or_ln46_34 & icmp_ln45_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_45 = select i1 %or_ln46_33, i6 %select_ln46_82, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 76 'select' 'select_ln46_45' <Predicate = (or_ln46_34 & icmp_ln45_10)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_10)   --->   "%select_ln46_46 = select i1 %or_ln46_34, i6 %select_ln46_45, i6 %add_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 77 'select' 'select_ln46_46' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln45_10 = select i1 %icmp_ln45_10, i6 %select_ln46_46, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 78 'select' 'select_ln45_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.78ns)   --->   "%icmp_ln45_11 = icmp_sgt  i16 %data_2_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 79 'icmp' 'icmp_ln45_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 80 'bitselect' 'tmp_88' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%trunc_ln46_1 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_2_val_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 81 'partselect' 'trunc_ln46_1' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 82 'bitselect' 'tmp_89' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 83 'bitselect' 'tmp_90' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln46_32 = trunc i16 %data_2_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 84 'trunc' 'trunc_ln46_32' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.57ns)   --->   "%icmp_ln46_35 = icmp_ne  i3 %trunc_ln46_32, i3 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 85 'icmp' 'icmp_ln46_35' <Predicate = (icmp_ln45_11)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_2_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 86 'bitselect' 'tmp_91' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%or_ln46_35 = or i1 %tmp_89, i1 %icmp_ln46_35" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 87 'or' 'or_ln46_35' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%and_ln46_47 = and i1 %or_ln46_35, i1 %tmp_90" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 88 'and' 'and_ln46_47' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_11)   --->   "%zext_ln46_11 = zext i1 %and_ln46_47" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 89 'zext' 'zext_ln46_11' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln46_11 = add i6 %trunc_ln46_1, i6 %zext_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 90 'add' 'add_ln46_11' <Predicate = (icmp_ln45_11)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_49)   --->   "%trunc_ln46_33 = trunc i6 %add_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 91 'trunc' 'trunc_ln46_33' <Predicate = (and_ln46_49 & tmp_88 & or_ln46_36 & or_ln46_37 & icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_2_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 92 'partselect' 'tmp_10' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.70ns)   --->   "%icmp_ln46_36 = icmp_eq  i6 %tmp_10, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 93 'icmp' 'icmp_ln46_36' <Predicate = (icmp_ln45_11)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.70ns)   --->   "%icmp_ln46_37 = icmp_eq  i6 %tmp_10, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 94 'icmp' 'icmp_ln46_37' <Predicate = (icmp_ln45_11)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_11, i32 5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 95 'bitselect' 'tmp_92' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_49)   --->   "%xor_ln46_41 = xor i1 %tmp_92, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 96 'xor' 'xor_ln46_41' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_36)   --->   "%select_ln46_47 = select i1 %tmp_92, i1 %icmp_ln46_37, i1 %icmp_ln46_36" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 97 'select' 'select_ln46_47' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_36)   --->   "%select_ln46_83 = select i1 %tmp_91, i1 %select_ln46_47, i1 %icmp_ln46_37" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 98 'select' 'select_ln46_83' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln46_36 = or i1 %select_ln46_83, i1 %tmp_88" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 99 'or' 'or_ln46_36' <Predicate = (icmp_ln45_11)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_11)   --->   "%xor_ln46_23 = xor i1 %or_ln46_36, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 100 'xor' 'xor_ln46_23' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_49)   --->   "%and_ln46_48 = and i1 %icmp_ln46_36, i1 %xor_ln46_41" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 101 'and' 'and_ln46_48' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_49 = and i1 %and_ln46_48, i1 %tmp_91" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 102 'and' 'and_ln46_49' <Predicate = (icmp_ln45_11)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_11)   --->   "%xor_ln46_24 = xor i1 %and_ln46_49, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 103 'xor' 'xor_ln46_24' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_49)   --->   "%select_ln46_48 = select i1 %and_ln46_49, i5 %trunc_ln46_33, i5 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 104 'select' 'select_ln46_48' <Predicate = (tmp_88 & or_ln46_36 & or_ln46_37 & icmp_ln45_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_49)   --->   "%zext_ln46_22 = zext i5 %select_ln46_48" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 105 'zext' 'zext_ln46_22' <Predicate = (tmp_88 & or_ln46_36 & or_ln46_37 & icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_11)   --->   "%and_ln46_50 = and i1 %tmp_88, i1 %xor_ln46_24" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 106 'and' 'and_ln46_50' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_11)   --->   "%or_ln46_37 = or i1 %and_ln46_50, i1 %xor_ln46_23" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 107 'or' 'or_ln46_37' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_49)   --->   "%select_ln46_84 = select i1 %tmp_88, i6 %zext_ln46_22, i6 %add_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 108 'select' 'select_ln46_84' <Predicate = (or_ln46_36 & or_ln46_37 & icmp_ln45_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_49 = select i1 %or_ln46_36, i6 %select_ln46_84, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 109 'select' 'select_ln46_49' <Predicate = (or_ln46_37 & icmp_ln45_11)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_11)   --->   "%select_ln46_50 = select i1 %or_ln46_37, i6 %select_ln46_49, i6 %add_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 110 'select' 'select_ln46_50' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln45_11 = select i1 %icmp_ln45_11, i6 %select_ln46_50, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 111 'select' 'select_ln45_11' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.78ns)   --->   "%icmp_ln45_12 = icmp_sgt  i16 %data_3_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 112 'icmp' 'icmp_ln45_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 113 'bitselect' 'tmp_93' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%trunc_ln46_2 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_3_val_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 114 'partselect' 'trunc_ln46_2' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 115 'bitselect' 'tmp_94' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 116 'bitselect' 'tmp_95' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln46_34 = trunc i16 %data_3_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 117 'trunc' 'trunc_ln46_34' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.57ns)   --->   "%icmp_ln46_38 = icmp_ne  i3 %trunc_ln46_34, i3 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 118 'icmp' 'icmp_ln46_38' <Predicate = (icmp_ln45_12)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_3_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 119 'bitselect' 'tmp_96' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%or_ln46_38 = or i1 %tmp_94, i1 %icmp_ln46_38" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 120 'or' 'or_ln46_38' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%and_ln46_51 = and i1 %or_ln46_38, i1 %tmp_95" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 121 'and' 'and_ln46_51' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_12)   --->   "%zext_ln46_12 = zext i1 %and_ln46_51" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 122 'zext' 'zext_ln46_12' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln46_12 = add i6 %trunc_ln46_2, i6 %zext_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 123 'add' 'add_ln46_12' <Predicate = (icmp_ln45_12)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_53)   --->   "%trunc_ln46_35 = trunc i6 %add_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 124 'trunc' 'trunc_ln46_35' <Predicate = (and_ln46_53 & tmp_93 & or_ln46_39 & or_ln46_40 & icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_3_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 125 'partselect' 'tmp_11' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.70ns)   --->   "%icmp_ln46_39 = icmp_eq  i6 %tmp_11, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 126 'icmp' 'icmp_ln46_39' <Predicate = (icmp_ln45_12)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.70ns)   --->   "%icmp_ln46_40 = icmp_eq  i6 %tmp_11, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 127 'icmp' 'icmp_ln46_40' <Predicate = (icmp_ln45_12)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_12, i32 5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 128 'bitselect' 'tmp_97' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_53)   --->   "%xor_ln46_42 = xor i1 %tmp_97, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 129 'xor' 'xor_ln46_42' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_39)   --->   "%select_ln46_51 = select i1 %tmp_97, i1 %icmp_ln46_40, i1 %icmp_ln46_39" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 130 'select' 'select_ln46_51' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_39)   --->   "%select_ln46_85 = select i1 %tmp_96, i1 %select_ln46_51, i1 %icmp_ln46_40" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 131 'select' 'select_ln46_85' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln46_39 = or i1 %select_ln46_85, i1 %tmp_93" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 132 'or' 'or_ln46_39' <Predicate = (icmp_ln45_12)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_12)   --->   "%xor_ln46_25 = xor i1 %or_ln46_39, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 133 'xor' 'xor_ln46_25' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_53)   --->   "%and_ln46_52 = and i1 %icmp_ln46_39, i1 %xor_ln46_42" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 134 'and' 'and_ln46_52' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_53 = and i1 %and_ln46_52, i1 %tmp_96" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 135 'and' 'and_ln46_53' <Predicate = (icmp_ln45_12)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_12)   --->   "%xor_ln46_26 = xor i1 %and_ln46_53, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 136 'xor' 'xor_ln46_26' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_53)   --->   "%select_ln46_52 = select i1 %and_ln46_53, i5 %trunc_ln46_35, i5 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 137 'select' 'select_ln46_52' <Predicate = (tmp_93 & or_ln46_39 & or_ln46_40 & icmp_ln45_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_53)   --->   "%zext_ln46_23 = zext i5 %select_ln46_52" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 138 'zext' 'zext_ln46_23' <Predicate = (tmp_93 & or_ln46_39 & or_ln46_40 & icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_12)   --->   "%and_ln46_54 = and i1 %tmp_93, i1 %xor_ln46_26" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 139 'and' 'and_ln46_54' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_12)   --->   "%or_ln46_40 = or i1 %and_ln46_54, i1 %xor_ln46_25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 140 'or' 'or_ln46_40' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_53)   --->   "%select_ln46_86 = select i1 %tmp_93, i6 %zext_ln46_23, i6 %add_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 141 'select' 'select_ln46_86' <Predicate = (or_ln46_39 & or_ln46_40 & icmp_ln45_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_53 = select i1 %or_ln46_39, i6 %select_ln46_86, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 142 'select' 'select_ln46_53' <Predicate = (or_ln46_40 & icmp_ln45_12)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_12)   --->   "%select_ln46_54 = select i1 %or_ln46_40, i6 %select_ln46_53, i6 %add_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 143 'select' 'select_ln46_54' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln45_12 = select i1 %icmp_ln45_12, i6 %select_ln46_54, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 144 'select' 'select_ln45_12' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.78ns)   --->   "%icmp_ln45_13 = icmp_sgt  i16 %data_4_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 145 'icmp' 'icmp_ln45_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 146 'bitselect' 'tmp_98' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%trunc_ln46_3 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_4_val_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 147 'partselect' 'trunc_ln46_3' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 148 'bitselect' 'tmp_99' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 149 'bitselect' 'tmp_100' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln46_36 = trunc i16 %data_4_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 150 'trunc' 'trunc_ln46_36' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.57ns)   --->   "%icmp_ln46_41 = icmp_ne  i3 %trunc_ln46_36, i3 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 151 'icmp' 'icmp_ln46_41' <Predicate = (icmp_ln45_13)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_4_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 152 'bitselect' 'tmp_101' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%or_ln46_41 = or i1 %tmp_99, i1 %icmp_ln46_41" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 153 'or' 'or_ln46_41' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%and_ln46_55 = and i1 %or_ln46_41, i1 %tmp_100" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 154 'and' 'and_ln46_55' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_13)   --->   "%zext_ln46_13 = zext i1 %and_ln46_55" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 155 'zext' 'zext_ln46_13' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln46_13 = add i6 %trunc_ln46_3, i6 %zext_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 156 'add' 'add_ln46_13' <Predicate = (icmp_ln45_13)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_57)   --->   "%trunc_ln46_37 = trunc i6 %add_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 157 'trunc' 'trunc_ln46_37' <Predicate = (and_ln46_57 & tmp_98 & or_ln46_42 & or_ln46_43 & icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_4_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 158 'partselect' 'tmp_12' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.70ns)   --->   "%icmp_ln46_42 = icmp_eq  i6 %tmp_12, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 159 'icmp' 'icmp_ln46_42' <Predicate = (icmp_ln45_13)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.70ns)   --->   "%icmp_ln46_43 = icmp_eq  i6 %tmp_12, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 160 'icmp' 'icmp_ln46_43' <Predicate = (icmp_ln45_13)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_13, i32 5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 161 'bitselect' 'tmp_102' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_57)   --->   "%xor_ln46_43 = xor i1 %tmp_102, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 162 'xor' 'xor_ln46_43' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_42)   --->   "%select_ln46_55 = select i1 %tmp_102, i1 %icmp_ln46_43, i1 %icmp_ln46_42" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 163 'select' 'select_ln46_55' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_42)   --->   "%select_ln46_87 = select i1 %tmp_101, i1 %select_ln46_55, i1 %icmp_ln46_43" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 164 'select' 'select_ln46_87' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln46_42 = or i1 %select_ln46_87, i1 %tmp_98" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 165 'or' 'or_ln46_42' <Predicate = (icmp_ln45_13)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_13)   --->   "%xor_ln46_27 = xor i1 %or_ln46_42, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 166 'xor' 'xor_ln46_27' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_57)   --->   "%and_ln46_56 = and i1 %icmp_ln46_42, i1 %xor_ln46_43" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 167 'and' 'and_ln46_56' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_57 = and i1 %and_ln46_56, i1 %tmp_101" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 168 'and' 'and_ln46_57' <Predicate = (icmp_ln45_13)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_13)   --->   "%xor_ln46_28 = xor i1 %and_ln46_57, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 169 'xor' 'xor_ln46_28' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_57)   --->   "%select_ln46_56 = select i1 %and_ln46_57, i5 %trunc_ln46_37, i5 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 170 'select' 'select_ln46_56' <Predicate = (tmp_98 & or_ln46_42 & or_ln46_43 & icmp_ln45_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_57)   --->   "%zext_ln46_24 = zext i5 %select_ln46_56" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 171 'zext' 'zext_ln46_24' <Predicate = (tmp_98 & or_ln46_42 & or_ln46_43 & icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_13)   --->   "%and_ln46_58 = and i1 %tmp_98, i1 %xor_ln46_28" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 172 'and' 'and_ln46_58' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_13)   --->   "%or_ln46_43 = or i1 %and_ln46_58, i1 %xor_ln46_27" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 173 'or' 'or_ln46_43' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_57)   --->   "%select_ln46_88 = select i1 %tmp_98, i6 %zext_ln46_24, i6 %add_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 174 'select' 'select_ln46_88' <Predicate = (or_ln46_42 & or_ln46_43 & icmp_ln45_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_57 = select i1 %or_ln46_42, i6 %select_ln46_88, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 175 'select' 'select_ln46_57' <Predicate = (or_ln46_43 & icmp_ln45_13)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_13)   --->   "%select_ln46_58 = select i1 %or_ln46_43, i6 %select_ln46_57, i6 %add_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 176 'select' 'select_ln46_58' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln45_13 = select i1 %icmp_ln45_13, i6 %select_ln46_58, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 177 'select' 'select_ln45_13' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.78ns)   --->   "%icmp_ln45_14 = icmp_sgt  i16 %data_5_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 178 'icmp' 'icmp_ln45_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 179 'bitselect' 'tmp_103' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%trunc_ln46_4 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_5_val_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 180 'partselect' 'trunc_ln46_4' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 181 'bitselect' 'tmp_104' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 182 'bitselect' 'tmp_105' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln46_38 = trunc i16 %data_5_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 183 'trunc' 'trunc_ln46_38' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.57ns)   --->   "%icmp_ln46_44 = icmp_ne  i3 %trunc_ln46_38, i3 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 184 'icmp' 'icmp_ln46_44' <Predicate = (icmp_ln45_14)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_5_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 185 'bitselect' 'tmp_106' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%or_ln46_44 = or i1 %tmp_104, i1 %icmp_ln46_44" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 186 'or' 'or_ln46_44' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%and_ln46_59 = and i1 %or_ln46_44, i1 %tmp_105" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 187 'and' 'and_ln46_59' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_14)   --->   "%zext_ln46_14 = zext i1 %and_ln46_59" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 188 'zext' 'zext_ln46_14' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln46_14 = add i6 %trunc_ln46_4, i6 %zext_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 189 'add' 'add_ln46_14' <Predicate = (icmp_ln45_14)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_61)   --->   "%trunc_ln46_39 = trunc i6 %add_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 190 'trunc' 'trunc_ln46_39' <Predicate = (and_ln46_61 & tmp_103 & or_ln46_45 & or_ln46_46 & icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_5_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 191 'partselect' 'tmp_13' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.70ns)   --->   "%icmp_ln46_45 = icmp_eq  i6 %tmp_13, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 192 'icmp' 'icmp_ln46_45' <Predicate = (icmp_ln45_14)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.70ns)   --->   "%icmp_ln46_46 = icmp_eq  i6 %tmp_13, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 193 'icmp' 'icmp_ln46_46' <Predicate = (icmp_ln45_14)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_14, i32 5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 194 'bitselect' 'tmp_107' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_61)   --->   "%xor_ln46_44 = xor i1 %tmp_107, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 195 'xor' 'xor_ln46_44' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_45)   --->   "%select_ln46_59 = select i1 %tmp_107, i1 %icmp_ln46_46, i1 %icmp_ln46_45" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 196 'select' 'select_ln46_59' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_45)   --->   "%select_ln46_89 = select i1 %tmp_106, i1 %select_ln46_59, i1 %icmp_ln46_46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 197 'select' 'select_ln46_89' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln46_45 = or i1 %select_ln46_89, i1 %tmp_103" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 198 'or' 'or_ln46_45' <Predicate = (icmp_ln45_14)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_14)   --->   "%xor_ln46_29 = xor i1 %or_ln46_45, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 199 'xor' 'xor_ln46_29' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_61)   --->   "%and_ln46_60 = and i1 %icmp_ln46_45, i1 %xor_ln46_44" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 200 'and' 'and_ln46_60' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_61 = and i1 %and_ln46_60, i1 %tmp_106" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 201 'and' 'and_ln46_61' <Predicate = (icmp_ln45_14)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_14)   --->   "%xor_ln46_30 = xor i1 %and_ln46_61, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 202 'xor' 'xor_ln46_30' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_61)   --->   "%select_ln46_60 = select i1 %and_ln46_61, i5 %trunc_ln46_39, i5 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 203 'select' 'select_ln46_60' <Predicate = (tmp_103 & or_ln46_45 & or_ln46_46 & icmp_ln45_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_61)   --->   "%zext_ln46_25 = zext i5 %select_ln46_60" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 204 'zext' 'zext_ln46_25' <Predicate = (tmp_103 & or_ln46_45 & or_ln46_46 & icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_14)   --->   "%and_ln46_62 = and i1 %tmp_103, i1 %xor_ln46_30" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 205 'and' 'and_ln46_62' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_14)   --->   "%or_ln46_46 = or i1 %and_ln46_62, i1 %xor_ln46_29" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 206 'or' 'or_ln46_46' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_61)   --->   "%select_ln46_90 = select i1 %tmp_103, i6 %zext_ln46_25, i6 %add_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 207 'select' 'select_ln46_90' <Predicate = (or_ln46_45 & or_ln46_46 & icmp_ln45_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_61 = select i1 %or_ln46_45, i6 %select_ln46_90, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 208 'select' 'select_ln46_61' <Predicate = (or_ln46_46 & icmp_ln45_14)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_14)   --->   "%select_ln46_62 = select i1 %or_ln46_46, i6 %select_ln46_61, i6 %add_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 209 'select' 'select_ln46_62' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln45_14 = select i1 %icmp_ln45_14, i6 %select_ln46_62, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 210 'select' 'select_ln45_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.78ns)   --->   "%icmp_ln45_15 = icmp_sgt  i16 %data_6_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 211 'icmp' 'icmp_ln45_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 212 'bitselect' 'tmp_108' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_15)   --->   "%trunc_ln46_5 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_6_val_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 213 'partselect' 'trunc_ln46_5' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_15)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 214 'bitselect' 'tmp_109' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_15)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 215 'bitselect' 'tmp_110' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln46_40 = trunc i16 %data_6_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 216 'trunc' 'trunc_ln46_40' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.57ns)   --->   "%icmp_ln46_47 = icmp_ne  i3 %trunc_ln46_40, i3 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 217 'icmp' 'icmp_ln46_47' <Predicate = (icmp_ln45_15)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_6_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 218 'bitselect' 'tmp_111' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_15)   --->   "%or_ln46_47 = or i1 %tmp_109, i1 %icmp_ln46_47" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 219 'or' 'or_ln46_47' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_15)   --->   "%and_ln46_63 = and i1 %or_ln46_47, i1 %tmp_110" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 220 'and' 'and_ln46_63' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_15)   --->   "%zext_ln46_15 = zext i1 %and_ln46_63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 221 'zext' 'zext_ln46_15' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln46_15 = add i6 %trunc_ln46_5, i6 %zext_ln46_15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 222 'add' 'add_ln46_15' <Predicate = (icmp_ln45_15)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_65)   --->   "%trunc_ln46_41 = trunc i6 %add_ln46_15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 223 'trunc' 'trunc_ln46_41' <Predicate = (and_ln46_65 & tmp_108 & or_ln46_48 & or_ln46_49 & icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_6_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 224 'partselect' 'tmp_14' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.70ns)   --->   "%icmp_ln46_48 = icmp_eq  i6 %tmp_14, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 225 'icmp' 'icmp_ln46_48' <Predicate = (icmp_ln45_15)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.70ns)   --->   "%icmp_ln46_49 = icmp_eq  i6 %tmp_14, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 226 'icmp' 'icmp_ln46_49' <Predicate = (icmp_ln45_15)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_15, i32 5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 227 'bitselect' 'tmp_112' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_65)   --->   "%xor_ln46_45 = xor i1 %tmp_112, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 228 'xor' 'xor_ln46_45' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_48)   --->   "%select_ln46_63 = select i1 %tmp_112, i1 %icmp_ln46_49, i1 %icmp_ln46_48" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 229 'select' 'select_ln46_63' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_48)   --->   "%select_ln46_91 = select i1 %tmp_111, i1 %select_ln46_63, i1 %icmp_ln46_49" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 230 'select' 'select_ln46_91' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln46_48 = or i1 %select_ln46_91, i1 %tmp_108" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 231 'or' 'or_ln46_48' <Predicate = (icmp_ln45_15)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_15)   --->   "%xor_ln46_31 = xor i1 %or_ln46_48, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 232 'xor' 'xor_ln46_31' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_65)   --->   "%and_ln46_64 = and i1 %icmp_ln46_48, i1 %xor_ln46_45" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 233 'and' 'and_ln46_64' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_65 = and i1 %and_ln46_64, i1 %tmp_111" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 234 'and' 'and_ln46_65' <Predicate = (icmp_ln45_15)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_15)   --->   "%xor_ln46_32 = xor i1 %and_ln46_65, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 235 'xor' 'xor_ln46_32' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_65)   --->   "%select_ln46_64 = select i1 %and_ln46_65, i5 %trunc_ln46_41, i5 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 236 'select' 'select_ln46_64' <Predicate = (tmp_108 & or_ln46_48 & or_ln46_49 & icmp_ln45_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_65)   --->   "%zext_ln46_26 = zext i5 %select_ln46_64" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 237 'zext' 'zext_ln46_26' <Predicate = (tmp_108 & or_ln46_48 & or_ln46_49 & icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_15)   --->   "%and_ln46_66 = and i1 %tmp_108, i1 %xor_ln46_32" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 238 'and' 'and_ln46_66' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_15)   --->   "%or_ln46_49 = or i1 %and_ln46_66, i1 %xor_ln46_31" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 239 'or' 'or_ln46_49' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_65)   --->   "%select_ln46_92 = select i1 %tmp_108, i6 %zext_ln46_26, i6 %add_ln46_15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 240 'select' 'select_ln46_92' <Predicate = (or_ln46_48 & or_ln46_49 & icmp_ln45_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_65 = select i1 %or_ln46_48, i6 %select_ln46_92, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 241 'select' 'select_ln46_65' <Predicate = (or_ln46_49 & icmp_ln45_15)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_15)   --->   "%select_ln46_66 = select i1 %or_ln46_49, i6 %select_ln46_65, i6 %add_ln46_15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 242 'select' 'select_ln46_66' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln45_15 = select i1 %icmp_ln45_15, i6 %select_ln46_66, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 243 'select' 'select_ln45_15' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.78ns)   --->   "%icmp_ln45_16 = icmp_sgt  i16 %data_7_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 244 'icmp' 'icmp_ln45_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 245 'bitselect' 'tmp_113' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_16)   --->   "%trunc_ln46_6 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_7_val_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 246 'partselect' 'trunc_ln46_6' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_16)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 247 'bitselect' 'tmp_114' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_16)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 248 'bitselect' 'tmp_115' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln46_42 = trunc i16 %data_7_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 249 'trunc' 'trunc_ln46_42' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.57ns)   --->   "%icmp_ln46_50 = icmp_ne  i3 %trunc_ln46_42, i3 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 250 'icmp' 'icmp_ln46_50' <Predicate = (icmp_ln45_16)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_7_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 251 'bitselect' 'tmp_116' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_16)   --->   "%or_ln46_50 = or i1 %tmp_114, i1 %icmp_ln46_50" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 252 'or' 'or_ln46_50' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_16)   --->   "%and_ln46_67 = and i1 %or_ln46_50, i1 %tmp_115" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 253 'and' 'and_ln46_67' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_16)   --->   "%zext_ln46_16 = zext i1 %and_ln46_67" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 254 'zext' 'zext_ln46_16' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln46_16 = add i6 %trunc_ln46_6, i6 %zext_ln46_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 255 'add' 'add_ln46_16' <Predicate = (icmp_ln45_16)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_69)   --->   "%trunc_ln46_43 = trunc i6 %add_ln46_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 256 'trunc' 'trunc_ln46_43' <Predicate = (and_ln46_69 & tmp_113 & or_ln46_51 & or_ln46_52 & icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_7_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 257 'partselect' 'tmp_15' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.70ns)   --->   "%icmp_ln46_51 = icmp_eq  i6 %tmp_15, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 258 'icmp' 'icmp_ln46_51' <Predicate = (icmp_ln45_16)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.70ns)   --->   "%icmp_ln46_52 = icmp_eq  i6 %tmp_15, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 259 'icmp' 'icmp_ln46_52' <Predicate = (icmp_ln45_16)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_16, i32 5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 260 'bitselect' 'tmp_117' <Predicate = (icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_69)   --->   "%xor_ln46_46 = xor i1 %tmp_117, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 261 'xor' 'xor_ln46_46' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_51)   --->   "%select_ln46_67 = select i1 %tmp_117, i1 %icmp_ln46_52, i1 %icmp_ln46_51" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 262 'select' 'select_ln46_67' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_51)   --->   "%select_ln46_93 = select i1 %tmp_116, i1 %select_ln46_67, i1 %icmp_ln46_52" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 263 'select' 'select_ln46_93' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln46_51 = or i1 %select_ln46_93, i1 %tmp_113" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 264 'or' 'or_ln46_51' <Predicate = (icmp_ln45_16)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_16)   --->   "%xor_ln46_33 = xor i1 %or_ln46_51, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 265 'xor' 'xor_ln46_33' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_69)   --->   "%and_ln46_68 = and i1 %icmp_ln46_51, i1 %xor_ln46_46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 266 'and' 'and_ln46_68' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_69 = and i1 %and_ln46_68, i1 %tmp_116" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 267 'and' 'and_ln46_69' <Predicate = (icmp_ln45_16)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_16)   --->   "%xor_ln46_34 = xor i1 %and_ln46_69, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 268 'xor' 'xor_ln46_34' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_69)   --->   "%select_ln46_68 = select i1 %and_ln46_69, i5 %trunc_ln46_43, i5 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 269 'select' 'select_ln46_68' <Predicate = (tmp_113 & or_ln46_51 & or_ln46_52 & icmp_ln45_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_69)   --->   "%zext_ln46_27 = zext i5 %select_ln46_68" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 270 'zext' 'zext_ln46_27' <Predicate = (tmp_113 & or_ln46_51 & or_ln46_52 & icmp_ln45_16)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_16)   --->   "%and_ln46_70 = and i1 %tmp_113, i1 %xor_ln46_34" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 271 'and' 'and_ln46_70' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_16)   --->   "%or_ln46_52 = or i1 %and_ln46_70, i1 %xor_ln46_33" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 272 'or' 'or_ln46_52' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_69)   --->   "%select_ln46_94 = select i1 %tmp_113, i6 %zext_ln46_27, i6 %add_ln46_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 273 'select' 'select_ln46_94' <Predicate = (or_ln46_51 & or_ln46_52 & icmp_ln45_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_69 = select i1 %or_ln46_51, i6 %select_ln46_94, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 274 'select' 'select_ln46_69' <Predicate = (or_ln46_52 & icmp_ln45_16)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_16)   --->   "%select_ln46_70 = select i1 %or_ln46_52, i6 %select_ln46_69, i6 %add_ln46_16" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 275 'select' 'select_ln46_70' <Predicate = (icmp_ln45_16)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln45_16 = select i1 %icmp_ln45_16, i6 %select_ln46_70, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 276 'select' 'select_ln45_16' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.78ns)   --->   "%icmp_ln45_17 = icmp_sgt  i16 %data_8_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 277 'icmp' 'icmp_ln45_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_8_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 278 'bitselect' 'tmp_118' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_17)   --->   "%trunc_ln46_7 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_8_val_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 279 'partselect' 'trunc_ln46_7' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_17)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_8_val_read, i32 4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 280 'bitselect' 'tmp_119' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_17)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_8_val_read, i32 3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 281 'bitselect' 'tmp_120' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln46_44 = trunc i16 %data_8_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 282 'trunc' 'trunc_ln46_44' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.57ns)   --->   "%icmp_ln46_53 = icmp_ne  i3 %trunc_ln46_44, i3 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 283 'icmp' 'icmp_ln46_53' <Predicate = (icmp_ln45_17)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_8_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 284 'bitselect' 'tmp_121' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_17)   --->   "%or_ln46_53 = or i1 %tmp_119, i1 %icmp_ln46_53" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 285 'or' 'or_ln46_53' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_17)   --->   "%and_ln46_71 = and i1 %or_ln46_53, i1 %tmp_120" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 286 'and' 'and_ln46_71' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_17)   --->   "%zext_ln46_17 = zext i1 %and_ln46_71" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 287 'zext' 'zext_ln46_17' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln46_17 = add i6 %trunc_ln46_7, i6 %zext_ln46_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 288 'add' 'add_ln46_17' <Predicate = (icmp_ln45_17)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_73)   --->   "%trunc_ln46_45 = trunc i6 %add_ln46_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 289 'trunc' 'trunc_ln46_45' <Predicate = (and_ln46_73 & tmp_118 & or_ln46_54 & or_ln46_55 & icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_8_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 290 'partselect' 'tmp_16' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.70ns)   --->   "%icmp_ln46_54 = icmp_eq  i6 %tmp_16, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 291 'icmp' 'icmp_ln46_54' <Predicate = (icmp_ln45_17)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.70ns)   --->   "%icmp_ln46_55 = icmp_eq  i6 %tmp_16, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 292 'icmp' 'icmp_ln46_55' <Predicate = (icmp_ln45_17)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_17, i32 5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 293 'bitselect' 'tmp_122' <Predicate = (icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_73)   --->   "%xor_ln46_47 = xor i1 %tmp_122, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 294 'xor' 'xor_ln46_47' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_54)   --->   "%select_ln46_71 = select i1 %tmp_122, i1 %icmp_ln46_55, i1 %icmp_ln46_54" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 295 'select' 'select_ln46_71' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_54)   --->   "%select_ln46_95 = select i1 %tmp_121, i1 %select_ln46_71, i1 %icmp_ln46_55" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 296 'select' 'select_ln46_95' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln46_54 = or i1 %select_ln46_95, i1 %tmp_118" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 297 'or' 'or_ln46_54' <Predicate = (icmp_ln45_17)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_17)   --->   "%xor_ln46_35 = xor i1 %or_ln46_54, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 298 'xor' 'xor_ln46_35' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_73)   --->   "%and_ln46_72 = and i1 %icmp_ln46_54, i1 %xor_ln46_47" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 299 'and' 'and_ln46_72' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_73 = and i1 %and_ln46_72, i1 %tmp_121" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 300 'and' 'and_ln46_73' <Predicate = (icmp_ln45_17)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_17)   --->   "%xor_ln46_36 = xor i1 %and_ln46_73, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 301 'xor' 'xor_ln46_36' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_73)   --->   "%select_ln46_72 = select i1 %and_ln46_73, i5 %trunc_ln46_45, i5 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 302 'select' 'select_ln46_72' <Predicate = (tmp_118 & or_ln46_54 & or_ln46_55 & icmp_ln45_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_73)   --->   "%zext_ln46_28 = zext i5 %select_ln46_72" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 303 'zext' 'zext_ln46_28' <Predicate = (tmp_118 & or_ln46_54 & or_ln46_55 & icmp_ln45_17)> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_17)   --->   "%and_ln46_74 = and i1 %tmp_118, i1 %xor_ln46_36" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 304 'and' 'and_ln46_74' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_17)   --->   "%or_ln46_55 = or i1 %and_ln46_74, i1 %xor_ln46_35" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 305 'or' 'or_ln46_55' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_73)   --->   "%select_ln46_96 = select i1 %tmp_118, i6 %zext_ln46_28, i6 %add_ln46_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 306 'select' 'select_ln46_96' <Predicate = (or_ln46_54 & or_ln46_55 & icmp_ln45_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_73 = select i1 %or_ln46_54, i6 %select_ln46_96, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 307 'select' 'select_ln46_73' <Predicate = (or_ln46_55 & icmp_ln45_17)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_17)   --->   "%select_ln46_74 = select i1 %or_ln46_55, i6 %select_ln46_73, i6 %add_ln46_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 308 'select' 'select_ln46_74' <Predicate = (icmp_ln45_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln45_17 = select i1 %icmp_ln45_17, i6 %select_ln46_74, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 309 'select' 'select_ln45_17' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.78ns)   --->   "%icmp_ln45_18 = icmp_sgt  i16 %data_9_val_read, i16 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 310 'icmp' 'icmp_ln45_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_9_val_read, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 311 'bitselect' 'tmp_123' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_18)   --->   "%trunc_ln46_8 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_9_val_read, i32 4, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 312 'partselect' 'trunc_ln46_8' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_18)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_9_val_read, i32 4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 313 'bitselect' 'tmp_124' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_18)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_9_val_read, i32 3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 314 'bitselect' 'tmp_125' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln46_46 = trunc i16 %data_9_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 315 'trunc' 'trunc_ln46_46' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.57ns)   --->   "%icmp_ln46_56 = icmp_ne  i3 %trunc_ln46_46, i3 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 316 'icmp' 'icmp_ln46_56' <Predicate = (icmp_ln45_18)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %data_9_val_read, i32 9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 317 'bitselect' 'tmp_126' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_18)   --->   "%or_ln46_56 = or i1 %tmp_124, i1 %icmp_ln46_56" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 318 'or' 'or_ln46_56' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_18)   --->   "%and_ln46_75 = and i1 %or_ln46_56, i1 %tmp_125" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 319 'and' 'and_ln46_75' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln46_18)   --->   "%zext_ln46_18 = zext i1 %and_ln46_75" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 320 'zext' 'zext_ln46_18' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln46_18 = add i6 %trunc_ln46_8, i6 %zext_ln46_18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 321 'add' 'add_ln46_18' <Predicate = (icmp_ln45_18)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_77)   --->   "%trunc_ln46_47 = trunc i6 %add_ln46_18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 322 'trunc' 'trunc_ln46_47' <Predicate = (and_ln46_77 & tmp_123 & or_ln46_57 & or_ln46_58 & icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %data_9_val_read, i32 10, i32 15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 323 'partselect' 'tmp_17' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.70ns)   --->   "%icmp_ln46_57 = icmp_eq  i6 %tmp_17, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 324 'icmp' 'icmp_ln46_57' <Predicate = (icmp_ln45_18)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.70ns)   --->   "%icmp_ln46_58 = icmp_eq  i6 %tmp_17, i6 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 325 'icmp' 'icmp_ln46_58' <Predicate = (icmp_ln45_18)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln46_18, i32 5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 326 'bitselect' 'tmp_127' <Predicate = (icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_77)   --->   "%xor_ln46_48 = xor i1 %tmp_127, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 327 'xor' 'xor_ln46_48' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_57)   --->   "%select_ln46_75 = select i1 %tmp_127, i1 %icmp_ln46_58, i1 %icmp_ln46_57" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 328 'select' 'select_ln46_75' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_57)   --->   "%select_ln46_97 = select i1 %tmp_126, i1 %select_ln46_75, i1 %icmp_ln46_58" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 329 'select' 'select_ln46_97' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln46_57 = or i1 %select_ln46_97, i1 %tmp_123" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 330 'or' 'or_ln46_57' <Predicate = (icmp_ln45_18)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_18)   --->   "%xor_ln46_37 = xor i1 %or_ln46_57, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 331 'xor' 'xor_ln46_37' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_77)   --->   "%and_ln46_76 = and i1 %icmp_ln46_57, i1 %xor_ln46_48" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 332 'and' 'and_ln46_76' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_77 = and i1 %and_ln46_76, i1 %tmp_126" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 333 'and' 'and_ln46_77' <Predicate = (icmp_ln45_18)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_18)   --->   "%xor_ln46_38 = xor i1 %and_ln46_77, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 334 'xor' 'xor_ln46_38' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_77)   --->   "%select_ln46_76 = select i1 %and_ln46_77, i5 %trunc_ln46_47, i5 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 335 'select' 'select_ln46_76' <Predicate = (tmp_123 & or_ln46_57 & or_ln46_58 & icmp_ln45_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_77)   --->   "%zext_ln46_29 = zext i5 %select_ln46_76" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 336 'zext' 'zext_ln46_29' <Predicate = (tmp_123 & or_ln46_57 & or_ln46_58 & icmp_ln45_18)> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_18)   --->   "%and_ln46_78 = and i1 %tmp_123, i1 %xor_ln46_38" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 337 'and' 'and_ln46_78' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_18)   --->   "%or_ln46_58 = or i1 %and_ln46_78, i1 %xor_ln46_37" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 338 'or' 'or_ln46_58' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_77)   --->   "%select_ln46_98 = select i1 %tmp_123, i6 %zext_ln46_29, i6 %add_ln46_18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 339 'select' 'select_ln46_98' <Predicate = (or_ln46_57 & or_ln46_58 & icmp_ln45_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln46_77 = select i1 %or_ln46_57, i6 %select_ln46_98, i6 63" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 340 'select' 'select_ln46_77' <Predicate = (or_ln46_58 & icmp_ln45_18)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_18)   --->   "%select_ln46_78 = select i1 %or_ln46_58, i6 %select_ln46_77, i6 %add_ln46_18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 341 'select' 'select_ln46_78' <Predicate = (icmp_ln45_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln45_18 = select i1 %icmp_ln45_18, i6 %select_ln46_78, i6 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 342 'select' 'select_ln45_18' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%mrv = insertvalue i60 <undef>, i6 %select_ln45" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 343 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i60 %mrv, i6 %select_ln45_10" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 344 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i60 %mrv_1, i6 %select_ln45_11" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 345 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i60 %mrv_2, i6 %select_ln45_12" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 346 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i60 %mrv_3, i6 %select_ln45_13" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 347 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i60 %mrv_4, i6 %select_ln45_14" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 348 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i60 %mrv_5, i6 %select_ln45_15" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 349 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i60 %mrv_6, i6 %select_ln45_16" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 350 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i60 %mrv_7, i6 %select_ln45_17" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 351 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i60 %mrv_8, i6 %select_ln45_18" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 352 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i60 %mrv_9" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 353 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 2.142ns
The critical path consists of the following:
	wire read operation ('data_0_val_read', firmware/nnet_utils/nnet_activation.h:42) on port 'data_0_val' (firmware/nnet_utils/nnet_activation.h:42) [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln46', firmware/nnet_utils/nnet_activation.h:46) [28]  (0.572 ns)
	'or' operation 1 bit ('or_ln46', firmware/nnet_utils/nnet_activation.h:46) [30]  (0.000 ns)
	'and' operation 1 bit ('and_ln46', firmware/nnet_utils/nnet_activation.h:46) [31]  (0.000 ns)
	'add' operation 6 bit ('add_ln46', firmware/nnet_utils/nnet_activation.h:46) [33]  (0.706 ns)
	'select' operation 1 bit ('select_ln46', firmware/nnet_utils/nnet_activation.h:46) [40]  (0.000 ns)
	'select' operation 1 bit ('select_ln46_79', firmware/nnet_utils/nnet_activation.h:46) [41]  (0.000 ns)
	'or' operation 1 bit ('or_ln46_30', firmware/nnet_utils/nnet_activation.h:46) [42]  (0.278 ns)
	'select' operation 6 bit ('select_ln46_41', firmware/nnet_utils/nnet_activation.h:46) [52]  (0.293 ns)
	'select' operation 6 bit ('select_ln46_42', firmware/nnet_utils/nnet_activation.h:46) [53]  (0.000 ns)
	'select' operation 6 bit ('select_ln45', firmware/nnet_utils/nnet_activation.h:45) [54]  (0.293 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
