{
  "module_name": "pci_nrtr_regs.h",
  "hash_id": "6aeae6a95267a083febaae6eef4e604dd0647e29caf3312ecd71f2320cf998bf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/pci_nrtr_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_PCI_NRTR_REGS_H_\n#define ASIC_REG_PCI_NRTR_REGS_H_\n\n \n\n#define mmPCI_NRTR_HBW_MAX_CRED                                      0x100\n\n#define mmPCI_NRTR_LBW_MAX_CRED                                      0x120\n\n#define mmPCI_NRTR_DBG_E_ARB                                         0x300\n\n#define mmPCI_NRTR_DBG_W_ARB                                         0x304\n\n#define mmPCI_NRTR_DBG_N_ARB                                         0x308\n\n#define mmPCI_NRTR_DBG_S_ARB                                         0x30C\n\n#define mmPCI_NRTR_DBG_L_ARB                                         0x310\n\n#define mmPCI_NRTR_DBG_E_ARB_MAX                                     0x320\n\n#define mmPCI_NRTR_DBG_W_ARB_MAX                                     0x324\n\n#define mmPCI_NRTR_DBG_N_ARB_MAX                                     0x328\n\n#define mmPCI_NRTR_DBG_S_ARB_MAX                                     0x32C\n\n#define mmPCI_NRTR_DBG_L_ARB_MAX                                     0x330\n\n#define mmPCI_NRTR_SPLIT_COEF_0                                      0x400\n\n#define mmPCI_NRTR_SPLIT_COEF_1                                      0x404\n\n#define mmPCI_NRTR_SPLIT_COEF_2                                      0x408\n\n#define mmPCI_NRTR_SPLIT_COEF_3                                      0x40C\n\n#define mmPCI_NRTR_SPLIT_COEF_4                                      0x410\n\n#define mmPCI_NRTR_SPLIT_COEF_5                                      0x414\n\n#define mmPCI_NRTR_SPLIT_COEF_6                                      0x418\n\n#define mmPCI_NRTR_SPLIT_COEF_7                                      0x41C\n\n#define mmPCI_NRTR_SPLIT_COEF_8                                      0x420\n\n#define mmPCI_NRTR_SPLIT_COEF_9                                      0x424\n\n#define mmPCI_NRTR_SPLIT_CFG                                         0x440\n\n#define mmPCI_NRTR_SPLIT_RD_SAT                                      0x444\n\n#define mmPCI_NRTR_SPLIT_RD_RST_TOKEN                                0x448\n\n#define mmPCI_NRTR_SPLIT_RD_TIMEOUT_0                                0x44C\n\n#define mmPCI_NRTR_SPLIT_RD_TIMEOUT_1                                0x450\n\n#define mmPCI_NRTR_SPLIT_WR_SAT                                      0x454\n\n#define mmPCI_NRTR_WPLIT_WR_TST_TOLEN                                0x458\n\n#define mmPCI_NRTR_SPLIT_WR_TIMEOUT_0                                0x45C\n\n#define mmPCI_NRTR_SPLIT_WR_TIMEOUT_1                                0x460\n\n#define mmPCI_NRTR_HBW_RANGE_HIT                                     0x470\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_L_0                                0x480\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_L_1                                0x484\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_L_2                                0x488\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_L_3                                0x48C\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_L_4                                0x490\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_L_5                                0x494\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_L_6                                0x498\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_L_7                                0x49C\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_H_0                                0x4A0\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_H_1                                0x4A4\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_H_2                                0x4A8\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_H_3                                0x4AC\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_H_4                                0x4B0\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_H_5                                0x4B4\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_H_6                                0x4B8\n\n#define mmPCI_NRTR_HBW_RANGE_MASK_H_7                                0x4BC\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_L_0                                0x4C0\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_L_1                                0x4C4\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_L_2                                0x4C8\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_L_3                                0x4CC\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_L_4                                0x4D0\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_L_5                                0x4D4\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_L_6                                0x4D8\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_L_7                                0x4DC\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_H_0                                0x4E0\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_H_1                                0x4E4\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_H_2                                0x4E8\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_H_3                                0x4EC\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_H_4                                0x4F0\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_H_5                                0x4F4\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_H_6                                0x4F8\n\n#define mmPCI_NRTR_HBW_RANGE_BASE_H_7                                0x4FC\n\n#define mmPCI_NRTR_LBW_RANGE_HIT                                     0x500\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_0                                  0x510\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_1                                  0x514\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_2                                  0x518\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_3                                  0x51C\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_4                                  0x520\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_5                                  0x524\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_6                                  0x528\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_7                                  0x52C\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_8                                  0x530\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_9                                  0x534\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_10                                 0x538\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_11                                 0x53C\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_12                                 0x540\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_13                                 0x544\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_14                                 0x548\n\n#define mmPCI_NRTR_LBW_RANGE_MASK_15                                 0x54C\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_0                                  0x550\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_1                                  0x554\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_2                                  0x558\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_3                                  0x55C\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_4                                  0x560\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_5                                  0x564\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_6                                  0x568\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_7                                  0x56C\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_8                                  0x570\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_9                                  0x574\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_10                                 0x578\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_11                                 0x57C\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_12                                 0x580\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_13                                 0x584\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_14                                 0x588\n\n#define mmPCI_NRTR_LBW_RANGE_BASE_15                                 0x58C\n\n#define mmPCI_NRTR_RGLTR                                             0x590\n\n#define mmPCI_NRTR_RGLTR_WR_RESULT                                   0x594\n\n#define mmPCI_NRTR_RGLTR_RD_RESULT                                   0x598\n\n#define mmPCI_NRTR_SCRAMB_EN                                         0x600\n\n#define mmPCI_NRTR_NON_LIN_SCRAMB                                    0x604\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}