//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0

.visible .entry Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0(
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_0,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_1,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_2,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_3,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_4,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_5,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_6,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_7,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_8,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_9,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_10,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_11,
	.param .u64 Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_12
)
{
	.reg .pred 	%p<14>;
	.reg .b16 	%rs<41>;
	.reg .f32 	%f<137>;
	.reg .b32 	%r<136>;
	.reg .b64 	%rd<56>;


	ld.param.u64 	%rd5, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_0];
	ld.param.u64 	%rd6, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_1];
	ld.param.u64 	%rd7, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_2];
	ld.param.u64 	%rd8, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_3];
	ld.param.u64 	%rd9, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_4];
	ld.param.u64 	%rd16, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_5];
	ld.param.u64 	%rd10, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_6];
	ld.param.u64 	%rd11, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_7];
	ld.param.u64 	%rd12, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_8];
	ld.param.u64 	%rd13, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_9];
	ld.param.u64 	%rd14, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_10];
	ld.param.u64 	%rd15, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_11];
	ld.param.u64 	%rd17, [Fused_Reshape_Mul_Reshape_Add_Mul_LessEqual_Cast_Mul_Cast_Reshape_Cast_Reshap_more_parallel_6398732426412970346_kernel0_param_12];
	cvta.to.global.u64 	%rd1, %rd17;
	cvta.to.global.u64 	%rd2, %rd16;
	mov.u32 	%r1, %ctaid.x;
	setp.lt.s32	%p1, %r1, 192;
	mov.u32 	%r2, %tid.x;
	@%p1 bra 	BB0_8;
	bra.uni 	BB0_1;

BB0_8:
	cvta.to.global.u64 	%rd40, %rd10;
	shr.s32 	%r86, %r1, 31;
	shr.u32 	%r87, %r86, 29;
	add.s32 	%r88, %r1, %r87;
	shl.b32 	%r89, %r88, 12;
	and.b32  	%r90, %r89, -32768;
	shr.s32 	%r91, %r2, 31;
	shr.u32 	%r92, %r91, 24;
	add.s32 	%r93, %r2, %r92;
	shl.b32 	%r94, %r93, 5;
	and.b32  	%r95, %r94, -8192;
	add.s32 	%r96, %r95, %r90;
	and.b32  	%r97, %r88, 4194296;
	sub.s32 	%r98, %r1, %r97;
	shl.b32 	%r99, %r98, 10;
	add.s32 	%r100, %r96, %r99;
	and.b32  	%r101, %r93, 1073741568;
	sub.s32 	%r102, %r2, %r101;
	shl.b32 	%r103, %r102, 2;
	add.s32 	%r104, %r100, %r103;
	cvta.to.global.u64 	%rd41, %rd6;
	mul.wide.s32 	%rd42, %r104, 4;
	add.s64 	%rd43, %rd41, %rd42;
	ld.global.nc.v4.f32 	{%f101, %f102, %f103, %f104}, [%rd43];
	add.s32 	%r105, %r103, %r99;
	cvta.to.global.u64 	%rd44, %rd5;
	mul.wide.s32 	%rd45, %r105, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.v4.f32 	{%f109, %f110, %f111, %f112}, [%rd46];
	cvta.to.global.u64 	%rd47, %rd7;
	add.s64 	%rd48, %rd47, %rd42;
	ld.global.nc.v4.f32 	{%f117, %f118, %f119, %f120}, [%rd48];
	setp.le.f32	%p10, %f101, 0f3F4CCCCD;
	selp.u32	%r106, 1, 0, %p10;
	fma.rn.f32 	%f125, %f117, 0f41B504F5, %f109;
	mul.f32 	%f126, %f125, 0f3FA00000;
	selp.f32	%f93, %f126, 0f00000000, %p10;
	setp.le.f32	%p11, %f102, 0f3F4CCCCD;
	selp.u32	%r107, 1, 0, %p11;
	fma.rn.f32 	%f127, %f118, 0f41B504F5, %f110;
	mul.f32 	%f128, %f127, 0f3FA00000;
	selp.f32	%f95, %f128, 0f00000000, %p11;
	setp.le.f32	%p12, %f103, 0f3F4CCCCD;
	selp.u32	%r108, 1, 0, %p12;
	fma.rn.f32 	%f129, %f119, 0f41B504F5, %f111;
	mul.f32 	%f130, %f129, 0f3FA00000;
	selp.f32	%f97, %f130, 0f00000000, %p12;
	setp.le.f32	%p13, %f104, 0f3F4CCCCD;
	selp.u32	%r109, 1, 0, %p13;
	fma.rn.f32 	%f131, %f120, 0f41B504F5, %f112;
	mul.f32 	%f132, %f131, 0f3FA00000;
	selp.f32	%f99, %f132, 0f00000000, %p13;
	mul.hi.s32 	%r110, %r1, 715827883;
	shr.u32 	%r111, %r110, 31;
	shr.s32 	%r112, %r110, 5;
	add.s32 	%r113, %r112, %r111;
	mul.lo.s32 	%r114, %r113, 192;
	sub.s32 	%r115, %r1, %r114;
	shr.s32 	%r116, %r115, 31;
	shr.u32 	%r117, %r116, 29;
	add.s32 	%r118, %r115, %r117;
	shl.b32 	%r119, %r118, 12;
	and.b32  	%r120, %r119, -32768;
	shr.u32 	%r121, %r91, 22;
	add.s32 	%r122, %r2, %r121;
	and.b32  	%r123, %r122, -1024;
	sub.s32 	%r124, %r2, %r123;
	shr.s32 	%r125, %r124, 31;
	shr.u32 	%r126, %r125, 24;
	add.s32 	%r127, %r124, %r126;
	shl.b32 	%r128, %r127, 5;
	and.b32  	%r129, %r128, -8192;
	and.b32  	%r130, %r127, 1073741568;
	sub.s32 	%r131, %r124, %r130;
	shl.b32 	%r132, %r131, 2;
	add.s32 	%r133, %r120, %r99;
	add.s32 	%r134, %r133, %r129;
	add.s32 	%r135, %r134, %r132;
	mul.wide.s32 	%rd49, %r135, 4;
	add.s64 	%rd50, %rd40, %rd49;
	// inline asm
	{  cvt.rn.f16.f32 %rs39, %f99;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f100, %rs39;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs37, %f97;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f98, %rs37;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs35, %f95;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f96, %rs35;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs33, %f93;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f94, %rs33;}

	// inline asm
	st.global.v4.f32 	[%rd50], {%f94, %f96, %f98, %f100};
	cvta.to.global.u64 	%rd51, %rd12;
	add.s64 	%rd52, %rd51, %rd49;
	cvt.rn.f32.s32	%f133, %r109;
	cvt.rn.f32.s32	%f134, %r108;
	cvt.rn.f32.s32	%f135, %r107;
	cvt.rn.f32.s32	%f136, %r106;
	st.global.v4.f32 	[%rd52], {%f136, %f135, %f134, %f133};
	cvta.to.global.u64 	%rd53, %rd11;
	mul.wide.s32 	%rd54, %r135, 2;
	add.s64 	%rd55, %rd53, %rd54;
	st.global.v4.u16 	[%rd55], {%rs33, %rs35, %rs37, %rs39};
	bra.uni 	BB0_9;

BB0_1:
	setp.lt.s32	%p2, %r1, 384;
	@%p2 bra 	BB0_7;
	bra.uni 	BB0_2;

BB0_7:
	shr.s32 	%r21, %r1, 31;
	shr.u32 	%r22, %r21, 29;
	add.s32 	%r23, %r1, %r22;
	and.b32  	%r24, %r23, 4194296;
	sub.s32 	%r25, %r1, %r24;
	shl.b32 	%r26, %r25, 10;
	shr.s32 	%r27, %r2, 31;
	shr.u32 	%r28, %r27, 24;
	add.s32 	%r29, %r2, %r28;
	and.b32  	%r30, %r29, 1073741568;
	sub.s32 	%r31, %r2, %r30;
	shl.b32 	%r32, %r31, 2;
	add.s32 	%r33, %r32, %r26;
	cvta.to.global.u64 	%rd24, %rd5;
	mul.wide.s32 	%rd25, %r33, 4;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.nc.v4.f32 	{%f57, %f58, %f59, %f60}, [%rd26];
	mul.hi.s32 	%r34, %r1, 715827883;
	shr.u32 	%r35, %r34, 31;
	shr.s32 	%r36, %r34, 5;
	add.s32 	%r37, %r36, %r35;
	mul.lo.s32 	%r38, %r37, 192;
	sub.s32 	%r39, %r1, %r38;
	shr.s32 	%r40, %r39, 31;
	shr.u32 	%r41, %r40, 29;
	add.s32 	%r42, %r39, %r41;
	shl.b32 	%r43, %r42, 12;
	and.b32  	%r44, %r43, -32768;
	shl.b32 	%r45, %r29, 5;
	and.b32  	%r46, %r45, -8192;
	add.s32 	%r47, %r33, %r44;
	add.s32 	%r48, %r47, %r46;
	cvta.to.global.u64 	%rd27, %rd8;
	mul.wide.s32 	%rd28, %r48, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.nc.v4.f32 	{%f65, %f66, %f67, %f68}, [%rd29];
	cvta.to.global.u64 	%rd30, %rd9;
	add.s64 	%rd31, %rd30, %rd28;
	ld.global.nc.v4.f32 	{%f73, %f74, %f75, %f76}, [%rd31];
	setp.le.f32	%p6, %f65, 0f3F4CCCCD;
	selp.u32	%r49, 1, 0, %p6;
	fma.rn.f32 	%f81, %f73, 0f41B504F5, %f57;
	mul.f32 	%f82, %f81, 0f3FA00000;
	selp.f32	%f49, %f82, 0f00000000, %p6;
	setp.le.f32	%p7, %f66, 0f3F4CCCCD;
	selp.u32	%r50, 1, 0, %p7;
	fma.rn.f32 	%f83, %f74, 0f41B504F5, %f58;
	mul.f32 	%f84, %f83, 0f3FA00000;
	selp.f32	%f51, %f84, 0f00000000, %p7;
	setp.le.f32	%p8, %f67, 0f3F4CCCCD;
	selp.u32	%r51, 1, 0, %p8;
	fma.rn.f32 	%f85, %f75, 0f41B504F5, %f59;
	mul.f32 	%f86, %f85, 0f3FA00000;
	selp.f32	%f53, %f86, 0f00000000, %p8;
	setp.le.f32	%p9, %f68, 0f3F4CCCCD;
	selp.u32	%r52, 1, 0, %p9;
	fma.rn.f32 	%f87, %f76, 0f41B504F5, %f60;
	mul.f32 	%f88, %f87, 0f3FA00000;
	selp.f32	%f55, %f88, 0f00000000, %p9;
	add.s32 	%r53, %r1, -192;
	mul.hi.s32 	%r54, %r53, 715827883;
	shr.u32 	%r55, %r54, 31;
	shr.s32 	%r56, %r54, 5;
	add.s32 	%r57, %r56, %r55;
	mul.lo.s32 	%r58, %r57, 192;
	sub.s32 	%r59, %r53, %r58;
	shr.s32 	%r60, %r59, 31;
	shr.u32 	%r61, %r60, 29;
	add.s32 	%r62, %r59, %r61;
	shl.b32 	%r63, %r62, 12;
	and.b32  	%r64, %r63, -32768;
	shr.u32 	%r65, %r27, 22;
	add.s32 	%r66, %r2, %r65;
	and.b32  	%r67, %r66, -1024;
	sub.s32 	%r68, %r2, %r67;
	shr.s32 	%r69, %r68, 31;
	shr.u32 	%r70, %r69, 24;
	add.s32 	%r71, %r68, %r70;
	shl.b32 	%r72, %r71, 5;
	and.b32  	%r73, %r72, -8192;
	add.s32 	%r74, %r73, %r64;
	shr.s32 	%r75, %r53, 31;
	shr.u32 	%r76, %r75, 29;
	add.s32 	%r77, %r53, %r76;
	and.b32  	%r78, %r77, 4194296;
	sub.s32 	%r79, %r53, %r78;
	shl.b32 	%r80, %r79, 10;
	add.s32 	%r81, %r74, %r80;
	and.b32  	%r82, %r71, 1073741568;
	sub.s32 	%r83, %r68, %r82;
	shl.b32 	%r84, %r83, 2;
	add.s32 	%r85, %r81, %r84;
	cvta.to.global.u64 	%rd32, %rd13;
	mul.wide.s32 	%rd33, %r85, 4;
	add.s64 	%rd34, %rd32, %rd33;
	// inline asm
	{  cvt.rn.f16.f32 %rs31, %f55;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f56, %rs31;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs29, %f53;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f54, %rs29;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs27, %f51;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f52, %rs27;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs25, %f49;}

	// inline asm
	// inline asm
	{  cvt.f32.f16 %f50, %rs25;}

	// inline asm
	st.global.v4.f32 	[%rd34], {%f50, %f52, %f54, %f56};
	cvta.to.global.u64 	%rd35, %rd15;
	add.s64 	%rd36, %rd35, %rd33;
	cvt.rn.f32.s32	%f89, %r52;
	cvt.rn.f32.s32	%f90, %r51;
	cvt.rn.f32.s32	%f91, %r50;
	cvt.rn.f32.s32	%f92, %r49;
	st.global.v4.f32 	[%rd36], {%f92, %f91, %f90, %f89};
	cvta.to.global.u64 	%rd37, %rd14;
	mul.wide.s32 	%rd38, %r85, 2;
	add.s64 	%rd39, %rd37, %rd38;
	st.global.v4.u16 	[%rd39], {%rs25, %rs27, %rs29, %rs31};
	bra.uni 	BB0_9;

BB0_2:
	setp.gt.s32	%p3, %r2, 511;
	@%p3 bra 	BB0_9;

	setp.lt.s32	%p4, %r1, 1229;
	shl.b32 	%r3, %r2, 2;
	shr.s32 	%r5, %r2, 31;
	shr.u32 	%r6, %r5, 23;
	add.s32 	%r7, %r2, %r6;
	and.b32  	%r8, %r7, 1073741312;
	sub.s32 	%r9, %r2, %r8;
	shl.b32 	%r4, %r9, 2;
	@%p4 bra 	BB0_6;
	bra.uni 	BB0_4;

BB0_6:
	add.s32 	%r11, %r1, -384;
	mul.hi.s32 	%r12, %r11, 1299659135;
	shr.u32 	%r13, %r12, 31;
	shr.s32 	%r14, %r12, 8;
	add.s32 	%r15, %r14, %r13;
	mul.lo.s32 	%r16, %r15, 846;
	sub.s32 	%r17, %r11, %r16;
	mad.lo.s32 	%r18, %r1, 6144, %r3;
	add.s32 	%r19, %r18, -2359296;
	mul.wide.s32 	%rd20, %r19, 4;
	add.s64 	%rd21, %rd2, %rd20;
	ld.global.nc.v4.f32 	{%f37, %f38, %f39, %f40}, [%rd21];
	mad.lo.s32 	%r20, %r17, 6144, %r4;
	mul.wide.s32 	%rd22, %r20, 2;
	add.s64 	%rd23, %rd1, %rd22;
	// inline asm
	{  cvt.rn.f16.f32 %rs16, %f40;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs15, %f39;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs14, %f38;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs13, %f37;}

	// inline asm
	st.global.v4.u16 	[%rd23], {%rs13, %rs14, %rs15, %rs16};
	ld.global.nc.v4.f32 	{%f41, %f42, %f43, %f44}, [%rd21+8192];
	// inline asm
	{  cvt.rn.f16.f32 %rs20, %f44;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs19, %f43;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs18, %f42;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs17, %f41;}

	// inline asm
	st.global.v4.u16 	[%rd23+4096], {%rs17, %rs18, %rs19, %rs20};
	ld.global.nc.v4.f32 	{%f45, %f46, %f47, %f48}, [%rd21+16384];
	// inline asm
	{  cvt.rn.f16.f32 %rs24, %f48;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs23, %f47;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs22, %f46;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs21, %f45;}

	// inline asm
	st.global.v4.u16 	[%rd23+8192], {%rs21, %rs22, %rs23, %rs24};
	bra.uni 	BB0_9;

BB0_4:
	mul.wide.s32 	%rd18, %r3, 4;
	add.s64 	%rd3, %rd2, %rd18;
	ld.global.nc.v4.f32 	{%f9, %f10, %f11, %f12}, [%rd3+20766720];
	add.s32 	%r10, %r4, 5191680;
	mul.wide.s32 	%rd19, %r10, 2;
	add.s64 	%rd4, %rd1, %rd19;
	// inline asm
	{  cvt.rn.f16.f32 %rs4, %f12;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs3, %f11;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs2, %f10;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f9;}

	// inline asm
	st.global.v4.u16 	[%rd4], {%rs1, %rs2, %rs3, %rs4};
	ld.global.nc.v4.f32 	{%f13, %f14, %f15, %f16}, [%rd3+20774912];
	// inline asm
	{  cvt.rn.f16.f32 %rs8, %f16;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs7, %f15;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs6, %f14;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs5, %f13;}

	// inline asm
	st.global.v4.u16 	[%rd4+4096], {%rs5, %rs6, %rs7, %rs8};
	setp.gt.s32	%p5, %r2, 127;
	@%p5 bra 	BB0_9;

	ld.global.nc.v4.f32 	{%f21, %f22, %f23, %f24}, [%rd3+20783104];
	// inline asm
	{  cvt.rn.f16.f32 %rs12, %f24;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs11, %f23;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs10, %f22;}

	// inline asm
	// inline asm
	{  cvt.rn.f16.f32 %rs9, %f21;}

	// inline asm
	st.global.v4.u16 	[%rd4+8192], {%rs9, %rs10, %rs11, %rs12};

BB0_9:
	ret;
}


