============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           Apr 27 2022  12:09:57 am
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      32                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_31_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                    2  2.3     0     0      15    (-,-) 
  g73/Y          -       C2->Y F     OAI222xp33_ASAP7_75t_SL      1  0.9    22    12      27    (-,-) 
  g9523__5107/Y  -       B->Y  R     AOI21xp5_ASAP7_75t_SL        1  1.0    18    12      39    (-,-) 
  g9520__2398/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_SL        1  1.0    15     9      47    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQx4_ASAP7_75t_SL         1    -     -     0      47    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 2: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      30                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_22_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                    3  4.3     0     0      15    (-,-) 
  drc_bufs9598/Y -       A->Y  F     INVxp67_ASAP7_75t_SL         1  0.8     5     4      19    (-,-) 
  drc_bufs9597/Y -       A->Y  R     INVxp67_ASAP7_75t_SL         1  1.3    11     7      26    (-,-) 
  g9522__4319/Y  -       A1->Y F     O2A1O1Ixp5_ASAP7_75t_SL      1  0.9    15     9      34    (-,-) 
  g9520__2398/Y  -       B->Y  R     AOI21xp5_ASAP7_75t_SL        1  1.0    17    10      45    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL         1    -     -     0      45    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 3: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      30                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[7]           -       -     R     (arrival)                    3  3.5     0     0      15    (-,-) 
  g76/Y          -       A->Y  F     INVx1_ASAP7_75t_SL           1  1.0     5     4      18    (-,-) 
  g73/Y          -       A1->Y R     OAI222xp33_ASAP7_75t_SL      1  0.9    22    10      28    (-,-) 
  g9523__5107/Y  -       B->Y  F     AOI21xp5_ASAP7_75t_SL        1  1.0    14     8      36    (-,-) 
  g9520__2398/Y  -       A1->Y R     AOI21xp5_ASAP7_75t_SL        1  1.0    17     8      45    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL         1    -     -     0      45    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 4: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      30                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_23_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[5]           -       -     R     (arrival)                    2  6.1     0     0      15    (-,-) 
  g74/Y          -       A->Y  F     INVx4_ASAP7_75t_SL           1  1.0     2     2      17    (-,-) 
  g73/Y          -       C1->Y R     OAI222xp33_ASAP7_75t_SL      1  0.9    22    10      28    (-,-) 
  g9523__5107/Y  -       B->Y  F     AOI21xp5_ASAP7_75t_SL        1  1.0    14     8      36    (-,-) 
  g9520__2398/Y  -       A1->Y R     AOI21xp5_ASAP7_75t_SL        1  1.0    17     8      44    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL         1    -     -     0      45    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 5: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      32                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_30_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                    3  2.1     0     0      15    (-,-) 
  drc_bufs9968/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  0.9     5     8      23    (-,-) 
  g9524__8428/Y  -       A2->Y F     AOI21xp5_ASAP7_75t_SL        1  0.9    11     6      29    (-,-) 
  g9522__4319/Y  -       C->Y  R     O2A1O1Ixp5_ASAP7_75t_SL      1  0.9    18    10      39    (-,-) 
  g9520__2398/Y  -       B->Y  F     AOI21xp5_ASAP7_75t_SL        1  1.0    15     8      47    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQx4_ASAP7_75t_SL         1    -     -     0      47    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 6: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      29                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_23_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[5]           -       -     R     (arrival)                   2  6.1     0     0      15    (-,-) 
  fopt9545/Y     -       A->Y  F     INVx4_ASAP7_75t_SL          1  1.7     2     3      18    (-,-) 
  g9527__1705/Y  -       B2->Y R     AOI22x1_ASAP7_75t_SL        2  1.8    15     8      26    (-,-) 
  g9521__6260/Y  -       C->Y  F     OAI211xp5_ASAP7_75t_SL      1  0.9    18     9      35    (-,-) 
  g9520__2398/Y  -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      44    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL        1    -     -     0      44    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 7: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      29                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_24_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[4]           -       -     R     (arrival)                   1  3.8     0     0      15    (-,-) 
  fopt9549/Y     -       A->Y  F     INVx5_ASAP7_75t_SL          2  2.6     3     3      18    (-,-) 
  g9527__1705/Y  -       A2->Y R     AOI22x1_ASAP7_75t_SL        2  1.8    15     8      26    (-,-) 
  g9521__6260/Y  -       C->Y  F     OAI211xp5_ASAP7_75t_SL      1  0.9    18     9      35    (-,-) 
  g9520__2398/Y  -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      44    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL        1    -     -     0      44    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 8: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      32                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_29_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[7]           -       -     R     (arrival)                    2  1.8     0     0      15    (-,-) 
  drc_bufs9978/Y -       A->Y  R     BUFx2_ASAP7_75t_SL           1  0.9     5     8      23    (-,-) 
  g9524__8428/Y  -       B->Y  F     AOI21xp5_ASAP7_75t_SL        1  0.9    11     6      29    (-,-) 
  g9522__4319/Y  -       C->Y  R     O2A1O1Ixp5_ASAP7_75t_SL      1  0.9    18    10      39    (-,-) 
  g9520__2398/Y  -       B->Y  F     AOI21xp5_ASAP7_75t_SL        1  1.0    15     8      47    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQx4_ASAP7_75t_SL         1    -     -     0      47    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 9: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      29                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_27_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)                   2  3.3     0     0      15    (-,-) 
  fopt9551/Y     -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.4     3     3      18    (-,-) 
  g9529__2802/Y  -       A2->Y R     AOI211x1_ASAP7_75t_SL       1  0.9    12     7      25    (-,-) 
  g9521__6260/Y  -       A1->Y F     OAI211xp5_ASAP7_75t_SL      1  0.9    18    10      35    (-,-) 
  g9520__2398/Y  -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      44    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL        1    -     -     0      44    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 10: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      29                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_22_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                    3  4.3     0     0      15    (-,-) 
  g75/Y          -       A->Y  F     INVx2_ASAP7_75t_SL           1  1.0     2     3      18    (-,-) 
  g73/Y          -       B1->Y R     OAI222xp33_ASAP7_75t_SL      1  0.9    22    10      28    (-,-) 
  g9523__5107/Y  -       B->Y  F     AOI21xp5_ASAP7_75t_SL        1  1.0    14     8      36    (-,-) 
  g9520__2398/Y  -       A1->Y R     AOI21xp5_ASAP7_75t_SL        1  1.0    17     8      44    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL         1    -     -     0      44    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 11: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      29                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_28_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[0]           -       -     R     (arrival)                   1  1.6     0     0      15    (-,-) 
  g9536/Y        -       A->Y  F     INVx2_ASAP7_75t_R           1  1.4     4     3      18    (-,-) 
  g9529__2802/Y  -       C->Y  R     AOI211x1_ASAP7_75t_SL       1  0.9    12     7      25    (-,-) 
  g9521__6260/Y  -       A1->Y F     OAI211xp5_ASAP7_75t_SL      1  0.9    18    10      34    (-,-) 
  g9520__2398/Y  -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      44    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL        1    -     -     0      44    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 12: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      29                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_25_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                   2  2.4     0     0      15    (-,-) 
  fopt9547/Y     -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.7     4     3      18    (-,-) 
  g9530__6783/Y  -       B2->Y R     AOI22x1_ASAP7_75t_SL        1  0.9    12     7      25    (-,-) 
  g9521__6260/Y  -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  0.9    18    10      34    (-,-) 
  g9520__2398/Y  -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      44    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL        1    -     -     0      44    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 13: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      29                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_22_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                    3  4.3     0     0      15    (-,-) 
  g9531__5122/Y  -       A->Y  F     NOR2x1p5_ASAP7_75t_SL        1  1.0     5     4      19    (-,-) 
  g9524__8428/Y  -       A1->Y R     AOI21xp5_ASAP7_75t_SL        1  0.9    13     7      26    (-,-) 
  g9522__4319/Y  -       C->Y  F     O2A1O1Ixp5_ASAP7_75t_SL      1  0.9    15     8      34    (-,-) 
  g9520__2398/Y  -       B->Y  R     AOI21xp5_ASAP7_75t_SL        1  1.0    17    10      44    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL         1    -     -     0      44    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 14: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      32                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_30_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                    3  2.1     0     0      15    (-,-) 
  g73/Y          -       B2->Y F     OAI222xp33_ASAP7_75t_SL      1  0.9    22    12      26    (-,-) 
  g9523__5107/Y  -       B->Y  R     AOI21xp5_ASAP7_75t_SL        1  1.0    18    12      38    (-,-) 
  g9520__2398/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_SL        1  1.0    15     9      47    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQx4_ASAP7_75t_SL         1    -     -     0      47    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 15: VIOLATED (-6 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      29                  
             Slack:=      -6                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_26_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                   2  3.3     0     0      15    (-,-) 
  fopt9542/Y     -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.7     4     3      18    (-,-) 
  g9530__6783/Y  -       A2->Y R     AOI22x1_ASAP7_75t_SL        1  0.9    12     6      25    (-,-) 
  g9521__6260/Y  -       B->Y  F     OAI211xp5_ASAP7_75t_SL      1  0.9    18    10      34    (-,-) 
  g9520__2398/Y  -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      44    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL        1    -     -     0      44    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 16: VIOLATED (-5 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      29                  
             Slack:=      -5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[7]           -       -     R     (arrival)                    3  3.5     0     0      15    (-,-) 
  drc_bufs9643/Y -       A->Y  R     HB1xp67_ASAP7_75t_SL         1  1.0    10    10      25    (-,-) 
  g9522__4319/Y  -       B->Y  F     O2A1O1Ixp5_ASAP7_75t_SL      1  0.9    15     8      34    (-,-) 
  g9520__2398/Y  -       B->Y  R     AOI21xp5_ASAP7_75t_SL        1  1.0    17    10      44    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL         1    -     -     0      44    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 17: VIOLATED (-5 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      29                  
             Slack:=      -5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_26_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                   2  3.3     0     0      15    (-,-) 
  fopt/Y         -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.5     3     3      18    (-,-) 
  g9528__1617/Y  -       B1->Y R     OAI22x1_ASAP7_75t_SL        1  0.9    13     7      25    (-,-) 
  g9521__6260/Y  -       A2->Y F     OAI211xp5_ASAP7_75t_SL      1  0.9    18     9      34    (-,-) 
  g9520__2398/Y  -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      44    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL        1    -     -     0      44    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 18: VIOLATED (-5 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      29                  
             Slack:=      -5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[7]           -       -     R     (arrival)                    3  3.5     0     0      15    (-,-) 
  g9531__5122/Y  -       B->Y  F     NOR2x1p5_ASAP7_75t_SL        1  1.0     5     4      19    (-,-) 
  g9524__8428/Y  -       A1->Y R     AOI21xp5_ASAP7_75t_SL        1  0.9    13     7      26    (-,-) 
  g9522__4319/Y  -       C->Y  F     O2A1O1Ixp5_ASAP7_75t_SL      1  0.9    15     8      33    (-,-) 
  g9520__2398/Y  -       B->Y  R     AOI21xp5_ASAP7_75t_SL        1  1.0    17    10      44    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL         1    -     -     0      44    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 19: VIOLATED (-5 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      31                  
             Slack:=      -5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_29_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[7]           -       -     R     (arrival)                    2  1.8     0     0      15    (-,-) 
  g73/Y          -       A2->Y F     OAI222xp33_ASAP7_75t_SL      1  0.9    22    11      26    (-,-) 
  g9523__5107/Y  -       B->Y  R     AOI21xp5_ASAP7_75t_SL        1  1.0    18    12      37    (-,-) 
  g9520__2398/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_SL        1  1.0    15     9      46    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQx4_ASAP7_75t_SL         1    -     -     0      46    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 20: VIOLATED (-5 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      28                  
             Slack:=      -5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_25_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                  2  2.4     0     0      15    (-,-) 
  fopt9546/Y     -       A->Y  F     INVxp67_ASAP7_75t_SL       1  1.0     7     4      20    (-,-) 
  g9526__3680/Y  -       A2->Y R     OAI22xp5_ASAP7_75t_SL      1  0.9    16     8      28    (-,-) 
  g9523__5107/Y  -       A2->Y F     AOI21xp5_ASAP7_75t_SL      1  1.0    14     7      35    (-,-) 
  g9520__2398/Y  -       A1->Y R     AOI21xp5_ASAP7_75t_SL      1  1.0    17     8      43    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL       1    -     -     0      43    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 21: VIOLATED (-5 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      28                  
             Slack:=      -5                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_27_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)                   2  3.3     0     0      15    (-,-) 
  fopt9550/Y     -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.7     4     3      18    (-,-) 
  g9528__1617/Y  -       A2->Y R     OAI22x1_ASAP7_75t_SL        1  0.9    13     6      24    (-,-) 
  g9521__6260/Y  -       A2->Y F     OAI211xp5_ASAP7_75t_SL      1  0.9    18     9      33    (-,-) 
  g9520__2398/Y  -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  1.0    17    10      43    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL        1    -     -     0      43    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 22: VIOLATED (-4 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      28                  
             Slack:=      -4                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_23_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[5]           -       -     R     (arrival)                  2  6.1     0     0      15    (-,-) 
  fopt9545/Y     -       A->Y  F     INVx4_ASAP7_75t_SL         1  1.7     2     3      18    (-,-) 
  g9527__1705/Y  -       B2->Y R     AOI22x1_ASAP7_75t_SL       2  1.8    15     8      26    (-,-) 
  g9523__5107/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_SL      1  1.0    14     8      34    (-,-) 
  g9520__2398/Y  -       A1->Y R     AOI21xp5_ASAP7_75t_SL      1  1.0    17     8      43    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL       1    -     -     0      43    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 23: VIOLATED (-4 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      28                  
             Slack:=      -4                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_24_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[4]           -       -     R     (arrival)                  1  3.8     0     0      15    (-,-) 
  fopt9549/Y     -       A->Y  F     INVx5_ASAP7_75t_SL         2  2.6     3     3      18    (-,-) 
  g9527__1705/Y  -       A2->Y R     AOI22x1_ASAP7_75t_SL       2  1.8    15     8      26    (-,-) 
  g9523__5107/Y  -       A1->Y F     AOI21xp5_ASAP7_75t_SL      1  1.0    14     8      34    (-,-) 
  g9520__2398/Y  -       A1->Y R     AOI21xp5_ASAP7_75t_SL      1  1.0    17     8      43    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL       1    -     -     0      43    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 24: VIOLATED (-4 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      30                  
             Slack:=      -4                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_34_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                   2  2.5     0     0      15    (-,-) 
  drc_bufs9657/Y -       A->Y  R     BUFx2_ASAP7_75t_SL          1  1.6     7     9      24    (-,-) 
  g9530__6783/Y  -       A1->Y F     AOI22x1_ASAP7_75t_SL        1  0.9    10     5      29    (-,-) 
  g9521__6260/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_SL      1  0.9    20     9      38    (-,-) 
  g9520__2398/Y  -       A2->Y F     AOI21xp5_ASAP7_75t_SL       1  1.0    15     7      45    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQx4_ASAP7_75t_SL        1    -     -     0      45    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 25: VIOLATED (-3 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      27                  
             Slack:=      -3                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_1_line_9_24_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[4]           -       -     R     (arrival)                  1  3.8     0     0      15    (-,-) 
  fopt9549/Y     -       A->Y  F     INVx5_ASAP7_75t_SL         2  2.6     3     3      18    (-,-) 
  g9526__3680/Y  -       B2->Y R     OAI22xp5_ASAP7_75t_SL      1  0.9    16     8      26    (-,-) 
  g9523__5107/Y  -       A2->Y F     AOI21xp5_ASAP7_75t_SL      1  1.0    14     7      33    (-,-) 
  g9520__2398/Y  -       A1->Y R     AOI21xp5_ASAP7_75t_SL      1  1.0    17     8      42    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQx4_ASAP7_75t_SL       1    -     -     0      42    (-,-) 
#---------------------------------------------------------------------------------------------------

