{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737931610745 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737931610745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 22:46:50 2025 " "Processing started: Sun Jan 26 22:46:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737931610745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737931610745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off knightrider -c knightrider " "Command: quartus_map --read_settings_files=on --write_settings_files=off knightrider -c knightrider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737931610745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737931610860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737931610860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onOffToggle.sv 1 1 " "Found 1 design units, including 1 entities, in source file onOffToggle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 onOffToggle " "Found entity 1: onOffToggle" {  } { { "onOffToggle.sv" "" { Text "/home/jasper/Quartus/l1_knightrider/onOffToggle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737931614709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737931614709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "knightrider.sv 1 1 " "Found 1 design units, including 1 entities, in source file knightrider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 knightrider " "Found entity 1: knightrider" {  } { { "knightrider.sv" "" { Text "/home/jasper/Quartus/l1_knightrider/knightrider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737931614709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737931614709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divToggle.sv 1 1 " "Found 1 design units, including 1 entities, in source file divToggle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divToggle " "Found entity 1: divToggle" {  } { { "divToggle.sv" "" { Text "/home/jasper/Quartus/l1_knightrider/divToggle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737931614710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737931614710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divideXN.sv 1 1 " "Found 1 design units, including 1 entities, in source file divideXN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divideXN " "Found entity 1: divideXN" {  } { { "divideXN.sv" "" { Text "/home/jasper/Quartus/l1_knightrider/divideXN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737931614710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737931614710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryUpDown.sv 1 1 " "Found 1 design units, including 1 entities, in source file binaryUpDown.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binaryUpDown " "Found entity 1: binaryUpDown" {  } { { "binaryUpDown.sv" "" { Text "/home/jasper/Quartus/l1_knightrider/binaryUpDown.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737931614710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737931614710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2Seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file binary2Seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 binary2Seven " "Found entity 1: binary2Seven" {  } { { "binary2Seven.sv" "" { Text "/home/jasper/Quartus/l1_knightrider/binary2Seven.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737931614710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737931614710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "knightrider " "Elaborating entity \"knightrider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737931614730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divToggle divToggle:dt_inst " "Elaborating entity \"divToggle\" for hierarchy \"divToggle:dt_inst\"" {  } { { "knightrider.sv" "dt_inst" { Text "/home/jasper/Quartus/l1_knightrider/knightrider.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737931614739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN divToggle:dt_inst\|divideXN:div1000_a " "Elaborating entity \"divideXN\" for hierarchy \"divToggle:dt_inst\|divideXN:div1000_a\"" {  } { { "divToggle.sv" "div1000_a" { Text "/home/jasper/Quartus/l1_knightrider/divToggle.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737931614742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 divideXN.sv(11) " "Verilog HDL assignment warning at divideXN.sv(11): truncated value with size 32 to match size of target (10)" {  } { { "divideXN.sv" "" { Text "/home/jasper/Quartus/l1_knightrider/divideXN.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737931614742 "|knightrider|divToggle:dt_inst|divideXN:div1000_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN divToggle:dt_inst\|divideXN:div2_a " "Elaborating entity \"divideXN\" for hierarchy \"divToggle:dt_inst\|divideXN:div2_a\"" {  } { { "divToggle.sv" "div2_a" { Text "/home/jasper/Quartus/l1_knightrider/divToggle.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737931614744 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 divideXN.sv(11) " "Verilog HDL assignment warning at divideXN.sv(11): truncated value with size 32 to match size of target (2)" {  } { { "divideXN.sv" "" { Text "/home/jasper/Quartus/l1_knightrider/divideXN.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737931614744 "|knightrider|divToggle:dt_inst|divideXN:div2_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN divToggle:dt_inst\|divideXN:div2_c " "Elaborating entity \"divideXN\" for hierarchy \"divToggle:dt_inst\|divideXN:div2_c\"" {  } { { "divToggle.sv" "div2_c" { Text "/home/jasper/Quartus/l1_knightrider/divToggle.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737931614745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divideXN.sv(11) " "Verilog HDL assignment warning at divideXN.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "divideXN.sv" "" { Text "/home/jasper/Quartus/l1_knightrider/divideXN.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737931614745 "|knightrider|divToggle:dt_inst|divideXN:div2_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryUpDown binaryUpDown:bud_inst " "Elaborating entity \"binaryUpDown\" for hierarchy \"binaryUpDown:bud_inst\"" {  } { { "knightrider.sv" "bud_inst" { Text "/home/jasper/Quartus/l1_knightrider/knightrider.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737931614746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onOffToggle onOffToggle:oot_inst " "Elaborating entity \"onOffToggle\" for hierarchy \"onOffToggle:oot_inst\"" {  } { { "knightrider.sv" "oot_inst" { Text "/home/jasper/Quartus/l1_knightrider/knightrider.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737931614748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2Seven binary2Seven:b2s " "Elaborating entity \"binary2Seven\" for hierarchy \"binary2Seven:b2s\"" {  } { { "knightrider.sv" "b2s" { Text "/home/jasper/Quartus/l1_knightrider/knightrider.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737931614749 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1737931614930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737931614974 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737931615126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737931615169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737931615169 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737931615200 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737931615200 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737931615200 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737931615200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737931615203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 22:46:55 2025 " "Processing ended: Sun Jan 26 22:46:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737931615203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737931615203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737931615203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737931615203 ""}
