
Fatbin elf code:
================
arch = sm_30
code version = [1,7]
producer = cuda
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_30
code version = [6,1]
producer = cuda
host = linux
compile_size = 64bit
compressed








.version 6.1
.target sm_30
.address_size 64



.visible .entry _Z9reductionPiS_iiiiS_Px(
.param .u64 _Z9reductionPiS_iiiiS_Px_param_0,
.param .u64 _Z9reductionPiS_iiiiS_Px_param_1,
.param .u32 _Z9reductionPiS_iiiiS_Px_param_2,
.param .u32 _Z9reductionPiS_iiiiS_Px_param_3,
.param .u32 _Z9reductionPiS_iiiiS_Px_param_4,
.param .u32 _Z9reductionPiS_iiiiS_Px_param_5,
.param .u64 _Z9reductionPiS_iiiiS_Px_param_6,
.param .u64 _Z9reductionPiS_iiiiS_Px_param_7
)
{
.reg .pred %p<32>;
.reg .b32 %r<228>;
.reg .b64 %rd<28>;


ld.param.u64 %rd2, [_Z9reductionPiS_iiiiS_Px_param_0];
ld.param.u64 %rd3, [_Z9reductionPiS_iiiiS_Px_param_1];
ld.param.u32 %r219, [_Z9reductionPiS_iiiiS_Px_param_2];
ld.param.u32 %r31, [_Z9reductionPiS_iiiiS_Px_param_3];
ld.param.u32 %r32, [_Z9reductionPiS_iiiiS_Px_param_4];
ld.param.u32 %r33, [_Z9reductionPiS_iiiiS_Px_param_5];
ld.param.u64 %rd4, [_Z9reductionPiS_iiiiS_Px_param_6];
ld.param.u64 %rd5, [_Z9reductionPiS_iiiiS_Px_param_7];
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %ntid.x;
mov.u32 %r36, %tid.x;
mad.lo.s32 %r37, %r35, %r34, %r36;
setp.gt.s32	%p1, %r37, 31;
@%p1 bra BB0_22;

cvta.to.global.u64 %rd7, %rd2;

	mov.u64 %rd6, %clock64;

	mul.wide.s32 %rd8, %r37, 4;
add.s64 %rd9, %rd7, %rd8;
ld.global.u32 %r42, [%rd9];
mul.lo.s32 %r43, %r42, %r31;
rem.s32 %r1, %r43, %r32;
cvta.to.global.u64 %rd10, %rd4;
ld.global.u32 %r44, [%rd10+36];
setp.ne.s32	%p2, %r44, 1;
@%p2 bra BB0_3;

mul.lo.s32 %r45, %r1, %r219;
rem.s32 %r46, %r45, %r31;
mul.lo.s32 %r47, %r46, %r33;
rem.s32 %r48, %r47, %r31;
mad.lo.s32 %r49, %r48, %r32, %r45;
div.s32 %r50, %r49, %r31;
setp.lt.s32	%p3, %r50, %r32;
add.s32 %r51, %r32, %r32;
selp.b32	%r52, 0, %r51, %p3;
sub.s32 %r219, %r50, %r52;

BB0_3:
mul.lo.s32 %r53, %r1, %r1;
rem.s32 %r54, %r53, %r31;
mul.lo.s32 %r55, %r54, %r33;
rem.s32 %r56, %r55, %r31;
mad.lo.s32 %r57, %r56, %r32, %r53;
div.s32 %r58, %r57, %r31;
setp.lt.s32	%p4, %r58, %r32;
add.s32 %r59, %r32, %r32;
selp.b32	%r60, 0, %r59, %p4;
sub.s32 %r4, %r58, %r60;
ld.global.u32 %r61, [%rd10+32];
setp.ne.s32	%p5, %r61, 1;
@%p5 bra BB0_5;

mul.lo.s32 %r62, %r4, %r219;
rem.s32 %r63, %r62, %r31;
mul.lo.s32 %r64, %r63, %r33;
rem.s32 %r65, %r64, %r31;
mad.lo.s32 %r66, %r65, %r32, %r62;
div.s32 %r67, %r66, %r31;
setp.lt.s32	%p6, %r67, %r32;
selp.b32	%r69, 0, %r59, %p6;
sub.s32 %r219, %r67, %r69;

BB0_5:
mul.lo.s32 %r70, %r4, %r4;
rem.s32 %r71, %r70, %r31;
mul.lo.s32 %r72, %r71, %r33;
rem.s32 %r73, %r72, %r31;
mad.lo.s32 %r74, %r73, %r32, %r70;
div.s32 %r75, %r74, %r31;
setp.lt.s32	%p7, %r75, %r32;
selp.b32	%r77, 0, %r59, %p7;
sub.s32 %r7, %r75, %r77;
ld.global.u32 %r78, [%rd10+28];
setp.ne.s32	%p8, %r78, 1;
@%p8 bra BB0_7;

mul.lo.s32 %r79, %r7, %r219;
rem.s32 %r80, %r79, %r31;
mul.lo.s32 %r81, %r80, %r33;
rem.s32 %r82, %r81, %r31;
mad.lo.s32 %r83, %r82, %r32, %r79;
div.s32 %r84, %r83, %r31;
setp.lt.s32	%p9, %r84, %r32;
selp.b32	%r86, 0, %r59, %p9;
sub.s32 %r219, %r84, %r86;

BB0_7:
mul.lo.s32 %r87, %r7, %r7;
rem.s32 %r88, %r87, %r31;
mul.lo.s32 %r89, %r88, %r33;
rem.s32 %r90, %r89, %r31;
mad.lo.s32 %r91, %r90, %r32, %r87;
div.s32 %r92, %r91, %r31;
setp.lt.s32	%p10, %r92, %r32;
selp.b32	%r94, 0, %r59, %p10;
sub.s32 %r10, %r92, %r94;
ld.global.u32 %r95, [%rd10+24];
setp.ne.s32	%p11, %r95, 1;
@%p11 bra BB0_9;

mul.lo.s32 %r96, %r10, %r219;
rem.s32 %r97, %r96, %r31;
mul.lo.s32 %r98, %r97, %r33;
rem.s32 %r99, %r98, %r31;
mad.lo.s32 %r100, %r99, %r32, %r96;
div.s32 %r101, %r100, %r31;
setp.lt.s32	%p12, %r101, %r32;
selp.b32	%r103, 0, %r59, %p12;
sub.s32 %r219, %r101, %r103;

BB0_9:
mul.lo.s32 %r104, %r10, %r10;
rem.s32 %r105, %r104, %r31;
mul.lo.s32 %r106, %r105, %r33;
rem.s32 %r107, %r106, %r31;
mad.lo.s32 %r108, %r107, %r32, %r104;
div.s32 %r109, %r108, %r31;
setp.lt.s32	%p13, %r109, %r32;
selp.b32	%r111, 0, %r59, %p13;
sub.s32 %r13, %r109, %r111;
ld.global.u32 %r112, [%rd10+20];
setp.ne.s32	%p14, %r112, 1;
@%p14 bra BB0_11;

mul.lo.s32 %r113, %r13, %r219;
rem.s32 %r114, %r113, %r31;
mul.lo.s32 %r115, %r114, %r33;
rem.s32 %r116, %r115, %r31;
mad.lo.s32 %r117, %r116, %r32, %r113;
div.s32 %r118, %r117, %r31;
setp.lt.s32	%p15, %r118, %r32;
selp.b32	%r120, 0, %r59, %p15;
sub.s32 %r219, %r118, %r120;

BB0_11:
mul.lo.s32 %r121, %r13, %r13;
rem.s32 %r122, %r121, %r31;
mul.lo.s32 %r123, %r122, %r33;
rem.s32 %r124, %r123, %r31;
mad.lo.s32 %r125, %r124, %r32, %r121;
div.s32 %r126, %r125, %r31;
setp.lt.s32	%p16, %r126, %r32;
selp.b32	%r128, 0, %r59, %p16;
sub.s32 %r16, %r126, %r128;
ld.global.u32 %r129, [%rd10+16];
setp.ne.s32	%p17, %r129, 1;
@%p17 bra BB0_13;

mul.lo.s32 %r130, %r16, %r219;
rem.s32 %r131, %r130, %r31;
mul.lo.s32 %r132, %r131, %r33;
rem.s32 %r133, %r132, %r31;
mad.lo.s32 %r134, %r133, %r32, %r130;
div.s32 %r135, %r134, %r31;
setp.lt.s32	%p18, %r135, %r32;
selp.b32	%r137, 0, %r59, %p18;
sub.s32 %r219, %r135, %r137;

BB0_13:
mul.lo.s32 %r138, %r16, %r16;
rem.s32 %r139, %r138, %r31;
mul.lo.s32 %r140, %r139, %r33;
rem.s32 %r141, %r140, %r31;
mad.lo.s32 %r142, %r141, %r32, %r138;
div.s32 %r143, %r142, %r31;
setp.lt.s32	%p19, %r143, %r32;
selp.b32	%r145, 0, %r59, %p19;
sub.s32 %r19, %r143, %r145;
ld.global.u32 %r146, [%rd10+12];
setp.ne.s32	%p20, %r146, 1;
@%p20 bra BB0_15;

mul.lo.s32 %r147, %r19, %r219;
rem.s32 %r148, %r147, %r31;
mul.lo.s32 %r149, %r148, %r33;
rem.s32 %r150, %r149, %r31;
mad.lo.s32 %r151, %r150, %r32, %r147;
div.s32 %r152, %r151, %r31;
setp.lt.s32	%p21, %r152, %r32;
selp.b32	%r154, 0, %r59, %p21;
sub.s32 %r219, %r152, %r154;

BB0_15:
mul.lo.s32 %r155, %r19, %r19;
rem.s32 %r156, %r155, %r31;
mul.lo.s32 %r157, %r156, %r33;
rem.s32 %r158, %r157, %r31;
mad.lo.s32 %r159, %r158, %r32, %r155;
div.s32 %r160, %r159, %r31;
setp.lt.s32	%p22, %r160, %r32;
selp.b32	%r162, 0, %r59, %p22;
sub.s32 %r22, %r160, %r162;
ld.global.u32 %r163, [%rd10+8];
setp.ne.s32	%p23, %r163, 1;
@%p23 bra BB0_17;

mul.lo.s32 %r164, %r22, %r219;
rem.s32 %r165, %r164, %r31;
mul.lo.s32 %r166, %r165, %r33;
rem.s32 %r167, %r166, %r31;
mad.lo.s32 %r168, %r167, %r32, %r164;
div.s32 %r169, %r168, %r31;
setp.lt.s32	%p24, %r169, %r32;
selp.b32	%r171, 0, %r59, %p24;
sub.s32 %r219, %r169, %r171;

BB0_17:
mul.lo.s32 %r172, %r22, %r22;
rem.s32 %r173, %r172, %r31;
mul.lo.s32 %r174, %r173, %r33;
rem.s32 %r175, %r174, %r31;
mad.lo.s32 %r176, %r175, %r32, %r172;
div.s32 %r177, %r176, %r31;
setp.lt.s32	%p25, %r177, %r32;
selp.b32	%r179, 0, %r59, %p25;
sub.s32 %r25, %r177, %r179;
ld.global.u32 %r180, [%rd10+4];
setp.ne.s32	%p26, %r180, 1;
@%p26 bra BB0_19;

mul.lo.s32 %r181, %r25, %r219;
rem.s32 %r182, %r181, %r31;
mul.lo.s32 %r183, %r182, %r33;
rem.s32 %r184, %r183, %r31;
mad.lo.s32 %r185, %r184, %r32, %r181;
div.s32 %r186, %r185, %r31;
setp.lt.s32	%p27, %r186, %r32;
selp.b32	%r188, 0, %r59, %p27;
sub.s32 %r219, %r186, %r188;

BB0_19:
ld.global.u32 %r189, [%rd10];
setp.ne.s32	%p28, %r189, 1;
@%p28 bra BB0_21;

mul.lo.s32 %r190, %r25, %r25;
rem.s32 %r191, %r190, %r31;
mul.lo.s32 %r192, %r191, %r33;
rem.s32 %r193, %r192, %r31;
mad.lo.s32 %r194, %r193, %r32, %r190;
div.s32 %r195, %r194, %r31;
setp.lt.s32	%p29, %r195, %r32;
selp.b32	%r197, 0, %r59, %p29;
sub.s32 %r198, %r195, %r197;
mul.lo.s32 %r199, %r198, %r219;
rem.s32 %r200, %r199, %r31;
mul.lo.s32 %r201, %r200, %r33;
rem.s32 %r202, %r201, %r31;
mad.lo.s32 %r203, %r202, %r32, %r199;
div.s32 %r204, %r203, %r31;
setp.lt.s32	%p30, %r204, %r32;
selp.b32	%r205, 0, %r59, %p30;
sub.s32 %r219, %r204, %r205;

BB0_21:
rem.s32 %r206, %r219, %r31;
mul.lo.s32 %r207, %r206, %r33;
rem.s32 %r208, %r207, %r31;
mad.lo.s32 %r209, %r208, %r32, %r219;
div.s32 %r210, %r209, %r31;
setp.lt.s32	%p31, %r210, %r32;
selp.b32	%r212, 0, %r59, %p31;
sub.s32 %r213, %r210, %r212;
cvta.to.global.u64 %rd21, %rd3;
add.s64 %rd23, %rd21, %rd8;
st.global.u32 [%rd23], %r213;

	mov.u64 %rd20, %clock64;

	sub.s64 %rd24, %rd20, %rd6;
cvta.to.global.u64 %rd25, %rd5;
mul.wide.s32 %rd26, %r37, 8;
add.s64 %rd27, %rd25, %rd26;
st.global.u64 [%rd27], %rd24;

BB0_22:
ret;
}


