$date
	Tue Nov 21 19:52:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ring_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 4 % q [3:0] $end
$var wire 1 & reset $end
$scope module stg0 $end
$var wire 1 $ clk $end
$var wire 1 ' d $end
$var wire 1 ( inp $end
$var wire 1 & reset $end
$var reg 1 ) q $end
$upscope $end
$scope module stg1 $end
$var wire 1 $ clk $end
$var wire 1 * d $end
$var wire 1 + inp $end
$var wire 1 & reset $end
$var reg 1 , q $end
$upscope $end
$scope module stg2 $end
$var wire 1 $ clk $end
$var wire 1 - d $end
$var wire 1 . inp $end
$var wire 1 & reset $end
$var reg 1 / q $end
$upscope $end
$scope module stg3 $end
$var wire 1 $ clk $end
$var wire 1 0 d $end
$var wire 1 1 inp $end
$var wire 1 & reset $end
$var reg 1 2 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
0.
0-
0,
0+
1*
1)
1(
0'
1&
b1000 %
0$
1#
0"
b1000 !
$end
#10
1"
1$
#20
0"
0$
0#
0&
#30
0*
1-
0)
1,
b100 !
b100 %
1"
1$
#40
0"
0$
#50
10
0-
1/
0,
b10 !
b10 %
1"
1$
#60
0"
0$
#70
00
1'
0/
12
b1 !
b1 %
1"
1$
#80
0"
0$
#90
0'
1*
02
1)
b1000 !
b1000 %
1"
1$
#100
0"
0$
#110
0*
1-
0)
1,
b100 !
b100 %
1"
1$
#120
0"
0$
#130
10
0-
1/
0,
b10 !
b10 %
1"
1$
#140
0"
0$
#150
00
1'
0/
12
b1 !
b1 %
1"
1$
#160
0"
0$
#170
0'
1*
02
1)
b1000 !
b1000 %
1"
1$
#180
0"
0$
