[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of AD822BRZ-REEL7 production of ANALOG DEVICES from the text: Single -Supply, Rail -to-Rail  \nLow Power FET -Input Op Amp  \nData Sheet  AD822  \n \n Rev.  J Document Feedback  \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by An alog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No \nlicense is granted by implication or otherwise under any patent or patent righ ts of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.    \n \nOne Technology Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A.  \nTel: 781.329.4700  ©1993 –2015  Analog Devices, Inc. A ll rights reserved.  \nTechnical Support  www.analog.com   FEATURES  \nTrue single -supply operation  \nOutput swings rail -to-rail \nInput voltage range extends below ground  \nSingle -supply capability from 5 V to 30 V \nDual -supply capability from ± 2.5 V to  ±15 V \nHigh load drive  \nCapacitive load drive of 350 pF , G = +1  \nMinimum output current of 15 mA  \nExcellent ac performance for low power  \n800 µA maximum quiescent current per amplifier  \nUnity -gain bandwidth: 1.8 MHz  \nSlew rate of 3 V/μs  \nGood dc performance  \n800 µ V maximum input offset voltage  \n2 µV/°C typical offset voltage drift  \n25 pA maximum input bias current  \nLow noise  \n13 nV/√Hz at  10 kHz  \nNo phase inversion  \nAPPLICATIONS  \nBattery -powered precision instrumentation  \nPhotodiode preamps  \nActive filters \n12-bit to 14 -bit data acquisition systems  \nMedical instrumentation  \nLow power references and regulators  CONNECTION DIAGRAM  \n1\n2\n3\n48\n7\n6\n5AD822OUT1\n–IN1\n+IN1\nV–V+\nOUT2\n–IN2\n+IN2\n00874-001 \nFigure 1. 8 -Lead PDIP (N Suffix);  \n8-Lead MSOP (RM Suffix);  \nand 8 -Lead SOIC _N (R Suffix)  \nGENERAL DESCRIPTION  \nThe AD822 is a dual precision, low power FET input op amp \nthat can oper ate from a single supply of 5  V to 3 0 V or  from  \ndual supplies of ± 2.5 V to ± 15 V . It has true sin gle-supply capability \nwith an input voltage range extending below the negative rail, \nallowing the AD822 to accommodate input signals below ground  \nwhile in the single -supply mode. Output voltage swin g extends \nto within 10 mV of each rail, providing the maximum output \ndynamic range.  \nOffset voltage of 800 µV maximum, offset voltage drift of 2  µV/°C, \ninput bias currents below 25 pA, and low input voltage noise provide dc precision with source impedances up to a gigaohm. The 1.8  MHz unity -gain bandwidth, – 93 dB total harmonic \ndistortion (THD)  at 10 kHz, and 3  V/µs slew rate are provided \nwith a low supply current of 800  µA per amplifier.  \nFREQUENC Y (Hz)1\n10 10k 1k 100INPUT VO LTAGE NOISE (nV/√Hz)100\n10\n00874-002 \nFigure 2. Input Voltage Noise vs. Frequency  \n \nAD822  Data Sheet  \n \nRev. J | Page 2  of 24 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1 \nApplications  ....................................................................................... 1 \nConnection Diagr am ....................................................................... 1 \nGeneral Description  ......................................................................... 1 \nRevision History  ............................................................................... 2 \nSpecifications  ..................................................................................... 4 \nAbsolute Maxim um Ratings  .......................................................... 10 \nThermal Resistance  .................................................................... 10 \nMaximum Power Dissipation  ................................................... 10 \nESD Caution  ................................................................................ 10 Typical Performance Characteristics  ........................................... 11 \nApplications Information  .............................................................. 18 \nInput Characteristics  .................................................................. 18 \nOutput Characteristics ............................................................... 18 \nSingle -Supply Voltage to Frequency Converter  ..................... 19 \nSingle -Supply Programmable Gain Instrumentation \nAmplifier  ..................................................................................... 20 \nLow Dropout Bipolar Bridge Driver  ........................................ 20 \nOutline Dimensions  ....................................................................... 21 \nOrdering Guide  .......................................................................... 22 \n \nREVISION  HISTORY  \n9/15—Rev. I to Rev. J  \nChanges to Figure 12  ...................................................................... 12 \n \n1/10— Rev. H to Rev. I  \nChanges to Features Section and General Description Section  . 1 \nChanges to Endnote 1, Table 1  ........................................................ 5 \nChanges to Endnote 1, Table 2  ........................................................ 7 \nChanges to Endnote 1, Table 3  ........................................................ 9 \nDeleted Table 4; Renumbered Sequentially ................................. 10 \nChanges to Table 5  .......................................................................... 12 \nUpdated Outline Dimensions  ....................................................... 21 \nChanges to Ordering Guide  .......................................................... 22 \nDeleted 3 V , Single -Supply Stereo Headphone Driver Section  . 22 \nDeleted Figure 50; Renumbered Sequentially ............................. 22 \n 8/08— Rev. G to Rev H.  \nChanges to Features Section and General Description Section  . 1 \nChanged V\nO to V OUT Throughout  ................................................... 4 \nChanges to Table 1  ............................................................................ 4 \nChanges to Table 2  ............................................................................ 6 \nChanges to Table 3  ............................................................................ 8 \nChanges to Table 5  .......................................................................... 12 \nAdded Table 6; Renumbered Sequentially  .................................. 12 \nChanges to Figure 13 Capt ion ....................................................... 14 \nChanges to Figure 29, Figure 31, and Figure 35 ......................... 17 \nChanges to Figure 36  ...................................................................... 18 \nChanged Application Notes Section to Applications \nInformation Section  ....................................................................... 20 \nChanges to Figure 46 and Figure 47 ............................................. 21 \nChanges to Figure 49  ...................................................................... 22 \nChanges to Figure 51  ...................................................................... 23 \n \n6/06— Rev. F to Rev. G  \nChanges to Features  .......................................................................... 1 \nChanges to Table 4  .......................................................................... 10 \nChanges to Table 5  .......................................................................... 12 \nChanges to Table 6  .......................................................................... 22 10/05— Rev. E to Rev. F  \nUpdated Format  .................................................................. Universal  \nChanges to Outline Dimensions  .................................................. 24 \nUpdated Ordering Guide  .............................................................. 24 \n 1/03— Rev. D to Rev. E  \nEdits to Specifications  ....................................................................... 2 \nEdits to Figure 10  ............................................................................ 16 \nUpdated Outline Dimensions  ....................................................... 17 \n 10/02— Rev. C to Rev. D  \nEdits to Features ................................................................................. 1 \nEdits to Ordering Guide  ................................................................... 6 \nUpdated SOIC Package Outline  ................................................... 17 \n 8/02— Rev. B to Rev. C  \nAll Figures Updated  ........................................................... Universal  \nEdits to Features ................................................................................. 1 \nUpdated All Package Outlines  ...................................................... 17 \n \n7/01— Rev. A to Rev. B  \nAll Figures Updated  ........................................................... Universal  \nCERDIP References Removed  ....................................... 1, 6, and 18 \nAdditions to Product Description  ................................................... 1 \n8-Lead SOIC and 8 -Lead MSOP Diagrams Added ...................... 1 \nDeletion of AD822S Column  ........................................................... 2 \nEdits to Absolute Maximum Ratings and Ordering Guide  ......... 6 \nRemoved Metallization  Photograph  ............................................... 6 \n \n7/93— Revision 0: Initial Version  \n \nData Sheet  AD822  \n \nRev. J | Page 3  of 24 The AD822 drives up to 350 pF of direct capacitive load as a \nfollower and provides a minimum output current of 15 mA. \nThis allows the amplifier to handle a wide range of load  conditions. \nIts combination of ac and dc performance, plus the outstanding load drive capa bility, results in an exceptionally versatile  amplifier \nfor the single -supply user.  \nThe AD822 is available in two performance grades. The A grade \nand B grade are rated over the industrial temperatu re range of \n−40°C  to +85°C.  \nThe AD822 is offered in three varieties of 8 -lead packages: \nPDIP , MSOP , and SOIC _N.  90100\n10\n0%..... .... ................................\n.... .... ................................VOUT5V\n0V\n(GND)1V 20µs 1V\n1V\n00874-003 \nFigure 3. Gain  of 2 Amplifier; V S = 5 V, 0 V,  \nVIN = 2.5 V  Sine Centered at 1.25 V, R L = 100 Ω  \n \nAD822  Data Sheet  \n \nRev. J | Page 4  of 24 SPECIFICATIONS \nVS = 0 V, 5 V at  TA = 25°C, V CM =  0  V,  V OUT = 0.2 V , unless otherwise noted.  \nTable 1. \nParameter  Test Conditions/ Comments  A Grade  B Grade  \nUnit  Min  Typ  Max  Min  Typ  Max  \nDC PERFORMANCE          \nInitial Offset    0.1 0.8  0.1 0.4 mV \nMaximum Offset Over Temperature   0.5 1.2  0.5 0.9 mV \nOffset Drift    2   2  µV/°C  \nInput Bias Current  VCM = 0 V to 4 V   2 25  2 10 pA \nAt T MAX   0.5 5   0.5 2.5 nA \nInput Offset Current    2 20  2 10 pA \nAt T MAX   0.5   0.5  nA \nOpen -Loop Gain  VOUT = 0.2 V to 4 V         \n RL = 100 kΩ  500 1000   500 1000   V/mV  \nTMIN to T MAX  400   400   V/mV  \n RL = 10 kΩ  80 150  80 150  V/mV  \nTMIN to T MAX  80   80   V/mV  \n RL = 1 kΩ  15 30  15 30  V/mV  \nTMIN to T MAX  10   10   V/mV  \nNOISE/HARMONIC PERFORMANCE          \nInput Voltage Noise          \nf = 0.1 Hz to 10 Hz    2   2  µV p -p \nf = 10 Hz    25   25  nV/√Hz  \nf = 100 Hz    21   21  nV/√Hz  \nf = 1 kHz    16   16  nV/√Hz  \nf = 10 kHz    13   13  nV/√Hz  \nInput Current Noise          \nf = 0.1 Hz to 10 Hz    18   18  fA p -p \nf = 1 kHz    0.8   0.8  fA/√Hz  \nHarmonic Distortion  RL = 10 kΩ to 2.5 V         \nf = 10 kHz  VOUT = 0.25 V to 4.75 V   −93    −93   dB \nDYNAMIC PERFORMANCE          \nUnity -Gain Frequency    1.8   1.8  MHz  \nFull Power Response  VOUT p-p = 4.5 V   210   210  kHz \nSlew Rate    3   3  V/µs  \nSettling Time          \nTo 0.1%  VOUT = 0.2 V to 4.5 V   1.4   1.4  µs \nTo 0.01%  VOUT = 0.2 V to 4.5 V   1.8   1.8  µs \nMATCHING CHARACTERISTICS          \nInitial Offset     1.0   0.5 mV \nMaximum Offset Over Temperature    1.6   1.3 mV \nOffset Drift    3   3   µV/°C  \nInput Bias Current     20   10 pA \nCrosstalk @ f = 1 kHz  RL = 5 kΩ   −130    –130  dB \nCrosstalk @ f = 100 kHz  RL = 5 kΩ   −93    –93  dB \nData Sheet  AD822  \n \nRev. J | Page 5  of 24 Parameter  Test Conditions/ Comments  A Grade  B Grade  \nUnit  Min  Typ  Max  Min  Typ  Max  \nINPUT  CHARACTERISTICS          \nInput Voltage Range1, TMIN to T MAX  −0.2  +4 −0.2  +4 V \nCommon -Mode Rejection Ratio (CMRR)  VCM = 0 V to 2 V  66 80  69 80  dB \nTMIN to T MAX VCM = 0 V to 2 V  66   66   dB \nInput Impedance         \nDifferential    1013||0.5    1013||0.5   Ω||pF  \nCommon Mode    1013||2.8    1013||2.8   Ω||pF  \nOUTPUT CHARACTERISTICS          \nOutput Saturation Voltage2         \nVOL − V EE ISINK = 20 µA   5 7  5 7 mV \nTMIN to T MAX    10   10 mV \nVCC − V OH ISOURCE  = 20 µA   10 14  10 14 mV \nTMIN to T MAX    20   20 mV \nVOL − V EE  ISINK = 2 mA   40 55  40 55 mV \nTMIN to T MAX    80   80 mV \nVCC − V OH ISOURCE  = 2 mA   80 110  80 110 mV \nTMIN to T MAX    160   160 mV \nVOL – VEE ISINK = 15 mA   300 500  300 500 mV \nTMIN to T MAX    1000    1000  mV \nVCC − V OH ISOURCE  = 15 mA   800 1500   800 1500  mV \nTMIN to T MAX    1900    1900  mV \nOperating Output Current   15    15   mA \nTMIN to T MAX  12    12   mA \nCapacitive Load Drive    350   350  pF \nPOWER SUPPLY          \nQuiescent Current , TMIN to T MAX   1.24  1.6  1.24  1.6 mA \nPower Supply Rejection  V+ = 5 V to 15 V  66  80  70 80  dB \nTMIN to T MAX  66    70   dB \n \n1 This is a functional specification. Amplifier bandwidth decreases when the input common- mode voltage is driven in the range ( V+ − 1 V) to V+.  Common -mode error \nvoltage is typically less than 5 mV with the common -mode voltage set at 1 V below the positive supply.  \n2 VOL − V EE is defined as the difference between the lowest possible output voltage (V OL) and the negative voltage supply rail (V EE). V CC − V OH is defined as the difference \nbetween the highest possible output voltage (V OH) and the positive supply v oltage (V CC). \nAD822  Data Sheet  \n \nRev. J | Page 6  of 24 VS = ±5 V at  TA = 25°C, V CM =  0  V,  V OUT = 0 V , unless otherwise noted. \nTable 2. \nParameter  Test Conditions/ Comments  A Grade  B Grade  \nUnit  Min  Typ  Max  Min  Typ  Max  \nDC PERFORMANCE          \nInitial Offset    0.1 0.8  0.1 0.4 mV \nMaximum Offset Over Temperature   0.5 1.5  0.5 1 mV \nOffset Drift    2   2  µV/°C  \nInput Bias Current  VCM = −5 V to +4 V   2 25  2 10 pA \nAt TMAX   0.5 5  0.5 2.5 nA \nInput Offset Current    2 20  2 10 pA \nAt TMAX   0.5   0.5  nA \nOpen -Loop Gain  VOUT = −4 V to +4 V         \n RL = 100 kΩ  400 1000   400 1000   V/mV  \nTMIN to T MAX  400   400   V/mV  \n RL = 10 kΩ  80 150  80 150  V/mV  \nTMIN to T MAX  80   80   V/mV \n RL = 1 kΩ  20 30  20 30  V/mV  \nTMIN to T MAX  10   10   V/mV  \nNOISE/HARMONIC PERFORMANCE          \nInput Voltage Noise          \nf = 0.1 Hz to 10 Hz    2   2  µV p -p \nf = 10 Hz    25   25  nV/√Hz  \nf = 100 Hz    21   21  nV/√Hz  \nf = 1 kHz    16   16  nV/√Hz  \nf = 10 kHz    13   13  nV/√Hz  \nInput Current Noise          \nf = 0.1 Hz to 10 Hz    18   18  fA p -p \nf = 1 kHz    0.8   0.8  fA/√Hz  \nHarmonic Distortion  RL = 10 kΩ         \nf = 10 kHz  VOUT = ±4.5 V   −93    −93   dB \nDYNAMIC PERFORMANCE          \nUnity -Gain Frequency    1.9    1.9   MHz  \nFull Power Response  VOUT p-p = 9 V   105   105  kHz \nSlew Rate    3   3  V/µs  \nSettling Time          \nto 0.1%  VOUT = 0 V to ±4.5 V   1.4   1.4  µs \nto 0.01%  VOUT = 0 V to ±4.5 V   1.8   1.8  µs \nMATCHING CHARACTERISTICS          \nInitial Offset     1.0   0.5 mV \nMaximum Offset Over Temperature    3   2 mV \nOffset Drift    3   3  µV/°C  \nInput Bias Current     25   10 pA \nCrosstalk @ f = 1 kHz  RL = 5 kΩ   −130    −130   dB \nCrosstalk @ f = 100 kHz  RL = 5 kΩ   −93    −93   dB \nINPUT CHARACTERISTICS          \nInput Voltage Range1, TMIN to T MAX  −5.2  +4 −5.2  +4 V \nCommon -Mode Rejection Ratio (CMRR)  VCM = −5 V to +2 V  66 80  69 80  dB \nTMIN to T MAX VCM = −5 V to +2 V  66   66   dB \nInput Impedance         \nDifferential    1013||0.5    1013||0.5   Ω||pF  \nCommon Mode    1013||2.8    1013||2.8   Ω||pF  \nData Sheet  AD822  \n \nRev. J | Page 7  of 24 Parameter  Test Conditions/ Comments  A Grade  B Grade  \nUnit  Min  Typ  Max  Min  Typ  Max  \nOUTPUT CHARACTERISTICS          \nOutput Saturation Voltage2         \nVOL − V EE  ISINK = 20 µA   5 7  5 7 mV \nTMIN to T MAX    10   10 mV \nVCC − V OH ISOURCE  = 20 µA   10 14  10 14 mV \nTMIN to T MAX    20   20 mV \nVOL − V EE ISINK = 2 mA   40 55  40 55 mV \nTMIN to T MAX    80   80 mV \nVCC − V OH ISOURCE  = 2 mA   80 110  80 110 mV \nTMIN to T MAX    160   160 mV \nVOL − V EE  ISINK = 15 mA   300 500  300 500 mV \nTMIN to T MAX    1000    1000  mV \nVCC − V OH ISOURCE  = 15 mA   800 1500   800 1500  mV \nTMIN to T MAX    1900    1900  mV \nOperating Output Current   15   15   mA \nTMIN to T MAX  12   12   mA \nCapacitive Load Drive    350   350  pF \nPOWER SUPPLY          \nQuiescent Current , TMIN to T MAX    1.3 1.6  1.3 1.6 mA \nPower Supply Rejection  VSY = ±5 V to ±15 V  66 80  70 80  dB \nTMIN to T MAX   66   70   dB \n \n1 This is a functional specification. Amplifier bandwidth decreases when the input common- mode voltage is driven in the range (V+ − 1 V) to V+.  Common -mode error \nvoltage is typically less than 5 mV with the common -mode voltage set at 1 V below the positive supply.  \n2 VOL − V EE is defined as the difference between the lowest possible output voltage (V OL) and the negative voltage supply rail (V EE). V CC − V OH is defined as the difference \nbetween the highest possible output voltage (V OH) and the po sitive supply voltage (V CC). \nAD822  Data Sheet  \n \nRev. J | Page 8  of 24 VS = ±15 V at  TA = 25°C, V CM =  0  V,  V OUT = 0 V , unless otherwise noted.  \nTable 3. \nParameter  Test Condition s/Comments  A Grade  B Grade  \nUnit  Min  Typ  Max  Min  Typ  Max  \nDC PERFORMANCE          \nInitial Offset    0.4 2  0.3 1.5 mV \nMaximum Offset Over Temperature   0.5 3  0.5 2.5 mV \nOffset Drift    2   2  µV/°C  \nInput Bias Current  VCM = 0 V   2 25  2 12 pA \n VCM = −10 V   40   40  pA \nAt TMAX VCM = 0 V   0.5 5  0.5 2.5 nA \nInput Offset Current    2 20  2 12 pA \nAt TMAX   0.5   0.5  nA \nOpen -Loop Gain  VOUT = −10 V to +10 V         \n RL = 100 kΩ  500 2000   500 2000   V/mV  \nTMIN to T MAX  500   500   V/mV  \n RL = 10 kΩ  100 500  100 500  V/mV  \nTMIN to T MAX  100   100   V/mV  \n RL = 1 kΩ  30 45  30 45  V/mV  \nTMIN to T MAX  20   20   V/mV  \nNOISE/HARMONIC PERFORMANCE          \nInput Voltage Noise          \nf = 0.1 Hz to 10 Hz    2   2  µV p -p \nf = 10 Hz    25   25  nV/√Hz  \nf = 100 Hz    21   21  nV/√Hz  \nf = 1 kHz    16   16  nV/√Hz  \nf = 10 kHz    13   13  nV/√Hz  \nInput Current Noise          \nf = 0.1 Hz to 10 Hz    18   18  fA p -p \nf = 1 kHz    0.8   0.8  fA/√Hz  \nHarmonic Distortion  RL = 10 kΩ         \nf = 10 kHz  VOUT = ±10 V   −85    −85   dB \nDYNAMIC PERFORMANCE          \nUnity -Gain Frequency    1.9   1.9   MHz  \nFull Power Response  VOUT p-p = 20 V   45   45   kHz \nSlew Rate    3   3  V/µs  \nSettling Time          \nto 0.1%  VOUT = 0 V to ±10 V   4.1   4.1  µs \nto 0.01%  VOUT = 0 V to ±10 V   4.5   4.5  µs \nMATCHING CHARACTERISTICS          \nInitial Offset     3   2 mV \nMaximum Offset Over Temperature    4   2.5 mV \nOffset Drift    3   3  µV/°C  \nInput Bias Current     25   12 pA \nCrosstalk @ f = 1 kHz  RL = 5 kΩ   −130    −130   dB \nCrosstalk @ f = 100 kHz  RL = 5 kΩ   −93    −93   dB \nINPUT CHARACTERISTICS          \nInput Voltage Range1, TMIN to T MAX  −15.2   +14  −15.2   +14  V \nCommon -Mode Rejection Ratio (CMRR)  VCM = −15 V to +12 V  70 80  74 90  dB \nTMIN to T MAX VCM = −15 V to +12 V  70   74   dB \nInput Impedance         \nDifferential    1013||0.5    1013||0.5   Ω||pF  \nCommon Mode    1013||2.8    1013||2.8   Ω||pF  \nData Sheet  AD822  \n \nRev. J | Page 9  of 24 Parameter  Test Condition s/Comments  A Grade  B Grade  \nUnit  Min  Typ  Max  Min  Typ  Max  \nOUTPUT CHARACTERISTICS          \nOutput Saturation Voltage2         \nVOL − V EE ISINK = 20 µA   5 7  5 7 mV \nTMIN to T MAX    10   10 mV \nVCC − V OH ISOURCE  = 20 µA   10 14  10 14 mV \nTMIN to T MAX    20   20 mV \nVOL − V EE ISINK = 2 mA   40 55  40 55 mV \nTMIN to T MAX    80   80 mV \nVCC − V OH ISOURCE  = 2 mA   80 110  80 110 mV \nTMIN to T MAX    160   160 mV \nVOL − V EE  ISINK = 15 mA   300 500  300 500 mV \nTMIN to T MAX    1000    1000  mV \nVCC − V OH ISOURCE  = 15 mA   800 1500   800 1500  mV \nTMIN to T MAX    1900    1900  mV \nOperating Output Current   20   20   mA \nTMIN to T MAX  15   15   mA \nCapacitive Load Drive    350   350  pF \nPOWER SUPPLY          \nQuiescent Current , TMIN to T MAX   1.4 1.8  1.4 1.8 mA \nPower Supply Rejection  VSY = ±5 V to ±15 V  70 80  70 80  dB \nTMIN to T MAX  70   70   dB \n \n1 This is a functional specification. Amplifier bandwidth decreases when the input common- mode voltage is driven in the range (V+ − 1 V) to V+.  Common -mode error \nvoltage is typically less than 5 mV with the common -mode voltage set at 1 V below the positive supply.  \n2 VOL − V EE is defined as the difference between the lowest possible output voltage (V OL) and the negative voltage supply rail (V EE). V CC − V OH is defined as the difference \nbetween the highest possible output voltage (V OH) and the positive supply voltage (V CC). \n \nAD822 Data Sheet\n \nRev. J | Page 10 of 24 ABSOLUTE MAXIMUM RATINGS \nTable 4. \nParameter Rating \nSupply Voltage  ±18 V \nInternal Power Dissipation  \n8-Lead PDIP (N) Observe derating curves \n8-Lead SOIC_N (R) Observe derating curves \n8-Lead MSOP (RM) Observe derating curves \nInput Voltage1  ((V+) + 0.2 V) to  \n((V−) − 20 V) \nOutput Short-Circuit Duration  Indefinite \nDifferential Input Voltage ±30 V \nStorage Temperature Range (N) –65°C to +125°C \nStorage Temperature Range (R, RM) –65°C to +150°C \nOperating Temperature Range  \nA Grade and B Grade –40°C to +85°C \nLead Temperature  \n(Soldering, 60 sec)  260°C \n \n1 See the Input Characteristics section. \nStresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a \nstress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability. THERMAL RESISTANCE \nθJA is specified for the worst case conditions, that is, a device \nsoldered in a circuit board for surface-mount packages. \nTable 5. Thermal Resistance \nPackage Type θJA Unit \n8-lead PDIP (N) 90 °C/W \n8-lead SOIC_N (R) 160 °C/W \n8-lead MSOP (RM) 190 °C/W \n \nMAXIMUM POWER DISSIPATION \nThe maximum power that can be safely dissipated by the AD822 is \nlimited by the associated rise in junction temperature. For plastic \npackages, the maximum safe junction temperature is 145°C. If \nthese maximums are exceeded momentarily, proper circuit operation is restored as soon as the die temperature is reduced. Leaving the device in the overheated condition for an extended period can result in device burnout. To ensure proper operation, it is important to observe the derating curves shown in Figure 27. \nWhile the AD822  is internally short-circuit protected, this may not \nbe sufficient to guarantee that the maximum junction temperature \nis not exceeded under all conditions. With power supplies ±12 V or less at an ambient temperature of 25°C or less, if the output node is shorted to a supply rail, then the amplifier is not destroyed, even if \nthis condition persists for an extended period. \nESD CAUTION \n \n \n \n \nData Sheet  AD822  \n \nRev. J | Page 11 of 24 TYPICAL PERFORMANCE CHARACTERISTICS \nOFFSET VO LTAGE (mV)70\n0\n–0.5 –0.4NUMBER OF UNITS\n–0.3 –0.2 –0.1 060\n50\n40\n30\n20\n10\n0.1 0.2 0.3 0.4 0.5VS = 0V, 5V\n00874-004 \nFigure 4. Typical Distribution of Offset Voltage (390 Units)  \nOFFSET VO LTAGE DRIFT (µV/°C)16\n6\n0\n–12 10 –10% IN BIN\n–8 –6 –4 –214\n8\n4\n212\n10\n8 6 4 2 0VS = ±5V\nVS = ±15V\n00874-005 \nFigure 5. Typical Distribution of Offset Voltage Drift (100 Units)  \nINPUT BIAS CURRENT (pA)50\n20\n0\n1NUMBER OF UNITS45\n25\n15\n535\n30\n1040\n0 2 3 4 5 6 7 8 9 10\n00874-006 \nFigure 6. Typical Distribution of Input Bias Current (213 Units)  \n COMMON-MODE VO LTAGE (V)5\n0\n–5\n–5 5 –4INPUT BIAS CURRENT (pA)\n–3 –2 –1 0 1 2 3 4VS = ±5VVS = 0V, +5V AND ±5V\n00874-007 \nFigure 7. Input Bias Current vs. Common -Mode Voltage; V S = 5 V, 0 V, and  \nVS = ±5 V  \nCOMMON-MODE VO LTAGE (V)1k\n100\n0.1\n–16 16 –12INPUT BIAS CURRENT (pA)\n–8 –4 0 4 8 1210\n1\n00874-008 \nFigure 8. Input Bias Current vs. Common -Mode Voltage; V S = ±15 V  \nTEMPER ATURE (°C)100k\n0.1\n20 140 40INPUT BIAS CURRENT (pA)\n60 80 100 12010k\n1k\n100\n10\n1\n00874-009 \nFigure 9. Input Bias Current vs. Temperature; V S = 5 V, V CM = 0 V \n \nAD822  Data Sheet  \n \nRev. J | Page 12 of 24 LOAD RESIS TANCE (Ω)10M\n1M\n10k\n100 100kOPEN-LOO P GAIN (V/V)\n100k\n1k 10kVS = 0V, +5VVS = ±15V\nVS = 0V, +3V\n00874-010 \nFigure 10. Open -Loop Gain vs. Load Resistance  \nTEMPER ATURE (°C)10M\n1M\n10k\n–60 140 –40OPEN-LOO P GAIN (V/V)\n–20 0 20 40 60 80 100 120100kRL = 100kΩ\nRL = 10kΩ\nRL = 600ΩVS = ±15V\nVS = 0V, +5V\nVS = ±15V\nVS = 0V, +5VVS = ±15V\nVS = 0V, +5V\n00874-011 \nFigure 11. Open -Loop Gain vs. Temperature  \nOUTPUT VO LTAGE (V)300\n–300\n–16 16 –12INPUT ERROR VO LTAGE (mV)\n–8 –4 0 4 8 12200\n100\n0\n–100\n–200RL = 100kΩRL = 10kΩ\nRL = 600Ω\n00874-012 \nFigure 12. Input Error Voltage vs. Output Voltage for Resistive Loads \n OUTPUT VO LTAGE FROM SUPP LY RAILS (mV)40\n20\n–4060INPUT ERROR VO LTAGE (µV)\n120 180 2400\n–20POS RAI L\nNEG RAI LNEG RAI LNEG RAI LPOS RAI LRL = 20kΩ RL = 2kΩ\nRL = 100kΩPOS\nRAIL\n0 300\n00874-013 \nFigure 13. Input Error Voltage with Output Voltage Within 300 mV of Either \nSupply Rail for Various Resistive Loads; V S = ±5 V  \nFREQUENC Y (Hz)1k\n100\n1\n10 1k10\n1 10k 100INPUT VO LTAGE NOISE (nV/√Hz)\n00874-014 \nFigure 14. Input Voltage Noise vs. Frequency  \nFREQUENC Y (Hz)–40\n–50\n–110\n100 100k 1kTHD (dB)\n10k–70\n–80\n–90\n–100–60RL = 10kΩ\nACL = –1\nVS = 0V, +3V; VOUT = 2.5V p-p\nVS = ±15 V; VOUT = 20V p-p\nVS = ±5 V; VOUT = 9V p-p\nVS = 0V, +5V; VOUT = 4.5V p-p\n00874-015 \nFigure 15. THD vs. Frequency  \n \nData Sheet  AD822  \n \nRev. J | Page 13 of 24 FREQUENC Y (Hz)100\n–2080\n60\n40\n20\n0\n10 10M 100OPEN-LOO P GAIN (dB)\n1k 10k 100k 1M100\n–2080\n60\n40\n20\n0\nPHASE MARGIN (Degrees)PHASE\nGAIN\nCL = 100pFRL = 2kΩ\n00874-016 \nFigure 16. Open -Loop Gain and Phase Margin vs. Frequency  \nFREQUENC Y (Hz)1k\n100\n100 10M 1kOUTPUT IMPEDANCE (Ω)\n10k 100k 1M10\n1\n0.1\n0.01ACL = +1\nVS = ±15V\n00874-017 \nFigure 17. Output Impedance vs. Frequency  \nSETTLING TIME (µs)16\n12\n–16\n0 5 1OUTPUT SWING FROM 0 TO ±VO LTS\n2 3 40\n–4\n–8\n–1284\nERROR1%\n0.1%\n1%0.01%\n0.01%\n00874-018 \nFigure 18. Output Swing and Error vs. Settling Time \n 90\n80\n  040\n30\n20\n1060\n5070COMMON-MODE REJECTION (dB)\nFREQUENC Y (Hz)10M 100 1k 10k 100k 1M 10VS = ±15V\nVS = 0V, +5V\nVS = 0V, +3V\n00874-019 \nFigure 19. Common -Mode Rejection vs. Frequency  \n+125°C–55°C+25°CPOSITIVE\nRAILNEG ATIVE\nRAIL\nCOMMON-MODE VO LTAGE FROM SUPP LY RAILS (V)5\n4\n0\n–1 3COMMON-MODE ERROR VO LTAGE (mV)\n3\n2\n1–55°C+125°C\n2 1 0\n00874-020 \nFigure 20. Absolute Common -Mode Error vs. Common -Mode Voltage from \nSupply Rails (V S − VCM) \nLOAD CURRENT (mA)1000\n100\n0\n0.001 100 0.01OUTPUT S ATURATION VO LTAGE (mV)\n0.1 1 1010VS – V OH\nVOL – V S\n00874-021 \nFigure 21. Output Saturation Voltage vs. Load Current  \n \nAD822  Data Sheet  \n \nRev. J | Page 14 of 24 TEMPER ATURE (°C)1000\n100\n1\n–60 140 –40OUTPUT S ATURATION VO LTAGE (mV)\n–20 0 20 40 60 80 100 12010ISOURCE  = 10m A\nISINK  = 10m A\nISOURCE  = 1m A\nISINK  = 1m A\nISOURCE  = 10µ A\nISINK  = 10µ A\n00874-022 \nFigure 22. Output Saturation Voltage vs. Temperature  \nTEMPER ATURE (°C)80\n40\n0\n–60 140 –40 –20 0 20 40 60 80 100 120SHOR T-CIRCUIT CURRENT LIMIT (mA)70\n60\n20\n1050\n30+\n–\n–\n+\n+–OUTVS = ±15V\nVS = ±15V\nVS = 0V, +5V\nVS = 0V, +3V\nVS = 0V, +5VVS = 0V, +3V\n00874-023 \nFigure 23. Short -Circuit Current Limit vs. Temperature \nTOTALSUPP LYVOLTAGE (V)1600\n0\n4QUIESCENT CURRENT (µA)1400\n800\n600\n400\n2001200\n1000T = +125°C\nT = +25°C\nT = –55°C\n36 32 28 24 20 16 12 0 8\n00874-024 \nFigure 24. Quiescent Current vs. Supply Voltage vs. Temperature \n FREQUENC Y (Hz)100\n0\n10 10M 100POWER SUPP LY REJECTION (dB)\n1k 10k 100k 1M90\n60\n30\n20\n1080\n70\n50\n40+PSRR\n–PSRR\n00874-025 \nFigure 25. Power Supply Rejection vs. Frequency  \nFREQUENC Y (Hz)30\n25\n0\n10k 10M 100kOUTPUT VO LTAGE (V)\n1M20\n15\n10\n5VS = ±15V\nVS = 0V, +5V\nVS = 0V, +3VRL = 2kΩ\n00874-026 \nFigure 26. Large Signal Frequency Response  \nAMBIENT TEMPER ATURE (°C)2.4\n1.2\n0.4\n–60 –40 –20 0 20 40 60 802.2\n1.4\n1.0\n0.61.8\n1.6\n0.82.0\n0.2\n08-LEAD PDI P\n8-LEAD SOIC\n8-LEAD MSO PTOTAL POWER DISSI PATION (W)\n00874-027 \nFigure 27. Maximum Power Dissipation vs. Temperature for Packages  \n \nData Sheet  AD822  \n \nRev. J | Page 15 of 24 FREQUENC Y (Hz)–70\n–140\n300 1M 1k 3k 10k 30k 100k 300k–80\n–100\n–110\n–120\n–130–90CROSS TALK (dB)\n00874-028 \nFigure 28. Crosstalk vs. Frequency  \nVIN\nRLVOUT100pF8V+\n0.01µF\n40.01µF1/2\nAD822+\n–\n00874-029 \nFigure 29. Unity -Gain Follower \n0%100\n90\n105V 10µs\n00874-030 \nFigure 30. 20 V p -p, 25 kHz Sine Wave Input; Unity -Gain Follower; V S = ±15 V, \nRL = 600 Ω  \nV+\n20V p-p2\n38\n5620kΩ 2.2kΩ\n5kΩ 5kΩVOUT\nCROSS TALK = 20 logVOUT\n10VIN0.1µF 1µF\n0.1µF 1µF\nV–VIN\n+\n–\n1/2\nAD8221+\n–\n1/2\nAD8227\n00874-031 \nFigure 31. Crosstalk Test Circuit  \n 0%100\n90\n105V 5µs\n00874-032 \nFigure 32. Large Signal Response Unity -Gain Follower; V S = ±15 V, R L = 10 k Ω \n10\n0%100\n9010mV 500ns\n00874-033 \nFigure 33. Small Signal Response Unity -Gain Follower; V S = ±15 V, R L = 10 k Ω \nGND10\n0%100\n901V 2µs\n00874-034 \nFigure 34. V S = 5 V, 0 V; Unity -Gain Follower Response to 0 V to 4 V Step  \n4VIN\nRLVOUT100pF8V+0.01µF\n1/2\nAD822+\n–\n00874-035 \nFigure 35. Unity -Gain Follower \n \nAD822  Data Sheet  \n \nRev. J | Page 16 of 24 20kΩ 10kΩ\n4100pFVIN\nRLVOUT\n8V+\n0.01µF+\n–\n1/2\nAD822\n00874-036 \nFigure 36. Gain  of 2 Inverter \nGND10\n0%100\n902µs 1V\n00874-037 \nFigure 37. V S = 5 V, 0 V; Unity -Gain Follower Response to 0 V to 5 V Step  \nGND10\n0%100\n9010mV 2µs\n00874-038 \nFigure 38. V S = 5 V, 0 V; Unity -Gain Follower Response to 40 mV Step, \nCentered 40 mV above Ground, R L = 10 k Ω  \nGND10\n0%100\n9010mV 2µs\n00874-039 \nFigure 39. V S = 5 V, 0 V; Gain  of 2 Inverter Response to 20 mV Step,  \nCentered 20 mV Below Ground, R L = 10 k Ω \nGND10\n0%100\n901V 2µs\n00874-040 \nFigure 40. V S = 5 V, 0 V; Gain  of 2 Inverter Response to 2.5 V Step,  \n Centered −1.25 V Below Ground, R L = 10 k Ω \nGND10\n0%100\n90500mV 10µs\n00874-041 \nFigure 41. V S = 3 V, 0 V; Gain  of 2 Inverter, V IN = 1.25 V, 25 kHz, Sine Wave \nCentered at −0.75 V, R L = 600 Ω  \nData Sheet  AD822  \n \nRev. J | Page 17 of 24  \n(a)GND\nVINVOUT5V\nRP90100\n10\n0%.... .... ................................\n.... .... ................................1V 10µs\n1V\n(b)GND+Vs90100\n10\n0%.... .... ........... ...................\n.... .... ................................1V 10µs\n1V1V\n00874-042 \nFigure 42. (a) Response with R P = 0; V IN from 0 V to +V S \n(b) V IN = 0 V to +V S + 200 mV  \nVOUT = 0 V to +V S \nRP = 49.9 k Ω \n \n \nAD822  Data Sheet  \n \nRev. J | Page 18 of 24 APPLICATIONS INFORMATION  \nINPUT CHARACTERISTICS  \nIn the AD822, N-channel JFETs are used to provide a low offset, \nlow noise, high impedance input stage. Minimum input  common -\nmode voltage extends from 0.2 V below − VS to 1 V less than  +VS. \nDriving the input voltage closer to the positive rail causes a loss \nof amplifier bandwidth (as can be seen by comparing the large \nsignal responses shown in Figure 34 and Figure 37) and  increased \ncommon -mode voltage error as illustrated in Figure 20. \nThe AD822 does not exhibit phase reversal for input voltages up \nto and including +V S. Figure 42 shows the response of an AD822 \nvoltage follo wer to a 0 V to 5 V (+V S) square wave input. The \ninput and output are superimposed. The o utput tracks the input \nup to +V S without phase reversal. The reduced bandwidth above a \n4 V input causes the rounding of the output waveform. For input  \nvoltages greater than +V S, a resistor in series with the AD822 \nnoninverting input prevents phase reversal, at the  expense of \ngreater input voltage noise. This is illustrated in Figure 42. \nBecause  the input stage uses N -channel JFETs, input current \nduring normal operation is negative; the current flows out from the in put terminals. If the input voltage is driven more positive \nthan +V\nS − 0.4 V , then the input current reverses direction as \ninternal device junctions become forward biased. This is illustrated  \nin Figure 7. \nA current -limiting res istor should be used in series with the  input \nof the AD822  if there is a possibility of the input voltage exceeding \nthe positive supply by more than 300 mV , or if an input  voltage is \napplied to the AD822 when +V S or −VS = 0 V. The amplifier is \ndamaged if left in that condition for more than 10 seconds. A 1  kΩ \nresistor allows the amplifier to withstand up to 10 V of continuous  \novervoltage and increases the input voltage noise by a negligible amount.  \nInput voltages less than −V\nS are different . The amplifier can safely \nwithstand input voltages 20 V below the negative supply voltage  \nif the total voltage from the positive supply to  the input terminal \nis less than 36 V . In addition, the input stage typically maintains picoampere (pA) level input currents across that input voltage  range.  \nThe AD822 is designed for 13 nV/√Hz wide band input voltage \nnoise and maintains low noise performance to low frequencies (refer to Figure 14). This noise performance, along with the AD822  \nlow input current and current noise, means that the AD822 contributes negligible noise for applications with source resistance s \ngreater than 10 kΩ and signal bandwidths greater than 1 kHz. This is illustrated in Figure 43. 100k\n0.110k\n1k\n100\n10\n1WHENEVER JOHNSON NOISE ISGRE ATER THAN\nAMPLIFIER NOISE, AMPLIFIER NOISE CAN BE\nCONSIDERED NEGLIGIBLE FOR APPLIC ATION.\n1kHz\nAMPLIFIER-GENER ATED\nNOISE10Hz\n10k 100k 1M 10M 100M 1G 10G\nSOURCE IMPEDANCE (Ω)INPUT VO LTAGE NOISE (µV)RESIS TOR JOHNSON\nNOISE\n00874-043 \nFigure 43. Total Noise vs. Source Impedance \nOUTPUT CHARACTERISTI CS \nThe AD822 unique bipolar rail -to-rail output stage swings  within \n5 mV of the negative supply and 10 mV of the positive supply with \nno external resistive load. The approximate  output saturation \nresis tance of the AD822 is 40 Ω sourcing and 20 Ω sinking , which \ncan be used to estimate output saturation voltage when driving  \nheavier current loads. For instance, when sourcing 5  mA, the  \nsaturation voltage to the positive supply rail is 200 mV; when  \nsinking 5  mA, the saturation voltage to the negative rail is 100  m V. \nThe open -loop gain characteristic of the amplifier changes as a \nfunction of resistive load, as shown in Figure 10 to Figure 13. For  \nload resistances over 20 kΩ, the AD822 input error voltage is \nvirtually unchanged until the output voltage is driven to  180 mV of \neither supply.  \nIf the AD822 output is overdriven  so that either of the output \ndevices  are saturated , the amplifier recovers within 2 μ s of the \ninput returning to the  linear operating region  of the amplifier . \nDirect capacitive loads interact with the effective output impedance of the amplifier to form an additional pole in the \namplifier fee dback loop, which can cause excessive peaking on \nthe pulse response or loss of stability. The worst case occurs  \nwhen the amplifier is used as a unity -gain  follower. Figure 44 \nshows the AD822 pulse response as a unity -gain  follower \ndriving 350 pF. This amount of overshoot indicates approximately  \n20° of phase margin —the system is stable, but nearing the edge.  \nConfigurations with less loop gain, and as a result less loop \nbandwidth, are much less sensitive to capacitance load effects.  \nData Sheet AD822\n \nRev. J | Page 19 of 24 90.... .... .... .... .... .... .... .... .... ....\n.... .... .... .... .... .... .... .... .... ....100\n0%1020mV 2µs\n00874-044 \nFigure 44. Small Signal Response of AD822  as  \nUnity-Gain Follower Driving 350 pF \nFigure 45 is a plot of noise gain vs. capacitive load that results in \na 20° phase margin for the AD822 . Noise gain is the inverse of \nthe feedback attenuation factor provided by the feedback \nnetwork in use. \n12345\n300 1k 3k 10k 30k\nCAPACITIVE LOAD FOR 20° PHASE MARGIN (pF)NOISE GAIN 1+RF\nR1\nR1RFCL\n00874-045 \nFigure 45. Noise Gain vs. Capacitive Load Tolerance  \nFigure 46 shows a method for extending capacitance load drive \ncapability for a unity-gain follower. With these component values, the circuit drives 5000 pF with a 10% overshoot. \n20pF100Ω\n20kΩ8\n4VINV+\n0.01µF\nVOUT\n0.01µF CL1/2\nAD822+\n–\nV–\n00874-046 \nFigure 46. Extending Unity-Gain Follower Capacitive Load Capability  \nBeyond 350 pF SINGLE-SUPPLY VOLTAGE TO FREQUENCY \nCONVERTER \nThe circuit shown in Figure 47 uses the AD822 to drive a low \npower timer that produces a stable pulse of width t 1. The positive \ngoing output pulse is integrated by R1 and C1 and used as one \ninput to the AD822 that is connected as a differential integrator. \nThe other input (nonloading) is the unknown voltage, V IN. The \nAD822 output drives the timer trigger input, closing the overall \nfeedback loop. \n2\n3\n46\n5\nU3AU3BC3\n0.1µF\n1 2 3 4OUT2\nOUT1\nU1 C1U2\nCMOS 555\nTHR\nTR\nDIS\nGNDOUT\nCV\n1234\n56\n78\nRV +\nC40.01µFR3\n116kΩ0.01µF, 2%CMOS\n74HCO4RSCALE\n10kΩU4\nREF02\nVREF = 5V10V\nC5\n0.1µF\nR2\n499kΩ\n1%\nR1\n499kΩ\n1%\nVIN\nC2\n0.01µF\n2%\n0V TO 2.5V\nFULL SCALE   1/2\nAD822B+\n–\nNOTES1. f\nOUT = VIN/(VREF ×t1), t1 = 1.1  ×R3 ×C6.\n2. R3 = 1% METAL FILM <50ppm/°C TC.\n3. R SCALE  = 10% 20T FILM <100ppm/°C TC.\n4. t1= 33µF FOR fOUT = 20kHz @ VIN = 2.0V.= 25kHz fSAS SHOWN.\n00874-047 \nFigure 47. Single-Supply Volt age to Frequency Converter \nTypical AD822 bias currents of 2 pA allow MΩ range source \nimpedances with negligible dc errors. Linearity errors on the \norder of 0.01% full scale can be achieved with this circuit. This performance is obtained with a 5 V single supply that delivers less than 1 mA to the entire circuit. \nAD822  Data Sheet  \n \nRev. J | Page 20 of 24 SINGLE -SUPPLY PROGRAMMABLE G AIN \nINSTRUMENTATION AMPL IFIER  \nThe AD822 can be configured as a single -supply instrumentation  \namplifier that is able to operate from single supplies down to 3  V or \ndual supplies up to ±15 V . Using only one AD822 rather than three \nseparate op amps, this circuit is cost and power  efficient. The 2 pA \nbias currents of the AD822 FET inputs minimize offset errors \ncaused by high, unbalanced source impedances.  \nAn array of precision thin film resistors sets the in -amp gain to \nbe either 10 or 100. These resistors are laser trimmed to ratio \nmatch  to 0.01% and have a maximum diffe rential temperature \ncoefficient  of 5 ppm/°C.  \nTable 6. In-Amp Performance  \nParameters  VS = 3 V, 0 V  VS = ±5 V  \nCMRR  74 dB  80 dB  \nCommon -Mode Voltage Range  −0.2 V to +2 V  −5.2 V to +4 V  \n3 dB BW    \nG = 10  180 kHz  180 kHz  \nG = 100  18 kHz  18 kHz  \ntSETTLING     \n2 V Step  2 µs   \n5 V Step   5 µs  \nNoise @ f = 1 kHz    \nG = 10  270 nV/√Hz  270 nV/√Hz  \nG = 100  2.2 µV/√Hz  2.2 µV/√Hz  \nISUPPLY  (Total)  1.10 mA  1.15 mA  \n \n90100\n10\n0%.... .... ........... ...................\n.... .... ................................\n1V5µs\n00874-048 \nFigure 48. Pulse Response of In -Amp  to a 500 mV p -p Input Signal;  \nVS = 5 V, 0 V; Gain = 0  G = 100 G = 100 G = 10 G = 10\n12\n3\n456\n7+\n–+\n–\n00874-049OHMTEK\nPART # 1043R5\n9kΩR4\n1kΩR3\n1kΩR2\n9kΩR1\n90kΩR6\n90kΩ\nVREF\nV+\n0.1µF\n1/2\nAD8221/2\nAD822\nVOUT\n+–\n+–\nVIN1\nVIN2RP\n1kΩ\nRP\n1kΩ\n(G = 10) V OUT = (V IN1 – V IN2) +VREF 1+R6\nR4 + R5( )\n(G = 100) V OUT = (V IN1 – V IN2) +VREFR5 + R6\nR41+( ) \nFigure 49. A Single- Supply Programmable Instrumentation Amplifier  \nLOW DROPOUT BIPOLAR BRIDGE DRIVER  \nThe AD822 can be  used for driving a 350 Ω Wheatstone bridge. \nFigure 50 shows one  half of the AD822 being used to buffer the \nAD589, a 1.235 V low p ower reference. The output of 4.5 V can \nbe used to drive an analog -to-digital converter ( ADC ) front end. \nThe other half of the AD822 is configured as a unity -gain inverter \nand generates the other br idge input of − 4.5 V . Resistor R1 and \nResistor R2 provide a constant current for bridge excitation. The AD620 low power instrumentation amplifier is used to condition \nthe differential output voltage  of the bridge. The gain of the  AD620  \nis programmed using an external resistor (R\nG) and determined by  \n1k9.49+Ω=\nGRG  \n+1.235V49.9k Ω\nR1\n20Ω\n25.4k Ω1%\n10kΩ1%350Ω350Ω\n350Ω 350Ω RGAD589\n10kΩ1%10kΩ1%\nR2\n20Ω–4.5V\nGND+5V\n–5V   1/2\nAD822+\n–+\n–\n   1/2\nAD8228\n3\n21V+\n+VS\n–VSVREF\nV+\nV–V–\n+\n–\nAD620+\n–\n2\n34567\n0.1μF\n0.1μF1μF\n1μF+ +\n+ +6\n57\n4TOA/D CONVERTER\nREFERENCE INPUT\n00874-051 \nFigure 50. Low Dropout Bipolar Bridge Driver  \n \nData Sheet  AD822  \n \nRev. J | Page 21 of 24 OUTLINE DIMENSIONS \nCOMPLIANT TO JEDEC S TANDARDS MS-001\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(INPARENTHESES) ARE ROUNDED-OFF INCH EQUI VALENTS FOR\nREFERENCE ON LYAND ARE NOT APPROPRI ATE FOR USE IN DESIGN.\nCORNER LEADS M AY BE CONFIGURED AS WHOLE OR HALF LEADS.\n070606- A0.022 (0.56)\n0.018 (0.46)0.014 (0.36)SEATING\nPLANE0.015\n(0.38)\nMIN0.210 (5.33)\nMAX\n0.150 (3.81)\n0.130 (3.30)\n0.115 (2.92)\n0.070 (1.78)\n0.060 (1.52)\n0.045 (1.14)8\n145 0.280 (7. 11)\n0.250 (6.35)\n0.240 (6.10)\n0.100 (2.54)\nBSC0.400 (10.16)\n0.365 (9.27)\n0.355 (9.02)\n0.060 (1.52)\nMAX\n0.430 (10.92)\nMAX0.014 (0.36)\n0.010 (0.25)\n0.008 (0.20)0.325 (8.26)0.310 (7.87)0.300 (7.62)\n0.195 (4.95)\n0.130 (3.30)\n0.115 (2.92)\n0.015 (0.38)\nGAUGE\nPLANE\n0.005 (0.13)\nMIN\n \nFigure 51. 8 -Lead Plastic Dual In -Line Package [PDIP]  \nNarrow Body  \n(N-8) \nDimensions shown in inches and (millimeters)  \nCONTROLLINGDIMENSIONSAREINMILLIMETERS;INCHDIMENSIONS\n(INPARENTHESES)AREROUNDED-OFFMILLIMETEREQUIVALENTSFOR\nREFERENCEONLYANDARENOTAPPROPRIATEFORUSEINDESIGN.COMPLIANTTOJEDECSTANDARDSMS-012-AA\n012407-A0.25(0.0098)\n0.17(0.0067)1.27(0.0500)\n0.40(0.0157)0.50(0.0196)\n0.25(0.0099)45°\n8°\n0°1.75(0.0688)\n1.35(0.0532)\nSEATING\nPLANE0.25(0.0098)\n0.10(0.0040)418 55.00(0.1968)\n4.80(0.1890)\n4.00(0.1574)\n3.80(0.1497)\n1.27(0.0500)\nBSC6.20(0.2441)\n5.80(0.2284)\n0.51(0.0201)\n0.31(0.0122)COPLANARITY\n0.10\n \nFigure 52. 8 -Lead Standard Small Outline Package [SOIC_N]  \nNarrow Body  \n(R-8) \nDimensions shown in millimeters and (inches)  \n \nAD822 Data Sheet\n \nRev. J | Page 22 of 24 COMPLIANT TO JEDEC STANDARDS MO-187-AA\n100709-B6°\n0°0.800.55\n0.4048\n15\n0.65 BSC\n0.40\n0.251.10 MAX3.20\n3.002.80\nCOPLANARITY\n0.100.23\n0.093.20\n3.002.805.154.90\n4.65\nPIN 1\nIDENTIFIER\n15° MAX 0.950.85\n0.75\n0.150.05\n \nFigure 53. 8-Lead Mini Small Outline Package [MSOP] \n(RM-8) \nDimensions shown in millimeters \nORDERING GUIDE \nModel1 Temperature Range Package Description Package Option Branding \nAD822AN −40°C to +85°C 8-Lead PDIP N-8  \nAD822ANZ −40°C to +85°C 8-Lead PDIP N-8  \nAD822AR −40°C to +85°C 8-Lead SOIC_N R-8  \nAD822AR-REEL −40°C to +85°C 8-Lead SOIC_N R-8  \nAD822AR-REEL7 −40°C to +85°C 8-Lead SOIC_N R-8  \nAD822ARZ −40°C to +85°C 8-Lead SOIC_N R-8  \nAD822ARZ-REEL −40°C to +85°C 8-Lead SOIC_N R-8  \nAD822ARZ-REEL7 −40°C to +85°C 8-Lead SOIC_N R-8  \nAD822ARMZ −40°C to +85°C 8-Lead MSOP RM-8 #B4A \nAD822ARMZ-REEL −40°C to +85°C 8-Lead MSOP RM-8 #B4A \nAD822BR −40°C to +85°C 8-Lead SOIC_N R-8  \nAD822BR-REEL −40°C to +85°C 8-Lead SOIC_N R-8  \nAD822BR-REEL7 −40°C to +85°C 8-Lead SOIC_N R-8  \nAD822BRZ −40°C to +85°C 8-Lead SOIC_N R-8  \nAD822BRZ-REEL −40°C to +85°C 8-Lead SOIC_N R-8  \nAD822BRZ-REEL7 −40°C to +85°C 8-Lead SOIC_N R-8  \n \n1 Z = RoHS Compliant Part, # denotes RoHS-compliant product may be top or bottom marked. \nSPICE model is available at www.analog.com . \nData Sheet  AD822  \n \nRev. J | Page 23 of 24 NOTES \n \nAD822  Data Sheet  \n \nRev. J | Page 24 of 24 NOTES \n \n \n \n \n©1993 –2015  Analog Devices, Inc. All rights reserved. Trademarks and   \n registered trademarks are the property of their respective owners.  \n  D00874 -0-9/15(J)  \n \n'}]
!==============================================================================!
### Component Summary: AD822BRZ-REEL7

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Single-supply: 5 V to 30 V
  - Dual-supply: ±2.5 V to ±15 V

- **Current Ratings:**
  - Minimum output current: 15 mA

- **Power Consumption:**
  - Maximum quiescent current: 800 µA per amplifier

- **Operating Temperature Range:**
  - Industrial grade: -40°C to +85°C

- **Package Type:**
  - 8-Lead SOIC_N (R Suffix)

- **Special Features:**
  - True single-supply operation
  - Rail-to-rail output
  - Input voltage range extends below ground
  - Excellent AC performance with low power consumption
  - Low noise: 13 nV/√Hz at 10 kHz
  - No phase inversion

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 1 (JEDEC J-STD-020E)

**Description:**
The AD822 is a dual precision, low power FET-input operational amplifier designed for single-supply operation. It features rail-to-rail output, allowing the output voltage to swing within 10 mV of the supply rails, maximizing the output dynamic range. The amplifier is characterized by low input offset voltage, low noise, and high input impedance, making it suitable for high-precision applications.

**Typical Applications:**
- Battery-powered precision instrumentation
- Photodiode preamplifiers
- Active filters
- Data acquisition systems (12-bit to 14-bit)
- Medical instrumentation
- Low power references and regulators

The AD822 is particularly useful in applications requiring high precision and low power consumption, such as in medical devices, sensor signal conditioning, and portable instrumentation. Its ability to operate from a single supply while handling input signals below ground makes it versatile for various electronic designs.