Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar  2 14:00:02 2023
| Host         : JackB_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       65          
HPDR-1     Warning           Port pin direction inconsistency  7           
LUTAR-1    Warning           LUT drives async reset alert      1           
TIMING-20  Warning           Non-clocked latch                 8           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (87)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (203)
5. checking no_input_delay (11)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (87)
-------------------------
 There are 65 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: fsm_map/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: fsm_map/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: fsm_map/FSM_sequential_curr_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (203)
--------------------------------------------------
 There are 203 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  260          inf        0.000                      0                  260           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           260 Endpoints
Min Delay           260 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_map/DONE_reg/G
                            (positive level-sensitive latch)
  Destination:            o_z1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.671ns  (logic 3.158ns (41.162%)  route 4.514ns (58.838%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          LDCE                         0.000     0.000 r  fsm_map/DONE_reg/G
    SLICE_X0Y18          LDCE (EnToQ_ldce_G_Q)        0.466     0.466 r  fsm_map/DONE_reg/Q
                         net (fo=34, routed)          2.529     2.995    fsm_map/io_my_done_OBUF
    SLICE_X0Y41          LUT2 (Prop_lut2_I0_O)        0.064     3.059 r  fsm_map/o_z1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.984     5.044    o_z1_OBUF[1]
    G26                  OBUF (Prop_obuf_I_O)         2.628     7.671 r  o_z1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.671    o_z1[1]
    G26                                                               r  o_z1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_map/DONE_reg/G
                            (positive level-sensitive latch)
  Destination:            o_z1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.500ns  (logic 3.160ns (42.134%)  route 4.340ns (57.866%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          LDCE                         0.000     0.000 r  fsm_map/DONE_reg/G
    SLICE_X0Y18          LDCE (EnToQ_ldce_G_Q)        0.466     0.466 r  fsm_map/DONE_reg/Q
                         net (fo=34, routed)          2.300     2.766    fsm_map/io_my_done_OBUF
    SLICE_X0Y41          LUT2 (Prop_lut2_I0_O)        0.070     2.836 r  fsm_map/o_z1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.040     4.876    o_z1_OBUF[5]
    F24                  OBUF (Prop_obuf_I_O)         2.624     7.500 r  o_z1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.500    o_z1[5]
    F24                                                               r  o_z1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_map/DONE_reg/G
                            (positive level-sensitive latch)
  Destination:            o_z1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 3.053ns (40.941%)  route 4.404ns (59.059%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          LDCE                         0.000     0.000 r  fsm_map/DONE_reg/G
    SLICE_X0Y18          LDCE (EnToQ_ldce_G_Q)        0.466     0.466 r  fsm_map/DONE_reg/Q
                         net (fo=34, routed)          2.529     2.995    fsm_map/io_my_done_OBUF
    SLICE_X0Y41          LUT2 (Prop_lut2_I0_O)        0.053     3.048 r  fsm_map/o_z1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.874     4.923    o_z1_OBUF[0]
    F25                  OBUF (Prop_obuf_I_O)         2.534     7.457 r  o_z1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.457    o_z1[0]
    F25                                                               r  o_z1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_map/DONE_reg/G
                            (positive level-sensitive latch)
  Destination:            o_z1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.401ns  (logic 3.156ns (42.646%)  route 4.245ns (57.354%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          LDCE                         0.000     0.000 r  fsm_map/DONE_reg/G
    SLICE_X0Y18          LDCE (EnToQ_ldce_G_Q)        0.466     0.466 r  fsm_map/DONE_reg/Q
                         net (fo=34, routed)          2.325     2.791    fsm_map/io_my_done_OBUF
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.070     2.861 r  fsm_map/o_z1_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.920     4.781    o_z1_OBUF[7]
    F23                  OBUF (Prop_obuf_I_O)         2.620     7.401 r  o_z1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.401    o_z1[7]
    F23                                                               r  o_z1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_map/DONE_reg/G
                            (positive level-sensitive latch)
  Destination:            o_z1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.308ns  (logic 3.174ns (43.429%)  route 4.134ns (56.571%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          LDCE                         0.000     0.000 r  fsm_map/DONE_reg/G
    SLICE_X0Y18          LDCE (EnToQ_ldce_G_Q)        0.466     0.466 r  fsm_map/DONE_reg/Q
                         net (fo=34, routed)          2.181     2.647    fsm_map/io_my_done_OBUF
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.056     2.703 r  fsm_map/o_z1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.953     4.656    o_z1_OBUF[3]
    D25                  OBUF (Prop_obuf_I_O)         2.652     7.308 r  o_z1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.308    o_z1[3]
    D25                                                               r  o_z1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_map/DONE_reg/G
                            (positive level-sensitive latch)
  Destination:            o_z1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.280ns  (logic 3.027ns (41.578%)  route 4.253ns (58.422%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          LDCE                         0.000     0.000 r  fsm_map/DONE_reg/G
    SLICE_X0Y18          LDCE (EnToQ_ldce_G_Q)        0.466     0.466 r  fsm_map/DONE_reg/Q
                         net (fo=34, routed)          2.325     2.791    fsm_map/io_my_done_OBUF
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.053     2.844 r  fsm_map/o_z1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.928     4.772    o_z1_OBUF[6]
    G24                  OBUF (Prop_obuf_I_O)         2.508     7.280 r  o_z1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.280    o_z1[6]
    G24                                                               r  o_z1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_map/DONE_reg/G
                            (positive level-sensitive latch)
  Destination:            o_z1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.277ns  (logic 3.051ns (41.923%)  route 4.226ns (58.077%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          LDCE                         0.000     0.000 r  fsm_map/DONE_reg/G
    SLICE_X0Y18          LDCE (EnToQ_ldce_G_Q)        0.466     0.466 r  fsm_map/DONE_reg/Q
                         net (fo=34, routed)          2.300     2.766    fsm_map/io_my_done_OBUF
    SLICE_X0Y41          LUT2 (Prop_lut2_I0_O)        0.053     2.819 r  fsm_map/o_z1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.926     4.745    o_z1_OBUF[4]
    E25                  OBUF (Prop_obuf_I_O)         2.532     7.277 r  o_z1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.277    o_z1[4]
    E25                                                               r  o_z1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_map/DONE_reg/G
                            (positive level-sensitive latch)
  Destination:            o_z1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 3.030ns (42.053%)  route 4.175ns (57.947%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          LDCE                         0.000     0.000 r  fsm_map/DONE_reg/G
    SLICE_X0Y18          LDCE (EnToQ_ldce_G_Q)        0.466     0.466 r  fsm_map/DONE_reg/Q
                         net (fo=34, routed)          2.181     2.647    fsm_map/io_my_done_OBUF
    SLICE_X0Y42          LUT2 (Prop_lut2_I0_O)        0.053     2.700 r  fsm_map/o_z1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.994     4.694    o_z1_OBUF[2]
    G25                  OBUF (Prop_obuf_I_O)         2.511     7.205 r  o_z1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.205    o_z1[2]
    G25                                                               r  o_z1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_map/DONE_reg/G
                            (positive level-sensitive latch)
  Destination:            o_z3[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.766ns  (logic 3.108ns (45.944%)  route 3.657ns (54.056%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          LDCE                         0.000     0.000 r  fsm_map/DONE_reg/G
    SLICE_X0Y18          LDCE (EnToQ_ldce_G_Q)        0.466     0.466 r  fsm_map/DONE_reg/Q
                         net (fo=34, routed)          2.415     2.881    fsm_map/io_my_done_OBUF
    SLICE_X0Y41          LUT2 (Prop_lut2_I0_O)        0.062     2.943 r  fsm_map/o_z3_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.242     4.185    o_z3_OBUF[7]
    P24                  OBUF (Prop_obuf_I_O)         2.580     6.766 r  o_z3_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.766    o_z3[7]
    P24                                                               r  o_z3[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_map/DONE_reg/G
                            (positive level-sensitive latch)
  Destination:            o_z3[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.650ns  (logic 2.998ns (45.091%)  route 3.651ns (54.909%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          LDCE                         0.000     0.000 r  fsm_map/DONE_reg/G
    SLICE_X0Y18          LDCE (EnToQ_ldce_G_Q)        0.466     0.466 r  fsm_map/DONE_reg/Q
                         net (fo=34, routed)          2.415     2.881    fsm_map/io_my_done_OBUF
    SLICE_X0Y41          LUT2 (Prop_lut2_I0_O)        0.053     2.934 r  fsm_map/o_z3_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.236     4.170    o_z3_OBUF[6]
    N24                  OBUF (Prop_obuf_I_O)         2.479     6.650 r  o_z3_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.650    o_z3[6]
    N24                                                               r  o_z3[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_in_map/REG_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_in_map/REG_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.265%)  route 0.103ns (50.735%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE                         0.000     0.000 r  reg_in_map/REG_reg[10]/C
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_in_map/REG_reg[10]/Q
                         net (fo=2, routed)           0.103     0.203    reg_in_map/Q[10]
    SLICE_X1Y61          FDCE                                         r  reg_in_map/REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_in_map/REG_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_in_map/REG_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.100ns (48.655%)  route 0.106ns (51.345%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  reg_in_map/REG_reg[14]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_in_map/REG_reg[14]/Q
                         net (fo=1, routed)           0.106     0.206    reg_in_map/Q[14]
    SLICE_X0Y62          FDCE                                         r  reg_in_map/REG_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_in_map/REG_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_in_map/REG_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.100ns (47.784%)  route 0.109ns (52.216%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  reg_in_map/REG_reg[13]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_in_map/REG_reg[13]/Q
                         net (fo=2, routed)           0.109     0.209    reg_in_map/Q[13]
    SLICE_X0Y61          FDCE                                         r  reg_in_map/REG_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_in_map/REG_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_in_map/REG_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.100ns (47.784%)  route 0.109ns (52.216%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE                         0.000     0.000 r  reg_in_map/REG_reg[2]/C
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_in_map/REG_reg[2]/Q
                         net (fo=2, routed)           0.109     0.209    reg_in_map/Q[2]
    SLICE_X0Y53          FDCE                                         r  reg_in_map/REG_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_in_map/REG_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_in_map/REG_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.100ns (47.784%)  route 0.109ns (52.216%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE                         0.000     0.000 r  reg_in_map/REG_reg[4]/C
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_in_map/REG_reg[4]/Q
                         net (fo=2, routed)           0.109     0.209    reg_in_map/Q[4]
    SLICE_X0Y55          FDCE                                         r  reg_in_map/REG_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_in_map/REG_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_in_map/REG_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.100ns (47.784%)  route 0.109ns (52.216%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  reg_in_map/REG_reg[6]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_in_map/REG_reg[6]/Q
                         net (fo=2, routed)           0.109     0.209    reg_in_map/Q[6]
    SLICE_X0Y57          FDCE                                         r  reg_in_map/REG_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_in_map/REG_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_in_map/REG_reg[14]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.100ns (47.425%)  route 0.111ns (52.575%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  reg_in_map/REG_reg[13]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_in_map/REG_reg[13]/Q
                         net (fo=2, routed)           0.111     0.211    reg_in_map/Q[13]
    SLICE_X0Y61          FDCE                                         r  reg_in_map/REG_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_in_map/REG_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_in_map/REG_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.100ns (46.625%)  route 0.114ns (53.375%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDCE                         0.000     0.000 r  reg_in_map/REG_reg[1]/C
    SLICE_X0Y51          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_in_map/REG_reg[1]/Q
                         net (fo=2, routed)           0.114     0.214    reg_in_map/Q[1]
    SLICE_X0Y51          FDCE                                         r  reg_in_map/REG_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_in_map/REG_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_in_map/REG_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.100ns (46.484%)  route 0.115ns (53.516%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE                         0.000     0.000 r  reg_in_map/REG_reg[7]/C
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_in_map/REG_reg[7]/Q
                         net (fo=2, routed)           0.115     0.215    reg_in_map/Q[7]
    SLICE_X0Y59          FDCE                                         r  reg_in_map/REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_in_map/REG_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_in_map/REG_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.100ns (46.354%)  route 0.116ns (53.646%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE                         0.000     0.000 r  reg_in_map/REG_reg[9]/C
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  reg_in_map/REG_reg[9]/Q
                         net (fo=2, routed)           0.116     0.216    reg_in_map/Q[9]
    SLICE_X0Y60          FDCE                                         r  reg_in_map/REG_reg[10]/D
  -------------------------------------------------------------------    -------------------





