// Seed: 110957959
module module_0 (
    input wor id_0,
    output tri1 id_1,
    output wand id_2,
    input tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input wand id_8,
    input tri id_9,
    input wor id_10,
    input tri0 id_11,
    input tri0 id_12,
    output wand id_13,
    input wand id_14,
    input wire id_15,
    input wor id_16,
    input uwire id_17,
    output uwire id_18,
    input wand id_19,
    output tri1 id_20
    , id_24#(
        .id_25(1)
    ),
    input wor id_21,
    output wire id_22
);
  always begin : LABEL_0
    $signed(33);
    ;
  end
  wire id_26;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    input wor id_5,
    input uwire id_6,
    output logic id_7,
    output tri id_8,
    output tri1 id_9,
    output uwire id_10,
    input wand id_11,
    input tri id_12,
    output uwire id_13,
    input uwire id_14,
    input wand id_15,
    input wire id_16,
    input tri0 id_17,
    output tri id_18,
    output wor id_19,
    input wire id_20,
    input wor id_21,
    input wand id_22,
    output wire id_23,
    input wire id_24,
    output logic id_25,
    input wand id_26
);
  initial $signed(80);
  ;
  assign id_25 = id_20;
  assign id_10 = id_25++ !=? "";
  always id_7 <= -1;
  assign id_3 = id_22;
  always begin : LABEL_0
    id_25 = -1;
  end
  logic id_28;
  ;
  module_0 modCall_1 (
      id_22,
      id_13,
      id_4,
      id_1,
      id_6,
      id_21,
      id_14,
      id_20,
      id_5,
      id_26,
      id_16,
      id_26,
      id_2,
      id_9,
      id_2,
      id_17,
      id_1,
      id_1,
      id_10,
      id_12,
      id_0,
      id_26,
      id_8
  );
  assign modCall_1.id_0 = 0;
  assign id_0 = -1;
  assign id_28 = -1'b0;
  wire id_29;
endmodule
