2 
 
超低功率及超高速之銻化物異質接面場效電晶體元件的開發(III) 
“Development for Ultra-Low Power, Ultra-High Speed Antimonide-Based HFET” 
計畫編號：NSC 98-2221-E-008-114- 
執行期間：98 年 8 月 1 日 至 99 年 7 月 31 日 
主持人：林恆光 中央大學 電機工程學系教授 
一、中文摘要 
    通訊市場中越來越高的操作頻率要求及不
斷降低之IC 供應電壓的工業標準，能夠操
作在低電壓並具有高速傳輸性能的電晶體已經
吸引越來越多的注意。相較於傳統砷化鎵的高
電子可動度電晶體(HEMT)，以砷化銦為通道層
的HEMT，具有更優異的傳輸性能。已有文獻證
明，在相同元件性能下，砷化銦比起砷化鎵
HEMT，其消耗功率僅需十分之一，比起磷化銦
HEMT，亦僅需三分之一。因此從低功率及高速
度的市場應用角度來看，此材料系統設計的
HEMT，具有相當高的競爭性。 
    基於前兩年於“超低功率及超高速之銻化
物異質接面場效電晶體元件的開發(I)(II)”
計畫中由分子束磊晶(MBE)技術所發展出高品
質之磊晶材料及最佳化之元件結構及製程，最
後一年工作的重點主要在發展奈米級的電子束
微影的閘極製程，製做超高頻元件。0.25 微米
的閘極元件為前期的目標，期望能在後期發展
出小於0.1 微米的閘極製程，並證明元件的超
高頻性能。此外，吾亦將特性化此元件的1/f 及
高頻雜音、消耗功率、功率密度、電流驅動能
力及耐電壓等，以作為未來系統應用上的目的。 
    藉由本計劃的進行，可將此砷化銦族的材
料系統應用於高電子可動度電晶體的潛力作一
系統的評估。除了證明改善的元件直流電性
外，超低消耗功率下展現的高頻性能將提供單
石微波毫米積體電路新的應用方向。本計劃除
了上述之目標外，將就一些關鍵的技術作深入
的學術研究。 
關鍵字：砷化銦、高電子可動度電晶體 
 
英文摘要 
  High frequency performance added by reduced 
power supply is demanding in communication 
market. Any devices with superior transport 
properties and low operation voltge therefore draw 
more attention. Compared to conventional GaAs 
HEMTs, the ones with InAs as channel yield 
much higher electrical properties. The devices are 
very competitive from low-power and high-speed 
application points of view. However, a drawback 
of large amount of impact-ionized holes due to 
small InAs bandgap along with type II band lineup 
at InAs/AlSb hetero-interface results in abnormal 
high output conductance. We thus have to 
carefully design device structure to minimize the 
negative effect. 
  Based on the developed device materials, layer 
structure, and process techniques in our former 
projects titled “Development for Ultra-Low Power, 
Ultra-High Speed Antimonide-Based HFETs (I) 
and (II)”, focus will be on realization of extra-high 
speed devices in this year. Key work is in specific 
the development of the e-beam gates. A 0.25μm 
gate is our first-stage goal and a gate with 
dimension smaller than 0.1μm is expected in the 
final. We can therefore demonstrate ultra-high 
speed devices using the developed gate process. In 
4 
 
19,000 cm
2
/V-s。 
然而，一個很嚴重的問題一直困擾著以
InAs 為 channel 的 HFET：如圖四所示典型的
0.5μm InAs-AlSb HFET DC 電流-電壓特性，特
別注意的是這裡顯示了高汲極電壓(Vds＞0.5 V)
下的元件性能。除了元件的輸出電導(gds)在極低 
 
 
 
 
 
 
 
圖一 
 
 
 
 
 
 
 
 
 
 
圖二 
 
的汲極電壓下即隨著汲極電壓上升而快速增加
外，不穩定的電流輸出亦是另一大問題。該元
件極差的電流-電壓特性使其難以做為實際應用
上的有利競爭者，因此改善這部分的電性是非
常迫切的課題。由於 InAs channel 非常窄的 0.36 
eV能隙造就其非常低的有效電子質量(0.023m0)
及高的電子可動度 (30,000 cm2/V-s, 300K)，但
卻也導致非常低的載子衝擊離化的起始電壓，
在長試片中約略是 3 KV/cm。 
本計劃的整體總目標為發展出超低功率及
超高頻的銻化物HFET元件，並改善低能隙(0.36 
eV) InAs channel 層產生的衝擊離化效應，使元
件能操作在較高偏壓，進而提高其在電路應用
上的潛力。重要的工作內容包括 1.利用二維元
件模擬軟體，設計出改善衝擊離化效應的元件
結構，2.利用分子束磊晶(MBE)技術，在格子不
匹配的 GaAs 基板上，就設計出的元件結構，發
展出具高電子可動度之 InAs 二維電子氣的磊晶
材料，3.與銻化物相容之元件製程的發展、元件
的特性化，4.發展電子束微影的閘極製程，以製
作出奈米級的超高頻元件並特性化其性能。 
 
三、研究方法及成果 
本連續性計畫第三年的工作重點將運用所發展
出最佳衝擊離化特性的元件結構，製做超高頻
元件，由於頻率約略反比於閘極長度，因此為
達到高頻性能，工作的重點將落在發展奈米級
之電子束微影(Electron-BeamLithography, EBL)
的閘極製程，實驗設備亦由微光電實驗室所提
供(Raith Turnkey150)。吾將利用三層光阻系統
發展奈米級之電子束微影的閘極製程，前期的
目標是250nm，後期的目標是100 nm以下。 
    吾利用分子束磊晶(MBE)技術，在GaAs基
板上發展出穩定的高電子可動度銻化物HFET
元件的磊晶材料，一開始先成長0.1 m的GaAs
和厚度200nm的AlSb當做過渡層，之後成長
AlGaSb緩衝層厚度為1.5 m，作為蝕刻平台
用。由10 nm AlSb之通道底層、13 nm InAs通道
層和8 nm AlSb之通道上層。最後成長0.6 nm 
GaSb、5 nm In0.5Al0.5As和2 nm InAs的覆蓋層。
覆蓋層有二個作用：一個為防止下層AlSb氧
化；另一為藉由通道及覆蓋層價帶不連續性的
增加，減少閘極漏電流，InAs的覆蓋層除了能
提供保護下層氧化作用外，亦可以降低歐姆接
觸電阻。此外，因觀察到原本的AlSb緩衝層蝕
刻後是處於一個容易氧化的狀態，氧化後會增
加製程的困難性，故吾將30%的Ga加至緩衝層
中，降低氧化的情況。圖三為吾成長磊晶之XRD
圖，圖中之插圖則為AlGaSb緩衝層之搖擺曲線
(rocking curve)，圖四則是此磊晶之AFM圖，皆
6 
 
截止頻率 fmax=107GHz。吾推測此元件性能不佳
之原因，可能是由於製程中必須覆蓋多層的鈍
化層，不同的鈍化層間易有漏電之路徑，造成
元件性能不佳，這也是將來吾需改善之地方。 
最後，吾利用上述圖十至圖十三之超高頻
銻化物HFET元件的RF特性建立了標準之小訊
號模型，如圖十九所示，所建立的小訊號模型
各組成的特性如表一所示。由於此銻化物元件
有嚴重之衝擊離化現象，觀察 S 參數時容易於
低頻時表現出電感的行為，吾因此使用一電感
連接於源極及汲極間用來模擬銻化物元件衝擊
離化之情況，圖二十為模擬 S 參數時無此電感
(紅線)及有電感(黑線)的差別，藍線則為實驗數
據。此外，吾發展之銻化物元件為低功率元件，
圖二十一顯示此元件截止頻率對 DC 消耗功率
的關係圖，可看出在此元件在 fT=100GHz 時，
消耗的功率僅約 110mW/mm。 
 
 
 
 
 
 
 
 
 
 
圖三 
 
 
 
 
 
 
 
 
 
圖四 
 
 
 
 
 
 
 
 
 
圖五 
 
 
 
 
 
 
 
 
 
圖六 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
圖七 
 
 
 
PMMA-MMA EL10
Substrate
PMMA A4
PMMA-MMA EL10
Substrate
Electron beam
Substrate
PMMA-
MAA 
EL10
PMMA A4
Substrate
resist coating electron beam exposure
developmentmetal deposition & lift-off
PMMA A4
Substrate
LOR 5A
Substrate
1st electron beam exposure
development
Electron beam
ZEP 520A
ZEP 520A
2nd electron beam exposure
Substrate
Electron beam
Substrate
resist coating
Substrate
metal deposition & lift-off
Roughness=1.817 nm 
 
8 
 
 
 
 
 
 
 
 
 
 
圖十六 
 
 
 
 
 
 
 
 
 
圖十七 
 
 
 
 
 
 
 
 
圖十八 
 
 
 
 
 
 
 
 
圖十九 
表一 
偏壓條件 
VD = 0.4 V VG = -0.6 V 
閘極尺寸 
LG = 0.2 m WG = 50 m 
截止頻率 & 功率增益頻率 
fT = 100 GHz fmax = 149 GHz 
小訊號模型參數 
RG = 3Ω CGS = 0.157 pF 
Ri = 0.2Ω CGD = 0.026 pF 
RS = 2.3Ω CDS = 0.178 pF 
RDS = 30.9Ω L1 = 23.1 nH 
gm = 131.2 mS  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
圖二十 
 
 
 
 
 
 
 
 
圖二十一 
 
-1.2 -1.0 -0.8 -0.6 -0.4 -0.2 0.0
0
200
400
600
800
G
m
 (
m
S
/m
m
)
I D
 (
m
A
/m
m
)
VG (V)
0
500
1000
1500
2000
 
 
T
T
T
RG
RS
RDS
Ri
CGD
CGS
CDS
G
S
D
gm
L1
freq (50.00MHz to 40.05GHz)
S
(1
,1
)
B
B
..
S
(1
,1
)
m
o
d
e
l_
2
..
S
(1
,1
)
S
(1
,1
) 
-0
.1
0
-0
.0
8
-0
.0
6
-0
.0
4
-0
.0
2
0
.0
0
0
.0
2
0
.0
4
0
.0
6
0
.0
8
0
.1
0
-0
.1
2
0
.1
2
freq (50.00MHz to 40.05GHz)
S
(1
,2
)
B
B
..
S
(1
,2
)
m
o
d
e
l_
2
..
S
(1
,2
)
S
(1
,2
) 
-4 -3 -2 -1 0 1 2 3 4-5 5
freq (50.00MHz to 40.05GHz)
S
(2
,1
)
B
B
..
S
(2
,1
)
m
o
d
e
l_
2
..
S
(2
,1
)
S
(2
,1
) 
freq (50.00MHz to 40.05GHz)
S
(2
,2
)
m
o
d
e
l_
2
..
S
(2
,2
)
B
B
..
S
(2
,2
)
S
(2
,2
) 
10 100
0
30
60
90
120
VDS=0.4V
VDS=0.3V
 
 
C
u
t-
o
ff
 F
re
q
u
e
n
c
y
, 
f T
 (
G
H
z
)
DC Power Dissipation (mW/mm)
-1.2 -1.0 -0.8 -0.6 -0.4 -0.2 0.0
1E-3
0.01
0.1
1
10
100
1000
 ID
 IG
VD= 0.1~ 0.4V, step= 0.1V
 
 
C
u
r
r
e
n
t 
(m
A
/m
m
)
VGS (V)
0.1 1 10 100
0
10
20
30
40
50
60
fT=78GHz
fmax=107GHz
h21
U
 
 
G
a
in
 (
d
B
)
Frequency (GHz)
At VDS= 0.4V, 
    VGS= -0.5V
10 
 
and Fabrication of High Hole Mobility InGaSb Quantum 
Well FETs on GaAs Substrates,” 4th International 
Workshop on High-k Dielectrics on High Mobility 
Channel Materials, 2010. 
[6] P.-C. Chiu, H.-C. Ho, H.-K. Lin, and J.-I. Chyi, “High 
Hole Mobility Strained InGaSb Quantum Wells Grown 
on GaAs,” ISCS, 2010. 
[7] H.-C. Ho, T.-W. Fan, G.-Y. Liau, H.-K. Lin, P.-C. Chiu, 
J.-I. Chyi, C.-H. Ko, T.-M. Kuan, M.-K. Hsieh, W.-C. 
Lee, and C. H. Wann, “DC and RF Characteristics of 
InAs-Channel MOS-MODFETs Using PECVD SiO2 as 
Gate Dielectrics,” IPRM, 2010. 
[8] W.-Z. He, H.-K. Lin, P.-C. Chiu, J.-I. Chyi, C.-H. Ko, 
T.-M. Kuan, M.-K. Hsieh, W.-C. Lee, and C. H. Wann, 
“N+-InGaAs/InAlAs Recessed Gates for InAs/AlSb HFET 
Development,” IPRM, 2010. 
[9] G.-Y. Liau, H.-K. Lin, P.-C. Chiu, H.-C. Ho, J.-I. Chyi, 
C.-H. Ko, T.-M. Kuan, M.-K. Hsieh, W.-C. Lee, and C. 
H. Wann, “Ti- and Pt-based Schottky gates for InGaSb 
p-channel HFET development,” IPRM, 2010. 
[10] Y.-C. Lin, H.-C. Ho, T.-W. Fan, H.-K. Lin, P.-C. Chiu, 
J.-I. Chyi, C.-H. Ko, T.-M. Kuan, M.-K. Hsieh, W.-C. 
Lee, and C.-H. Wann, “Impact Ionization Suppression in 
Dual-Gated InAs/AlSb HFETs,” IEDMS, Nov. 2009. 
[11] T.-W. Fan, W.-Z. He, H.-K. Lin, P.-C. Chiu, J.-I. Chyi, 
C.-H. Ko, T.-M. Kuan, M.-K. Hsieh, W.-C. Lee, and 
C.-H. Wann, “Feasibility Study of E-Beam Evaporated 
Al2O3 for High-κ Dielectric Applications ,” IEDMS, Nov. 
2009. 
[12] G.-Y. Liau, H.-K. Lin, H.-C. Ho, W.-C. Ho, P.-C. Chiu, 
J.-I. Chyi, C.-H. Ko, T.-M. Kuan, M.-K. Hsieh, W.-C. 
Lee, and C.-H. Wann, “Antimonide-Based P-Channel 
Heterojunction Field Effect Transistors,” IEDMS, Nov. 
2009. 
[13] H.-L. Yu, H.-K. Lin, and Y.-J. Chan, “Effect of 
Two-Step E-Beam SiO2 Passivation on AlGaN/GaN 
HEMT Performance,” SSDM, Oct. 2009. 
[14] T.-W. Fan, Y.-C. Lin, H.-K. Lin, P.-C. Chiu, S.-H. 
Chen, J.-I. Chyi, C.-H. Ko, T.-M. Kuan, M.-K. Hsieh, 
W.-C. Lee, and C.-H. Wann, “Metal-Oxide-HEMT on 
6.1Å  Antimonides,” IPRM, May 2009. 
[15] Y.-C. Lin, T.-W. Fan, H.-K. Lin, P.-C. Chiu, S.-H. 
Chen, J.-I. Chyi, C.-H. Ko, T.-M. Kuan, M.-K. Hsieh, 
W.-C. Lee, and C.-H. Wann, “Low-Leakage InAs/AlSb 
HEMT with High FT-LG Product,” IPRM, May 2009. 
 
六、參考文獻 
[1] G. Tuttle et al., "an AlSb/InAs/AlSb quantum well HFT", 
Trans. on Electron Dev., vol. 34, p. 2358, 1987. 
[2] J. Brad Boos et al., "AlSb/InAs HEMT's for low-voltage, 
high-speed applications", Trans. on Electron Dev., vol. 
45, p. 1869, 1998 
[3] C.R. Bolognesi et al., "Impact ionization suppression by 
quantum confinement: Effects on the DC and 
microwave performance of narrow-gap channel 
InAs/AlSb", HFET's Trans. on Electron Dev., vol. 46, p. 
826, 1999. 
[4] H-.K. Lin et al., "Design and characteristics of strained 
InAs/InAlAs composite-channel HFETs", Appl. Phys. 
Lett., vol. 97, 024505, 2005. 
[5] J. Brad Boos et al., "Low-voltage, high-speed 
AlSb-InAsSb HEMTs", Electron lett., vol. 35, p. 847, 
1999. 
[6] G. D. Wilk et al, "High-k gate dielectrics: current 
status and materials properties considerations, " J. 
Appl. Phys., vol. 89, p. 5243, 2001. 
[7] M. Plasslack et al., "Low Dit Thermodynamically 
Stable Ga2O3-GaAs Interfaces: Fabrication, 
Characterization, and Modeling", Trans. on electron 
devices, vol. 44, p. 214, 1997. 
[8] Chau, R., Datta, S., Doczy, M., Doyle, B., Jin, B., 
Kavalieros, J.,  Majumdar, A., Metz, M., and 
Radosavljevic, M. "Benchmarking nanotechnology for 
high-performance and low-power logic transistor 
applications",  IEEE Trans. Nanotechnol., 2005, 4, (2), 
pp. 153–158 
出國心得報告 
2010/05/29--2010/06/05 赴日發表論文於 
The 22nd International Conference on Indium Phosphide and Related Materials 
Kagawa, Japan 
 
一、 出國事由 
第二十二屆磷化銦與相關材料研討會(The 22nd International Conference on Indium Phosphide and 
Related Materials)為目前世界上有關 III-V 族半導體最具知名度、也最具國際學術權威的研討會之一，
它成立於 1988 年，歷史十分悠久。本年會暨國際學術研討會參與的成員主要由來自各國電機、材料
及通訊領域的教授與學者，每年都於不同的地區舉辦研討會討論與發表各種主題，而今年第二十二屆
磷化銦與相關材料研討會是於 2010 年 05 月 31 日至 2010 年 06 月 4 日於日本高松市區的 Takamatsu 
Symbol Tower 舉行，明年預定在德國柏林舉辦。 
此研討會今年之論文發表篇數高達五百多篇且橫跨數十個議題，對於投稿論文抱有嚴格審查的謹
慎態度，故各國相關領域之學者皆以能在此研討會中發表論文為榮，同時它也是各國科學應用與理論
研究實力呈現的機會與場所。 
二、 參加國際學術研討會 
磷化銦以及相關材料之研討會（IPRM 10）是個一年一度與磷化銦相關之光電材料元件的重要會
議，除了每年參與會議的人數很多，該領域知名的研究團隊與學者皆會參與，此次不僅能夠將優異
的研究成果於國際上發表，也能夠藉由此次機會與國際上的著名研究團隊相互切磋與交流。 
學生何漢傑今年參與的議程是 FET for Logic，發表時間是日本當地時間 6 月 4 日 11:45am - 
12:00am，發表的題目是 DC and RF Characteristics of InAs-Channel MOS-MODFETs Using PECVD 
SiO2 as Gate Dielectrics。本場次的主席暨評論人是教授 H.Fujishiro (Tokyo University)，他對於筆者論
文中的小細節給予正面的評論，令學生印象深刻且獲益良多，另外也全程參與了每天的議程，美國
的研究單位在微縮元件尺寸上的成果令筆者嘆為觀止，元件已由次微米等級進入了奈米等級。半導
體和氧化物介面為眾所皆知的問題，在本次會議中也有一些驚人的結果，缺陷密度已經降到 1E12 每
平方公分，距離矽工業所要求的 5E11 每平方公分已近在咫尺。 
學生何偉誌發表時間是日本當地時間 6 月 2 日  15:30pm - 18:00pm，發表的題目是
N+-InGaAs/InAlAs Recessed Gates for InAs/AlSb HFET。其中東京大學的教授給予磊晶及製程方面良
率如何提升的建議;Northrop Grumman Corporation 的周博士亦給予許多論文研究方向和實驗方法的
建議，在研討會上及會後彼此都有非常深入的討論，令筆者獲益良多。另外，在溝槽式閘極元件發
展，法國的研究單位提出利用銻化鋁本身的生成氧化物作為蕭特基閘極接觸層，減少銻化物材料系
統最為人詬病的漏電流問題，我們同樣討論到此材料系統的元件製作瓶頸，該單位也困擾著磊晶材
料的穩定性。 
學生廖耕瑩的 poster viewing 發表時間是日本當地時間 6 月 2 日 15:30am - 18:00am，發表的題
目是 Ti- and Pt- Based Schottky Gates for InGaSb p-channel HFET Development，而所發表內容也備受
相關人士關注，其中包含次微米元件微縮化所需面對的議題，歐姆接觸的持續改善，以及磊晶結構
的重點。在議程中也接觸其他團隊不同領域的發表成果，雖說在交流上也受到其他團隊的挑戰，但
其學者都不吝給於諫言，令筆者受益匪淺，也給予了論文研究方向與實驗方法的改善。 
三、 致謝 
筆者三人本次出國的機票占 57900 元整，研討會註冊費共 90000 塊日圓，也非常感謝國家科學
 
 
 
(圖三) 2010.06.02 學生廖耕瑩發表的海報。 
 
 
 
 
 
 
 
II. GROWTH AND DEVICE FABRICATION 
The InAs MOS-MODFETs materials were grown by 
solid-source molecular beam epitaxy (MBE) on a 
semi-insulating (001) GaAs substrate. Growth was initiated 
with a 0.1µm-thick smoothing layer of GaAs and a 
10nm-thick transition layer of AlAs just before the nucleation 
of a 7% mismatched AlSb buffer layer. The AlSb buffer, 
grown at 540 °C, is 1.5µm thick and serves primarily to 
reduce the high density of threading dislocations to be below 
108 cm-2. A 0.3 µm-thick Al0.75Ga0.25Sb layer was inserted 
prior to the growth of the InAs MOS-MODFETs active layers. 
The Al0.75Ga0.25Sb layer provides a stable surface at the step of 
device mesa isolation. The MOS-MODFETs active layers 
were grown at 430 ℃ and consisted of a 20nm AlSb bottom 
barrier layer and a 13nm InAs channel layer. A planer 
tellurium (Te) modulation doping sheet of 2×1012 cm-2 was 
applied 25nm below the channel layer. During the period of 
cooling the epitaxy wafers, an arsenic flux of 1.4×10-7 torr was 
applied to the wafer surface until a substrate temperature of 
200 ℃ is reached. The As-capped surface may help prevent 
the beneath epitaxy materials from direct exposure to the 
atmosphere and consequent formation of native oxides when 
the as-grown epitaxy wafers are transferred from a MBE to a 
PECVD system for depositing SiO2 gate dielectrics. The 
native oxides are difficult to be removed completely and will 
further degrade the semiconductor-dielectric interface quality. 
Figure 1 shows the layer structure, AFM picture, and 300K 
Hall data of the as-grown epitaxy materials. A roughness of 
1.10 nm, a carrier density of 1.6×1012 cm-2, and a mobility of 
11,200 cm2/V-s were obtained. 
The as-grown epitaxy wafer that were loaded into the 
PECVD system was first applied an As desorption baking at 
300℃ for 30 seconds to remove excess As atoms at the 
surface, and was immediately deposited a 10nm SiO2 gate 
dielectric layer at the same temperature. Following the SiO2 
removal by a dry etch and subsequent surface pretreatment by 
a standard HCl solution at source and drain contact areas, 
Pd/Ti/Pt/Au ohmic contacts were deposited on the InAs 
channel layer and alloyed at 300 ℃for 10 s by rapid thermal 
annealing (RTA). Device mesas were then defined by a dry 
etch, which stopped in the Al0.7Ga0.3Sb layer. Ti/Pt/Au 
Schottky metals were fabricated on the SiO2 dielectric. Finally, 
metallic probing pads of Ti/Au were made. Gate length and 
width are 2 and 50×2 µm respectively. Transmission-line 
measurement showed a contact resistance of 0.26 ohm-mm 
and a sheet resistance of 350 ohms/square, which was slightly 
higher than the 339 ohms/square value determined by the Hall 
measurement on the SiO2-capped epitaxy materials. Figure 2 
shows the energy band diagram of the device structure that 
was simulated using a vacuum work function of titanium in a 
self-consistent one-dimensional (1-D) Poisson-Schrödinger 
solver [7]. Figure 3 is a cross-sectional schematic of the 
InAs-channel MOS- MODFET. 
 
III. RESULTS AND DISCUSSIONS 
Figure 4 and 5 show the drain and transfer characteristics 
of developed MOS-MODFET. IDSS and output conductances 
(gDS) at VDS = 2.0 V and VGS = 1.0 V are 154 mA/mm and 18 
mS/mm, respectively. The gm,peak is 189 mS/mm at Vds=2.0V, 
VGS = -0.3 V. Compared with the dc characteristics of 
conventional InAs/AlSb HEMTs [8][9][10], the InAs-channel 
MOS-MODFET shows a marked reduction in kink currents, 
and is attributed to the improved confinement of 
impact-ionized holes to the channel. For this reason, the InAs 
MOS-MODFET shows a dramatic output conductance (gDS), 
which is smaller   
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2. Calculated energy band diagram of a InAs-channel 
MOS-MODFET. 
 
 
 
 
 
 
 
 
 
 
Fig. 3. Cross-sectional schematic of a InAs-channel  
MOS-MODFET. 
 
 
than ten times in the conventional InAs/AlSb HEMTs at VDS 
＞0.4 V. 
Figure 6 shows sub-threshold gate and drain characteristics. 
Drain Ion-Ioff ratio is 256 and subthreshold slope is 324 mV/dec 
at Vds=1.0V. Gate leakage is as low as 0.158 mA/mm at Vgs= 
-1.5V and Vds=1.0V. However, the weak dependence of gate 
current on gate bias and inconsistency of gate and drain 
currents in deep subthreshold region suggest a leakage path at 
device surface. The poor interface quality between SiO2 
dielectric and InAs channel material is strongly suspected to 
by impact ionization effect [11], are not observed at a drain 
bias as high as 1.5V. The rf results conform to dc 
characteristics. 
 
 
IV. CONCLUSIONS 
This work first demonstrates the dc and rf characteristics of 
InAs-channel MOS-MODFETs using PECVD-deposited SiO2 
as a gate dielectric. The 2-µm gate-length device exhibits an 
output conductance of 18 mS/mm, an fT of 14.5 GHz, and 
fMAX of 24.0 GHz. The gate leakage current and degraded 
subthreshold value are attributed to the leakage of device 
surface or traps states in the dielectric-semiconductor interface. 
The results indicate that the InAs-insulator MOSFETs system 
has the potential for high frequency application while optimize 
the dielectric-semiconductor interface. 
 
V. ACKNOWLEDGMENT 
This work was funded in part by National Science Cuncil of 
Taiwan, R.O.C under Grant NSC98-2221-E-008-114, and in 
part by Taiwan Semiconductor Manufacturing Company 
under JDP project. 
 
VI. REFERENCES 
[1] Z. Dobrovolskis, K. Grigoras and A. Krotkus
,
 
“Measurement of the hot-electron conductivity in 
semiconductors using ultrafast electric pulses,” Applied. 
Physics. A-Mater., 48, pp. 245-249, 1989. 
 
[2] A. Nakagawa, H. Kroemer, and J. H. English, “Electrical 
properties and band offsets of InAs/AlSb n-N isotype,” 
Applied Physics Letters., vol. 54, pp. 1893-1895, 1989. 
 
[3] G. D. Wilk, R. M. Wallace, J. M. Anthony, “High-κ gate 
dielectrics: Current status and materials properties 
considerations,” J. Appl Phys., vol. 89, 5243, 2005. 
 
[4] G. L. Kuryshev, A. P. Kovchavtsev and 
N. A. Valisheva, ”Electronic properties of InAs-based 
metal-insulator-semiconductor (MIS) structures,” 
Semiconductors, vol. 35, pp. 1063-1071, 2001. 
[5] R.J. Schwartz, R.C. Dockerty and H.W. Thompson 
Jr., ”Capacitance voltage measurements on n-type InAs 
MOS diodes,” Solid-State Electronics, vol. 14, pp. 115-124, 
1971. 
 
[6] N. Li, E. S. Harmon, J. Hyland, D. B. Salzman, T. P. Ma, Y. 
Xuan, and P. D. Ye, ”Properties of InAs 
metal-oxide-semiconductor structures with 
atomic-layer-deposited Al2O3 Dielectric,” Appl Phys. Lett, 
vol. 92, 143507, 2008. 
 
[7] Tan, I‐H.; Snider, G. L.; Chang, L. D.; Hu, E. L., ” A 
self-consistent solution of Schrödinger-Poisson equations 
using a nonuniform mesh,” J Appl Phys, vol. 68, pp. 
4071-4076, 1990. 
 
[8] B. Brar and H. Kroemer, “Influence of impact ionization 
on the drain in InAs-AlSb quantum well heterostructure 
field effect transistors,” IEEE Electron Device Lett., vol. 
16, pp. 548-550, 1995. 
 
 
[9] M. Borg, E. Lefebvre, M. Malmkvist, L. Desplanque, X. 
Wallart, Y. Roelens, G. Dambrine, A. Cappy, S. Bollaert, 
and J. Grahn,” Effect of gate length in InAs/AlSb HEMTs 
biased for low power or high gain,”  Solid-State 
Electronics, vol. 52, pp. 775-781, 2008. 
 
[10] J. B. Boos, M.J. Yang, B. R. Bennett, D. Park, W. Kruppa, 
C.H. Yang and R. Bass, ” 0.1mm AlSb/InAs HEMTs with 
InAs subchannel,” IEEE Electron. Lett., vol. 34, pp. 
1525-1526, 1998. 
 
[11] W. Kruppa and J. B. Boos, “RF measurement of impact 
ionization and its temperature dependence in AlSb/InAs 
HEMTs,” International Conference on Indium Phosphide 
and Related Materials, pp. 339-342, 1994
 
 
 
 
 
revealed a mobility of 14,600 cm2/V s and a sheet concentration 
of 5.61 ×1012 cm-2 after removal of the N+-InGaAs cap layer. 
 
 
 
 
 
 
 
 
 
 
 
. 
 
 
 
 
 
 
 
Fig. 2 Calculated energy band diagrams for the InAs/ AlSb 
HFETs w/ and w/o N+-cap. 
 
The HEFTs were fabricated using a conventional mesa 
process. First, Pd/Ti/Pt/Au ohmic contacts were formed using a 
300℃ RTA annealing. After defining the mesa by a wet etch, 
Ti/Pt/Au recessed Schottky gates were fabricated. Citric acid 
was used for selectively removing the N+-InGaAs and stopping 
in the InAlAs layer. Finally, Ti/Au probing pads were made. 
Figure 3 is the cross-sectional schematic of N+-InGaAs/InAlAs 
recessed-gate HFETs. Figure 4 shows a study of ohmic contacts 
based on the two InAs/AlSb HFET structures of N+-InGaAs/ 
InAlAs double caps and an InAlAs single cap. A lower contact 
resistance of 0.06 Ω-mm in the structure of the N+-InGaAs/ 
InAlAs double caps than that of 0.1 Ω-mm in the structure of the 
InAlAs single cap was achieved, and primarily contributed to 
the use of the N+-InGaAs cap layer, which lowered the energy 
barrier for the electrons in the contact regions. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3 Cross-sectional schematic of an N+-InGaAs/InAlAs 
recessed-gate HFET. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 4 Contact resistances as function of alloying time. 
Annealing temperature is 300 ℃. 
3. RESULTS AND DISCUSSIONS 
Figure 5 and 6 show the I-V and transfer characteristics of 
an N+-InGaAs/InAlAs recessed-gate HFET with a gate length of 
2.1 µm and a gate width of 50×2 µm, respectively. A high drain 
current of 863 mA/mm and a transconductance of 929 mS/mm 
at a drain voltage of 0.5 V are obtained. Threshold voltage is 
-1.8V at drain voltages below 0.3 V and shifts to more negative 
values at higher drain voltages. The shift of threshold voltages at 
high drain voltages is primarily due to the large kink currents 
generated by impact ionization effect. Figure 7 shows 
subthreshold gate and drain characteristics. An Ion/Ioff ratio of 30 
and a subthreshold slope of 440 mV/dec at a drain voltage of 
0.5V are obtained. The consistency of gate and drain currents in 
deep subthreshold region indicates that the poor subthreshold 
behavior is primarily due to large gate leakages. Two possible 
leakage paths are suspected: one exists at the device surface 
between the N+-InGaAs cap layer and the gate metals because of 
a small recess depth of 0.1μm [6]. The recess depth may not be 
enough to prevent a large conduction between the gate metals 
and the source/drain electrodes. Another leakage path may exist 
in the epiatxy materials between the channel layer and the gate 
        N+-InGaAs 300Å 
         InAlAs 50 Å 
         GaSb 6 Å 
         AlSb 110 Å 
         InAs 130 Å 
         AlSb 100 Å 
Al0.3Ga0.7Sb 3000 Å 
         AlSb 15000 Å 
S. I. GaAs substrate 
 
Fig. 1 Layer structure of the InAs/AlSb HFET 
0 200 400 600 800
-1
0
1
AlSb
 w/   N+-cap
 
En
er
gy
 
(eV
)
Distance (Å)
AlGaSb
AlSb
InAs
Te
GaSb
InAlAs
N+-InGaAs
 w/o N+-cap
 
 
0 10 20 30 40 50 60 70 80
0.0
0.2
0.4
0.6
0.8
1.0
 
 
 N+-InGaAs
 i-InAlAs
Co
n
ta
ct
 
Re
sis
ta
n
ce
 
(oh
m
-
m
m
)
Alloying time (s)
  
 
Fig. 10 Device SEM pictures. 
4. CONCLUSIONS 
This work successfully demonstrated the InAs/AlSb HFETs 
with N+-InGaAs/InAlAs recessed-gate structures. The 
N+-InGaAs cap was used to decrease the parasitic resistances 
from contact and access areas. The contact resistance was 
reduced from 0.1 Ω-mm to 0.06 Ω-mm in the TLM 
measurements. An fT-Lg product as high as 51 GHz-µm was 
achieved. Small gate recess depths and micro-cracks at the 
epitaxy surface were strongly suspected as the high gate 
leakages in the current devices. To optimize the recess depths 
and to improve epitaxy quality will be our future works.  
ACKNOWLEDGMENT 
This work was funded in part by National Science Council 
of Taiwan, R. O. C. under Grant No. NSC 98-2221-E-008-114, 
and in part by Taiwan Semiconductor Manufacturing Company 
under a JDP project. 
REFERENCES 
[1] G. Tuttle and H. Kroemer, “An AISb/InAs/AISb Quantum 
Well HFET,” IEEE Trans. Electron Dev., vol. 34, p. 2358, 
1987. 
[2] A. Nakagawa, H. Kroemer, and J. H. English, “Electrical 
properties and band offsets of InAs/AlSb n-N isotype 
heterojunctions grown on GaAs,” Appl. Phys. Lett., vol. 
54, p. 1893, 1989 
[3] J. A. Robinson, S. E. Mohney, J. B. Boos, B. P. Tinkham, 
B. R. Bennett, “Pd/Pt/Au ohmic contact for 
AlSb/InAs0.7Sb0.3 heterostructures,” Solid-State 
Electronics, vol. 50, p. 429, 2006. 
[4] E. F. Chor, W. K. Chong and C. H. Heng “Alternative 
(Pd,Ti,Au) contacts to (Pt,Ti,Au) contacts for 
In0.53Ga0.47As,” Appl. Phys. Lett., vol. 84, p. 2977, 1998. 
[5] C. Kadow, M. DahlstrÖm, J.-U. Bae, H.-K. Lin and A. C. 
Gossard, M. J. W. Rodwll, B. Brar, G. J. Sullivan, G. 
Nagy and J. I. Bergman, “n+-InAs-InAlAs Recess Gate 
Technology for InAs-Channel Millimeter-Wave HFETs,” 
IEEE Trans. Electron Dev., vol. 52, p. 151, 2005. 
[6] T. Suemitsu, Haruki Yokoyama, Tetsuyoshi Ishii, 
Takatomo Enoki, Gaudenzion Meneghesso and Enrico 
Zanoni, “30-nm Two-Step Recess Gate InP-Based 
InAlAs/InGaAs HEMTs,” IEEE Trans. Electron Dev., vol. 
49, p. 1694, 2002.  
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2  Calculated InGaSb p-channel energy band diagram 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3  Contact and sheet resistances as function of 
annealing time and temperature. 
 
with a thick AlSb buffer layer. Following a 0.3µm 
Al0.7Ga0.3Sb mesa floor layer, the active layers of HFET 
devices were grown. The active layers consisted of a 10nm 
AlSb bottom barrier layer, a 7.5nm In0.44Ga0.56Sb channel 
layer, and a 22nm AlSb top barrier. A planar Be modulation 
doping sheet was inserted in the AlSb top barrier and 10nm 
above the InGaSb channel layer. Finally, a 0.6 nm GaSb 
layer, a 5nm InAlAs layer, and a 2nm InAs layer were 
capped at epitaxy surface. The lattice constant of the InAlAs 
cap layer was lattice-matched to that of InP materials. 
Room-temperature Hall measurements to the as-grown 
materials exhibited a hole carrier concentration of 1.42×1012 
cm-2 and a hole mobility of 895 cm2/V-s, respectively. 
Implementing RTA annealing to the Pd-based ohmic 
contacts, the dependence of ohmic contacts on annealing 
temperatures and time were studied. Figure 3 shows that the 
minimum contact resistance of 1.8 ohm-mm is obtained at 
350℃ for 10s and corresponding sheet resistance is 4500 
ohm/sq in TLM measurements. The HEFTs were fabricated  
 
 
 
 
 
 
 
 
 
Fig.4 Cross-sectional schematics of three InGaSb p-channel 
HFETs. 
 
using a conventional mesa process. Pd-based ohmic 
contacts were first formed using the optimized RTA 
annealing condition. After defining the mesa, Ti- and 
Pt-based Schottky gates were fabricated. Finally, Ti/Au 
probing pads were made. The HFETs with as-deposited and 
annealed Pt-based Schottky gates were characterized 
simultaneously. Annealing condition is 250 °C for 30s. 
Figure 4 shows the cross-sectional schematics of three 
HFETs, which have Ti-, as-deposited Pt-, and annealed 
Pt-based gates, respectively. 
 
III. RESULTS AND DISCUSSIONS 
Figures 5 and 6 show dc drain and transfer characteristics 
of the three HFETs with 2µm gate length, 50×2µm gate 
width, and 6µm source-to-drain spacing. The drain current 
and transconductance of the HFETs with as-deposited Pt- 
and annealed Pt-based gates are higher than those of the 
HFETs with Ti-based gates. The maximum drain current of 
60 mA/mm and transconductance of 53 mS/mm are 
obtained in the HFETs with annealed Pt-based gates.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 5  Drain characteristics comparison 
 
 
The threshold voltages of HFETs with as-deposited and 
annealed Pt-based gates are similar but slightly smaller than 
those of HFETs with Ti-based gates. The use of Pt metal, 
which can diffuse into Schottky barrier layers, results in the 
0 150 300 450 600
-1.2
-0.8
-0.4
0.0
0.4
0.8
1.2
1.6
Al0.7Ga0.3SbAlSbAlSb
In0.5Al0.5As In0.44Ga0.56Sb
 
 
En
er
gy
 
(eV
)
Distance from surface (Anstron)
Be doping
0 10 20 30 40 50 60 70 80 90
0
5
10
15
20
 
R
c 
(O
hm
-
m
m
)
Annealing time (sec)
R
c
 :  250oC ;  350oC
0
1000
2000
3000
4000
5000
6000
R
s 
:  250oC ;  350oC 
R
s 
(O
hm
/sq
)
-3.0 -2.5 -2.0 -1.5 -1.0 -0.5 0.0
0
10
20
30
40
50
60
70
80
90
-0.2 -0.1 0.0
0
2
4
6
8
 
 
I D
 
(m
A/
m
m
)
VDS (V)
VGS = 0V
VGS = -1.0 V
 
 
I D
 
(m
A
/m
m
)
VDS (V)
VGS = -1.0 V~ 2.0 V; Step = 1.0V
 Ti-gate
 As-deposited Pt-gate 
 Annealed Pt-gate
VGS = 0 V
gates. This work successfully develops and characterizes the 
InGaSb p-channel HFETs using Ti-, as-deposited Pt-, and 
annealed Pt-based Schottky gates.  
 
IV. CONCLUSION 
In summary, high-quality InGaSb quantum-well epitaxy 
materials and functional p-channel HFET devices with Ti- 
and Pt-based Schottky gates were successfully developed 
and characterized. Effects of post-gate annealing on the 
HFETs with Pt-based gates were also evaluated. The HFETs 
with Ti-based gates yielded better dc and rf performance 
than those with Pt-based gates. This was primarily due to 
reduced Schottky barrier height and thickness which 
induced serious gate leakage issues when diffusive Pt 
metals were used and driven into semiconductors. A 
2µm-gate-length HFET with Ti-based gates showed a 
maximum driving current of 50 mA/mm, a peak 
transconductance of 36 mS/mm, a subthreshold slope of 87 
mV/dec, and an Ion/Ioff ratio of 9100 in dc performances, and 
an ft,peak of 1.95 GHz and an fmax,peak of 6.75 GHz in rf 
performances. 
 
ACKNOWLEDGEMENT 
This work was funded in part by National Science 
Council of Taiwan, R. O. C. under Grant No. NSC 
98-2221-E-008-114, and in part by Taiwan 
Semiconductor Manufacturing Company under a JDP 
project. 
 
REFERENCES 
 
[1] J. B. Boos, B. R. Bennet, N. A. Papanicolaou, M. G. 
Ancona, J. G. Champlain, Y. C. Chou, M. D. Lange, J.  
M. Yang, R. Bass, D. Park and B. V. Shanabrook, “Sb- 
based n- and p-channel heterostructure FETs for 
high-speed, low-power applications,” IEICE Trans. 
Electron., vol. E91-C, p. 1050, 2008. 
 
[2] B. R. Bennett, M. G. Ancona, J. B. Boos, and B. V. 
Shanabrook, “Mobility enhancement in strained 
p-InGaSb quantum wells,” Appl. Phys. Lett., vol. 91, 
042104, 2007. 
 
[3] J. B. Boos, B. R. Bennett, N. A. Papanicolaou, M. G. 
Ancona, J. G. Champlain, R. Bass and B. V. 
Shanabrook, “High mobility p-channel HFETs using 
strained Sb-based materials,” Electron. Lett., vol. 43, 
p. 834, 2007. 
 
[4] S. Kim, I. Adesida, and H. Hwang, “Measurements of 
thermally induced nanometer-scale diffusion depth of 
Pt/Ti/Pt/Au gate metallization on InAlAs/InGaAs 
high-electron-mobility transistors,” Appl. Phys. Lett., 
vol. 87, 232102, 2005
98年度專題研究計畫研究成果彙整表 
計畫主持人：林恆光 計畫編號：98-2221-E-008-114- 
計畫名稱：超低功率及超高速之銻化物異質接面場效電晶體元件的開發(III) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 1 0 100%  
研討會論文 0 6 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 4 4 100%  
博士生 1 1 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 7 7 100%  
研究報告/技術報告 0 0 100%  
研討會論文 9 9 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 1 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
 
