#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Oct 16 13:47:32 2023
# Process ID: 11280
# Current directory: C:/projs/DCEC_B1/project_XADC_v2018_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20060 C:\projs\DCEC_B1\project_XADC_v2018_4\project_XADC_v2018_4.xpr
# Log file: C:/projs/DCEC_B1/project_XADC_v2018_4/vivado.log
# Journal file: C:/projs/DCEC_B1/project_XADC_v2018_4\vivado.jou
# Running On: HP-Z1-G8-AGV, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 34053 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/alfredo/OneDrive - Universidad de Alcala/CLASES/DISECO_MUIT/Bloque1_Tecnologias/mixed_signal_XADC/project_XADC_v2018_4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_xadc_wiz_0_0' generated file not found 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xadc_wiz_0_0' generated file not found 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xadc_wiz_0_0' generated file not found 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xadc_wiz_0_0' generated file not found 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xadc_wiz_0_0' generated file not found 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_xadc_wiz_0_0

INFO: [Project 1-230] Project 'project_XADC_v2018_4.xpr' upgraded for this version of Vivado.
upgrade_project -migrate_output_products
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' to 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_stub.v' to 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_stub.vhdl' to 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_sim_netlist.v' to 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_sim_netlist.vhdl' to 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0_sim_netlist.vhdl'
WARNING: [IP_Flow 19-2162] IP 'design_1_xadc_wiz_0_0' is locked:
* IP definition 'XADC Wizard (3.3)' for IP 'design_1_xadc_wiz_0_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'design_1_xadc_wiz_0_0.xci'
  Source files are located in 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0'
  Output files are located in 'c:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0'.
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:xadc_wiz:3.3 [get_ips  design_1_xadc_wiz_0_0] -log ip_upgrade.log
Reading block design file <C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Successfully read diagram <design_1> from block design file <C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [IP_Flow 19-3422] Upgraded design_1_xadc_wiz_0_0 (XADC Wizard 3.3) from revision 5 to revision 8
Wrote  : <C:\projs\DCEC_B1\project_XADC_v2018_4\project_XADC_v2018_4.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [BD 41-2124] The block design file <C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/projs/DCEC_B1/project_XADC_v2018_4/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1638.469 ; gain = 268.223
export_ip_user_files -of_objects [get_ips design_1_xadc_wiz_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/dclk_in have been updated from connected ip, but BD cell '/xadc_wiz_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.000 
Please resolve any mismatches by directly setting properties on BD cell </xadc_wiz_0> to completely resolve these warnings.
Wrote  : <C:\projs\DCEC_B1\project_XADC_v2018_4\project_XADC_v2018_4.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
Exporting to file C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_xadc_wiz_0_0] }
export_ip_user_files -of_objects [get_files C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_xadc_wiz_0_0_synth_1 -jobs 8
[Mon Oct 16 13:48:49 2023] Launched design_1_xadc_wiz_0_0_synth_1...
Run output will be captured here: C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.runs/design_1_xadc_wiz_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.ip_user_files/sim_scripts -ip_user_files_dir C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.ip_user_files -ipstatic_source_dir C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.cache/compile_simlib/modelsim} {questa=C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.cache/compile_simlib/questa} {riviera=C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.cache/compile_simlib/riviera} {activehdl=C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'prueba_xadc_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'prueba_xadc_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.sim/sim_1/behav/xsim/design.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj prueba_xadc_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.ip_user_files/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_xadc_wiz_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sim_1/new/prueba_xadc_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prueba_xadc_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot prueba_xadc_tb_behav xil_defaultlib.prueba_xadc_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture xadc_v of entity unisim.XADC [\XADC(init_40="0000000000000011"...]
Compiling architecture xilinx of entity xil_defaultlib.design_1_xadc_wiz_0_0 [design_1_xadc_wiz_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture behavioral of entity xil_defaultlib.prueba_xadc_tb
Built simulation snapshot prueba_xadc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1705.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "prueba_xadc_tb_behav -key {Behavioral:sim_1:Functional:prueba_xadc_tb} -tclbatch {prueba_xadc_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/projs/DCEC_B1/project_XADC_v2018_4/prueba_xadc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config C:/projs/DCEC_B1/project_XADC_v2018_4/prueba_xadc_tb_behav.wcfg
source prueba_xadc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'prueba_xadc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1711.902 ; gain = 5.984
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
Failure: Fin simulacion
Time: 1041625100 ps  Iteration: 1  Process: /prueba_xadc_tb/stimulus  File: C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sim_1/new/prueba_xadc_tb.vhd
$finish called at time : 1041625100 ps : File "C:/projs/DCEC_B1/project_XADC_v2018_4/project_XADC_v2018_4.srcs/sim_1/new/prueba_xadc_tb.vhd" Line 146
save_wave_config {C:/projs/DCEC_B1/project_XADC_v2018_4/prueba_xadc_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 16 13:52:33 2023...
