/*
Developer   - Sriram Venkata Krishna
Date        - 01-11-2025
Platform    - HDL Bits
*/

//133. One-Hot FSM

module top_module
    (
        input clk,
        input [7:0] in,
        input reset, 
        output done
    ); 

    parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3;
    reg [1:0] state, next_state;
    
    always @(*) begin
        case(state)
            S0 : next_state = (in[3] == 1) ? S1 : S0;
            S1 : next_state = S2;
            S2 : next_state = S3;
            S3 : next_state = (in[3] == 1) ? S1 : S0;
        endcase
    end
    
    always @(posedge clk) begin
        if(reset) begin
            state = S0;
        end
        
        else begin
            state = next_state;
        end
    end
 
    assign done = (state == S3);

endmodule
