# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../iu_pac.vhd" \
"../../../../../../iumawb_pac.vhd" \
"../../../../../../iuldst_pac.vhd" \
"../../../../../../iualu_pac.vhd" \
"../../../../../../iuctrl_pac.vhd" \
"../../../../../../iurf_pac.vhd" \
"../../../../../../iuintrdec.vhd" \
"../../../../../vhd/iuintrdec_test.vhd" \

# Do not sort compile order
nosort
