{
  "module_name": "omapfb_dss.h",
  "hash_id": "45e6b68ac8bffb5d2b0c9741ce4441c0a673c17d21acefe80e9a265f0c51533b",
  "original_prompt": "Ingested from linux-6.6.14/include/video/omapfb_dss.h",
  "human_readable_source": " \n \n\n#ifndef __OMAPFB_DSS_H\n#define __OMAPFB_DSS_H\n\n#include <linux/list.h>\n#include <linux/kobject.h>\n#include <linux/device.h>\n#include <linux/interrupt.h>\n#include <linux/platform_data/omapdss.h>\n\n#include <video/videomode.h>\n\n#define DISPC_IRQ_FRAMEDONE\t\t(1 << 0)\n#define DISPC_IRQ_VSYNC\t\t\t(1 << 1)\n#define DISPC_IRQ_EVSYNC_EVEN\t\t(1 << 2)\n#define DISPC_IRQ_EVSYNC_ODD\t\t(1 << 3)\n#define DISPC_IRQ_ACBIAS_COUNT_STAT\t(1 << 4)\n#define DISPC_IRQ_PROG_LINE_NUM\t\t(1 << 5)\n#define DISPC_IRQ_GFX_FIFO_UNDERFLOW\t(1 << 6)\n#define DISPC_IRQ_GFX_END_WIN\t\t(1 << 7)\n#define DISPC_IRQ_PAL_GAMMA_MASK\t(1 << 8)\n#define DISPC_IRQ_OCP_ERR\t\t(1 << 9)\n#define DISPC_IRQ_VID1_FIFO_UNDERFLOW\t(1 << 10)\n#define DISPC_IRQ_VID1_END_WIN\t\t(1 << 11)\n#define DISPC_IRQ_VID2_FIFO_UNDERFLOW\t(1 << 12)\n#define DISPC_IRQ_VID2_END_WIN\t\t(1 << 13)\n#define DISPC_IRQ_SYNC_LOST\t\t(1 << 14)\n#define DISPC_IRQ_SYNC_LOST_DIGIT\t(1 << 15)\n#define DISPC_IRQ_WAKEUP\t\t(1 << 16)\n#define DISPC_IRQ_SYNC_LOST2\t\t(1 << 17)\n#define DISPC_IRQ_VSYNC2\t\t(1 << 18)\n#define DISPC_IRQ_VID3_END_WIN\t\t(1 << 19)\n#define DISPC_IRQ_VID3_FIFO_UNDERFLOW\t(1 << 20)\n#define DISPC_IRQ_ACBIAS_COUNT_STAT2\t(1 << 21)\n#define DISPC_IRQ_FRAMEDONE2\t\t(1 << 22)\n#define DISPC_IRQ_FRAMEDONEWB\t\t(1 << 23)\n#define DISPC_IRQ_FRAMEDONETV\t\t(1 << 24)\n#define DISPC_IRQ_WBBUFFEROVERFLOW\t(1 << 25)\n#define DISPC_IRQ_WBUNCOMPLETEERROR\t(1 << 26)\n#define DISPC_IRQ_SYNC_LOST3\t\t(1 << 27)\n#define DISPC_IRQ_VSYNC3\t\t(1 << 28)\n#define DISPC_IRQ_ACBIAS_COUNT_STAT3\t(1 << 29)\n#define DISPC_IRQ_FRAMEDONE3\t\t(1 << 30)\n\nstruct omap_dss_device;\nstruct omap_overlay_manager;\nstruct dss_lcd_mgr_config;\nstruct snd_aes_iec958;\nstruct snd_cea_861_aud_if;\nstruct hdmi_avi_infoframe;\n\nenum omap_display_type {\n\tOMAP_DISPLAY_TYPE_NONE\t\t= 0,\n\tOMAP_DISPLAY_TYPE_DPI\t\t= 1 << 0,\n\tOMAP_DISPLAY_TYPE_DBI\t\t= 1 << 1,\n\tOMAP_DISPLAY_TYPE_SDI\t\t= 1 << 2,\n\tOMAP_DISPLAY_TYPE_DSI\t\t= 1 << 3,\n\tOMAP_DISPLAY_TYPE_VENC\t\t= 1 << 4,\n\tOMAP_DISPLAY_TYPE_HDMI\t\t= 1 << 5,\n\tOMAP_DISPLAY_TYPE_DVI\t\t= 1 << 6,\n};\n\nenum omap_plane {\n\tOMAP_DSS_GFX\t= 0,\n\tOMAP_DSS_VIDEO1\t= 1,\n\tOMAP_DSS_VIDEO2\t= 2,\n\tOMAP_DSS_VIDEO3\t= 3,\n\tOMAP_DSS_WB\t= 4,\n};\n\nenum omap_channel {\n\tOMAP_DSS_CHANNEL_LCD\t= 0,\n\tOMAP_DSS_CHANNEL_DIGIT\t= 1,\n\tOMAP_DSS_CHANNEL_LCD2\t= 2,\n\tOMAP_DSS_CHANNEL_LCD3\t= 3,\n\tOMAP_DSS_CHANNEL_WB\t= 4,\n};\n\nenum omap_color_mode {\n\tOMAP_DSS_COLOR_CLUT1\t= 1 << 0,   \n\tOMAP_DSS_COLOR_CLUT2\t= 1 << 1,   \n\tOMAP_DSS_COLOR_CLUT4\t= 1 << 2,   \n\tOMAP_DSS_COLOR_CLUT8\t= 1 << 3,   \n\tOMAP_DSS_COLOR_RGB12U\t= 1 << 4,   \n\tOMAP_DSS_COLOR_ARGB16\t= 1 << 5,   \n\tOMAP_DSS_COLOR_RGB16\t= 1 << 6,   \n\tOMAP_DSS_COLOR_RGB24U\t= 1 << 7,   \n\tOMAP_DSS_COLOR_RGB24P\t= 1 << 8,   \n\tOMAP_DSS_COLOR_YUV2\t= 1 << 9,   \n\tOMAP_DSS_COLOR_UYVY\t= 1 << 10,  \n\tOMAP_DSS_COLOR_ARGB32\t= 1 << 11,  \n\tOMAP_DSS_COLOR_RGBA32\t= 1 << 12,  \n\tOMAP_DSS_COLOR_RGBX32\t= 1 << 13,  \n\tOMAP_DSS_COLOR_NV12\t\t= 1 << 14,  \n\tOMAP_DSS_COLOR_RGBA16\t\t= 1 << 15,  \n\tOMAP_DSS_COLOR_RGBX16\t\t= 1 << 16,  \n\tOMAP_DSS_COLOR_ARGB16_1555\t= 1 << 17,  \n\tOMAP_DSS_COLOR_XRGB16_1555\t= 1 << 18,  \n};\n\nenum omap_dss_load_mode {\n\tOMAP_DSS_LOAD_CLUT_AND_FRAME\t= 0,\n\tOMAP_DSS_LOAD_CLUT_ONLY\t\t= 1,\n\tOMAP_DSS_LOAD_FRAME_ONLY\t= 2,\n\tOMAP_DSS_LOAD_CLUT_ONCE_FRAME\t= 3,\n};\n\nenum omap_dss_trans_key_type {\n\tOMAP_DSS_COLOR_KEY_GFX_DST = 0,\n\tOMAP_DSS_COLOR_KEY_VID_SRC = 1,\n};\n\nenum omap_dss_signal_level {\n\tOMAPDSS_SIG_ACTIVE_LOW,\n\tOMAPDSS_SIG_ACTIVE_HIGH,\n};\n\nenum omap_dss_signal_edge {\n\tOMAPDSS_DRIVE_SIG_FALLING_EDGE,\n\tOMAPDSS_DRIVE_SIG_RISING_EDGE,\n};\n\nenum omap_dss_venc_type {\n\tOMAP_DSS_VENC_TYPE_COMPOSITE,\n\tOMAP_DSS_VENC_TYPE_SVIDEO,\n};\n\nenum omap_dss_dsi_pixel_format {\n\tOMAP_DSS_DSI_FMT_RGB888,\n\tOMAP_DSS_DSI_FMT_RGB666,\n\tOMAP_DSS_DSI_FMT_RGB666_PACKED,\n\tOMAP_DSS_DSI_FMT_RGB565,\n};\n\nenum omap_dss_dsi_mode {\n\tOMAP_DSS_DSI_CMD_MODE = 0,\n\tOMAP_DSS_DSI_VIDEO_MODE,\n};\n\nenum omap_display_caps {\n\tOMAP_DSS_DISPLAY_CAP_MANUAL_UPDATE\t= 1 << 0,\n\tOMAP_DSS_DISPLAY_CAP_TEAR_ELIM\t\t= 1 << 1,\n};\n\nenum omap_dss_display_state {\n\tOMAP_DSS_DISPLAY_DISABLED = 0,\n\tOMAP_DSS_DISPLAY_ACTIVE,\n};\n\nenum omap_dss_rotation_type {\n\tOMAP_DSS_ROT_DMA\t= 1 << 0,\n\tOMAP_DSS_ROT_VRFB\t= 1 << 1,\n\tOMAP_DSS_ROT_TILER\t= 1 << 2,\n};\n\n \nenum omap_dss_rotation_angle {\n\tOMAP_DSS_ROT_0   = 0,\n\tOMAP_DSS_ROT_90  = 1,\n\tOMAP_DSS_ROT_180 = 2,\n\tOMAP_DSS_ROT_270 = 3,\n};\n\nenum omap_overlay_caps {\n\tOMAP_DSS_OVL_CAP_SCALE = 1 << 0,\n\tOMAP_DSS_OVL_CAP_GLOBAL_ALPHA = 1 << 1,\n\tOMAP_DSS_OVL_CAP_PRE_MULT_ALPHA = 1 << 2,\n\tOMAP_DSS_OVL_CAP_ZORDER = 1 << 3,\n\tOMAP_DSS_OVL_CAP_POS = 1 << 4,\n\tOMAP_DSS_OVL_CAP_REPLICATION = 1 << 5,\n};\n\nenum omap_dss_output_id {\n\tOMAP_DSS_OUTPUT_DPI\t= 1 << 0,\n\tOMAP_DSS_OUTPUT_DBI\t= 1 << 1,\n\tOMAP_DSS_OUTPUT_SDI\t= 1 << 2,\n\tOMAP_DSS_OUTPUT_DSI1\t= 1 << 3,\n\tOMAP_DSS_OUTPUT_DSI2\t= 1 << 4,\n\tOMAP_DSS_OUTPUT_VENC\t= 1 << 5,\n\tOMAP_DSS_OUTPUT_HDMI\t= 1 << 6,\n};\n\n \n\nenum omap_dss_dsi_trans_mode {\n\t \n\tOMAP_DSS_DSI_PULSE_MODE,\n\t \n\tOMAP_DSS_DSI_EVENT_MODE,\n\t \n\tOMAP_DSS_DSI_BURST_MODE,\n};\n\nstruct omap_dss_dsi_videomode_timings {\n\tunsigned long hsclk;\n\n\tunsigned ndl;\n\tunsigned bitspp;\n\n\t \n\tu16 hact;\n\t \n\tu16 vact;\n\n\t \n\t \n\tu16 hss;\n\tu16 hsa;\n\tu16 hse;\n\tu16 hfp;\n\tu16 hbp;\n\t \n\tu16 vsa;\n\tu16 vfp;\n\tu16 vbp;\n\n\t \n\tint blanking_mode;\n\tint hsa_blanking_mode;\n\tint hbp_blanking_mode;\n\tint hfp_blanking_mode;\n\n\tenum omap_dss_dsi_trans_mode trans_mode;\n\n\tbool ddr_clk_always_on;\n\tint window_sync;\n};\n\nstruct omap_dss_dsi_config {\n\tenum omap_dss_dsi_mode mode;\n\tenum omap_dss_dsi_pixel_format pixel_format;\n\tconst struct omap_video_timings *timings;\n\n\tunsigned long hs_clk_min, hs_clk_max;\n\tunsigned long lp_clk_min, lp_clk_max;\n\n\tbool ddr_clk_always_on;\n\tenum omap_dss_dsi_trans_mode trans_mode;\n};\n\nstruct omap_video_timings {\n\t \n\tu16 x_res;\n\t \n\tu16 y_res;\n\t \n\tu32 pixelclock;\n\t \n\tu16 hsw;\t \n\t \n\tu16 hfp;\t \n\t \n\tu16 hbp;\t \n\t \n\tu16 vsw;\t \n\t \n\tu16 vfp;\t \n\t \n\tu16 vbp;\t \n\n\t \n\tenum omap_dss_signal_level vsync_level;\n\t \n\tenum omap_dss_signal_level hsync_level;\n\t \n\tbool interlace;\n\t \n\tenum omap_dss_signal_edge data_pclk_edge;\n\t \n\tenum omap_dss_signal_level de_level;\n\t \n\tenum omap_dss_signal_edge sync_pclk_edge;\n\n\tbool double_pixel;\n};\n\n \nextern const struct omap_video_timings omap_dss_pal_timings;\nextern const struct omap_video_timings omap_dss_ntsc_timings;\n\nstruct omap_dss_cpr_coefs {\n\ts16 rr, rg, rb;\n\ts16 gr, gg, gb;\n\ts16 br, bg, bb;\n};\n\nstruct omap_overlay_info {\n\tdma_addr_t paddr;\n\tdma_addr_t p_uv_addr;   \n\tu16 screen_width;\n\tu16 width;\n\tu16 height;\n\tenum omap_color_mode color_mode;\n\tu8 rotation;\n\tenum omap_dss_rotation_type rotation_type;\n\tbool mirror;\n\n\tu16 pos_x;\n\tu16 pos_y;\n\tu16 out_width;\t \n\tu16 out_height;\t \n\tu8 global_alpha;\n\tu8 pre_mult_alpha;\n\tu8 zorder;\n};\n\nstruct omap_overlay {\n\tstruct kobject kobj;\n\tstruct list_head list;\n\n\t \n\tconst char *name;\n\tenum omap_plane id;\n\tenum omap_color_mode supported_modes;\n\tenum omap_overlay_caps caps;\n\n\t \n\tstruct omap_overlay_manager *manager;\n\n\t \n\n\tint (*enable)(struct omap_overlay *ovl);\n\tint (*disable)(struct omap_overlay *ovl);\n\tbool (*is_enabled)(struct omap_overlay *ovl);\n\n\tint (*set_manager)(struct omap_overlay *ovl,\n\t\tstruct omap_overlay_manager *mgr);\n\tint (*unset_manager)(struct omap_overlay *ovl);\n\n\tint (*set_overlay_info)(struct omap_overlay *ovl,\n\t\t\tstruct omap_overlay_info *info);\n\tvoid (*get_overlay_info)(struct omap_overlay *ovl,\n\t\t\tstruct omap_overlay_info *info);\n\n\tint (*wait_for_go)(struct omap_overlay *ovl);\n\n\tstruct omap_dss_device *(*get_device)(struct omap_overlay *ovl);\n};\n\nstruct omap_overlay_manager_info {\n\tu32 default_color;\n\n\tenum omap_dss_trans_key_type trans_key_type;\n\tu32 trans_key;\n\tbool trans_enabled;\n\n\tbool partial_alpha_enabled;\n\n\tbool cpr_enable;\n\tstruct omap_dss_cpr_coefs cpr_coefs;\n};\n\nstruct omap_overlay_manager {\n\tstruct kobject kobj;\n\n\t \n\tconst char *name;\n\tenum omap_channel id;\n\tstruct list_head overlays;\n\tenum omap_display_type supported_displays;\n\tenum omap_dss_output_id supported_outputs;\n\n\t \n\tstruct omap_dss_device *output;\n\n\t \n\n\tint (*set_output)(struct omap_overlay_manager *mgr,\n\t\tstruct omap_dss_device *output);\n\tint (*unset_output)(struct omap_overlay_manager *mgr);\n\n\tint (*set_manager_info)(struct omap_overlay_manager *mgr,\n\t\t\tstruct omap_overlay_manager_info *info);\n\tvoid (*get_manager_info)(struct omap_overlay_manager *mgr,\n\t\t\tstruct omap_overlay_manager_info *info);\n\n\tint (*apply)(struct omap_overlay_manager *mgr);\n\tint (*wait_for_go)(struct omap_overlay_manager *mgr);\n\tint (*wait_for_vsync)(struct omap_overlay_manager *mgr);\n\n\tstruct omap_dss_device *(*get_device)(struct omap_overlay_manager *mgr);\n};\n\n \n#define OMAP_DSS_MAX_DSI_PINS 22\n\nstruct omap_dsi_pin_config {\n\tint num_pins;\n\t \n\tint pins[OMAP_DSS_MAX_DSI_PINS];\n};\n\nstruct omap_dss_writeback_info {\n\tu32 paddr;\n\tu32 p_uv_addr;\n\tu16 buf_width;\n\tu16 width;\n\tu16 height;\n\tenum omap_color_mode color_mode;\n\tu8 rotation;\n\tenum omap_dss_rotation_type rotation_type;\n\tbool mirror;\n\tu8 pre_mult_alpha;\n};\n\nstruct omapdss_dpi_ops {\n\tint (*connect)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_dss_device *dst);\n\tvoid (*disconnect)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_dss_device *dst);\n\n\tint (*enable)(struct omap_dss_device *dssdev);\n\tvoid (*disable)(struct omap_dss_device *dssdev);\n\n\tint (*check_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\tvoid (*set_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\tvoid (*get_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\n\tvoid (*set_data_lines)(struct omap_dss_device *dssdev, int data_lines);\n};\n\nstruct omapdss_sdi_ops {\n\tint (*connect)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_dss_device *dst);\n\tvoid (*disconnect)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_dss_device *dst);\n\n\tint (*enable)(struct omap_dss_device *dssdev);\n\tvoid (*disable)(struct omap_dss_device *dssdev);\n\n\tint (*check_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\tvoid (*set_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\tvoid (*get_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\n\tvoid (*set_datapairs)(struct omap_dss_device *dssdev, int datapairs);\n};\n\nstruct omapdss_dvi_ops {\n\tint (*connect)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_dss_device *dst);\n\tvoid (*disconnect)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_dss_device *dst);\n\n\tint (*enable)(struct omap_dss_device *dssdev);\n\tvoid (*disable)(struct omap_dss_device *dssdev);\n\n\tint (*check_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\tvoid (*set_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\tvoid (*get_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n};\n\nstruct omapdss_atv_ops {\n\tint (*connect)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_dss_device *dst);\n\tvoid (*disconnect)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_dss_device *dst);\n\n\tint (*enable)(struct omap_dss_device *dssdev);\n\tvoid (*disable)(struct omap_dss_device *dssdev);\n\n\tint (*check_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\tvoid (*set_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\tvoid (*get_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\n\tvoid (*set_type)(struct omap_dss_device *dssdev,\n\t\tenum omap_dss_venc_type type);\n\tvoid (*invert_vid_out_polarity)(struct omap_dss_device *dssdev,\n\t\tbool invert_polarity);\n\n\tint (*set_wss)(struct omap_dss_device *dssdev, u32 wss);\n\tu32 (*get_wss)(struct omap_dss_device *dssdev);\n};\n\nstruct omapdss_hdmi_ops {\n\tint (*connect)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_dss_device *dst);\n\tvoid (*disconnect)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_dss_device *dst);\n\n\tint (*enable)(struct omap_dss_device *dssdev);\n\tvoid (*disable)(struct omap_dss_device *dssdev);\n\n\tint (*check_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\tvoid (*set_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\tvoid (*get_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\n\tint (*read_edid)(struct omap_dss_device *dssdev, u8 *buf, int len);\n\tbool (*detect)(struct omap_dss_device *dssdev);\n\n\tint (*set_hdmi_mode)(struct omap_dss_device *dssdev, bool hdmi_mode);\n\tint (*set_infoframe)(struct omap_dss_device *dssdev,\n\t\tconst struct hdmi_avi_infoframe *avi);\n};\n\nstruct omapdss_dsi_ops {\n\tint (*connect)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_dss_device *dst);\n\tvoid (*disconnect)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_dss_device *dst);\n\n\tint (*enable)(struct omap_dss_device *dssdev);\n\tvoid (*disable)(struct omap_dss_device *dssdev, bool disconnect_lanes,\n\t\t\tbool enter_ulps);\n\n\t \n\tint (*set_config)(struct omap_dss_device *dssdev,\n\t\t\tconst struct omap_dss_dsi_config *cfg);\n\tint (*configure_pins)(struct omap_dss_device *dssdev,\n\t\t\tconst struct omap_dsi_pin_config *pin_cfg);\n\n\tvoid (*enable_hs)(struct omap_dss_device *dssdev, int channel,\n\t\t\tbool enable);\n\tint (*enable_te)(struct omap_dss_device *dssdev, bool enable);\n\n\tint (*update)(struct omap_dss_device *dssdev, int channel,\n\t\t\tvoid (*callback)(int, void *), void *data);\n\n\tvoid (*bus_lock)(struct omap_dss_device *dssdev);\n\tvoid (*bus_unlock)(struct omap_dss_device *dssdev);\n\n\tint (*enable_video_output)(struct omap_dss_device *dssdev, int channel);\n\tvoid (*disable_video_output)(struct omap_dss_device *dssdev,\n\t\t\tint channel);\n\n\tint (*request_vc)(struct omap_dss_device *dssdev, int *channel);\n\tint (*set_vc_id)(struct omap_dss_device *dssdev, int channel,\n\t\t\tint vc_id);\n\tvoid (*release_vc)(struct omap_dss_device *dssdev, int channel);\n\n\t \n\tint (*dcs_write)(struct omap_dss_device *dssdev, int channel,\n\t\t\tu8 *data, int len);\n\tint (*dcs_write_nosync)(struct omap_dss_device *dssdev, int channel,\n\t\t\tu8 *data, int len);\n\tint (*dcs_read)(struct omap_dss_device *dssdev, int channel, u8 dcs_cmd,\n\t\t\tu8 *data, int len);\n\n\tint (*gen_write)(struct omap_dss_device *dssdev, int channel,\n\t\t\tu8 *data, int len);\n\tint (*gen_write_nosync)(struct omap_dss_device *dssdev, int channel,\n\t\t\tu8 *data, int len);\n\tint (*gen_read)(struct omap_dss_device *dssdev, int channel,\n\t\t\tu8 *reqdata, int reqlen,\n\t\t\tu8 *data, int len);\n\n\tint (*bta_sync)(struct omap_dss_device *dssdev, int channel);\n\n\tint (*set_max_rx_packet_size)(struct omap_dss_device *dssdev,\n\t\t\tint channel, u16 plen);\n};\n\nstruct omap_dss_device {\n\tstruct kobject kobj;\n\tstruct device *dev;\n\n\tstruct module *owner;\n\n\tstruct list_head panel_list;\n\n\t \n\tchar alias[16];\n\n\tenum omap_display_type type;\n\tenum omap_display_type output_type;\n\n\tunion {\n\t\tstruct {\n\t\t\tu8 data_lines;\n\t\t} dpi;\n\n\t\tstruct {\n\t\t\tu8 datapairs;\n\t\t} sdi;\n\n\t\tstruct {\n\t\t\tint module;\n\t\t} dsi;\n\n\t\tstruct {\n\t\t\tenum omap_dss_venc_type type;\n\t\t\tbool invert_polarity;\n\t\t} venc;\n\t} phy;\n\n\tstruct {\n\t\tstruct omap_video_timings timings;\n\n\t\tenum omap_dss_dsi_pixel_format dsi_pix_fmt;\n\t\tenum omap_dss_dsi_mode dsi_mode;\n\t} panel;\n\n\tstruct {\n\t\tu8 pixel_size;\n\t} ctrl;\n\n\tconst char *name;\n\n\t \n\tconst char *driver_name;\n\n\tvoid *data;\n\n\tstruct omap_dss_driver *driver;\n\n\tunion {\n\t\tconst struct omapdss_dpi_ops *dpi;\n\t\tconst struct omapdss_sdi_ops *sdi;\n\t\tconst struct omapdss_dvi_ops *dvi;\n\t\tconst struct omapdss_hdmi_ops *hdmi;\n\t\tconst struct omapdss_atv_ops *atv;\n\t\tconst struct omapdss_dsi_ops *dsi;\n\t} ops;\n\n\t \n\tbool activate_after_resume;\n\n\tenum omap_display_caps caps;\n\n\tstruct omap_dss_device *src;\n\n\tenum omap_dss_display_state state;\n\n\t \n\n\tstruct list_head list;\n\n\t \n\tenum omap_channel dispc_channel;\n\tbool dispc_channel_connected;\n\n\t \n\tenum omap_dss_output_id id;\n\n\t \n\tint port_num;\n\n\t \n\tstruct omap_overlay_manager *manager;\n\n\tstruct omap_dss_device *dst;\n};\n\nstruct omap_dss_driver {\n\tint (*probe)(struct omap_dss_device *);\n\tvoid (*remove)(struct omap_dss_device *);\n\n\tint (*connect)(struct omap_dss_device *dssdev);\n\tvoid (*disconnect)(struct omap_dss_device *dssdev);\n\n\tint (*enable)(struct omap_dss_device *display);\n\tvoid (*disable)(struct omap_dss_device *display);\n\tint (*run_test)(struct omap_dss_device *display, int test);\n\n\tint (*update)(struct omap_dss_device *dssdev,\n\t\t\t       u16 x, u16 y, u16 w, u16 h);\n\tint (*sync)(struct omap_dss_device *dssdev);\n\n\tint (*enable_te)(struct omap_dss_device *dssdev, bool enable);\n\tint (*get_te)(struct omap_dss_device *dssdev);\n\n\tu8 (*get_rotate)(struct omap_dss_device *dssdev);\n\tint (*set_rotate)(struct omap_dss_device *dssdev, u8 rotate);\n\n\tbool (*get_mirror)(struct omap_dss_device *dssdev);\n\tint (*set_mirror)(struct omap_dss_device *dssdev, bool enable);\n\n\tint (*memory_read)(struct omap_dss_device *dssdev,\n\t\t\tvoid *buf, size_t size,\n\t\t\tu16 x, u16 y, u16 w, u16 h);\n\n\tvoid (*get_resolution)(struct omap_dss_device *dssdev,\n\t\t\tu16 *xres, u16 *yres);\n\tvoid (*get_dimensions)(struct omap_dss_device *dssdev,\n\t\t\tu32 *width, u32 *height);\n\tint (*get_recommended_bpp)(struct omap_dss_device *dssdev);\n\n\tint (*check_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\tvoid (*set_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\tvoid (*get_timings)(struct omap_dss_device *dssdev,\n\t\t\tstruct omap_video_timings *timings);\n\n\tint (*set_wss)(struct omap_dss_device *dssdev, u32 wss);\n\tu32 (*get_wss)(struct omap_dss_device *dssdev);\n\n\tint (*read_edid)(struct omap_dss_device *dssdev, u8 *buf, int len);\n\tbool (*detect)(struct omap_dss_device *dssdev);\n\n\tint (*set_hdmi_mode)(struct omap_dss_device *dssdev, bool hdmi_mode);\n\tint (*set_hdmi_infoframe)(struct omap_dss_device *dssdev,\n\t\tconst struct hdmi_avi_infoframe *avi);\n};\n\n#define for_each_dss_dev(d) while ((d = omap_dss_get_next_device(d)) != NULL)\n\ntypedef void (*omap_dispc_isr_t) (void *arg, u32 mask);\n\n#if IS_ENABLED(CONFIG_FB_OMAP2)\n\nenum omapdss_version omapdss_get_version(void);\nbool omapdss_is_initialized(void);\n\nint omap_dss_register_driver(struct omap_dss_driver *);\nvoid omap_dss_unregister_driver(struct omap_dss_driver *);\n\nint omapdss_register_display(struct omap_dss_device *dssdev);\nvoid omapdss_unregister_display(struct omap_dss_device *dssdev);\n\nstruct omap_dss_device *omap_dss_get_device(struct omap_dss_device *dssdev);\nvoid omap_dss_put_device(struct omap_dss_device *dssdev);\nstruct omap_dss_device *omap_dss_get_next_device(struct omap_dss_device *from);\nstruct omap_dss_device *omap_dss_find_device(void *data,\n\t\tint (*match)(struct omap_dss_device *dssdev, void *data));\nconst char *omapdss_get_default_display_name(void);\n\nvoid videomode_to_omap_video_timings(const struct videomode *vm,\n\t\tstruct omap_video_timings *ovt);\nvoid omap_video_timings_to_videomode(const struct omap_video_timings *ovt,\n\t\tstruct videomode *vm);\n\nint dss_feat_get_num_mgrs(void);\nint dss_feat_get_num_ovls(void);\nenum omap_color_mode dss_feat_get_supported_color_modes(enum omap_plane plane);\n\n\n\nint omap_dss_get_num_overlay_managers(void);\nstruct omap_overlay_manager *omap_dss_get_overlay_manager(int num);\n\nint omap_dss_get_num_overlays(void);\nstruct omap_overlay *omap_dss_get_overlay(int num);\n\nint omapdss_register_output(struct omap_dss_device *output);\nvoid omapdss_unregister_output(struct omap_dss_device *output);\nstruct omap_dss_device *omap_dss_get_output(enum omap_dss_output_id id);\nstruct omap_dss_device *omap_dss_find_output(const char *name);\nstruct omap_dss_device *omap_dss_find_output_by_port_node(struct device_node *port);\nint omapdss_output_set_device(struct omap_dss_device *out,\n\t\tstruct omap_dss_device *dssdev);\nint omapdss_output_unset_device(struct omap_dss_device *out);\n\nstruct omap_dss_device *omapdss_find_output_from_display(struct omap_dss_device *dssdev);\nstruct omap_overlay_manager *omapdss_find_mgr_from_display(struct omap_dss_device *dssdev);\n\nvoid omapdss_default_get_resolution(struct omap_dss_device *dssdev,\n\t\tu16 *xres, u16 *yres);\nint omapdss_default_get_recommended_bpp(struct omap_dss_device *dssdev);\nvoid omapdss_default_get_timings(struct omap_dss_device *dssdev,\n\t\tstruct omap_video_timings *timings);\n\nint omap_dispc_register_isr(omap_dispc_isr_t isr, void *arg, u32 mask);\nint omap_dispc_unregister_isr(omap_dispc_isr_t isr, void *arg, u32 mask);\n\nint omapdss_compat_init(void);\nvoid omapdss_compat_uninit(void);\n\nstatic inline bool omapdss_device_is_connected(struct omap_dss_device *dssdev)\n{\n\treturn dssdev->src;\n}\n\nstatic inline bool omapdss_device_is_enabled(struct omap_dss_device *dssdev)\n{\n\treturn dssdev->state == OMAP_DSS_DISPLAY_ACTIVE;\n}\n\nstruct device_node *\nomapdss_of_get_next_port(const struct device_node *parent,\n\t\t\t struct device_node *prev);\n\nstruct device_node *\nomapdss_of_get_next_endpoint(const struct device_node *parent,\n\t\t\t     struct device_node *prev);\n\nstruct device_node *\nomapdss_of_get_first_endpoint(const struct device_node *parent);\n\nstruct omap_dss_device *\nomapdss_of_find_source_for_first_ep(struct device_node *node);\n#else\n\nstatic inline enum omapdss_version omapdss_get_version(void)\n{ return OMAPDSS_VER_UNKNOWN; };\n\nstatic inline bool omapdss_is_initialized(void)\n{ return false; };\n\nstatic inline int omap_dispc_register_isr(omap_dispc_isr_t isr,\n\t\t\t\t\t  void *arg, u32 mask)\n{ return 0; };\n\nstatic inline int omap_dispc_unregister_isr(omap_dispc_isr_t isr,\n\t\t\t\t\t    void *arg, u32 mask)\n{ return 0; };\n\nstatic inline struct omap_dss_device\n*omap_dss_get_device(struct omap_dss_device *dssdev)\n{ return NULL; };\n\nstatic inline struct omap_dss_device\n*omap_dss_get_next_device(struct omap_dss_device *from)\n{return NULL; };\n\nstatic inline void omap_dss_put_device(struct omap_dss_device *dssdev) {};\n\nstatic inline int omapdss_compat_init(void)\n{ return 0; };\n\nstatic inline void omapdss_compat_uninit(void) {};\n\nstatic inline int omap_dss_get_num_overlay_managers(void)\n{ return 0; };\n\nstatic inline struct omap_overlay_manager *omap_dss_get_overlay_manager(int num)\n{ return NULL; };\n\nstatic inline int omap_dss_get_num_overlays(void)\n{ return 0; };\n\nstatic inline struct omap_overlay *omap_dss_get_overlay(int num)\n{ return NULL; };\n\n\n#endif  \n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}