Fitter report for nios2_system
Thu Aug 10 14:29:58 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. PLL Usage Summary
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Thu Aug 10 14:29:58 2023           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; nios2_system                                    ;
; Top-level Entity Name           ; nios2_system                                    ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CGXFC7C7F23C8                                  ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 1,978 / 56,480 ( 4 % )                          ;
; Total registers                 ; 3167                                            ;
; Total pins                      ; 101 / 268 ( 38 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 310,784 / 7,024,640 ( 4 % )                     ;
; Total RAM Blocks                ; 48 / 686 ( 7 % )                                ;
; Total DSP Blocks                ; 3 / 156 ( 2 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                                   ;
; Total PLLs                      ; 1 / 13 ( 8 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CGXFC7C7F23C8                        ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.14        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.1%      ;
;     Processor 3            ;   1.1%      ;
;     Processor 4            ;   1.1%      ;
;     Processor 5            ;   1.0%      ;
;     Processor 6            ;   1.0%      ;
;     Processor 7            ;   1.0%      ;
;     Processor 8            ;   1.0%      ;
;     Processor 9            ;   1.0%      ;
;     Processor 10           ;   0.9%      ;
;     Processor 11           ;   0.9%      ;
;     Processor 12           ;   0.8%      ;
;     Processor 13           ;   0.8%      ;
;     Processor 14           ;   0.8%      ;
;     Processor 15           ;   0.8%      ;
;     Processor 16           ;   0.8%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios2_system_sdram_pll:sdram_pll|nios2_system_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram_pll:sdram_pll|nios2_system_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement             ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                                             ; PORTBDATAOUT     ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                        ; Created         ; Register Packing                                  ; Timing optimization                    ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; AX               ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                              ; Q                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]              ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]             ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                        ; RESULTA          ;                       ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a0                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a1                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a2                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a3                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a4                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a5                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a6                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a7                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a8                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a9                                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a10                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a11                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a12                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a13                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a14                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization                    ; Q         ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ram_block1a15                                                                                                                                                                                                 ; PORTBDATAOUT     ;                       ;
; nios2_system_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_addr[0]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; nios2_system_sdram:sdram|m_addr[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_addr[1]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; nios2_system_sdram:sdram|m_addr[2]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_addr[2]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; nios2_system_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_addr[3]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; nios2_system_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_addr[4]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; nios2_system_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_addr[5]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; nios2_system_sdram:sdram|m_addr[6]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_addr[6]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; nios2_system_sdram:sdram|m_addr[7]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_addr[7]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; nios2_system_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_addr[8]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; nios2_system_sdram:sdram|m_addr[9]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_addr[9]~output                                                                                                                                                                                                                                                                                                                                          ; I                ;                       ;
; nios2_system_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_addr[10]~output                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios2_system_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_addr[11]~output                                                                                                                                                                                                                                                                                                                                         ; I                ;                       ;
; nios2_system_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_ba[0]~output                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios2_system_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_ba[1]~output                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios2_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_we_n~output                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios2_system_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_cas_n~output                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios2_system_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                     ; Q                ;                       ;
; nios2_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_ras_n~output                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios2_system_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_cs_n~output                                                                                                                                                                                                                                                                                                                                             ; I                ;                       ;
; nios2_system_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[0]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[0]~output                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[1]~output                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[2]~output                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[3]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[3]~output                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[4]~output                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[5]~output                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[6]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[6]~output                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[7]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[7]~output                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[8]~output                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                    ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[9]                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[9]~output                                                                                                                                                                                                                                                                                                                                            ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[10]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[10]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[11]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[11]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[12]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[12]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[13]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[14]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; nios2_system_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; nios2_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; Q                ;                       ;
; nios2_system_sdram:sdram|m_data[15]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dq[15]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; nios2_system_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dqm[0]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; nios2_system_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; Q         ;                ; sdram_wire_dqm[1]~output                                                                                                                                                                                                                                                                                                                                           ; I                ;                       ;
; nios2_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; nios2_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[0]~output                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; nios2_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[1]~output                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[2]~output                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[3]~output                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[4]~output                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[5]~output                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[6]~output                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[7]~output                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                           ; Q                ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[8]~output                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[9]~output                                                                                                                                                                                                                                                                                                                                            ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[10]~output                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[11]~output                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[12]~output                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[13]~output                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; nios2_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                          ; Q                ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[14]~output                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ; sdram_wire_dq[15]~output                                                                                                                                                                                                                                                                                                                                           ; OE               ;                       ;
; nios2_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[0]~input                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[1]~input                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[2]~input                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[3]~input                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[4]~input                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[5]~input                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[6]~input                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[7]~input                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[8]~input                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[9]~input                                                                                                                                                                                                                                                                                                                                             ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[10]~input                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[11]~input                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[12]~input                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[13]~input                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[14]~input                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; nios2_system_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; Q         ;                ; sdram_wire_dq[15]~input                                                                                                                                                                                                                                                                                                                                            ; O                ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_ctrl_shift_rot~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_data_ram_ld_align_sign_bit                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_data_ram_ld_align_sign_bit~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_wb_rd_addr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_wb_rd_addr_starting                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_wb_rd_addr_starting~DUPLICATE                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_xfer_rd_addr_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_xfer_wr_starting                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_xfer_wr_starting~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_exc_allowed                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_exc_allowed~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_inst_result[7]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_inst_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_inst_result[18]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_inst_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_inst_result[28]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_ld_align_sh16                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_ld_align_sh16~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_mem_baddr[8]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_mem_baddr[8]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_mem_baddr[11]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_mem_baddr[11]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_mem_baddr[18]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_mem_baddr[18]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_mem_baddr[19]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_mem_baddr[19]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_mem_baddr[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_mem_baddr[24]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[18]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[18]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[20]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[20]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[22]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[22]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[26]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[26]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[28]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[28]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[29]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[29]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[30]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[30]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[31]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_st_data[31]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[3]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[7]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[7]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[12]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[15]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[18]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[18]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[19]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[19]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[21]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[23]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[4]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[8]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[16]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[17]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[18]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[20]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_extra_pc[0]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_extra_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_extra_pc[3]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_extra_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_extra_pc[7]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_extra_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_extra_pc[9]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_extra_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_iw[9]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_iw[9]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_pc[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src1[18]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src1[31]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[11]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[11]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2_reg[3]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|F_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|F_pc[9]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|F_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|F_pc[21]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|F_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_alu_result[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_alu_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_br_cond_taken_history[6]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_br_cond_taken_history[6]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_dst_regnum[2]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_dst_regnum[2]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_pc_plus_one[3]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_pc_plus_one[3]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_pc_plus_one[9]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_pc_plus_one[9]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_pc_plus_one[16]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_pc_plus_one[16]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_rot_mask[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_rot_mask[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_st_data[8]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_st_data[8]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_offset_field[1]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_tag_field[7]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_tag_field[7]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_tag_field[10]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_tag_field[10]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_write~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_tag[3]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_tag[7]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_tag[10]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_tag[11]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_tag[11]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|address[2]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|address[2]~DUPLICATE                                                                                                                                                                                                                               ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_avalon_reg:the_nios2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_avalon_reg:the_nios2_system_cpu_cpu_nios2_avalon_reg|oci_ienable[4]~DUPLICATE                                                                                                                                           ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug|monitor_ready                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug|monitor_ready~DUPLICATE                                                                                                                                              ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|MonDReg[2]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|MonDReg[3]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE                                                                                                                                                       ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|MonDReg[24]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|waitrequest                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|count[1]~DUPLICATE                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                        ;                  ;                       ;
; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                                        ;                  ;                       ;
; nios2_system_leds_green:leds_green|data_out[4]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_leds_green:leds_green|data_out[4]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; nios2_system_leds_red:leds_red|data_out[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_leds_red:leds_red|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios2_system_leds_red:leds_red|data_out[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_leds_red:leds_red|data_out[2]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios2_system_leds_red:leds_red|data_out[5]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_leds_red:leds_red|data_out[5]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios2_system_leds_red:leds_red|data_out[8]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_leds_red:leds_red|data_out[8]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52]~DUPLICATE                                                                                                                                                                                                                                           ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[7]                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[13]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[13]~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_red_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_red_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[0]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[1]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                   ;                  ;                       ;
; nios2_system_sdram:sdram|active_addr[15]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_sdram:sdram|active_addr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios2_system_sdram:sdram|active_rnw                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_sdram:sdram|active_rnw~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios2_system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_sdram:sdram|i_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; nios2_system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_sdram:sdram|i_state.000~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios2_system_sdram:sdram|i_state.010                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_sdram:sdram|i_state.010~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios2_system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_sdram:sdram|i_state.101~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; nios2_system_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_sdram:sdram|init_done~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios2_system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_sdram:sdram|refresh_request~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios2_system_timer_0:timer_0|internal_counter[5]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios2_system_timer_0:timer_0|internal_counter[12]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|internal_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_0|internal_counter[19]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|internal_counter[19]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_0|internal_counter[20]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|internal_counter[20]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_0|internal_counter[21]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|internal_counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_0|internal_counter[22]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|internal_counter[22]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_0|internal_counter[23]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|internal_counter[23]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_0|internal_counter[24]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|internal_counter[24]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_0|internal_counter[30]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|internal_counter[30]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_0|period_h_register[14]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|period_h_register[14]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios2_system_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|period_l_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|period_l_register[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_0|period_l_register[5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|period_l_register[5]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|period_l_register[8]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|period_l_register[9]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_0|period_l_register[15]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios2_system_timer_0:timer_1|internal_counter[4]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_1|internal_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios2_system_timer_0:timer_1|internal_counter[5]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_1|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios2_system_timer_0:timer_1|internal_counter[9]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_1|internal_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; nios2_system_timer_0:timer_1|internal_counter[13]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_1|internal_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_1|internal_counter[17]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_1|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_1|internal_counter[20]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_1|internal_counter[20]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_1|internal_counter[29]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_1|internal_counter[29]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_1|period_h_register[12]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_1|period_h_register[12]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios2_system_timer_0:timer_1|period_h_register[13]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_1|period_h_register[13]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios2_system_timer_0:timer_1|period_l_register[0]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_1|period_l_register[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_timer_0:timer_1|period_l_register[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_timer_0:timer_1|period_l_register[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; nios2_system_uart:uart|nios2_system_uart_regs:the_nios2_system_uart_regs|eop_char_reg[4]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_uart:uart|nios2_system_uart_regs:the_nios2_system_uart_regs|eop_char_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|framing_error                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|framing_error~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|rx_char_ready                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|rx_char_ready~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; nios2_system_uart:uart|nios2_system_uart_tx:the_nios2_system_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; nios2_system_uart:uart|nios2_system_uart_tx:the_nios2_system_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~DUPLICATE              ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                             ;
+-----------------------------+--------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity     ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+--------------------+--------------+------------------+---------------+----------------------------+
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; nios2_system_sdram ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; nios2_system_sdram ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+--------------------+--------------+------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6694 ) ; 0.00 % ( 0 / 6694 )        ; 0.00 % ( 0 / 6694 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6694 ) ; 0.00 % ( 0 / 6694 )        ; 0.00 % ( 0 / 6694 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6474 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 198 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 22 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/fosu562/OneDrive - The University of Auckland/Documents/uni/303/DE2-115/DE2-115/output_files/nios2_system.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,978 / 56,480        ; 4 %   ;
; ALMs needed [=A-B+C]                                        ; 1,978                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,301 / 56,480        ; 4 %   ;
;         [a] ALMs used for LUT logic and registers           ; 950                   ;       ;
;         [b] ALMs used for LUT logic                         ; 848                   ;       ;
;         [c] ALMs used for registers                         ; 503                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 339 / 56,480          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 16 / 56,480           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 16                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 309 / 5,648           ; 5 %   ;
;     -- Logic LABs                                           ; 309                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 3,110                 ;       ;
;     -- 7 input functions                                    ; 73                    ;       ;
;     -- 6 input functions                                    ; 622                   ;       ;
;     -- 5 input functions                                    ; 615                   ;       ;
;     -- 4 input functions                                    ; 602                   ;       ;
;     -- <=3 input functions                                  ; 1,198                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 439                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 3,099                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,906 / 112,960       ; 3 %   ;
;         -- Secondary logic registers                        ; 193 / 112,960         ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,939                 ;       ;
;         -- Routing optimization registers                   ; 160                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 101 / 268             ; 38 %  ;
;     -- Clock pins                                           ; 5 / 11                ; 45 %  ;
;     -- Dedicated input pins                                 ; 3 / 23                ; 13 %  ;
; I/O registers                                               ; 68                    ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 48 / 686              ; 7 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 310,784 / 7,024,640   ; 4 %   ;
; Total block memory implementation bits                      ; 491,520 / 7,024,640   ; 7 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 156               ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 7                 ; 14 %  ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 120               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 120               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 1                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 6                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 6                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 6                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 1.8% / 1.9% / 1.5%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 25.0% / 27.3% / 18.1% ;       ;
; Maximum fan-out                                             ; 3050                  ;       ;
; Highest non-global fan-out                                  ; 2633                  ;       ;
; Total fan-out                                               ; 26710                 ;       ;
; Average fan-out                                             ; 3.81                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                   ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1908 / 56480 ( 3 % )   ; 70 / 56480 ( < 1 % )  ; 0 / 56480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1908                   ; 70                    ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2220 / 56480 ( 4 % )   ; 82 / 56480 ( < 1 % )  ; 0 / 56480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 925                    ; 25                    ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 809                    ; 40                    ; 0                              ;
;         [c] ALMs used for registers                         ; 486                    ; 17                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 328 / 56480 ( < 1 % )  ; 12 / 56480 ( < 1 % )  ; 0 / 56480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 16 / 56480 ( < 1 % )   ; 0 / 56480 ( 0 % )     ; 0 / 56480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                      ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 16                     ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                   ; Low                            ;
;                                                             ;                        ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 299 / 5648 ( 5 % )     ; 14 / 5648 ( < 1 % )   ; 0 / 5648 ( 0 % )               ;
;     -- Logic LABs                                           ; 299                    ; 14                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 2997                   ; 113                   ; 0                              ;
;     -- 7 input functions                                    ; 71                     ; 2                     ; 0                              ;
;     -- 6 input functions                                    ; 599                    ; 23                    ; 0                              ;
;     -- 5 input functions                                    ; 589                    ; 26                    ; 0                              ;
;     -- 4 input functions                                    ; 589                    ; 13                    ; 0                              ;
;     -- <=3 input functions                                  ; 1149                   ; 49                    ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 426                    ; 13                    ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                     ; 0                              ;
;     -- By type:                                             ;                        ;                       ;                                ;
;         -- Primary logic registers                          ; 2822 / 112960 ( 2 % )  ; 84 / 112960 ( < 1 % ) ; 0 / 112960 ( 0 % )             ;
;         -- Secondary logic registers                        ; 187 / 112960 ( < 1 % ) ; 6 / 112960 ( < 1 % )  ; 0 / 112960 ( 0 % )             ;
;     -- By function:                                         ;                        ;                       ;                                ;
;         -- Design implementation registers                  ; 2854                   ; 85                    ; 0                              ;
;         -- Routing optimization registers                   ; 155                    ; 5                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
;                                                             ;                        ;                       ;                                ;
; Virtual pins                                                ; 0                      ; 0                     ; 0                              ;
; I/O pins                                                    ; 98                     ; 0                     ; 3                              ;
; I/O registers                                               ; 68                     ; 0                     ; 0                              ;
; Total block memory bits                                     ; 310784                 ; 0                     ; 0                              ;
; Total block memory implementation bits                      ; 491520                 ; 0                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 48 / 686 ( 6 % )       ; 0 / 686 ( 0 % )       ; 0 / 686 ( 0 % )                ;
; DSP block                                                   ; 3 / 156 ( 1 % )        ; 0 / 156 ( 0 % )       ; 0 / 156 ( 0 % )                ;
; Clock enable block                                          ; 0 / 122 ( 0 % )        ; 0 / 122 ( 0 % )       ; 2 / 122 ( 1 % )                ;
; Double data rate I/O input circuitry                        ; 16 / 480 ( 3 % )       ; 0 / 480 ( 0 % )       ; 0 / 480 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 36 / 480 ( 7 % )       ; 0 / 480 ( 0 % )       ; 0 / 480 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 16 / 510 ( 3 % )       ; 0 / 510 ( 0 % )       ; 0 / 510 ( 0 % )                ;
; Fractional PLL                                              ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )         ; 1 / 7 ( 14 % )                 ;
; PLL Output Counter                                          ; 0 / 63 ( 0 % )         ; 0 / 63 ( 0 % )        ; 2 / 63 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )         ; 1 / 7 ( 14 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )         ; 1 / 7 ( 14 % )                 ;
;                                                             ;                        ;                       ;                                ;
; Connections                                                 ;                        ;                       ;                                ;
;     -- Input Connections                                    ; 3373                   ; 135                   ; 1                              ;
;     -- Registered Input Connections                         ; 3142                   ; 99                    ; 0                              ;
;     -- Output Connections                                   ; 31                     ; 200                   ; 3278                           ;
;     -- Registered Output Connections                        ; 5                      ; 200                   ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Internal Connections                                        ;                        ;                       ;                                ;
;     -- Total Connections                                    ; 26593                  ; 942                   ; 3337                           ;
;     -- Registered Connections                               ; 15990                  ; 712                   ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; External Connections                                        ;                        ;                       ;                                ;
;     -- Top                                                  ; 48                     ; 205                   ; 3151                           ;
;     -- sld_hub:auto_hub                                     ; 205                    ; 2                     ; 128                            ;
;     -- hard_block:auto_generated_inst                       ; 3151                   ; 128                   ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Partition Interface                                         ;                        ;                       ;                                ;
;     -- Input Ports                                          ; 61                     ; 62                    ; 6                              ;
;     -- Output Ports                                         ; 59                     ; 79                    ; 12                             ;
;     -- Bidir Ports                                          ; 24                     ; 0                     ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Registered Ports                                            ;                        ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 3                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 40                    ; 0                              ;
;                                                             ;                        ;                       ;                                ;
; Port Connectivity                                           ;                        ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 2                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 47                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 52                    ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 59                    ; 0                              ;
+-------------------------------------------------------------+------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name                                    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk_clk                                 ; H13   ; 7A       ; 56           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; keys_external_connection_export[0]      ; Y10   ; 3B       ; 34           ; 0            ; 91           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; keys_external_connection_export[1]      ; E9    ; 8A       ; 28           ; 81           ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; keys_external_connection_export[2]      ; C9    ; 8A       ; 34           ; 81           ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; reset_reset_n                           ; E19   ; 7A       ; 86           ; 81           ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[0]  ; AA8   ; 3B       ; 30           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[10] ; W22   ; 4A       ; 66           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[11] ; B5    ; 8A       ; 34           ; 81           ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[12] ; H6    ; 8A       ; 26           ; 81           ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[13] ; T18   ; 5A       ; 89           ; 4            ; 43           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[14] ; W19   ; 4A       ; 62           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[15] ; V14   ; 4A       ; 56           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[16] ; P12   ; 3B       ; 36           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[17] ; P7    ; 3A       ; 8            ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[1]  ; C8    ; 8A       ; 28           ; 81           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[2]  ; T22   ; 5A       ; 89           ; 6            ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[3]  ; AB8   ; 3B       ; 30           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[4]  ; AB7   ; 3B       ; 28           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[5]  ; W16   ; 4A       ; 64           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[6]  ; R22   ; 5A       ; 89           ; 6            ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[7]  ; V21   ; 4A       ; 70           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[8]  ; M8    ; 3B       ; 32           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; switches_external_connection_export[9]  ; D6    ; 8A       ; 30           ; 81           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; uart_external_connection_rxd            ; AB6   ; 3B       ; 26           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+-----------------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                                     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; lcd_external_E                           ; E7    ; 8A       ; 26           ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; lcd_external_RS                          ; R12   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; lcd_external_RW                          ; R16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_green_external_connection_export[0] ; R9    ; 3B       ; 34           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_green_external_connection_export[1] ; R11   ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_green_external_connection_export[2] ; AB21  ; 4A       ; 58           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_green_external_connection_export[3] ; V9    ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_green_external_connection_export[4] ; AB18  ; 4A       ; 56           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_green_external_connection_export[5] ; B10   ; 8A       ; 34           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_green_external_connection_export[6] ; V6    ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_green_external_connection_export[7] ; A5    ; 8A       ; 34           ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_green_external_connection_export[8] ; G6    ; 8A       ; 26           ; 81           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[0]   ; N8    ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[10]  ; A7    ; 8A       ; 30           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[11]  ; A8    ; 8A       ; 30           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[12]  ; M6    ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[13]  ; M7    ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[14]  ; M9    ; 3B       ; 32           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[15]  ; R7    ; 3A       ; 8            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[16]  ; T7    ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[17]  ; P22   ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[1]   ; Y9    ; 3B       ; 34           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[2]   ; W21   ; 4A       ; 68           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[3]   ; D7    ; 8A       ; 28           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[4]   ; D9    ; 8A       ; 28           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[5]   ; U12   ; 3B       ; 36           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[6]   ; AA7   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[7]   ; J7    ; 8A       ; 38           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[8]   ; P8    ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; leds_red_external_connection_export[9]   ; T17   ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_pll_sdram_clk_clk                  ; U20   ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_addr[0]                       ; AA14  ; 4A       ; 52           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_addr[10]                      ; R14   ; 4A       ; 68           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_addr[11]                      ; P14   ; 4A       ; 68           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_addr[1]                       ; AA20  ; 4A       ; 62           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_addr[2]                       ; T12   ; 4A       ; 52           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_addr[3]                       ; V16   ; 4A       ; 64           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_addr[4]                       ; Y15   ; 4A       ; 54           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_addr[5]                       ; V15   ; 4A       ; 56           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_addr[6]                       ; AA13  ; 4A       ; 52           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_addr[7]                       ; AA19  ; 4A       ; 62           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_addr[8]                       ; AA18  ; 4A       ; 60           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_addr[9]                       ; AB15  ; 4A       ; 54           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_ba[0]                         ; V20   ; 4A       ; 62           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_ba[1]                         ; U15   ; 4A       ; 60           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_cas_n                         ; AA17  ; 4A       ; 60           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_cke                           ; A14   ; 7A       ; 66           ; 81           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_cs_n                          ; Y20   ; 4A       ; 66           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_dqm[0]                        ; AB12  ; 4A       ; 50           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_dqm[1]                        ; AB20  ; 4A       ; 58           ; 0            ; 91           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_ras_n                         ; U22   ; 4A       ; 70           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; sdram_wire_we_n                          ; Y17   ; 4A       ; 58           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; uart_external_connection_txd             ; T20   ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+------------------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                     ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------+
; lcd_external_data[0] ; T9    ; 3B       ; 30           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_offset_field[0] ;
; lcd_external_data[1] ; T10   ; 3B       ; 34           ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_offset_field[0] ;
; lcd_external_data[2] ; V10   ; 3B       ; 26           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_offset_field[0] ;
; lcd_external_data[3] ; AA9   ; 3B       ; 32           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_offset_field[0] ;
; lcd_external_data[4] ; AB5   ; 3B       ; 26           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_offset_field[0] ;
; lcd_external_data[5] ; U10   ; 3B       ; 30           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_offset_field[0] ;
; lcd_external_data[6] ; AA10  ; 3B       ; 32           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_offset_field[0] ;
; lcd_external_data[7] ; V18   ; 4A       ; 70           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_offset_field[0] ;
; sdram_wire_dq[0]     ; AA15  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe                                             ;
; sdram_wire_dq[10]    ; R10   ; 3B       ; 38           ; 0            ; 17           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_10                               ;
; sdram_wire_dq[11]    ; U13   ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_11                               ;
; sdram_wire_dq[12]    ; Y16   ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_12                               ;
; sdram_wire_dq[13]    ; AB17  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_13                               ;
; sdram_wire_dq[14]    ; AB13  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_14                               ;
; sdram_wire_dq[15]    ; N9    ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_15                               ;
; sdram_wire_dq[1]     ; Y14   ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_1                                ;
; sdram_wire_dq[2]     ; U11   ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_2                                ;
; sdram_wire_dq[3]     ; Y11   ; 3B       ; 40           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_3                                ;
; sdram_wire_dq[4]     ; V13   ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_4                                ;
; sdram_wire_dq[5]     ; AB10  ; 3B       ; 38           ; 0            ; 51           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_5                                ;
; sdram_wire_dq[6]     ; T13   ; 4A       ; 52           ; 0            ; 0            ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_6                                ;
; sdram_wire_dq[7]     ; P9    ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_7                                ;
; sdram_wire_dq[8]     ; AB11  ; 3B       ; 38           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_8                                ;
; sdram_wire_dq[9]     ; AA12  ; 3B       ; 40           ; 0            ; 34           ; 0                     ; 1                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Off               ; Series 50 Ohm without Calibration ; --                        ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; nios2_system_sdram:sdram|oe~_Duplicate_9                                ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+-----------------------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; 3A       ; 6 / 16 ( 38 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 32 / 32 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 38 / 48 ( 79 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 7 / 16 ( 44 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 3 / 80 ( 4 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 15 / 32 ( 47 % )  ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                     ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 538        ; 9A       ; ^MSEL2                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                                   ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 540        ; 9A       ; ^nCONFIG                                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 466        ; 8A       ; leds_green_external_connection_export[7] ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A6       ;            ; 8A       ; VCCIO8A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 475        ; 8A       ; leds_red_external_connection_export[10]  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A8       ; 473        ; 8A       ; leds_red_external_connection_export[11]  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A9       ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 444        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 432        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 420        ; 7A       ; sdram_wire_cke                           ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A15      ; 418        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA1      ; 39         ; B0L      ; GND                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 38         ; B0L      ; GND                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 47         ; 3A       ; ^AS_DATA2, DATA2                         ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 105        ; 3B       ; leds_red_external_connection_export[6]   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA8      ; 108        ; 3B       ; switches_external_connection_export[0]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA9      ; 115        ; 3B       ; lcd_external_data[3]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA10     ; 113        ; 3B       ; lcd_external_data[6]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA11     ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 131        ; 3B       ; sdram_wire_dq[9]                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA13     ; 139        ; 4A       ; sdram_wire_addr[6]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA14     ; 137        ; 4A       ; sdram_wire_addr[0]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA15     ; 142        ; 4A       ; sdram_wire_dq[0]                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA16     ;            ; 4A       ; VCCIO4A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 153        ; 4A       ; sdram_wire_cas_n                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA18     ; 155        ; 4A       ; sdram_wire_addr[8]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA19     ; 156        ; 4A       ; sdram_wire_addr[7]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA20     ; 158        ; 4A       ; sdram_wire_addr[1]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA21     ;            ; 4A       ; VCCIO4A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 49         ; 3A       ; ^AS_DATA1, DATA1                         ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0                   ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 102        ; 3B       ; lcd_external_data[4]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB6      ; 100        ; 3B       ; uart_external_connection_rxd             ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB7      ; 107        ; 3B       ; switches_external_connection_export[4]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB8      ; 110        ; 3B       ; switches_external_connection_export[3]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB9      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 124        ; 3B       ; sdram_wire_dq[5]                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB11     ; 126        ; 3B       ; sdram_wire_dq[8]                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB12     ; 134        ; 4A       ; sdram_wire_dqm[0]                        ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB13     ; 132        ; 4A       ; sdram_wire_dq[14]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB14     ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 140        ; 4A       ; sdram_wire_addr[9]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB16     ;            ; 4A       ; VREFB4AN0                                ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 145        ; 4A       ; sdram_wire_dq[13]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB18     ; 147        ; 4A       ; leds_green_external_connection_export[4] ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 148        ; 4A       ; sdram_wire_dqm[1]                        ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB21     ; 150        ; 4A       ; leds_green_external_connection_export[2] ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB22     ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 468        ; 8A       ; switches_external_connection_export[11]  ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B6       ; 470        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                                ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 465        ; 8A       ; leds_green_external_connection_export[5] ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B11      ; 452        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 442        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 430        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 427        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 406        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 384        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 382        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ; 7A       ; VCCIO7A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ; 380        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C1       ; 19         ; B1L      ; GND                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 18         ; B1L      ; GND                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 542        ; 9A       ; ^GND                                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 480        ; 8A       ; switches_external_connection_export[1]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C9       ; 467        ; 8A       ; keys_external_connection_export[2]       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 450        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 443        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                                ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 425        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 408        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 378        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ; 385        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ;            ; 7A       ; VCCIO7A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 16         ; B1L      ; GXB_NC                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 17         ; B1L      ; GXB_NC                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 476        ; 8A       ; switches_external_connection_export[9]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D7       ; 478        ; 8A       ; leds_red_external_connection_export[3]   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 479        ; 8A       ; leds_red_external_connection_export[4]   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 449        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 441        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 409        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 379        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 376        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E1       ; 20         ; B1L      ; GXB_NC                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ; 21         ; B1L      ; GXB_NC                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 539        ; 9A       ; ^MSEL3                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 484        ; 8A       ; lcd_external_E                           ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E8       ;            ; 8A       ; VCCIO8A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 477        ; 8A       ; keys_external_connection_export[1]       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E10      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 451        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 433        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 417        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 411        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ; 377        ; 7A       ; reset_reset_n                            ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 374        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F1       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 541        ; 9A       ; ^MSEL4                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ; 14         ; B1L      ; GND                                      ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 455        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 440        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 435        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 428        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 419        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 372        ; 7A       ; ^GND                                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ;            ; 7A       ; VCCIO7A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G1       ; 23         ; B1L      ; GND                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ; 22         ; B1L      ; GND                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 15         ; B1L      ; GND                                      ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; G5       ; 537        ; 9A       ; ^nCE                                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 481        ; 8A       ; leds_green_external_connection_export[8] ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G7       ;            ; 8A       ; VCCIO8A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 453        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 438        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 447        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 439        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 426        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 412        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 410        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 413        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 375        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 536        ; 9A       ; ^nSTATUS                                 ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 483        ; 8A       ; switches_external_connection_export[12]  ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H7       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 436        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 445        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 437        ; 7A       ; clk_clk                                  ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H14      ; 429        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 423        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 421        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 415        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 373        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ; 24         ; B1L      ; GXB_NC                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 25         ; B1L      ; GXB_NC                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCCE_GXBL                                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 535        ; 9A       ; ^MSEL1                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 457        ; 8A       ; leds_red_external_connection_export[7]   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J8       ; 459        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 434        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 431        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 422        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 416        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 414        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ; 381        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J22      ; 383        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXBL                                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCCE_GXBL                                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 534        ; 9A       ; ^CONF_DONE                               ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 456        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 448        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 424        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 284        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 407        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 405        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 289        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 291        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 27         ; B1L      ; GND                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 26         ; B1L      ; GND                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCCE_GXBL                                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 533        ; 9A       ; ^MSEL0                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 454        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 446        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 286        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 290        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 288        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                                ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 283        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCH_GXBL                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 42         ; 3A       ; altera_reserved_tdo                      ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; M6       ; 64         ; 3A       ; leds_red_external_connection_export[12]  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M7       ; 66         ; 3A       ; leds_red_external_connection_export[13]  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M8       ; 112        ; 3B       ; switches_external_connection_export[8]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M9       ; 114        ; 3B       ; leds_red_external_connection_export[14]  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; M10      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 278        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 282        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 285        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 287        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 281        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 28         ; B0L      ; GXB_NC                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 29         ; B0L      ; GXB_NC                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCCE_GXBL                                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 106        ; 3B       ; leds_red_external_connection_export[0]   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; N9       ; 130        ; 3B       ; sdram_wire_dq[15]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; N10      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 276        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 280        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 277        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 279        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCCL_GXBL                                ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 44         ; 3A       ; altera_reserved_tms                      ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; P6       ; 56         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 67         ; 3A       ; switches_external_connection_export[17]  ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P8       ; 104        ; 3B       ; leds_red_external_connection_export[8]   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P9       ; 128        ; 3B       ; sdram_wire_dq[7]                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P10      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 123        ; 3B       ; switches_external_connection_export[16]  ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P13      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 168        ; 4A       ; sdram_wire_addr[11]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P15      ;            ; --       ; VCC                                      ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 225        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 227        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 226        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 224        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 222        ; 5A       ; leds_red_external_connection_export[17]  ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ; 31         ; B0L      ; GND                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 30         ; B0L      ; GND                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 43         ; 3A       ; ^nCSO, DATA4                             ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 54         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 65         ; 3A       ; leds_red_external_connection_export[15]  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R8       ;            ; 3B       ; VCCIO3B                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 119        ; 3B       ; leds_green_external_connection_export[0] ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R10      ; 125        ; 3B       ; sdram_wire_dq[10]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R11      ; 127        ; 3B       ; leds_green_external_connection_export[1] ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R12      ; 121        ; 3B       ; lcd_external_RS                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 170        ; 4A       ; sdram_wire_addr[10]                      ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R15      ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 221        ; 5A       ; lcd_external_RW                          ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 223        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ;            ; 5A       ; VCCIO5A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                                ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 220        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 218        ; 5A       ; switches_external_connection_export[6]   ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T1       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCH_GXBL                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 45         ; 3A       ; ^AS_DATA3, DATA3                         ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 60         ; 3A       ; leds_red_external_connection_export[16]  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T8       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 109        ; 3B       ; lcd_external_data[0]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T10      ; 117        ; 3B       ; lcd_external_data[1]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T11      ;            ; 3B       ; VCCIO3B                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 136        ; 4A       ; sdram_wire_addr[2]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T13      ; 138        ; 4A       ; sdram_wire_dq[6]                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T14      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 217        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 215        ; 5A       ; leds_red_external_connection_export[9]   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T18      ; 213        ; 5A       ; switches_external_connection_export[13]  ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 212        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 214        ; 5A       ; uart_external_connection_txd             ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 216        ; 5A       ; switches_external_connection_export[2]   ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ; 32         ; B0L      ; GXB_NC                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 33         ; B0L      ; GXB_NC                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ; 41         ; B0L      ; GND                                      ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 111        ; 3B       ; lcd_external_data[5]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U11      ; 120        ; 3B       ; sdram_wire_dq[2]                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U12      ; 122        ; 3B       ; leds_red_external_connection_export[5]   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U13      ; 135        ; 4A       ; sdram_wire_dq[11]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U14      ;            ; 4A       ; VCCIO4A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 154        ; 4A       ; sdram_wire_ba[1]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U16      ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 179        ; 4A       ; sdram_pll_sdram_clk_clk                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U21      ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 172        ; 4A       ; sdram_wire_ras_n                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V1       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 50         ; 3A       ; ^DCLK                                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ; 40         ; B0L      ; GND                                      ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V5       ; 46         ; 3A       ; altera_reserved_tck                      ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V6       ; 63         ; 3A       ; leds_green_external_connection_export[6] ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V7       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 101        ; 3B       ; leds_green_external_connection_export[3] ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V10      ; 103        ; 3B       ; lcd_external_data[2]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V11      ;            ;          ; DNU                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 133        ; 4A       ; sdram_wire_dq[4]                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V14      ; 144        ; 4A       ; switches_external_connection_export[15]  ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V15      ; 146        ; 4A       ; sdram_wire_addr[5]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V16      ; 160        ; 4A       ; sdram_wire_addr[3]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 175        ; 4A       ; lcd_external_data[7]                     ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V19      ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 157        ; 4A       ; sdram_wire_ba[0]                         ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V21      ; 174        ; 4A       ; switches_external_connection_export[7]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V22      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ; 35         ; B0L      ; GND                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 34         ; B0L      ; GND                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 48         ; 3A       ; altera_reserved_tdi                      ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; W6       ;            ; 3A       ; VCCPD3A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 57         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W10      ;            ; 3B       ; VCCIO3B                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 162        ; 4A       ; switches_external_connection_export[5]   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                                ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 159        ; 4A       ; switches_external_connection_export[14]  ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W20      ;            ; 4A       ; VCCIO4A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 171        ; 4A       ; leds_red_external_connection_export[2]   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W22      ; 166        ; 4A       ; switches_external_connection_export[10]  ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y1       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 36         ; B0L      ; GXB_NC                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 37         ; B0L      ; GXB_NC                                   ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; DNU                                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                                ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 118        ; 3B       ; leds_red_external_connection_export[1]   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y10      ; 116        ; 3B       ; keys_external_connection_export[0]       ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y11      ; 129        ; 3B       ; sdram_wire_dq[3]                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y12      ;            ; 3B       ; VREFB3BN0                                ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 141        ; 4A       ; sdram_wire_dq[1]                         ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y15      ; 143        ; 4A       ; sdram_wire_addr[4]                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y16      ; 149        ; 4A       ; sdram_wire_dq[12]                        ; bidir  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y17      ; 151        ; 4A       ; sdram_wire_we_n                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y18      ;            ;          ; GND                                      ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 165        ; 4A       ; sdram_wire_cs_n                          ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y21      ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP          ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------+
; I/O Assignment Warnings                                                  ;
+------------------------------------------+-------------------------------+
; Pin Name                                 ; Reason                        ;
+------------------------------------------+-------------------------------+
; lcd_external_RS                          ; Incomplete set of assignments ;
; lcd_external_RW                          ; Incomplete set of assignments ;
; lcd_external_E                           ; Incomplete set of assignments ;
; leds_green_external_connection_export[0] ; Incomplete set of assignments ;
; leds_green_external_connection_export[1] ; Incomplete set of assignments ;
; leds_green_external_connection_export[2] ; Incomplete set of assignments ;
; leds_green_external_connection_export[3] ; Incomplete set of assignments ;
; leds_green_external_connection_export[4] ; Incomplete set of assignments ;
; leds_green_external_connection_export[5] ; Incomplete set of assignments ;
; leds_green_external_connection_export[6] ; Incomplete set of assignments ;
; leds_green_external_connection_export[7] ; Incomplete set of assignments ;
; leds_green_external_connection_export[8] ; Incomplete set of assignments ;
; leds_red_external_connection_export[0]   ; Incomplete set of assignments ;
; leds_red_external_connection_export[1]   ; Incomplete set of assignments ;
; leds_red_external_connection_export[2]   ; Incomplete set of assignments ;
; leds_red_external_connection_export[3]   ; Incomplete set of assignments ;
; leds_red_external_connection_export[4]   ; Incomplete set of assignments ;
; leds_red_external_connection_export[5]   ; Incomplete set of assignments ;
; leds_red_external_connection_export[6]   ; Incomplete set of assignments ;
; leds_red_external_connection_export[7]   ; Incomplete set of assignments ;
; leds_red_external_connection_export[8]   ; Incomplete set of assignments ;
; leds_red_external_connection_export[9]   ; Incomplete set of assignments ;
; leds_red_external_connection_export[10]  ; Incomplete set of assignments ;
; leds_red_external_connection_export[11]  ; Incomplete set of assignments ;
; leds_red_external_connection_export[12]  ; Incomplete set of assignments ;
; leds_red_external_connection_export[13]  ; Incomplete set of assignments ;
; leds_red_external_connection_export[14]  ; Incomplete set of assignments ;
; leds_red_external_connection_export[15]  ; Incomplete set of assignments ;
; leds_red_external_connection_export[16]  ; Incomplete set of assignments ;
; leds_red_external_connection_export[17]  ; Incomplete set of assignments ;
; sdram_pll_sdram_clk_clk                  ; Incomplete set of assignments ;
; sdram_wire_addr[0]                       ; Incomplete set of assignments ;
; sdram_wire_addr[1]                       ; Incomplete set of assignments ;
; sdram_wire_addr[2]                       ; Incomplete set of assignments ;
; sdram_wire_addr[3]                       ; Incomplete set of assignments ;
; sdram_wire_addr[4]                       ; Incomplete set of assignments ;
; sdram_wire_addr[5]                       ; Incomplete set of assignments ;
; sdram_wire_addr[6]                       ; Incomplete set of assignments ;
; sdram_wire_addr[7]                       ; Incomplete set of assignments ;
; sdram_wire_addr[8]                       ; Incomplete set of assignments ;
; sdram_wire_addr[9]                       ; Incomplete set of assignments ;
; sdram_wire_addr[10]                      ; Incomplete set of assignments ;
; sdram_wire_addr[11]                      ; Incomplete set of assignments ;
; sdram_wire_ba[0]                         ; Incomplete set of assignments ;
; sdram_wire_ba[1]                         ; Incomplete set of assignments ;
; sdram_wire_cas_n                         ; Incomplete set of assignments ;
; sdram_wire_cke                           ; Incomplete set of assignments ;
; sdram_wire_cs_n                          ; Incomplete set of assignments ;
; sdram_wire_dqm[0]                        ; Incomplete set of assignments ;
; sdram_wire_dqm[1]                        ; Incomplete set of assignments ;
; sdram_wire_ras_n                         ; Incomplete set of assignments ;
; sdram_wire_we_n                          ; Incomplete set of assignments ;
; uart_external_connection_txd             ; Incomplete set of assignments ;
; lcd_external_data[0]                     ; Incomplete set of assignments ;
; lcd_external_data[1]                     ; Incomplete set of assignments ;
; lcd_external_data[2]                     ; Incomplete set of assignments ;
; lcd_external_data[3]                     ; Incomplete set of assignments ;
; lcd_external_data[4]                     ; Incomplete set of assignments ;
; lcd_external_data[5]                     ; Incomplete set of assignments ;
; lcd_external_data[6]                     ; Incomplete set of assignments ;
; lcd_external_data[7]                     ; Incomplete set of assignments ;
; sdram_wire_dq[0]                         ; Incomplete set of assignments ;
; sdram_wire_dq[1]                         ; Incomplete set of assignments ;
; sdram_wire_dq[2]                         ; Incomplete set of assignments ;
; sdram_wire_dq[3]                         ; Incomplete set of assignments ;
; sdram_wire_dq[4]                         ; Incomplete set of assignments ;
; sdram_wire_dq[5]                         ; Incomplete set of assignments ;
; sdram_wire_dq[6]                         ; Incomplete set of assignments ;
; sdram_wire_dq[7]                         ; Incomplete set of assignments ;
; sdram_wire_dq[8]                         ; Incomplete set of assignments ;
; sdram_wire_dq[9]                         ; Incomplete set of assignments ;
; sdram_wire_dq[10]                        ; Incomplete set of assignments ;
; sdram_wire_dq[11]                        ; Incomplete set of assignments ;
; sdram_wire_dq[12]                        ; Incomplete set of assignments ;
; sdram_wire_dq[13]                        ; Incomplete set of assignments ;
; sdram_wire_dq[14]                        ; Incomplete set of assignments ;
; sdram_wire_dq[15]                        ; Incomplete set of assignments ;
; clk_clk                                  ; Incomplete set of assignments ;
; reset_reset_n                            ; Incomplete set of assignments ;
; keys_external_connection_export[2]       ; Incomplete set of assignments ;
; keys_external_connection_export[0]       ; Incomplete set of assignments ;
; keys_external_connection_export[1]       ; Incomplete set of assignments ;
; switches_external_connection_export[3]   ; Incomplete set of assignments ;
; switches_external_connection_export[11]  ; Incomplete set of assignments ;
; switches_external_connection_export[2]   ; Incomplete set of assignments ;
; switches_external_connection_export[10]  ; Incomplete set of assignments ;
; switches_external_connection_export[7]   ; Incomplete set of assignments ;
; switches_external_connection_export[15]  ; Incomplete set of assignments ;
; switches_external_connection_export[12]  ; Incomplete set of assignments ;
; switches_external_connection_export[16]  ; Incomplete set of assignments ;
; switches_external_connection_export[13]  ; Incomplete set of assignments ;
; switches_external_connection_export[5]   ; Incomplete set of assignments ;
; switches_external_connection_export[4]   ; Incomplete set of assignments ;
; switches_external_connection_export[14]  ; Incomplete set of assignments ;
; switches_external_connection_export[9]   ; Incomplete set of assignments ;
; switches_external_connection_export[8]   ; Incomplete set of assignments ;
; switches_external_connection_export[0]   ; Incomplete set of assignments ;
; switches_external_connection_export[17]  ; Incomplete set of assignments ;
; switches_external_connection_export[6]   ; Incomplete set of assignments ;
; switches_external_connection_export[1]   ; Incomplete set of assignments ;
; uart_external_connection_rxd             ; Incomplete set of assignments ;
; lcd_external_RS                          ; Missing location assignment   ;
; lcd_external_RW                          ; Missing location assignment   ;
; lcd_external_E                           ; Missing location assignment   ;
; leds_green_external_connection_export[0] ; Missing location assignment   ;
; leds_green_external_connection_export[1] ; Missing location assignment   ;
; leds_green_external_connection_export[2] ; Missing location assignment   ;
; leds_green_external_connection_export[3] ; Missing location assignment   ;
; leds_green_external_connection_export[4] ; Missing location assignment   ;
; leds_green_external_connection_export[5] ; Missing location assignment   ;
; leds_green_external_connection_export[6] ; Missing location assignment   ;
; leds_green_external_connection_export[7] ; Missing location assignment   ;
; leds_green_external_connection_export[8] ; Missing location assignment   ;
; leds_red_external_connection_export[0]   ; Missing location assignment   ;
; leds_red_external_connection_export[1]   ; Missing location assignment   ;
; leds_red_external_connection_export[2]   ; Missing location assignment   ;
; leds_red_external_connection_export[3]   ; Missing location assignment   ;
; leds_red_external_connection_export[4]   ; Missing location assignment   ;
; leds_red_external_connection_export[5]   ; Missing location assignment   ;
; leds_red_external_connection_export[6]   ; Missing location assignment   ;
; leds_red_external_connection_export[7]   ; Missing location assignment   ;
; leds_red_external_connection_export[8]   ; Missing location assignment   ;
; leds_red_external_connection_export[9]   ; Missing location assignment   ;
; leds_red_external_connection_export[10]  ; Missing location assignment   ;
; leds_red_external_connection_export[11]  ; Missing location assignment   ;
; leds_red_external_connection_export[12]  ; Missing location assignment   ;
; leds_red_external_connection_export[13]  ; Missing location assignment   ;
; leds_red_external_connection_export[14]  ; Missing location assignment   ;
; leds_red_external_connection_export[15]  ; Missing location assignment   ;
; leds_red_external_connection_export[16]  ; Missing location assignment   ;
; leds_red_external_connection_export[17]  ; Missing location assignment   ;
; sdram_pll_sdram_clk_clk                  ; Missing location assignment   ;
; sdram_wire_addr[0]                       ; Missing location assignment   ;
; sdram_wire_addr[1]                       ; Missing location assignment   ;
; sdram_wire_addr[2]                       ; Missing location assignment   ;
; sdram_wire_addr[3]                       ; Missing location assignment   ;
; sdram_wire_addr[4]                       ; Missing location assignment   ;
; sdram_wire_addr[5]                       ; Missing location assignment   ;
; sdram_wire_addr[6]                       ; Missing location assignment   ;
; sdram_wire_addr[7]                       ; Missing location assignment   ;
; sdram_wire_addr[8]                       ; Missing location assignment   ;
; sdram_wire_addr[9]                       ; Missing location assignment   ;
; sdram_wire_addr[10]                      ; Missing location assignment   ;
; sdram_wire_addr[11]                      ; Missing location assignment   ;
; sdram_wire_ba[0]                         ; Missing location assignment   ;
; sdram_wire_ba[1]                         ; Missing location assignment   ;
; sdram_wire_cas_n                         ; Missing location assignment   ;
; sdram_wire_cke                           ; Missing location assignment   ;
; sdram_wire_cs_n                          ; Missing location assignment   ;
; sdram_wire_dqm[0]                        ; Missing location assignment   ;
; sdram_wire_dqm[1]                        ; Missing location assignment   ;
; sdram_wire_ras_n                         ; Missing location assignment   ;
; sdram_wire_we_n                          ; Missing location assignment   ;
; uart_external_connection_txd             ; Missing location assignment   ;
; lcd_external_data[0]                     ; Missing location assignment   ;
; lcd_external_data[1]                     ; Missing location assignment   ;
; lcd_external_data[2]                     ; Missing location assignment   ;
; lcd_external_data[3]                     ; Missing location assignment   ;
; lcd_external_data[4]                     ; Missing location assignment   ;
; lcd_external_data[5]                     ; Missing location assignment   ;
; lcd_external_data[6]                     ; Missing location assignment   ;
; lcd_external_data[7]                     ; Missing location assignment   ;
; sdram_wire_dq[0]                         ; Missing location assignment   ;
; sdram_wire_dq[1]                         ; Missing location assignment   ;
; sdram_wire_dq[2]                         ; Missing location assignment   ;
; sdram_wire_dq[3]                         ; Missing location assignment   ;
; sdram_wire_dq[4]                         ; Missing location assignment   ;
; sdram_wire_dq[5]                         ; Missing location assignment   ;
; sdram_wire_dq[6]                         ; Missing location assignment   ;
; sdram_wire_dq[7]                         ; Missing location assignment   ;
; sdram_wire_dq[8]                         ; Missing location assignment   ;
; sdram_wire_dq[9]                         ; Missing location assignment   ;
; sdram_wire_dq[10]                        ; Missing location assignment   ;
; sdram_wire_dq[11]                        ; Missing location assignment   ;
; sdram_wire_dq[12]                        ; Missing location assignment   ;
; sdram_wire_dq[13]                        ; Missing location assignment   ;
; sdram_wire_dq[14]                        ; Missing location assignment   ;
; sdram_wire_dq[15]                        ; Missing location assignment   ;
; clk_clk                                  ; Missing location assignment   ;
; reset_reset_n                            ; Missing location assignment   ;
; keys_external_connection_export[2]       ; Missing location assignment   ;
; keys_external_connection_export[0]       ; Missing location assignment   ;
; keys_external_connection_export[1]       ; Missing location assignment   ;
; switches_external_connection_export[3]   ; Missing location assignment   ;
; switches_external_connection_export[11]  ; Missing location assignment   ;
; switches_external_connection_export[2]   ; Missing location assignment   ;
; switches_external_connection_export[10]  ; Missing location assignment   ;
; switches_external_connection_export[7]   ; Missing location assignment   ;
; switches_external_connection_export[15]  ; Missing location assignment   ;
; switches_external_connection_export[12]  ; Missing location assignment   ;
; switches_external_connection_export[16]  ; Missing location assignment   ;
; switches_external_connection_export[13]  ; Missing location assignment   ;
; switches_external_connection_export[5]   ; Missing location assignment   ;
; switches_external_connection_export[4]   ; Missing location assignment   ;
; switches_external_connection_export[14]  ; Missing location assignment   ;
; switches_external_connection_export[9]   ; Missing location assignment   ;
; switches_external_connection_export[8]   ; Missing location assignment   ;
; switches_external_connection_export[0]   ; Missing location assignment   ;
; switches_external_connection_export[17]  ; Missing location assignment   ;
; switches_external_connection_export[6]   ; Missing location assignment   ;
; switches_external_connection_export[1]   ; Missing location assignment   ;
; uart_external_connection_rxd             ; Missing location assignment   ;
+------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
;                                                                                                                                               ;                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; nios2_system_sdram_pll:sdram_pll|nios2_system_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                             ;
;     -- PLL Type                                                                                                                               ; Integer PLL                 ;
;     -- PLL Location                                                                                                                           ; FRACTIONALPLL_X89_Y74_N0    ;
;     -- PLL Feedback clock type                                                                                                                ; none                        ;
;     -- PLL Bandwidth                                                                                                                          ; Auto                        ;
;         -- PLL Bandwidth Range                                                                                                                ; 1200000 to 600000 Hz        ;
;     -- Reference Clock Frequency                                                                                                              ; 50.0 MHz                    ;
;     -- Reference Clock Sourced by                                                                                                             ; Dedicated Pin               ;
;     -- PLL VCO Frequency                                                                                                                      ; 500.0 MHz                   ;
;     -- PLL Operation Mode                                                                                                                     ; Direct                      ;
;     -- PLL Freq Min Lock                                                                                                                      ; 30.000000 MHz               ;
;     -- PLL Freq Max Lock                                                                                                                      ; 65.000000 MHz               ;
;     -- PLL Enable                                                                                                                             ; On                          ;
;     -- PLL Fractional Division                                                                                                                ; N/A                         ;
;     -- M Counter                                                                                                                              ; 20                          ;
;     -- N Counter                                                                                                                              ; 2                           ;
;     -- PLL Refclk Select                                                                                                                      ;                             ;
;             -- PLL Refclk Select Location                                                                                                     ; PLLREFCLKSELECT_X89_Y80_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                             ; clk_0                       ;
;             -- PLL Reference Clock Input 1 source                                                                                             ; ref_clk1                    ;
;             -- ADJPLLIN source                                                                                                                ; N/A                         ;
;             -- CORECLKIN source                                                                                                               ; N/A                         ;
;             -- IQTXRXCLKIN source                                                                                                             ; N/A                         ;
;             -- PLLIQCLKIN source                                                                                                              ; N/A                         ;
;             -- RXIQCLKIN source                                                                                                               ; N/A                         ;
;             -- CLKIN(0) source                                                                                                                ; clk_clk~input               ;
;             -- CLKIN(1) source                                                                                                                ; N/A                         ;
;             -- CLKIN(2) source                                                                                                                ; N/A                         ;
;             -- CLKIN(3) source                                                                                                                ; N/A                         ;
;     -- PLL Output Counter                                                                                                                     ;                             ;
;         -- nios2_system_sdram_pll:sdram_pll|nios2_system_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                             ;
;             -- Output Clock Frequency                                                                                                         ; 50.0 MHz                    ;
;             -- Output Clock Location                                                                                                          ; PLLOUTPUTCOUNTER_X89_Y80_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                         ; Off                         ;
;             -- Duty Cycle                                                                                                                     ; 50.0000                     ;
;             -- Phase Shift                                                                                                                    ; 0.000000 degrees            ;
;             -- C Counter                                                                                                                      ; 10                          ;
;             -- C Counter PH Mux PRST                                                                                                          ; 0                           ;
;             -- C Counter PRST                                                                                                                 ; 1                           ;
;         -- nios2_system_sdram_pll:sdram_pll|nios2_system_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER ;                             ;
;             -- Output Clock Frequency                                                                                                         ; 50.0 MHz                    ;
;             -- Output Clock Location                                                                                                          ; PLLOUTPUTCOUNTER_X89_Y73_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                         ; Off                         ;
;             -- Duty Cycle                                                                                                                     ; 50.0000                     ;
;             -- Phase Shift                                                                                                                    ; 306.000000 degrees          ;
;             -- C Counter                                                                                                                      ; 10                          ;
;             -- C Counter PH Mux PRST                                                                                                          ; 4                           ;
;             -- C Counter PRST                                                                                                                 ; 9                           ;
;                                                                                                                                               ;                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
; |nios2_system                                                                                                                           ; 1977.5 (0.5)         ; 2301.0 (0.5)                     ; 339.5 (0.0)                                       ; 16.0 (0.0)                       ; 0.0 (0.0)            ; 3110 (1)            ; 3099 (0)                  ; 68 (68)       ; 310784            ; 48    ; 3          ; 101  ; 0            ; |nios2_system                                                                                                                                                                                                                                                                                                                                                ; nios2_system                                 ; nios2_system ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 3.0 (2.5)            ; 8.5 (5.2)                        ; 5.5 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                      ; nios2_system ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 0.5 (0.5)            ; 1.8 (1.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                    ; nios2_system ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                    ; nios2_system ;
;    |nios2_system_cpu:cpu|                                                                                                               ; 1072.8 (0.0)         ; 1259.8 (0.0)                     ; 201.2 (0.0)                                       ; 14.2 (0.0)                       ; 0.0 (0.0)            ; 1520 (0)            ; 1728 (0)                  ; 0 (0)         ; 63872             ; 13    ; 3          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu                                                                                                                                                                                                                                                                                                                           ; nios2_system_cpu                             ; nios2_system ;
;       |nios2_system_cpu_cpu:cpu|                                                                                                        ; 1072.8 (944.5)       ; 1259.8 (1092.2)                  ; 201.2 (160.9)                                     ; 14.2 (13.2)                      ; 0.0 (0.0)            ; 1520 (1341)         ; 1728 (1448)               ; 0 (0)         ; 63872             ; 13    ; 3          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                  ; nios2_system_cpu_cpu                         ; nios2_system ;
;          |nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht                                                                                                                                                                                                                                         ; nios2_system_cpu_cpu_bht_module              ; nios2_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                   ; work         ;
;                |altsyncram_pdj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                ; altsyncram_pdj1                              ; work         ;
;          |nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data                                                                                                                                                                                                                                 ; nios2_system_cpu_cpu_dc_data_module          ; nios2_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                   ; work         ;
;                |altsyncram_4kl1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                        ; altsyncram_4kl1                              ; work         ;
;          |nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag                                                                                                                                                                                                                                   ; nios2_system_cpu_cpu_dc_tag_module           ; nios2_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                   ; work         ;
;                |altsyncram_fpi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fpi1:auto_generated                                                                                                                                                                          ; altsyncram_fpi1                              ; work         ;
;          |nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim                                                                                                                                                                                                                             ; nios2_system_cpu_cpu_dc_victim_module        ; nios2_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                    ; altsyncram_baj1                              ; work         ;
;          |nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data                                                                                                                                                                                                                                 ; nios2_system_cpu_cpu_ic_data_module          ; nios2_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                   ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                        ; altsyncram_spj1                              ; work         ;
;          |nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag                                                                                                                                                                                                                                   ; nios2_system_cpu_cpu_ic_tag_module           ; nios2_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                         ; altsyncram                                   ; work         ;
;                |altsyncram_lgj1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2688              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_lgj1:auto_generated                                                                                                                                                                          ; altsyncram_lgj1                              ; work         ;
;          |nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell                                                                                                                                                                                                                                ; nios2_system_cpu_cpu_mult_cell               ; nios2_system ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                             ; altera_mult_add                              ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                         ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                          ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                      ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                             ; altera_mult_add                              ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                         ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                          ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                      ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                             ; altera_mult_add                              ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                         ; altera_mult_add_37p2                         ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                ; altera_mult_add_rtl                          ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                       ; ama_multiplier_function                      ; work         ;
;          |nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|                                                            ; 128.3 (31.4)         ; 167.6 (32.2)                     ; 40.3 (0.7)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 179 (10)            ; 280 (81)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci                                                                                                                                                                                                                                ; nios2_system_cpu_cpu_nios2_oci               ; nios2_system ;
;             |nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|                                     ; 37.3 (0.0)           ; 58.6 (0.0)                       ; 22.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper                                                                                                                                          ; nios2_system_cpu_cpu_debug_slave_wrapper     ; nios2_system ;
;                |nios2_system_cpu_cpu_debug_slave_sysclk:the_nios2_system_cpu_cpu_debug_slave_sysclk|                                    ; 4.3 (4.3)            ; 24.2 (22.7)                      ; 19.8 (18.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_sysclk:the_nios2_system_cpu_cpu_debug_slave_sysclk                                                      ; nios2_system_cpu_cpu_debug_slave_sysclk      ; nios2_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_sysclk:the_nios2_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_sysclk:the_nios2_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                      ; work         ;
;                |nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|                                          ; 31.5 (30.3)          ; 33.0 (31.8)                      ; 2.5 (2.5)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck                                                            ; nios2_system_cpu_cpu_debug_slave_tck         ; nios2_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                      ; work         ;
;                |sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy|                                                            ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy                                                                              ; sld_virtual_jtag_basic                       ; work         ;
;             |nios2_system_cpu_cpu_nios2_avalon_reg:the_nios2_system_cpu_cpu_nios2_avalon_reg|                                           ; 6.9 (6.9)            ; 7.3 (7.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_avalon_reg:the_nios2_system_cpu_cpu_nios2_avalon_reg                                                                                                                                                ; nios2_system_cpu_cpu_nios2_avalon_reg        ; nios2_system ;
;             |nios2_system_cpu_cpu_nios2_oci_break:the_nios2_system_cpu_cpu_nios2_oci_break|                                             ; 0.6 (0.6)            ; 16.6 (16.6)                      ; 16.0 (16.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_oci_break:the_nios2_system_cpu_cpu_nios2_oci_break                                                                                                                                                  ; nios2_system_cpu_cpu_nios2_oci_break         ; nios2_system ;
;             |nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug|                                             ; 4.2 (3.9)            ; 4.7 (3.9)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug                                                                                                                                                  ; nios2_system_cpu_cpu_nios2_oci_debug         ; nios2_system ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                              ; altera_std_synchronizer                      ; work         ;
;             |nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|                                                   ; 48.0 (48.0)          ; 48.3 (48.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 54 (54)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem                                                                                                                                                        ; nios2_system_cpu_cpu_nios2_ocimem            ; nios2_system ;
;                |nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram                                                                           ; nios2_system_cpu_cpu_ociram_sp_ram_module    ; nios2_system ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                   ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                              ; work         ;
;          |nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a                                                                                                                                                                                                                 ; nios2_system_cpu_cpu_register_bank_a_module  ; nios2_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                   ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                              ; work         ;
;          |nios2_system_cpu_cpu_register_bank_b_module:nios2_system_cpu_cpu_register_bank_b|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_register_bank_b_module:nios2_system_cpu_cpu_register_bank_b                                                                                                                                                                                                                 ; nios2_system_cpu_cpu_register_bank_b_module  ; nios2_system ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_register_bank_b_module:nios2_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                       ; altsyncram                                   ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_register_bank_b_module:nios2_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                        ; altsyncram_voi1                              ; work         ;
;    |nios2_system_jtag_uart:jtag_uart|                                                                                                   ; 59.4 (14.8)          ; 72.4 (16.2)                      ; 13.1 (1.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (32)            ; 107 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                               ; nios2_system_jtag_uart                       ; nios2_system ;
;       |alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|                                                                      ; 20.2 (20.2)          ; 31.4 (31.4)                      ; 11.3 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                    ; alt_jtag_atlantic                            ; work         ;
;       |nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|                                                             ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                           ; nios2_system_jtag_uart_scfifo_r              ; nios2_system ;
;          |scfifo:rfifo|                                                                                                                 ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                              ; scfifo                                       ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                                  ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                                ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 6.3 (3.3)            ; 6.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                 ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                     ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                              ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                     ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                     ; work         ;
;       |nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|                                                             ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                           ; nios2_system_jtag_uart_scfifo_w              ; nios2_system ;
;          |scfifo:wfifo|                                                                                                                 ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                              ; scfifo                                       ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                   ; scfifo_3291                                  ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 12.1 (0.0)           ; 12.5 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                              ; a_dpfifo_5771                                ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 6.1 (3.1)            ; 6.5 (3.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                      ; a_fefifo_7cf                                 ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                 ; cntr_vg7                                     ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                      ; altsyncram_7pu1                              ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                        ; cntr_jgb                                     ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                              ; cntr_jgb                                     ; work         ;
;    |nios2_system_keys:keys|                                                                                                             ; 7.2 (7.2)            ; 8.0 (8.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_keys:keys                                                                                                                                                                                                                                                                                                                         ; nios2_system_keys                            ; nios2_system ;
;    |nios2_system_lcd:lcd|                                                                                                               ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_lcd:lcd                                                                                                                                                                                                                                                                                                                           ; nios2_system_lcd                             ; nios2_system ;
;    |nios2_system_leds_green:leds_green|                                                                                                 ; 2.6 (2.6)            ; 5.3 (5.3)                        ; 2.8 (2.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_leds_green:leds_green                                                                                                                                                                                                                                                                                                             ; nios2_system_leds_green                      ; nios2_system ;
;    |nios2_system_leds_red:leds_red|                                                                                                     ; 3.7 (3.7)            ; 8.7 (8.7)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_leds_red:leds_red                                                                                                                                                                                                                                                                                                                 ; nios2_system_leds_red                        ; nios2_system ;
;    |nios2_system_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 431.5 (0.0)          ; 477.7 (0.0)                      ; 47.4 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 799 (0)             ; 499 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                               ; nios2_system_mm_interconnect_0               ; nios2_system ;
;       |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                        ; 3.9 (3.9)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                        ; nios2_system ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                        ; nios2_system ;
;       |altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|                                                                                    ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                        ; nios2_system ;
;       |altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo|                                                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                        ; nios2_system ;
;       |altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo|                                                                              ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_green_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                        ; nios2_system ;
;       |altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo|                                                                                ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_red_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                        ; nios2_system ;
;       |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                                                              ; 7.4 (7.4)            ; 8.4 (8.4)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                        ; nios2_system ;
;       |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                                 ; 7.1 (7.1)            ; 7.4 (7.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                        ; nios2_system ;
;          |altsyncram:mem_rtl_0|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                          ; altsyncram                                   ; work         ;
;             |altsyncram_40n1:auto_generated|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                           ; altsyncram_40n1                              ; work         ;
;       |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                   ; 32.7 (32.7)          ; 36.8 (36.8)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                        ; nios2_system ;
;       |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|                                                                                ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                        ; nios2_system ;
;       |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                                 ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                        ; nios2_system ;
;       |altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|                                                                                 ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                        ; nios2_system ;
;       |altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|                                                                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                        ; nios2_system ;
;       |altera_merlin_master_agent:cpu_data_master_agent|                                                                                ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                              ; altera_merlin_master_agent                   ; nios2_system ;
;       |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                    ; nios2_system ;
;       |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                    ; nios2_system ;
;       |altera_merlin_slave_agent:keys_s1_agent|                                                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                    ; nios2_system ;
;       |altera_merlin_slave_agent:lcd_control_slave_agent|                                                                               ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_control_slave_agent                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                    ; nios2_system ;
;       |altera_merlin_slave_agent:onchip_mem_s1_agent|                                                                                   ; 7.5 (4.5)            ; 8.2 (5.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (9)              ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                    ; nios2_system ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor             ; nios2_system ;
;       |altera_merlin_slave_agent:sdram_s1_agent|                                                                                        ; 8.7 (5.3)            ; 8.7 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (10)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                    ; nios2_system ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor             ; nios2_system ;
;       |altera_merlin_slave_agent:timer_1_s1_agent|                                                                                      ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_1_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                    ; nios2_system ;
;       |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                   ; 7.6 (7.6)            ; 12.4 (12.4)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator               ; nios2_system ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                           ; 7.6 (7.6)            ; 8.5 (8.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator               ; nios2_system ;
;       |altera_merlin_slave_translator:keys_s1_translator|                                                                               ; 5.1 (5.1)            ; 5.4 (5.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator               ; nios2_system ;
;       |altera_merlin_slave_translator:lcd_control_slave_translator|                                                                     ; 13.8 (13.8)          ; 14.8 (14.8)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator                                                                                                                                                                                                                                   ; altera_merlin_slave_translator               ; nios2_system ;
;       |altera_merlin_slave_translator:leds_green_s1_translator|                                                                         ; 5.7 (5.7)            ; 6.5 (6.5)                        ; 0.9 (0.9)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_green_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator               ; nios2_system ;
;       |altera_merlin_slave_translator:leds_red_s1_translator|                                                                           ; 6.8 (6.8)            ; 10.2 (10.2)                      ; 3.4 (3.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_red_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator               ; nios2_system ;
;       |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                       ; altera_merlin_slave_translator               ; nios2_system ;
;       |altera_merlin_slave_translator:switches_s1_translator|                                                                           ; 7.9 (7.9)            ; 8.0 (8.0)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator               ; nios2_system ;
;       |altera_merlin_slave_translator:timer_0_s1_translator|                                                                            ; 8.4 (8.4)            ; 8.5 (8.5)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator               ; nios2_system ;
;       |altera_merlin_slave_translator:timer_1_s1_translator|                                                                            ; 6.1 (6.1)            ; 8.4 (8.4)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_1_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator               ; nios2_system ;
;       |altera_merlin_slave_translator:uart_s1_translator|                                                                               ; 7.2 (7.2)            ; 7.1 (7.1)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                             ; altera_merlin_slave_translator               ; nios2_system ;
;       |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                           ; 13.6 (13.6)          ; 14.7 (14.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                ; nios2_system ;
;       |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                    ; 8.1 (8.1)            ; 9.7 (9.7)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                ; nios2_system ;
;       |altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|                                                                     ; 22.3 (22.3)          ; 25.1 (25.1)                      ; 2.8 (2.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 36 (36)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter                                                                                                                                                                                                                                   ; altera_merlin_width_adapter                  ; nios2_system ;
;       |altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|                                                                     ; 11.7 (11.7)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter                                                                                                                                                                                                                                   ; altera_merlin_width_adapter                  ; nios2_system ;
;       |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                          ; 21.8 (21.8)          ; 22.3 (22.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                  ; nios2_system ;
;       |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                          ; 11.0 (11.0)          ; 11.2 (11.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                  ; nios2_system ;
;       |nios2_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 14.1 (14.1)          ; 16.0 (16.0)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                            ; nios2_system_mm_interconnect_0_cmd_demux     ; nios2_system ;
;       |nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                      ; 4.7 (4.7)            ; 5.2 (5.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                    ; nios2_system_mm_interconnect_0_cmd_demux_001 ; nios2_system ;
;       |nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                          ; 17.5 (15.6)          ; 17.9 (15.9)                      ; 0.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (48)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                        ; nios2_system_mm_interconnect_0_cmd_mux_002   ; nios2_system ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 1.9 (1.9)            ; 2.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                     ; nios2_system ;
;       |nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                          ; 13.9 (11.3)          ; 14.9 (12.5)                      ; 1.0 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (35)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                        ; nios2_system_mm_interconnect_0_cmd_mux_002   ; nios2_system ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                     ; nios2_system ;
;       |nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                          ; 17.6 (13.9)          ; 17.8 (13.9)                      ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (45)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                        ; nios2_system_mm_interconnect_0_cmd_mux_002   ; nios2_system ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 3.7 (3.7)            ; 3.9 (3.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                     ; nios2_system ;
;       |nios2_system_mm_interconnect_0_router:router|                                                                                    ; 19.1 (19.1)          ; 22.3 (22.3)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                  ; nios2_system_mm_interconnect_0_router        ; nios2_system ;
;       |nios2_system_mm_interconnect_0_router_001:router_001|                                                                            ; 2.6 (2.6)            ; 3.5 (3.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                          ; nios2_system_mm_interconnect_0_router_001    ; nios2_system ;
;       |nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                    ; nios2_system_mm_interconnect_0_rsp_demux_002 ; nios2_system ;
;       |nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                      ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                    ; nios2_system_mm_interconnect_0_rsp_demux_002 ; nios2_system ;
;       |nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                                      ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                    ; nios2_system_mm_interconnect_0_rsp_demux_002 ; nios2_system ;
;       |nios2_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 47.8 (47.8)          ; 52.7 (52.7)                      ; 5.4 (5.4)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 135 (135)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                ; nios2_system_mm_interconnect_0_rsp_mux       ; nios2_system ;
;       |nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                          ; 33.8 (33.8)          ; 38.6 (38.6)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                        ; nios2_system_mm_interconnect_0_rsp_mux_001   ; nios2_system ;
;    |nios2_system_onchip_mem:onchip_mem|                                                                                                 ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 245760            ; 32    ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                                             ; nios2_system_onchip_mem                      ; nios2_system ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 245760            ; 32    ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                   ; altsyncram                                   ; work         ;
;          |altsyncram_udn1:auto_generated|                                                                                               ; 1.0 (0.4)            ; 1.3 (0.5)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (1)                     ; 0 (0)         ; 245760            ; 32    ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_udn1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_udn1                              ; work         ;
;             |decode_5la:decode3|                                                                                                        ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_udn1:auto_generated|decode_5la:decode3                                                                                                                                                                                                                                 ; decode_5la                                   ; work         ;
;    |nios2_system_sdram:sdram|                                                                                                           ; 133.2 (98.3)         ; 145.3 (101.8)                    ; 12.1 (3.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 217 (167)           ; 212 (126)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_sdram:sdram                                                                                                                                                                                                                                                                                                                       ; nios2_system_sdram                           ; nios2_system ;
;       |nios2_system_sdram_input_efifo_module:the_nios2_system_sdram_input_efifo_module|                                                 ; 34.9 (34.9)          ; 43.5 (43.5)                      ; 8.6 (8.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 86 (86)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_sdram:sdram|nios2_system_sdram_input_efifo_module:the_nios2_system_sdram_input_efifo_module                                                                                                                                                                                                                                       ; nios2_system_sdram_input_efifo_module        ; nios2_system ;
;    |nios2_system_sdram_pll:sdram_pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                               ; nios2_system_sdram_pll                       ; nios2_system ;
;       |nios2_system_sdram_pll_sys_pll:sys_pll|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_sdram_pll:sdram_pll|nios2_system_sdram_pll_sys_pll:sys_pll                                                                                                                                                                                                                                                                        ; nios2_system_sdram_pll_sys_pll               ; nios2_system ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_sdram_pll:sdram_pll|nios2_system_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                ; altera_pll                                   ; work         ;
;    |nios2_system_switches:switches|                                                                                                     ; 3.1 (3.1)            ; 6.5 (6.5)                        ; 3.5 (3.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_switches:switches                                                                                                                                                                                                                                                                                                                 ; nios2_system_switches                        ; nios2_system ;
;    |nios2_system_timer_0:timer_0|                                                                                                       ; 59.9 (59.9)          ; 73.8 (73.8)                      ; 14.0 (14.0)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 101 (101)           ; 136 (136)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_timer_0:timer_0                                                                                                                                                                                                                                                                                                                   ; nios2_system_timer_0                         ; nios2_system ;
;    |nios2_system_timer_0:timer_1|                                                                                                       ; 61.3 (61.3)          ; 75.7 (75.7)                      ; 14.5 (14.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 102 (102)           ; 131 (131)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_timer_0:timer_1                                                                                                                                                                                                                                                                                                                   ; nios2_system_timer_0                         ; nios2_system ;
;    |nios2_system_uart:uart|                                                                                                             ; 67.2 (0.0)           ; 74.3 (0.0)                       ; 7.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 122 (0)             ; 114 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_uart:uart                                                                                                                                                                                                                                                                                                                         ; nios2_system_uart                            ; nios2_system ;
;       |nios2_system_uart_regs:the_nios2_system_uart_regs|                                                                               ; 27.5 (27.5)          ; 32.9 (32.9)                      ; 5.6 (5.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 55 (55)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_uart:uart|nios2_system_uart_regs:the_nios2_system_uart_regs                                                                                                                                                                                                                                                                       ; nios2_system_uart_regs                       ; nios2_system ;
;       |nios2_system_uart_rx:the_nios2_system_uart_rx|                                                                                   ; 24.0 (24.2)          ; 25.4 (24.6)                      ; 1.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 42 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx                                                                                                                                                                                                                                                                           ; nios2_system_uart_rx                         ; nios2_system ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                          ; -0.2 (-0.2)          ; 0.8 (0.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                       ; altera_std_synchronizer                      ; work         ;
;       |nios2_system_uart_tx:the_nios2_system_uart_tx|                                                                                   ; 15.7 (15.7)          ; 16.0 (16.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|nios2_system_uart:uart|nios2_system_uart_tx:the_nios2_system_uart_tx                                                                                                                                                                                                                                                                           ; nios2_system_uart_tx                         ; nios2_system ;
;    |sld_hub:auto_hub|                                                                                                                   ; 69.5 (0.5)           ; 81.5 (0.5)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (1)             ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                               ; sld_hub                                      ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 69.0 (0.0)           ; 81.0 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (0)             ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                  ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 69.0 (0.0)           ; 81.0 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (0)             ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                            ; alt_sld_fab                                  ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 69.0 (1.2)           ; 81.0 (3.2)                       ; 12.0 (2.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 112 (1)             ; 90 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                        ; alt_sld_fab_alt_sld_fab                      ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 67.8 (0.0)           ; 77.8 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric            ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 67.8 (45.7)          ; 77.8 (53.0)                      ; 10.0 (7.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (76)            ; 84 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                               ; sld_jtag_hub                                 ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 12.0 (12.0)          ; 12.5 (12.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg       ; sld_rom_sr                                   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.1 (10.1)          ; 12.3 (12.3)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |nios2_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm     ; sld_shadow_jsm                               ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                       ;
+------------------------------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name                                     ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------------------------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+
; lcd_external_RS                          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_external_RW                          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_external_E                           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_green_external_connection_export[0] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_green_external_connection_export[1] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_green_external_connection_export[2] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_green_external_connection_export[3] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_green_external_connection_export[4] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_green_external_connection_export[5] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_green_external_connection_export[6] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_green_external_connection_export[7] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_green_external_connection_export[8] ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[0]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[1]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[2]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[3]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[4]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[5]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[6]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[7]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[8]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[9]   ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[10]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[11]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[12]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[13]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[14]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[15]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[16]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_red_external_connection_export[17]  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdram_pll_sdram_clk_clk                  ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdram_wire_addr[0]                       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[1]                       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[2]                       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[3]                       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[4]                       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[5]                       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[6]                       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[7]                       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[8]                       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[9]                       ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[10]                      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_addr[11]                      ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_ba[0]                         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_ba[1]                         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_cas_n                         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_cke                           ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdram_wire_cs_n                          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_dqm[0]                        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_dqm[1]                        ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_ras_n                         ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; sdram_wire_we_n                          ; Output   ; --   ; --   ; --   ; -- ; (0)  ; --    ; --     ; --                     ; --                       ;
; uart_external_connection_txd             ; Output   ; --   ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_external_data[0]                     ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_external_data[1]                     ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_external_data[2]                     ; Bidir    ; --   ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_external_data[3]                     ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_external_data[4]                     ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_external_data[5]                     ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_external_data[6]                     ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; lcd_external_data[7]                     ; Bidir    ; --   ; --   ; (0)  ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sdram_wire_dq[0]                         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[1]                         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[2]                         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[3]                         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[4]                         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[5]                         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[6]                         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[7]                         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[8]                         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[9]                         ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[10]                        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[11]                        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[12]                        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[13]                        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[14]                        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sdram_wire_dq[15]                        ; Bidir    ; (0)  ; (0)  ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; clk_clk                                  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; reset_reset_n                            ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; keys_external_connection_export[2]       ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; keys_external_connection_export[0]       ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; keys_external_connection_export[1]       ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[3]   ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[11]  ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[2]   ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[10]  ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[7]   ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[15]  ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[12]  ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[16]  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[13]  ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[5]   ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[4]   ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[14]  ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[9]   ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[8]   ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[0]   ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[17]  ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[6]   ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; switches_external_connection_export[1]   ; Input    ; --   ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; uart_external_connection_rxd             ; Input    ; --   ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+------------------------------------------+----------+------+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                    ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; lcd_external_data[0]                                                                                                                   ;                   ;         ;
;      - nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator|av_readdata_pre[0] ; 0                 ; 0       ;
; lcd_external_data[1]                                                                                                                   ;                   ;         ;
;      - nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator|av_readdata_pre[1] ; 0                 ; 0       ;
; lcd_external_data[2]                                                                                                                   ;                   ;         ;
;      - nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator|av_readdata_pre[2] ; 0                 ; 0       ;
; lcd_external_data[3]                                                                                                                   ;                   ;         ;
;      - nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator|av_readdata_pre[3] ; 1                 ; 0       ;
; lcd_external_data[4]                                                                                                                   ;                   ;         ;
;      - nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator|av_readdata_pre[4] ; 1                 ; 0       ;
; lcd_external_data[5]                                                                                                                   ;                   ;         ;
;      - nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator|av_readdata_pre[5] ; 1                 ; 0       ;
; lcd_external_data[6]                                                                                                                   ;                   ;         ;
;      - nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator|av_readdata_pre[6] ; 1                 ; 0       ;
; lcd_external_data[7]                                                                                                                   ;                   ;         ;
;      - nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_control_slave_translator|av_readdata_pre[7] ; 1                 ; 0       ;
; sdram_wire_dq[0]                                                                                                                       ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[0]                                                                                             ; 0                 ; 0       ;
; sdram_wire_dq[1]                                                                                                                       ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[1]                                                                                             ; 0                 ; 0       ;
; sdram_wire_dq[2]                                                                                                                       ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[2]                                                                                             ; 0                 ; 0       ;
; sdram_wire_dq[3]                                                                                                                       ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[3]                                                                                             ; 0                 ; 0       ;
; sdram_wire_dq[4]                                                                                                                       ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[4]                                                                                             ; 0                 ; 0       ;
; sdram_wire_dq[5]                                                                                                                       ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[5]                                                                                             ; 0                 ; 0       ;
; sdram_wire_dq[6]                                                                                                                       ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[6]                                                                                             ; 0                 ; 0       ;
; sdram_wire_dq[7]                                                                                                                       ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[7]                                                                                             ; 0                 ; 0       ;
; sdram_wire_dq[8]                                                                                                                       ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[8]                                                                                             ; 0                 ; 0       ;
; sdram_wire_dq[9]                                                                                                                       ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[9]                                                                                             ; 0                 ; 0       ;
; sdram_wire_dq[10]                                                                                                                      ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[10]                                                                                            ; 0                 ; 0       ;
; sdram_wire_dq[11]                                                                                                                      ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[11]                                                                                            ; 0                 ; 0       ;
; sdram_wire_dq[12]                                                                                                                      ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[12]                                                                                            ; 0                 ; 0       ;
; sdram_wire_dq[13]                                                                                                                      ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[13]                                                                                            ; 0                 ; 0       ;
; sdram_wire_dq[14]                                                                                                                      ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[14]                                                                                            ; 0                 ; 0       ;
; sdram_wire_dq[15]                                                                                                                      ;                   ;         ;
;      - nios2_system_sdram:sdram|za_data[15]                                                                                            ; 0                 ; 0       ;
; clk_clk                                                                                                                                ;                   ;         ;
; reset_reset_n                                                                                                                          ;                   ;         ;
;      - altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out       ; 0                 ; 0       ;
;      - altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]        ; 0                 ; 0       ;
;      - altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]        ; 0                 ; 0       ;
;      - nios2_system_sdram_pll:sdram_pll|nios2_system_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL  ; 0                 ; 0       ;
; keys_external_connection_export[2]                                                                                                     ;                   ;         ;
;      - nios2_system_keys:keys|d1_data_in[2]                                                                                            ; 1                 ; 0       ;
;      - nios2_system_keys:keys|read_mux_out[2]~0                                                                                        ; 1                 ; 0       ;
; keys_external_connection_export[0]                                                                                                     ;                   ;         ;
;      - nios2_system_keys:keys|read_mux_out[0]~1                                                                                        ; 1                 ; 0       ;
;      - nios2_system_keys:keys|d1_data_in[0]~feeder                                                                                     ; 1                 ; 0       ;
; keys_external_connection_export[1]                                                                                                     ;                   ;         ;
;      - nios2_system_keys:keys|d1_data_in[1]                                                                                            ; 1                 ; 0       ;
;      - nios2_system_keys:keys|read_mux_out[1]~2                                                                                        ; 1                 ; 0       ;
; switches_external_connection_export[3]                                                                                                 ;                   ;         ;
;      - nios2_system_switches:switches|readdata[3]                                                                                      ; 0                 ; 0       ;
; switches_external_connection_export[11]                                                                                                ;                   ;         ;
;      - nios2_system_switches:switches|readdata[11]                                                                                     ; 1                 ; 0       ;
; switches_external_connection_export[2]                                                                                                 ;                   ;         ;
;      - nios2_system_switches:switches|readdata[2]                                                                                      ; 1                 ; 0       ;
; switches_external_connection_export[10]                                                                                                ;                   ;         ;
;      - nios2_system_switches:switches|readdata[10]                                                                                     ; 1                 ; 0       ;
; switches_external_connection_export[7]                                                                                                 ;                   ;         ;
;      - nios2_system_switches:switches|readdata[7]~feeder                                                                               ; 1                 ; 0       ;
; switches_external_connection_export[15]                                                                                                ;                   ;         ;
;      - nios2_system_switches:switches|readdata[15]                                                                                     ; 1                 ; 0       ;
; switches_external_connection_export[12]                                                                                                ;                   ;         ;
;      - nios2_system_switches:switches|readdata[12]                                                                                     ; 1                 ; 0       ;
; switches_external_connection_export[16]                                                                                                ;                   ;         ;
;      - nios2_system_switches:switches|readdata[16]~feeder                                                                              ; 0                 ; 0       ;
; switches_external_connection_export[13]                                                                                                ;                   ;         ;
;      - nios2_system_switches:switches|readdata[13]                                                                                     ; 1                 ; 0       ;
; switches_external_connection_export[5]                                                                                                 ;                   ;         ;
;      - nios2_system_switches:switches|readdata[5]                                                                                      ; 1                 ; 0       ;
; switches_external_connection_export[4]                                                                                                 ;                   ;         ;
;      - nios2_system_switches:switches|readdata[4]                                                                                      ; 1                 ; 0       ;
; switches_external_connection_export[14]                                                                                                ;                   ;         ;
;      - nios2_system_switches:switches|readdata[14]~feeder                                                                              ; 0                 ; 0       ;
; switches_external_connection_export[9]                                                                                                 ;                   ;         ;
;      - nios2_system_switches:switches|readdata[9]~feeder                                                                               ; 0                 ; 0       ;
; switches_external_connection_export[8]                                                                                                 ;                   ;         ;
;      - nios2_system_switches:switches|readdata[8]                                                                                      ; 0                 ; 0       ;
; switches_external_connection_export[0]                                                                                                 ;                   ;         ;
;      - nios2_system_switches:switches|readdata[0]                                                                                      ; 0                 ; 0       ;
; switches_external_connection_export[17]                                                                                                ;                   ;         ;
;      - nios2_system_switches:switches|readdata[17]                                                                                     ; 1                 ; 0       ;
; switches_external_connection_export[6]                                                                                                 ;                   ;         ;
;      - nios2_system_switches:switches|readdata[6]                                                                                      ; 1                 ; 0       ;
; switches_external_connection_export[1]                                                                                                 ;                   ;         ;
;      - nios2_system_switches:switches|readdata[1]                                                                                      ; 0                 ; 0       ;
; uart_external_connection_rxd                                                                                                           ;                   ;         ;
;      - nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ; 1                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Location                    ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3               ; 177     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                               ; JTAG_X0_Y2_N3               ; 28      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                         ; FF_X13_Y8_N17               ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                          ; FF_X13_Y8_N26               ; 2632    ; Async. clear, Async. load, Clock enable            ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_rd_addr_cnt[0]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X42_Y9_N54          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_rd_data_cnt[2]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y9_N24          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_rd_data_cnt[2]~1                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y9_N0          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_wr_data_cnt[3]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y7_N0           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                   ; FF_X48_Y9_N11               ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                          ; FF_X52_Y6_N40               ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                        ; LABCELL_X45_Y11_N21         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_inst_result[6]~3                                                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y9_N27         ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                  ; FF_X51_Y7_N5                ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                  ; FF_X45_Y9_N2                ; 895     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y9_N27          ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                               ; LABCELL_X46_Y11_N42         ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X62_Y4_N45          ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                          ; MLABCELL_X52_Y10_N39        ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                       ; FF_X60_Y11_N26              ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y11_N45         ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                      ; FF_X57_Y12_N11              ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y9_N39          ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                  ; FF_X51_Y9_N17               ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_src2[15]~1                                                                                                                                                                                                                                                                                                 ; MLABCELL_X59_Y8_N39         ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y7_N3          ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y10_N30         ; 34      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X56_Y11_N48         ; 188     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y11_N0          ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X61_Y11_N57         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                     ; FF_X50_Y9_N11               ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y11_N27         ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y11_N42         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                               ; FF_X47_Y7_N20               ; 53      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                    ; FF_X43_Y7_N19               ; 58      ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_address_offset_field[1]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X43_Y7_N24          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|d_writedata[31]~0                                                                                                                                                                                                                                                                                            ; LABCELL_X43_Y7_N6           ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y9_N54          ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y9_N15          ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                             ; LABCELL_X43_Y7_N3           ; 5       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                           ; FF_X36_Y8_N14               ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y10_N3          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y11_N45         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y11_N6          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                    ; LABCELL_X50_Y12_N48         ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y11_N27         ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                 ; FF_X34_Y5_N32               ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_sysclk:the_nios2_system_cpu_cpu_debug_slave_sysclk|jxuir                                                            ; FF_X3_Y4_N46                ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_sysclk:the_nios2_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a                                             ; MLABCELL_X6_Y2_N36          ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_sysclk:the_nios2_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                           ; LABCELL_X4_Y4_N12           ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_sysclk:the_nios2_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b                                             ; MLABCELL_X6_Y2_N42          ; 36      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_sysclk:the_nios2_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                                ; FF_X9_Y2_N5                 ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[10]~10                                                              ; LABCELL_X4_Y3_N54           ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[10]~9                                                               ; LABCELL_X4_Y3_N27           ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[24]~13                                                              ; LABCELL_X4_Y3_N0            ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[24]~15                                                              ; MLABCELL_X3_Y3_N18          ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[36]~20                                                              ; MLABCELL_X3_Y3_N36          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy|virtual_state_uir                                                                        ; LABCELL_X4_Y2_N15           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_avalon_reg:the_nios2_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                            ; LABCELL_X16_Y6_N36          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_oci_break:the_nios2_system_cpu_cpu_nios2_oci_break|break_readreg[5]~0                                                                                                                                           ; MLABCELL_X3_Y4_N3           ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_oci_break:the_nios2_system_cpu_cpu_nios2_oci_break|break_readreg[5]~1                                                                                                                                           ; LABCELL_X4_Y3_N6            ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                                                       ; LABCELL_X11_Y3_N12          ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|MonDReg[14]~3                                                                                                                                                      ; LABCELL_X11_Y4_N39          ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|MonDReg[23]~12                                                                                                                                                     ; LABCELL_X10_Y5_N33          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                                                   ; LABCELL_X10_Y4_N12          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                     ; LABCELL_X16_Y6_N39          ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                        ; LABCELL_X13_Y5_N24          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                  ; LABCELL_X1_Y6_N57           ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                ; LABCELL_X1_Y6_N0            ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                        ; LABCELL_X1_Y6_N3            ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y6_N6           ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                   ; FF_X22_Y6_N50               ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y6_N18          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                              ; MLABCELL_X15_Y2_N54         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                              ; LABCELL_X17_Y5_N51          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y5_N51          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                    ; FF_X22_Y6_N17               ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y2_N57         ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_keys:keys|always1~0                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y8_N0           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_leds_green:leds_green|always0~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y6_N45          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_leds_red:leds_red|always0~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y8_N0           ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                    ; LABCELL_X36_Y5_N9           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                          ; LABCELL_X36_Y9_N6           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                                                        ; LABCELL_X37_Y4_N39          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y3_N48         ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; LABCELL_X36_Y4_N45          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                   ; LABCELL_X36_Y4_N51          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                   ; LABCELL_X36_Y5_N36          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y5_N24         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                   ; LABCELL_X37_Y7_N9           ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                   ; LABCELL_X37_Y7_N45          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                   ; LABCELL_X37_Y7_N57          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; FF_X36_Y5_N50               ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                               ; LABCELL_X36_Y4_N24          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                 ; FF_X36_Y5_N5                ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                 ; FF_X36_Y5_N41               ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                 ; FF_X36_Y5_N59               ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                 ; FF_X36_Y5_N8                ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                 ; FF_X36_Y5_N56               ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|comb~1                                                                                                                                                                                                                                                      ; LABCELL_X36_Y9_N36          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|m0_write                                                                                                                                                                                                                                                    ; LABCELL_X35_Y9_N54          ; 32      ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|rp_valid                                                                                                                                                                                                                                                    ; LABCELL_X36_Y9_N15          ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~1                                                                                                                                                                                                                                                           ; LABCELL_X36_Y4_N42          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                                         ; LABCELL_X37_Y4_N6           ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                         ; MLABCELL_X34_Y8_N21         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|save_dest_id~1                                                                                                                                                                                                                                      ; LABCELL_X30_Y7_N39          ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|pending_response_count[3]~0                                                                                                                                                                                                                  ; LABCELL_X36_Y8_N54          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                               ; MLABCELL_X34_Y9_N54         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|data_reg[13]~0                                                                                                                                                                                                                                ; LABCELL_X29_Y9_N54          ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                       ; FF_X31_Y9_N11               ; 57      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_mem_s1_rsp_width_adapter|always10~0                                                                                                                                                                                                                                    ; LABCELL_X35_Y8_N6           ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[3]~0                                                                                                                                                                                                                                      ; MLABCELL_X39_Y7_N48         ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                            ; FF_X39_Y7_N53               ; 70      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|always10~1                                                                                                                                                                                                                                         ; LABCELL_X37_Y8_N39          ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                 ; MLABCELL_X34_Y5_N36         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                     ; MLABCELL_X34_Y5_N42         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                 ; LABCELL_X31_Y9_N36          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                     ; LABCELL_X31_Y9_N3           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                 ; MLABCELL_X39_Y7_N42         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                     ; MLABCELL_X39_Y7_N57         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_udn1:auto_generated|decode_5la:decode3|eq_node[0]                                                                                                                                                                                                                                  ; LABCELL_X31_Y9_N6           ; 16      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_udn1:auto_generated|decode_5la:decode3|eq_node[1]                                                                                                                                                                                                                                  ; LABCELL_X31_Y9_N21          ; 16      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y3_N21          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|active_rnw~2                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y3_N18         ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|m_addr[2]~2                                                                                                                                                                                                                                                                                                                       ; LABCELL_X51_Y3_N24          ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                 ; FF_X46_Y3_N19               ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                 ; FF_X51_Y3_N46               ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|nios2_system_sdram_input_efifo_module:the_nios2_system_sdram_input_efifo_module|entry_0[40]~0                                                                                                                                                                                                                                     ; LABCELL_X40_Y4_N24          ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|nios2_system_sdram_input_efifo_module:the_nios2_system_sdram_input_efifo_module|entry_1[40]~0                                                                                                                                                                                                                                     ; LABCELL_X40_Y4_N6           ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                ; DDIOOECELL_X54_Y0_N39       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X54_Y0_N22       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X38_Y0_N22       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X50_Y0_N45       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X58_Y0_N62       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X56_Y0_N56       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X50_Y0_N96       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                  ; DDIOOECELL_X40_Y0_N5        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X36_Y0_N22       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X40_Y0_N56       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X50_Y0_N62       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X38_Y0_N56       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X52_Y0_N5        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X40_Y0_N22       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X38_Y0_N39       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                   ; DDIOOECELL_X40_Y0_N39       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; nios2_system_sdram_pll:sdram_pll|nios2_system_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                             ; PLLOUTPUTCOUNTER_X89_Y80_N1 ; 3042    ; Clock                                              ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; nios2_system_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y3_N42          ; 41      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_timer_0:timer_0|always0~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y4_N57          ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_timer_0:timer_0|control_wr_strobe                                                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y4_N54         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_timer_0:timer_0|period_h_wr_strobe                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y4_N3           ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_timer_0:timer_0|period_l_wr_strobe                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y4_N45          ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_timer_0:timer_0|snap_strobe~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X24_Y4_N39          ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_timer_0:timer_1|always0~0                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y6_N54         ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_timer_0:timer_1|always0~1                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X28_Y6_N42         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_timer_0:timer_1|control_wr_strobe                                                                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y6_N45         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_timer_0:timer_1|period_h_wr_strobe                                                                                                                                                                                                                                                                                                            ; MLABCELL_X28_Y6_N27         ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_timer_0:timer_1|period_l_wr_strobe                                                                                                                                                                                                                                                                                                            ; LABCELL_X27_Y6_N9           ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_timer_0:timer_1|snap_strobe~0                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X28_Y6_N6          ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_uart:uart|nios2_system_uart_regs:the_nios2_system_uart_regs|Equal0~1                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y5_N45          ; 49      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; nios2_system_uart:uart|nios2_system_uart_regs:the_nios2_system_uart_regs|control_wr_strobe                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y5_N12          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_uart:uart|nios2_system_uart_regs:the_nios2_system_uart_regs|eop_char_wr_strobe                                                                                                                                                                                                                                                                ; LABCELL_X29_Y5_N54          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_uart:uart|nios2_system_uart_regs:the_nios2_system_uart_regs|tx_wr_strobe~0                                                                                                                                                                                                                                                                    ; LABCELL_X29_Y5_N18          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|got_new_char                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y5_N42          ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]~0                                                                                                                                                                                                                              ; LABCELL_X22_Y5_N0           ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; nios2_system_uart:uart|nios2_system_uart_tx:the_nios2_system_uart_tx|always4~0                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y5_N21          ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_uart:uart|nios2_system_uart_tx:the_nios2_system_uart_tx|do_load_shifter                                                                                                                                                                                                                                                                       ; FF_X27_Y5_N29               ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; nios2_system_uart:uart|nios2_system_uart_tx:the_nios2_system_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1                                                                                                                                                                                                                       ; MLABCELL_X28_Y5_N27         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; reset_reset_n                                                                                                                                                                                                                                                                                                                                              ; PIN_E19                     ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ; FF_X2_Y2_N8                 ; 60      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                      ; LABCELL_X1_Y5_N6            ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                        ; LABCELL_X1_Y3_N12           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0           ; LABCELL_X2_Y2_N42           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                           ; LABCELL_X2_Y3_N54           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                             ; LABCELL_X2_Y3_N15           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1              ; LABCELL_X2_Y1_N57           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                ; LABCELL_X1_Y1_N12           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                      ; LABCELL_X1_Y4_N18           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                    ; LABCELL_X2_Y3_N45           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2      ; LABCELL_X2_Y1_N51           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~1 ; LABCELL_X2_Y1_N54           ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; FF_X1_Y2_N29                ; 17      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; FF_X1_Y2_N56                ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ; FF_X1_Y2_N59                ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; FF_X1_Y3_N53                ; 55      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                 ; LABCELL_X1_Y2_N51           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; FF_X1_Y4_N14                ; 40      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                     ; LABCELL_X2_Y1_N48           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                           ; Location                    ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+
; nios2_system_sdram_pll:sdram_pll|nios2_system_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X89_Y80_N1 ; 3042    ; Global Clock         ; GCLK11           ; --                        ;
; nios2_system_sdram_pll:sdram_pll|nios2_system_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1] ; PLLOUTPUTCOUNTER_X89_Y73_N1 ; 1       ; Global Clock         ; GCLK13           ; --                        ;
+----------------------------------------------------------------------------------------------------------------+-----------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                     ;
+-----------------------------------------------------------+---------+
; Name                                                      ; Fan-Out ;
+-----------------------------------------------------------+---------+
; altera_reset_controller:rst_controller|r_sync_rst         ; 2633    ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|A_mem_stall ; 895     ;
+-----------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF                         ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_bht_module:nios2_system_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0     ; None                        ; M10K_X58_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_dc_data_module:nios2_system_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0     ; None                        ; M10K_X49_Y7_N0, M10K_X49_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_dc_tag_module:nios2_system_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_fpi1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 16           ; 64           ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 64                          ; 16                          ; 64                          ; 16                          ; 1024                ; 1           ; 0     ; None                        ; M10K_X49_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_dc_victim_module:nios2_system_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0     ; None                        ; M10K_X49_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_ic_data_module:nios2_system_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None                        ; M10K_X49_Y10_N0, M10K_X41_Y10_N0, M10K_X41_Y9_N0, M10K_X49_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_ic_tag_module:nios2_system_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_lgj1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688   ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1           ; 0     ; None                        ; M10K_X49_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0     ; None                        ; M10K_X14_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                        ; M10K_X58_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_register_bank_b_module:nios2_system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None                        ; M10K_X58_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                        ; M10K_X14_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0     ; None                        ; M10K_X14_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1           ; 0     ; None                        ; M10K_X41_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_udn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; Single Clock ; 15360        ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 245760 ; 15360                       ; 16                          ; --                          ; --                          ; 245760              ; 32          ; 0     ; nios2_system_onchip_mem.hex ; M10K_X38_Y3_N0, M10K_X38_Y1_N0, M10K_X41_Y4_N0, M10K_X41_Y3_N0, M10K_X26_Y8_N0, M10K_X26_Y9_N0, M10K_X26_Y6_N0, M10K_X26_Y7_N0, M10K_X38_Y6_N0, M10K_X41_Y6_N0, M10K_X41_Y5_N0, M10K_X38_Y5_N0, M10K_X26_Y5_N0, M10K_X26_Y4_N0, M10K_X38_Y4_N0, M10K_X38_Y7_N0, M10K_X38_Y2_N0, M10K_X41_Y1_N0, M10K_X26_Y3_N0, M10K_X26_Y2_N0, M10K_X14_Y3_N0, M10K_X14_Y7_N0, M10K_X5_Y5_N0, M10K_X5_Y6_N0, M10K_X14_Y9_N0, M10K_X14_Y8_N0, M10K_X14_Y4_N0, M10K_X14_Y1_N0, M10K_X5_Y7_N0, M10K_X5_Y8_N0, M10K_X38_Y9_N0, M10K_X38_Y8_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                               ; Mode                  ; Location      ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X54_Y6_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X54_Y8_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_mult_cell:the_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18 ; DSP_X54_Y4_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+--------------------------------------------------------+
; Routing Usage Summary                                  ;
+------------------------------+-------------------------+
; Routing Resource Type        ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 8,503 / 374,484 ( 2 % ) ;
; C12 interconnects            ; 65 / 16,664 ( < 1 % )   ;
; C2 interconnects             ; 2,488 / 155,012 ( 2 % ) ;
; C4 interconnects             ; 1,423 / 72,600 ( 2 % )  ;
; DQS bus muxes                ; 0 / 30 ( 0 % )          ;
; DQS-18 I/O buses             ; 0 / 30 ( 0 % )          ;
; DQS-9 I/O buses              ; 0 / 30 ( 0 % )          ;
; Direct links                 ; 652 / 374,484 ( < 1 % ) ;
; Global clocks                ; 2 / 16 ( 13 % )         ;
; Horizontal periphery clocks  ; 0 / 72 ( 0 % )          ;
; Local interconnects          ; 1,514 / 112,960 ( 1 % ) ;
; Quadrant clocks              ; 0 / 88 ( 0 % )          ;
; R14 interconnects            ; 195 / 15,868 ( 1 % )    ;
; R14/C12 interconnect drivers ; 234 / 27,256 ( < 1 % )  ;
; R3 interconnects             ; 3,429 / 169,296 ( 2 % ) ;
; R6 interconnects             ; 5,865 / 330,800 ( 2 % ) ;
; Spine clocks                 ; 6 / 480 ( 1 % )         ;
; Wire stub REs                ; 0 / 20,834 ( 0 % )      ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                                ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                               ; 0            ; 36           ; 0            ; 0            ; 0            ; 105       ; 0            ; 0            ; 105       ; 105       ; 0            ; 77           ; 0            ; 0            ; 0            ; 0            ; 77           ; 0            ; 0            ; 0            ; 0            ; 77           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked                          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable                       ; 105          ; 69           ; 105          ; 105          ; 105          ; 0         ; 105          ; 105          ; 0         ; 0         ; 105          ; 28           ; 105          ; 105          ; 105          ; 105          ; 28           ; 105          ; 105          ; 105          ; 105          ; 28           ; 105          ; 105          ; 105          ; 105          ; 105          ; 105          ;
; Total Fail                               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; lcd_external_RS                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_external_RW                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_external_E                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_green_external_connection_export[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_green_external_connection_export[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_green_external_connection_export[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_green_external_connection_export[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_green_external_connection_export[4] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_green_external_connection_export[5] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_green_external_connection_export[6] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_green_external_connection_export[7] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_green_external_connection_export[8] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[8]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[9]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[10]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[11]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[12]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[13]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[14]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[15]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[16]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; leds_red_external_connection_export[17]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_pll_sdram_clk_clk                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_addr[0]                       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_addr[1]                       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_addr[2]                       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_addr[3]                       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_addr[4]                       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_addr[5]                       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_addr[6]                       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_addr[7]                       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_addr[8]                       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_addr[9]                       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_addr[10]                      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_addr[11]                      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_ba[0]                         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_ba[1]                         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_cas_n                         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_cke                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_cs_n                          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dqm[0]                        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dqm[1]                        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_ras_n                         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_we_n                          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; uart_external_connection_txd             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_external_data[0]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_external_data[1]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_external_data[2]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_external_data[3]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_external_data[4]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_external_data[5]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_external_data[6]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; lcd_external_data[7]                     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[0]                         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[1]                         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[2]                         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[3]                         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[4]                         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[5]                         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[6]                         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[7]                         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[8]                         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[9]                         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[10]                        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[11]                        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[12]                        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[13]                        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[14]                        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sdram_wire_dq[15]                        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_clk                                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset_reset_n                            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; keys_external_connection_export[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; keys_external_connection_export[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; keys_external_connection_export[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[11]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[10]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[15]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[12]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[16]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[13]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[14]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[9]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[8]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[17]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; switches_external_connection_export[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; uart_external_connection_rxd             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 237.0             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 17.4              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                 ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[35]                                                           ; 2.419             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[35]                                                           ; 2.053             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[35]                                                           ; 1.673             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                         ; 1.608             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                         ; 1.539             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[35]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[35]                                                           ; 1.392             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[35]                                                           ; 1.392             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[35]                                                           ; 1.392             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[35]                                                           ; 1.392             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[35]                                                           ; 1.392             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[35]                                                           ; 1.392             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[35]                                                           ; 1.392             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; 1.380             ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                        ; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 1.350             ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                    ; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 1.345             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|DRsize.010                                                           ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[15]                                                           ; 1.323             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 1.316             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.309             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.280             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.277             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.277             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.274             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[7]                                                                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[6]                                                            ; 1.265             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.263             ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                              ; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 1.253             ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                  ; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 1.253             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 1.253             ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                     ; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 1.253             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[31]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[30]                                                           ; 1.242             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 1.237             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[21]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[20]                                                           ; 1.231             ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                  ; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                              ; 1.227             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                       ; 1.222             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[22]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[21]                                                           ; 1.214             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                 ; 1.208             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                       ; 1.206             ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                  ; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                              ; 1.204             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]         ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[35]                                                           ; 1.203             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 1.201             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 1.194             ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                     ; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                 ; 1.193             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]         ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[0]                                                            ; 1.189             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|DRsize.000                                                           ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[0]                                                            ; 1.188             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 1.179             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[9]                                                                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[8]                                                            ; 1.172             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[11]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[10]                                                           ; 1.172             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[13]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[12]                                                           ; 1.172             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[34]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[33]                                                           ; 1.170             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.167             ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                  ; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                              ; 1.163             ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                  ; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                              ; 1.163             ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                 ; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                              ; 1.162             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 1.161             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 1.160             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[10]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[9]                                                            ; 1.153             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[12]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[11]                                                           ; 1.153             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[14]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[13]                                                           ; 1.153             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 1.150             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.149             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[23]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[22]                                                           ; 1.147             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[19]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[18]                                                           ; 1.147             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[27]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[26]                                                           ; 1.147             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[29]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[28]                                                           ; 1.147             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[17]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[16]                                                           ; 1.147             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[25]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[24]                                                           ; 1.147             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; 1.146             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; 1.146             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 1.146             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[3]                                                                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[2]                                                            ; 1.145             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[5]                                                                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[4]                                                            ; 1.145             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[37]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[36]                                                           ; 1.142             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[20]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[19]                                                           ; 1.131             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[26]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[25]                                                           ; 1.131             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12] ; 1.131             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]  ; 1.131             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]  ; 1.131             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[2]                                                                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[1]                                                            ; 1.129             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[4]                                                                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[3]                                                            ; 1.129             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 1.127             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; 1.127             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 1.127             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]  ; 1.126             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[18]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[17]                                                           ; 1.122             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[28]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[27]                                                           ; 1.122             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[30]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[29]                                                           ; 1.122             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[24]                                                               ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[23]                                                           ; 1.122             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 1.121             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                         ; 1.121             ;
; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[6]                                                                ; nios2_system_cpu:cpu|nios2_system_cpu_cpu:cpu|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck|sr[5]                                                            ; 1.118             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                       ; 1.115             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 1.111             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; 1.109             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 1.098             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                       ; 1.097             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 1.097             ;
; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                     ; nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                 ; 1.087             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 1.080             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                     ; 1.071             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.026             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]  ; 1.026             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (119006): Selected device 5CGXFC7C7F23C8 for design "nios2_system"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "nios2_system_sdram_pll:sdram_pll|nios2_system_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): nios2_system_sdram_pll:sdram_pll|nios2_system_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3267 fanout uses global clock CLKCTRL_G11
    Info (11162): nios2_system_sdram_pll:sdram_pll|nios2_system_sdram_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G13
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c:/users/fosu562/onedrive - the university of auckland/documents/uni/303/de2-115/de2-115/db/ip/nios2_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/fosu562/onedrive - the university of auckland/documents/uni/303/de2-115/de2-115/db/ip/nios2_system/submodules/nios2_system_cpu_cpu.sdc'
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register nios2_system_sdram:sdram|m_addr[0] is being clocked by clk_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: sdram_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 26 registers into blocks of type Block RAM
    Extra Info (176218): Packed 80 registers into blocks of type DSP block
    Extra Info (176218): Packed 16 registers into blocks of type I/O input buffer
    Extra Info (176218): Packed 52 registers into blocks of type I/O output buffer
    Extra Info (176220): Created 50 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:07
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:30
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 1.51 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:08
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/fosu562/OneDrive - The University of Auckland/Documents/uni/303/DE2-115/DE2-115/output_files/nios2_system.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 8426 megabytes
    Info: Processing ended: Thu Aug 10 14:29:59 2023
    Info: Elapsed time: 00:01:56
    Info: Total CPU time (on all processors): 00:16:27


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/fosu562/OneDrive - The University of Auckland/Documents/uni/303/DE2-115/DE2-115/output_files/nios2_system.fit.smsg.


