# do BinUDCntEnRst4_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula07/parte02/BinUDCntEnRst4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:35 on May 05,2022
# vcom -reportprogress 300 -93 -work work /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula07/parte02/BinUDCntEnRst4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity binudcntenrst4
# -- Compiling architecture behavioral of binudcntenrst4
# End time: 09:54:35 on May 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula07/parte02/BinUDCntEnRst4_TB.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:54:51 on May 05,2022
# vcom -reportprogress 300 -work work /home/maomv/Repositories/laboratorio-de-sistemas-digitais/aula07/parte02/BinUDCntEnRst4_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity binudcntenrst8tb
# -- Compiling architecture stimulus of binudcntenrst8tb
# -- Loading package NUMERIC_STD
# -- Loading entity binudcntenrst4
# End time: 09:54:51 on May 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.binudcntenrst8tb(stimulus)
# vsim work.binudcntenrst8tb(stimulus) 
# Start time: 09:55:00 on May 05,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.binudcntenrst8tb(stimulus)
# Loading work.binudcntenrst4(behavioral)
add wave -position end  sim:/binudcntenrst8tb/s_reset
add wave -position end  sim:/binudcntenrst8tb/s_clk
add wave -position end  sim:/binudcntenrst8tb/s_enable
add wave -position end  sim:/binudcntenrst8tb/s_updown_n
add wave -position end  sim:/binudcntenrst8tb/s_cntout
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libnss_files.so.2 : module was loaded at an absolute address.
# End time: 09:59:08 on May 05,2022, Elapsed time: 0:04:08
# Errors: 0, Warnings: 8
