Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:47:23 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -83.815    -2270.594                    577                  882        0.165        0.000                      0                  882        3.000        0.000                       0                   522  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -83.815    -2270.594                    577                  882        0.165        0.000                      0                  882        3.000        0.000                       0                   522  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          577  Failing Endpoints,  Worst Slack      -83.815ns,  Total Violation    -2270.594ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -83.815ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        90.777ns  (logic 59.937ns (66.027%)  route 30.840ns (33.973%))
  Logic Levels:           321  (CARRY4=286 LUT3=1 LUT4=31 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.973     0.973    cond_stored2/clk
    SLICE_X39Y54         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_stored2/out_reg[0]/Q
                         net (fo=7, routed)           0.859     2.288    fsm6/cond_stored2_out
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.412 r  fsm6/A_addr0[3]_INST_0_i_18/O
                         net (fo=2, routed)           0.161     2.573    fsm4/done_reg_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  fsm4/out[31]_i_4__2/O
                         net (fo=2, routed)           0.452     3.149    fsm7/done_reg_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.273 f  fsm7/out[31]_i_1/O
                         net (fo=1089, routed)        0.846     4.119    A_j_j0/AWrite10_write_en
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.124     4.243 r  A_j_j0/out[31]_i_45/O
                         net (fo=1, routed)           0.000     4.243    div0/S[0]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.775 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.001     4.776    div0/out_reg[31]_i_36_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.890    div0/out_reg[31]_i_31_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  div0/out_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.004    div0/out_reg[31]_i_26_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.118    div0/out_reg[31]_i_21_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  div0/out_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.232    div0/out_reg[31]_i_16_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  div0/out_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.346    div0/out_reg[31]_i_11_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  div0/out_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.460    div0/out_reg[31]_i_6_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.574 r  div0/out_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.574    div0/out_reg[31]_i_5_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.867 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.081     6.948    div0/out[31]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.373     7.321 r  div0/out[30]_i_38/O
                         net (fo=1, routed)           0.000     7.321    div0/out[30]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.871 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.871    div0/out_reg[30]_i_30_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.985    div0/out_reg[30]_i_25_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.099    div0/out_reg[30]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    div0/out_reg[30]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.327    div0/out_reg[30]_i_10_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.441    div0/out_reg[30]_i_5_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.555 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    div0/out_reg[30]_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.733 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.900     9.633    div0/out[30]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.329     9.962 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000     9.962    div0/out[29]_i_43_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.495 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.495    div0/out_reg[29]_i_35_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.612 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.612    div0/out_reg[29]_i_30_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.729 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.729    div0/out_reg[29]_i_25_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.846 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.846    div0/out_reg[29]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.963    div0/out_reg[29]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.080    div0/out_reg[29]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.197 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.197    div0/out_reg[29]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.314 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.314    div0/out_reg[29]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.493 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.132    12.625    div0/out[29]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.957 r  div0/out[28]_i_39/O
                         net (fo=1, routed)           0.000    12.957    div0/out[28]_i_39_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.489 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.489    div0/out_reg[28]_i_30_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.603    div0/out_reg[28]_i_25_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.717    div0/out_reg[28]_i_20_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.831    div0/out_reg[28]_i_15_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.945 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.945    div0/out_reg[28]_i_10_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.059 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.059    div0/out_reg[28]_i_5_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.173    div0/out_reg[28]_i_2_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.351 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.994    15.345    div0/out[28]
    SLICE_X44Y55         LUT4 (Prop_lut4_I0_O)        0.329    15.674 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    15.674    div0/out[27]_i_43_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.224 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.224    div0/out_reg[27]_i_35_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.338    div0/out_reg[27]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.452    div0/out_reg[27]_i_25_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.566    div0/out_reg[27]_i_20_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.680    div0/out_reg[27]_i_15_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.794 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.794    div0/out_reg[27]_i_10_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.908 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.908    div0/out_reg[27]_i_5_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.022    div0/out_reg[27]_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.200 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.896    18.096    div0/out[27]
    SLICE_X41Y58         LUT4 (Prop_lut4_I0_O)        0.329    18.425 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    18.425    div0/out[26]_i_43_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.975 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.975    div0/out_reg[26]_i_35_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.089    div0/out_reg[26]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.203    div0/out_reg[26]_i_25_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.317    div0/out_reg[26]_i_20_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.431    div0/out_reg[26]_i_15_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.545    div0/out_reg[26]_i_10_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.659    div0/out_reg[26]_i_5_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.773    div0/out_reg[26]_i_2_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.951 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.995    20.946    div0/out[26]
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.329    21.275 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    21.275    div0/out[25]_i_43_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.825 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.825    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.939 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.939    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.053 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.053    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.167 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.167    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.281 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.281    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.395 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.395    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.509 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.509    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.623 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.623    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.801 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.083    23.884    div0/out[25]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.329    24.213 r  div0/out[24]_i_43/O
                         net (fo=1, routed)           0.000    24.213    div0/out[24]_i_43_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.746 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.746    div0/out_reg[24]_i_35_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.863 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.863    div0/out_reg[24]_i_30_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.980 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.980    div0/out_reg[24]_i_25_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.097 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.097    div0/out_reg[24]_i_20_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.214 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.214    div0/out_reg[24]_i_15_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.331    div0/out_reg[24]_i_10_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.448 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.448    div0/out_reg[24]_i_5_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.565 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.565    div0/out_reg[24]_i_2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.744 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.078    26.822    div0/out[24]
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.332    27.154 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    27.154    div0/out[23]_i_43_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.704    div0/out_reg[23]_i_35_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.818    div0/out_reg[23]_i_30_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.932 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.932    div0/out_reg[23]_i_25_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.046 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.046    div0/out_reg[23]_i_20_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.160    div0/out_reg[23]_i_15_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.274    div0/out_reg[23]_i_10_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.388    div0/out_reg[23]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.502    div0/out_reg[23]_i_2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.680 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.926    29.606    div0/out[23]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.329    29.935 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    29.935    div0/out[22]_i_43_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.468 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.468    div0/out_reg[22]_i_35_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.585 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.585    div0/out_reg[22]_i_30_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.702 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.702    div0/out_reg[22]_i_25_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.819 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.819    div0/out_reg[22]_i_20_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.936 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.936    div0/out_reg[22]_i_15_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.053 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.053    div0/out_reg[22]_i_10_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.170 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_reg[22]_i_5_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.287 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.287    div0/out_reg[22]_i_2_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.466 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.907    32.373    div0/out[22]
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.332    32.705 r  div0/out[21]_i_43/O
                         net (fo=1, routed)           0.000    32.705    div0/out[21]_i_43_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.255 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.255    div0/out_reg[21]_i_35_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.369 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.369    div0/out_reg[21]_i_30_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.483 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.483    div0/out_reg[21]_i_25_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.597 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.597    div0/out_reg[21]_i_20_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.711    div0/out_reg[21]_i_15_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.825    div0/out_reg[21]_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.939    div0/out_reg[21]_i_5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.053    div0/out_reg[21]_i_2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.231 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.079    35.310    div0/out[21]
    SLICE_X34Y65         LUT4 (Prop_lut4_I0_O)        0.329    35.639 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    35.639    div0/out[20]_i_43_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.172 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.172    div0/out_reg[20]_i_35_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.289 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.289    div0/out_reg[20]_i_30_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.406 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.406    div0/out_reg[20]_i_25_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.523 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.523    div0/out_reg[20]_i_20_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.640 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.640    div0/out_reg[20]_i_15_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.757 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.757    div0/out_reg[20]_i_10_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.874 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.874    div0/out_reg[20]_i_5_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.991 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.991    div0/out_reg[20]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.170 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.813    37.982    div0/out[20]
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.332    38.314 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    38.314    div0/out[19]_i_43_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.864 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.864    div0/out_reg[19]_i_35_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.978    div0/out_reg[19]_i_30_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.092    div0/out_reg[19]_i_25_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.009    39.215    div0/out_reg[19]_i_20_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    div0/out_reg[19]_i_15_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.443    div0/out_reg[19]_i_10_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.557 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.557    div0/out_reg[19]_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.671 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.671    div0/out_reg[19]_i_2_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.849 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.881    40.730    div0/out[19]
    SLICE_X36Y75         LUT4 (Prop_lut4_I0_O)        0.329    41.059 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    41.059    div0/out[18]_i_43_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.592 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.592    div0/out_reg[18]_i_35_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.709 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.709    div0/out_reg[18]_i_30_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.826 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.826    div0/out_reg[18]_i_25_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.943 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.943    div0/out_reg[18]_i_20_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.060 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.060    div0/out_reg[18]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.177 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.177    div0/out_reg[18]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.294 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.294    div0/out_reg[18]_i_5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.411 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.411    div0/out_reg[18]_i_2_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.590 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.976    43.566    div0/out[18]
    SLICE_X39Y79         LUT4 (Prop_lut4_I0_O)        0.332    43.898 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    43.898    div0/out[17]_i_43_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.448 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.448    div0/out_reg[17]_i_35_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.562 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.562    div0/out_reg[17]_i_30_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.676 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.676    div0/out_reg[17]_i_25_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.790 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.790    div0/out_reg[17]_i_20_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.904    div0/out_reg[17]_i_15_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.018    div0/out_reg[17]_i_10_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.132    div0/out_reg[17]_i_5_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.246    div0/out_reg[17]_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.424 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.880    46.304    div0/out[17]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.329    46.633 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    46.633    div0/out[16]_i_43_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.166 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.166    div0/out_reg[16]_i_35_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.283    div0/out_reg[16]_i_30_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.400 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.400    div0/out_reg[16]_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.517    div0/out_reg[16]_i_20_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.634    div0/out_reg[16]_i_15_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.751    div0/out_reg[16]_i_10_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.868    div0/out_reg[16]_i_5_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.985    div0/out_reg[16]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.164 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.703    48.866    div0/out[16]
    SLICE_X39Y91         LUT4 (Prop_lut4_I0_O)        0.332    49.198 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    49.198    div0/out[15]_i_43_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.748 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.748    div0/out_reg[15]_i_35_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.862 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.862    div0/out_reg[15]_i_30_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.976 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.976    div0/out_reg[15]_i_25_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.090 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.090    div0/out_reg[15]_i_20_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.204 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.204    div0/out_reg[15]_i_15_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.318 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.318    div0/out_reg[15]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.432 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.432    div0/out_reg[15]_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.546 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.546    div0/out_reg[15]_i_2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.724 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.701    51.425    div0/out[15]
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.329    51.754 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    51.754    div0/out[14]_i_43_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.304 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.304    div0/out_reg[14]_i_35_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.418 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.001    52.419    div0/out_reg[14]_i_30_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.533 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.533    div0/out_reg[14]_i_25_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.647 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.647    div0/out_reg[14]_i_20_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.761 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.761    div0/out_reg[14]_i_15_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.875 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.875    div0/out_reg[14]_i_10_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.989 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.989    div0/out_reg[14]_i_5_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.103 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.103    div0/out_reg[14]_i_2_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.281 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.697    53.978    div0/out[14]
    SLICE_X41Y105        LUT4 (Prop_lut4_I0_O)        0.329    54.307 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    54.307    div0/out[13]_i_43_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.857 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.857    div0/out_reg[13]_i_35_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.971    div0/out_reg[13]_i_30_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.085    div0/out_reg[13]_i_25_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.199    div0/out_reg[13]_i_20_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.313    div0/out_reg[13]_i_15_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.427 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.427    div0/out_reg[13]_i_10_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.541 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.541    div0/out_reg[13]_i_5_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.655 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.655    div0/out_reg[13]_i_2_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.833 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    56.550    div0/out[13]
    SLICE_X39Y112        LUT4 (Prop_lut4_I0_O)        0.329    56.879 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    56.879    div0/out[12]_i_43_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.429 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.429    div0/out_reg[12]_i_35_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.543    div0/out_reg[12]_i_30_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.657    div0/out_reg[12]_i_25_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.771    div0/out_reg[12]_i_20_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    div0/out_reg[12]_i_15_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.999 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.999    div0/out_reg[12]_i_10_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.113 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.113    div0/out_reg[12]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.227 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.227    div0/out_reg[12]_i_2_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.405 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.805    59.210    div0/out[12]
    SLICE_X40Y118        LUT4 (Prop_lut4_I0_O)        0.329    59.539 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    59.539    div0/out[11]_i_43_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.089 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.089    div0/out_reg[11]_i_35_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.203 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.203    div0/out_reg[11]_i_30_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.317 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.317    div0/out_reg[11]_i_25_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.431 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.431    div0/out_reg[11]_i_20_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.545 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.545    div0/out_reg[11]_i_15_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.659 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.659    div0/out_reg[11]_i_10_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.773 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.009    60.782    div0/out_reg[11]_i_5_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.896 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.896    div0/out_reg[11]_i_2_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.074 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    61.782    div0/out[11]
    SLICE_X42Y125        LUT4 (Prop_lut4_I0_O)        0.329    62.111 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    62.111    div0/out[10]_i_43_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.644 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.644    div0/out_reg[10]_i_35_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.761    div0/out_reg[10]_i_30_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.878    div0/out_reg[10]_i_25_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.995 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.995    div0/out_reg[10]_i_20_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.112 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.112    div0/out_reg[10]_i_15_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.229 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.229    div0/out_reg[10]_i_10_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.346 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.346    div0/out_reg[10]_i_5_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.463 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.463    div0/out_reg[10]_i_2_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.642 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.703    64.344    div0/out[10]
    SLICE_X41Y132        LUT4 (Prop_lut4_I0_O)        0.332    64.676 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    64.676    div0/out[9]_i_43_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.226 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.226    div0/out_reg[9]_i_35_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.340 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.340    div0/out_reg[9]_i_30_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.454 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.454    div0/out_reg[9]_i_25_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.568 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.568    div0/out_reg[9]_i_20_n_0
    SLICE_X41Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.682 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.682    div0/out_reg[9]_i_15_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.796 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.796    div0/out_reg[9]_i_10_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.910 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.910    div0/out_reg[9]_i_5_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.024 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.024    div0/out_reg[9]_i_2_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.202 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          1.025    67.227    div0/out[9]
    SLICE_X42Y136        LUT4 (Prop_lut4_I0_O)        0.329    67.556 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    67.556    div0/out[8]_i_43_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.089 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.089    div0/out_reg[8]_i_35_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.206 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.206    div0/out_reg[8]_i_30_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.323 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.323    div0/out_reg[8]_i_25_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.440 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.440    div0/out_reg[8]_i_20_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.557 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.557    div0/out_reg[8]_i_15_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.674 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.674    div0/out_reg[8]_i_10_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.791 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.791    div0/out_reg[8]_i_5_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.908 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.908    div0/out_reg[8]_i_2_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.087 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          1.036    70.123    div0/out[8]
    SLICE_X40Y136        LUT4 (Prop_lut4_I0_O)        0.332    70.455 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    70.455    div0/out[7]_i_43_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.005 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.005    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.119 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.119    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.233 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.233    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.347 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.347    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.461 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.461    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.575 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.575    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.689 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.689    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.803 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.803    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.981 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          1.101    73.082    div0/out[7]
    SLICE_X38Y136        LUT4 (Prop_lut4_I0_O)        0.329    73.411 r  div0/out[6]_i_43/O
                         net (fo=1, routed)           0.000    73.411    div0/out[6]_i_43_n_0
    SLICE_X38Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.944 r  div0/out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.944    div0/out_reg[6]_i_35_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.061 r  div0/out_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.061    div0/out_reg[6]_i_30_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.178 r  div0/out_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.178    div0/out_reg[6]_i_25_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.295 r  div0/out_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.295    div0/out_reg[6]_i_20_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.412 r  div0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.412    div0/out_reg[6]_i_15_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.529 r  div0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.529    div0/out_reg[6]_i_10_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.646 r  div0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.646    div0/out_reg[6]_i_5_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.763 r  div0/out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.763    div0/out_reg[6]_i_2_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.942 r  div0/out_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.822    75.763    div0/out[6]
    SLICE_X39Y141        LUT4 (Prop_lut4_I0_O)        0.332    76.095 r  div0/out[5]_i_43/O
                         net (fo=1, routed)           0.000    76.095    div0/out[5]_i_43_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.645 r  div0/out_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.645    div0/out_reg[5]_i_35_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  div0/out_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.759    div0/out_reg[5]_i_30_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  div0/out_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.873    div0/out_reg[5]_i_25_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  div0/out_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.987    div0/out_reg[5]_i_20_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  div0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.101    div0/out_reg[5]_i_15_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.215 r  div0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.215    div0/out_reg[5]_i_10_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.329 r  div0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.329    div0/out_reg[5]_i_5_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.443 r  div0/out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.443    div0/out_reg[5]_i_2_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    77.621 r  div0/out_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          1.075    78.696    div0/out[5]
    SLICE_X36Y137        LUT4 (Prop_lut4_I0_O)        0.329    79.025 r  div0/out[4]_i_43/O
                         net (fo=1, routed)           0.000    79.025    div0/out[4]_i_43_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.558 r  div0/out_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.558    div0/out_reg[4]_i_35_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.675 r  div0/out_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.675    div0/out_reg[4]_i_30_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.792 r  div0/out_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.792    div0/out_reg[4]_i_25_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.909 r  div0/out_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.909    div0/out_reg[4]_i_20_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.026 r  div0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.026    div0/out_reg[4]_i_15_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.143 r  div0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    80.143    div0/out_reg[4]_i_10_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.260 r  div0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.260    div0/out_reg[4]_i_5_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.377 r  div0/out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.377    div0/out_reg[4]_i_2_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.556 r  div0/out_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.896    81.452    div0/out[4]
    SLICE_X37Y137        LUT4 (Prop_lut4_I0_O)        0.332    81.784 r  div0/out[3]_i_43/O
                         net (fo=1, routed)           0.000    81.784    div0/out[3]_i_43_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.334 r  div0/out_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.334    div0/out_reg[3]_i_35_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.448 r  div0/out_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.448    div0/out_reg[3]_i_30_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.562 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.562    div0/out_reg[3]_i_25_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.676 r  div0/out_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.676    div0/out_reg[3]_i_20_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.790 r  div0/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.790    div0/out_reg[3]_i_15_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.904 r  div0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.904    div0/out_reg[3]_i_10_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.018 r  div0/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.018    div0/out_reg[3]_i_5_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.132 r  div0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.132    div0/out_reg[3]_i_2_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    83.310 r  div0/out_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.937    84.247    div0/out[3]
    SLICE_X43Y138        LUT4 (Prop_lut4_I0_O)        0.329    84.576 r  div0/out[2]_i_43/O
                         net (fo=1, routed)           0.000    84.576    div0/out[2]_i_43_n_0
    SLICE_X43Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.126 r  div0/out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.126    div0/out_reg[2]_i_35_n_0
    SLICE_X43Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.240 r  div0/out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.240    div0/out_reg[2]_i_30_n_0
    SLICE_X43Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.354 r  div0/out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.354    div0/out_reg[2]_i_25_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.468 r  div0/out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.468    div0/out_reg[2]_i_20_n_0
    SLICE_X43Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.582 r  div0/out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.582    div0/out_reg[2]_i_15_n_0
    SLICE_X43Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.696 r  div0/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.696    div0/out_reg[2]_i_10_n_0
    SLICE_X43Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.810 r  div0/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.810    div0/out_reg[2]_i_5_n_0
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.924 r  div0/out_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.924    div0/out_reg[2]_i_2_n_0
    SLICE_X43Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    86.102 r  div0/out_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          1.010    87.112    div0/out[2]
    SLICE_X45Y138        LUT4 (Prop_lut4_I0_O)        0.329    87.441 r  div0/out[1]_i_43/O
                         net (fo=1, routed)           0.000    87.441    div0/out[1]_i_43_n_0
    SLICE_X45Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.991 r  div0/out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.991    div0/out_reg[1]_i_35_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.105 r  div0/out_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.105    div0/out_reg[1]_i_30_n_0
    SLICE_X45Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.219 r  div0/out_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.219    div0/out_reg[1]_i_25_n_0
    SLICE_X45Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.333 r  div0/out_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.333    div0/out_reg[1]_i_20_n_0
    SLICE_X45Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.447 r  div0/out_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.447    div0/out_reg[1]_i_15_n_0
    SLICE_X45Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.561 r  div0/out_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.561    div0/out_reg[1]_i_10_n_0
    SLICE_X45Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.675 r  div0/out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.675    div0/out_reg[1]_i_5_n_0
    SLICE_X45Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.789 r  div0/out_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    88.789    div0/out_reg[1]_i_2_n_0
    SLICE_X45Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    88.967 r  div0/out_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.948    89.916    div0/out[1]
    SLICE_X44Y139        LUT4 (Prop_lut4_I0_O)        0.329    90.245 r  div0/out[0]_i_43/O
                         net (fo=1, routed)           0.000    90.245    div0/out[0]_i_43_n_0
    SLICE_X44Y139        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.795 r  div0/out_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000    90.795    div0/out_reg[0]_i_35_n_0
    SLICE_X44Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.909 r  div0/out_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    90.909    div0/out_reg[0]_i_30_n_0
    SLICE_X44Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.023 r  div0/out_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000    91.023    div0/out_reg[0]_i_25_n_0
    SLICE_X44Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.137 r  div0/out_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    91.137    div0/out_reg[0]_i_20_n_0
    SLICE_X44Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.251 r  div0/out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    91.251    div0/out_reg[0]_i_15_n_0
    SLICE_X44Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.365 r  div0/out_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    91.365    div0/out_reg[0]_i_10_n_0
    SLICE_X44Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.479 r  div0/out_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    91.479    div0/out_reg[0]_i_5_n_0
    SLICE_X44Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.593 r  div0/out_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    91.593    div0/out_reg[0]_i_2_n_0
    SLICE_X44Y147        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.750 r  div0/out_reg[0]_i_1/CO[1]
                         net (fo=1, routed)           0.000    91.750    AWrite10/out[0]
    SLICE_X44Y147        FDRE                                         r  AWrite10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=521, unset)          0.924     7.924    AWrite10/clk
    SLICE_X44Y147        FDRE                                         r  AWrite10/out_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X44Y147        FDRE (Setup_fdre_C_D)        0.046     7.935    AWrite10/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                         -91.750    
  -------------------------------------------------------------------
                         slack                                -83.815    

Slack (VIOLATED) :        -81.061ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite10/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        87.994ns  (logic 58.103ns (66.030%)  route 29.891ns (33.970%))
  Logic Levels:           311  (CARRY4=277 LUT3=1 LUT4=30 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.973     0.973    cond_stored2/clk
    SLICE_X39Y54         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_stored2/out_reg[0]/Q
                         net (fo=7, routed)           0.859     2.288    fsm6/cond_stored2_out
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.412 r  fsm6/A_addr0[3]_INST_0_i_18/O
                         net (fo=2, routed)           0.161     2.573    fsm4/done_reg_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  fsm4/out[31]_i_4__2/O
                         net (fo=2, routed)           0.452     3.149    fsm7/done_reg_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.273 f  fsm7/out[31]_i_1/O
                         net (fo=1089, routed)        0.846     4.119    A_j_j0/AWrite10_write_en
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.124     4.243 r  A_j_j0/out[31]_i_45/O
                         net (fo=1, routed)           0.000     4.243    div0/S[0]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.775 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.001     4.776    div0/out_reg[31]_i_36_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.890    div0/out_reg[31]_i_31_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  div0/out_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.004    div0/out_reg[31]_i_26_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.118    div0/out_reg[31]_i_21_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  div0/out_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.232    div0/out_reg[31]_i_16_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  div0/out_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.346    div0/out_reg[31]_i_11_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  div0/out_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.460    div0/out_reg[31]_i_6_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.574 r  div0/out_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.574    div0/out_reg[31]_i_5_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.867 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.081     6.948    div0/out[31]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.373     7.321 r  div0/out[30]_i_38/O
                         net (fo=1, routed)           0.000     7.321    div0/out[30]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.871 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.871    div0/out_reg[30]_i_30_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.985    div0/out_reg[30]_i_25_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.099    div0/out_reg[30]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    div0/out_reg[30]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.327    div0/out_reg[30]_i_10_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.441    div0/out_reg[30]_i_5_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.555 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    div0/out_reg[30]_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.733 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.900     9.633    div0/out[30]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.329     9.962 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000     9.962    div0/out[29]_i_43_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.495 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.495    div0/out_reg[29]_i_35_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.612 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.612    div0/out_reg[29]_i_30_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.729 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.729    div0/out_reg[29]_i_25_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.846 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.846    div0/out_reg[29]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.963    div0/out_reg[29]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.080    div0/out_reg[29]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.197 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.197    div0/out_reg[29]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.314 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.314    div0/out_reg[29]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.493 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.132    12.625    div0/out[29]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.957 r  div0/out[28]_i_39/O
                         net (fo=1, routed)           0.000    12.957    div0/out[28]_i_39_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.489 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.489    div0/out_reg[28]_i_30_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.603    div0/out_reg[28]_i_25_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.717    div0/out_reg[28]_i_20_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.831    div0/out_reg[28]_i_15_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.945 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.945    div0/out_reg[28]_i_10_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.059 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.059    div0/out_reg[28]_i_5_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.173    div0/out_reg[28]_i_2_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.351 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.994    15.345    div0/out[28]
    SLICE_X44Y55         LUT4 (Prop_lut4_I0_O)        0.329    15.674 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    15.674    div0/out[27]_i_43_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.224 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.224    div0/out_reg[27]_i_35_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.338    div0/out_reg[27]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.452    div0/out_reg[27]_i_25_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.566    div0/out_reg[27]_i_20_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.680    div0/out_reg[27]_i_15_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.794 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.794    div0/out_reg[27]_i_10_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.908 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.908    div0/out_reg[27]_i_5_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.022    div0/out_reg[27]_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.200 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.896    18.096    div0/out[27]
    SLICE_X41Y58         LUT4 (Prop_lut4_I0_O)        0.329    18.425 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    18.425    div0/out[26]_i_43_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.975 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.975    div0/out_reg[26]_i_35_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.089    div0/out_reg[26]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.203    div0/out_reg[26]_i_25_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.317    div0/out_reg[26]_i_20_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.431    div0/out_reg[26]_i_15_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.545    div0/out_reg[26]_i_10_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.659    div0/out_reg[26]_i_5_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.773    div0/out_reg[26]_i_2_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.951 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.995    20.946    div0/out[26]
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.329    21.275 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    21.275    div0/out[25]_i_43_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.825 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.825    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.939 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.939    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.053 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.053    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.167 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.167    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.281 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.281    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.395 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.395    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.509 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.509    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.623 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.623    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.801 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.083    23.884    div0/out[25]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.329    24.213 r  div0/out[24]_i_43/O
                         net (fo=1, routed)           0.000    24.213    div0/out[24]_i_43_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.746 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.746    div0/out_reg[24]_i_35_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.863 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.863    div0/out_reg[24]_i_30_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.980 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.980    div0/out_reg[24]_i_25_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.097 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.097    div0/out_reg[24]_i_20_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.214 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.214    div0/out_reg[24]_i_15_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.331    div0/out_reg[24]_i_10_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.448 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.448    div0/out_reg[24]_i_5_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.565 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.565    div0/out_reg[24]_i_2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.744 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.078    26.822    div0/out[24]
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.332    27.154 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    27.154    div0/out[23]_i_43_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.704    div0/out_reg[23]_i_35_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.818    div0/out_reg[23]_i_30_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.932 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.932    div0/out_reg[23]_i_25_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.046 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.046    div0/out_reg[23]_i_20_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.160    div0/out_reg[23]_i_15_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.274    div0/out_reg[23]_i_10_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.388    div0/out_reg[23]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.502    div0/out_reg[23]_i_2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.680 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.926    29.606    div0/out[23]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.329    29.935 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    29.935    div0/out[22]_i_43_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.468 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.468    div0/out_reg[22]_i_35_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.585 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.585    div0/out_reg[22]_i_30_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.702 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.702    div0/out_reg[22]_i_25_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.819 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.819    div0/out_reg[22]_i_20_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.936 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.936    div0/out_reg[22]_i_15_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.053 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.053    div0/out_reg[22]_i_10_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.170 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_reg[22]_i_5_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.287 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.287    div0/out_reg[22]_i_2_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.466 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.907    32.373    div0/out[22]
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.332    32.705 r  div0/out[21]_i_43/O
                         net (fo=1, routed)           0.000    32.705    div0/out[21]_i_43_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.255 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.255    div0/out_reg[21]_i_35_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.369 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.369    div0/out_reg[21]_i_30_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.483 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.483    div0/out_reg[21]_i_25_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.597 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.597    div0/out_reg[21]_i_20_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.711    div0/out_reg[21]_i_15_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.825    div0/out_reg[21]_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.939    div0/out_reg[21]_i_5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.053    div0/out_reg[21]_i_2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.231 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.079    35.310    div0/out[21]
    SLICE_X34Y65         LUT4 (Prop_lut4_I0_O)        0.329    35.639 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    35.639    div0/out[20]_i_43_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.172 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.172    div0/out_reg[20]_i_35_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.289 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.289    div0/out_reg[20]_i_30_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.406 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.406    div0/out_reg[20]_i_25_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.523 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.523    div0/out_reg[20]_i_20_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.640 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.640    div0/out_reg[20]_i_15_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.757 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.757    div0/out_reg[20]_i_10_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.874 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.874    div0/out_reg[20]_i_5_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.991 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.991    div0/out_reg[20]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.170 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.813    37.982    div0/out[20]
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.332    38.314 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    38.314    div0/out[19]_i_43_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.864 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.864    div0/out_reg[19]_i_35_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.978    div0/out_reg[19]_i_30_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.092    div0/out_reg[19]_i_25_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.009    39.215    div0/out_reg[19]_i_20_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    div0/out_reg[19]_i_15_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.443    div0/out_reg[19]_i_10_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.557 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.557    div0/out_reg[19]_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.671 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.671    div0/out_reg[19]_i_2_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.849 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.881    40.730    div0/out[19]
    SLICE_X36Y75         LUT4 (Prop_lut4_I0_O)        0.329    41.059 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    41.059    div0/out[18]_i_43_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.592 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.592    div0/out_reg[18]_i_35_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.709 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.709    div0/out_reg[18]_i_30_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.826 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.826    div0/out_reg[18]_i_25_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.943 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.943    div0/out_reg[18]_i_20_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.060 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.060    div0/out_reg[18]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.177 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.177    div0/out_reg[18]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.294 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.294    div0/out_reg[18]_i_5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.411 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.411    div0/out_reg[18]_i_2_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.590 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.976    43.566    div0/out[18]
    SLICE_X39Y79         LUT4 (Prop_lut4_I0_O)        0.332    43.898 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    43.898    div0/out[17]_i_43_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.448 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.448    div0/out_reg[17]_i_35_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.562 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.562    div0/out_reg[17]_i_30_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.676 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.676    div0/out_reg[17]_i_25_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.790 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.790    div0/out_reg[17]_i_20_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.904    div0/out_reg[17]_i_15_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.018    div0/out_reg[17]_i_10_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.132    div0/out_reg[17]_i_5_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.246    div0/out_reg[17]_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.424 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.880    46.304    div0/out[17]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.329    46.633 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    46.633    div0/out[16]_i_43_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.166 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.166    div0/out_reg[16]_i_35_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.283    div0/out_reg[16]_i_30_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.400 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.400    div0/out_reg[16]_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.517    div0/out_reg[16]_i_20_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.634    div0/out_reg[16]_i_15_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.751    div0/out_reg[16]_i_10_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.868    div0/out_reg[16]_i_5_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.985    div0/out_reg[16]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.164 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.703    48.866    div0/out[16]
    SLICE_X39Y91         LUT4 (Prop_lut4_I0_O)        0.332    49.198 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    49.198    div0/out[15]_i_43_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.748 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.748    div0/out_reg[15]_i_35_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.862 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.862    div0/out_reg[15]_i_30_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.976 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.976    div0/out_reg[15]_i_25_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.090 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.090    div0/out_reg[15]_i_20_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.204 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.204    div0/out_reg[15]_i_15_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.318 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.318    div0/out_reg[15]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.432 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.432    div0/out_reg[15]_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.546 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.546    div0/out_reg[15]_i_2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.724 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.701    51.425    div0/out[15]
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.329    51.754 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    51.754    div0/out[14]_i_43_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.304 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.304    div0/out_reg[14]_i_35_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.418 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.001    52.419    div0/out_reg[14]_i_30_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.533 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.533    div0/out_reg[14]_i_25_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.647 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.647    div0/out_reg[14]_i_20_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.761 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.761    div0/out_reg[14]_i_15_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.875 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.875    div0/out_reg[14]_i_10_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.989 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.989    div0/out_reg[14]_i_5_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.103 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.103    div0/out_reg[14]_i_2_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.281 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.697    53.978    div0/out[14]
    SLICE_X41Y105        LUT4 (Prop_lut4_I0_O)        0.329    54.307 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    54.307    div0/out[13]_i_43_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.857 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.857    div0/out_reg[13]_i_35_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.971    div0/out_reg[13]_i_30_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.085    div0/out_reg[13]_i_25_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.199    div0/out_reg[13]_i_20_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.313    div0/out_reg[13]_i_15_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.427 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.427    div0/out_reg[13]_i_10_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.541 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.541    div0/out_reg[13]_i_5_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.655 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.655    div0/out_reg[13]_i_2_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.833 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    56.550    div0/out[13]
    SLICE_X39Y112        LUT4 (Prop_lut4_I0_O)        0.329    56.879 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    56.879    div0/out[12]_i_43_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.429 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.429    div0/out_reg[12]_i_35_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.543    div0/out_reg[12]_i_30_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.657    div0/out_reg[12]_i_25_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.771    div0/out_reg[12]_i_20_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    div0/out_reg[12]_i_15_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.999 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.999    div0/out_reg[12]_i_10_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.113 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.113    div0/out_reg[12]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.227 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.227    div0/out_reg[12]_i_2_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.405 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.805    59.210    div0/out[12]
    SLICE_X40Y118        LUT4 (Prop_lut4_I0_O)        0.329    59.539 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    59.539    div0/out[11]_i_43_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.089 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.089    div0/out_reg[11]_i_35_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.203 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.203    div0/out_reg[11]_i_30_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.317 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.317    div0/out_reg[11]_i_25_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.431 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.431    div0/out_reg[11]_i_20_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.545 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.545    div0/out_reg[11]_i_15_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.659 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.659    div0/out_reg[11]_i_10_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.773 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.009    60.782    div0/out_reg[11]_i_5_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.896 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.896    div0/out_reg[11]_i_2_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.074 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    61.782    div0/out[11]
    SLICE_X42Y125        LUT4 (Prop_lut4_I0_O)        0.329    62.111 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    62.111    div0/out[10]_i_43_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.644 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.644    div0/out_reg[10]_i_35_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.761    div0/out_reg[10]_i_30_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.878    div0/out_reg[10]_i_25_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.995 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.995    div0/out_reg[10]_i_20_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.112 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.112    div0/out_reg[10]_i_15_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.229 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.229    div0/out_reg[10]_i_10_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.346 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.346    div0/out_reg[10]_i_5_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.463 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.463    div0/out_reg[10]_i_2_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.642 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.703    64.344    div0/out[10]
    SLICE_X41Y132        LUT4 (Prop_lut4_I0_O)        0.332    64.676 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    64.676    div0/out[9]_i_43_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.226 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.226    div0/out_reg[9]_i_35_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.340 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.340    div0/out_reg[9]_i_30_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.454 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.454    div0/out_reg[9]_i_25_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.568 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.568    div0/out_reg[9]_i_20_n_0
    SLICE_X41Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.682 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.682    div0/out_reg[9]_i_15_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.796 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.796    div0/out_reg[9]_i_10_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.910 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.910    div0/out_reg[9]_i_5_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.024 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.024    div0/out_reg[9]_i_2_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.202 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          1.025    67.227    div0/out[9]
    SLICE_X42Y136        LUT4 (Prop_lut4_I0_O)        0.329    67.556 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    67.556    div0/out[8]_i_43_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.089 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.089    div0/out_reg[8]_i_35_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.206 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.206    div0/out_reg[8]_i_30_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.323 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.323    div0/out_reg[8]_i_25_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.440 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.440    div0/out_reg[8]_i_20_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.557 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.557    div0/out_reg[8]_i_15_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.674 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.674    div0/out_reg[8]_i_10_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.791 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.791    div0/out_reg[8]_i_5_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.908 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.908    div0/out_reg[8]_i_2_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.087 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          1.036    70.123    div0/out[8]
    SLICE_X40Y136        LUT4 (Prop_lut4_I0_O)        0.332    70.455 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    70.455    div0/out[7]_i_43_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.005 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.005    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.119 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.119    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.233 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.233    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.347 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.347    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.461 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.461    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.575 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.575    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.689 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.689    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.803 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.803    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.981 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          1.101    73.082    div0/out[7]
    SLICE_X38Y136        LUT4 (Prop_lut4_I0_O)        0.329    73.411 r  div0/out[6]_i_43/O
                         net (fo=1, routed)           0.000    73.411    div0/out[6]_i_43_n_0
    SLICE_X38Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.944 r  div0/out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.944    div0/out_reg[6]_i_35_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.061 r  div0/out_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.061    div0/out_reg[6]_i_30_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.178 r  div0/out_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.178    div0/out_reg[6]_i_25_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.295 r  div0/out_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.295    div0/out_reg[6]_i_20_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.412 r  div0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.412    div0/out_reg[6]_i_15_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.529 r  div0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.529    div0/out_reg[6]_i_10_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.646 r  div0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.646    div0/out_reg[6]_i_5_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.763 r  div0/out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.763    div0/out_reg[6]_i_2_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.942 r  div0/out_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.822    75.763    div0/out[6]
    SLICE_X39Y141        LUT4 (Prop_lut4_I0_O)        0.332    76.095 r  div0/out[5]_i_43/O
                         net (fo=1, routed)           0.000    76.095    div0/out[5]_i_43_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.645 r  div0/out_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.645    div0/out_reg[5]_i_35_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  div0/out_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.759    div0/out_reg[5]_i_30_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  div0/out_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.873    div0/out_reg[5]_i_25_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  div0/out_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.987    div0/out_reg[5]_i_20_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  div0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.101    div0/out_reg[5]_i_15_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.215 r  div0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.215    div0/out_reg[5]_i_10_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.329 r  div0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.329    div0/out_reg[5]_i_5_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.443 r  div0/out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.443    div0/out_reg[5]_i_2_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    77.621 r  div0/out_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          1.075    78.696    div0/out[5]
    SLICE_X36Y137        LUT4 (Prop_lut4_I0_O)        0.329    79.025 r  div0/out[4]_i_43/O
                         net (fo=1, routed)           0.000    79.025    div0/out[4]_i_43_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.558 r  div0/out_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.558    div0/out_reg[4]_i_35_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.675 r  div0/out_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.675    div0/out_reg[4]_i_30_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.792 r  div0/out_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.792    div0/out_reg[4]_i_25_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.909 r  div0/out_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.909    div0/out_reg[4]_i_20_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.026 r  div0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.026    div0/out_reg[4]_i_15_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.143 r  div0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    80.143    div0/out_reg[4]_i_10_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.260 r  div0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.260    div0/out_reg[4]_i_5_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.377 r  div0/out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.377    div0/out_reg[4]_i_2_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.556 r  div0/out_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.896    81.452    div0/out[4]
    SLICE_X37Y137        LUT4 (Prop_lut4_I0_O)        0.332    81.784 r  div0/out[3]_i_43/O
                         net (fo=1, routed)           0.000    81.784    div0/out[3]_i_43_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.334 r  div0/out_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.334    div0/out_reg[3]_i_35_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.448 r  div0/out_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.448    div0/out_reg[3]_i_30_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.562 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.562    div0/out_reg[3]_i_25_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.676 r  div0/out_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.676    div0/out_reg[3]_i_20_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.790 r  div0/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.790    div0/out_reg[3]_i_15_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.904 r  div0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.904    div0/out_reg[3]_i_10_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.018 r  div0/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.018    div0/out_reg[3]_i_5_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.132 r  div0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.132    div0/out_reg[3]_i_2_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    83.310 r  div0/out_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.937    84.247    div0/out[3]
    SLICE_X43Y138        LUT4 (Prop_lut4_I0_O)        0.329    84.576 r  div0/out[2]_i_43/O
                         net (fo=1, routed)           0.000    84.576    div0/out[2]_i_43_n_0
    SLICE_X43Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.126 r  div0/out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.126    div0/out_reg[2]_i_35_n_0
    SLICE_X43Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.240 r  div0/out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.240    div0/out_reg[2]_i_30_n_0
    SLICE_X43Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.354 r  div0/out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.354    div0/out_reg[2]_i_25_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.468 r  div0/out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.468    div0/out_reg[2]_i_20_n_0
    SLICE_X43Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.582 r  div0/out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.582    div0/out_reg[2]_i_15_n_0
    SLICE_X43Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.696 r  div0/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.696    div0/out_reg[2]_i_10_n_0
    SLICE_X43Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.810 r  div0/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.810    div0/out_reg[2]_i_5_n_0
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.924 r  div0/out_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.924    div0/out_reg[2]_i_2_n_0
    SLICE_X43Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    86.102 r  div0/out_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          1.010    87.112    div0/out[2]
    SLICE_X45Y138        LUT4 (Prop_lut4_I0_O)        0.329    87.441 r  div0/out[1]_i_43/O
                         net (fo=1, routed)           0.000    87.441    div0/out[1]_i_43_n_0
    SLICE_X45Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.991 r  div0/out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    87.991    div0/out_reg[1]_i_35_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.105 r  div0/out_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    88.105    div0/out_reg[1]_i_30_n_0
    SLICE_X45Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.219 r  div0/out_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    88.219    div0/out_reg[1]_i_25_n_0
    SLICE_X45Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.333 r  div0/out_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.333    div0/out_reg[1]_i_20_n_0
    SLICE_X45Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.447 r  div0/out_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    88.447    div0/out_reg[1]_i_15_n_0
    SLICE_X45Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.561 r  div0/out_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    88.561    div0/out_reg[1]_i_10_n_0
    SLICE_X45Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.675 r  div0/out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    88.675    div0/out_reg[1]_i_5_n_0
    SLICE_X45Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.789 r  div0/out_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    88.789    div0/out_reg[1]_i_2_n_0
    SLICE_X45Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    88.967 r  div0/out_reg[1]_i_1/CO[1]
                         net (fo=36, routed)          0.000    88.967    AWrite10/out[1]
    SLICE_X45Y146        FDRE                                         r  AWrite10/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=521, unset)          0.924     7.924    AWrite10/clk
    SLICE_X45Y146        FDRE                                         r  AWrite10/out_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X45Y146        FDRE (Setup_fdre_C_D)        0.017     7.906    AWrite10/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -88.967    
  -------------------------------------------------------------------
                         slack                                -81.061    

Slack (VIOLATED) :        -78.196ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite10/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        85.129ns  (logic 56.248ns (66.074%)  route 28.881ns (33.926%))
  Logic Levels:           301  (CARRY4=268 LUT3=1 LUT4=29 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.973     0.973    cond_stored2/clk
    SLICE_X39Y54         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_stored2/out_reg[0]/Q
                         net (fo=7, routed)           0.859     2.288    fsm6/cond_stored2_out
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.412 r  fsm6/A_addr0[3]_INST_0_i_18/O
                         net (fo=2, routed)           0.161     2.573    fsm4/done_reg_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  fsm4/out[31]_i_4__2/O
                         net (fo=2, routed)           0.452     3.149    fsm7/done_reg_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.273 f  fsm7/out[31]_i_1/O
                         net (fo=1089, routed)        0.846     4.119    A_j_j0/AWrite10_write_en
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.124     4.243 r  A_j_j0/out[31]_i_45/O
                         net (fo=1, routed)           0.000     4.243    div0/S[0]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.775 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.001     4.776    div0/out_reg[31]_i_36_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.890    div0/out_reg[31]_i_31_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  div0/out_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.004    div0/out_reg[31]_i_26_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.118    div0/out_reg[31]_i_21_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  div0/out_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.232    div0/out_reg[31]_i_16_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  div0/out_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.346    div0/out_reg[31]_i_11_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  div0/out_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.460    div0/out_reg[31]_i_6_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.574 r  div0/out_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.574    div0/out_reg[31]_i_5_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.867 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.081     6.948    div0/out[31]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.373     7.321 r  div0/out[30]_i_38/O
                         net (fo=1, routed)           0.000     7.321    div0/out[30]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.871 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.871    div0/out_reg[30]_i_30_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.985    div0/out_reg[30]_i_25_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.099    div0/out_reg[30]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    div0/out_reg[30]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.327    div0/out_reg[30]_i_10_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.441    div0/out_reg[30]_i_5_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.555 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    div0/out_reg[30]_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.733 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.900     9.633    div0/out[30]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.329     9.962 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000     9.962    div0/out[29]_i_43_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.495 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.495    div0/out_reg[29]_i_35_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.612 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.612    div0/out_reg[29]_i_30_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.729 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.729    div0/out_reg[29]_i_25_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.846 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.846    div0/out_reg[29]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.963    div0/out_reg[29]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.080    div0/out_reg[29]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.197 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.197    div0/out_reg[29]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.314 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.314    div0/out_reg[29]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.493 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.132    12.625    div0/out[29]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.957 r  div0/out[28]_i_39/O
                         net (fo=1, routed)           0.000    12.957    div0/out[28]_i_39_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.489 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.489    div0/out_reg[28]_i_30_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.603    div0/out_reg[28]_i_25_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.717    div0/out_reg[28]_i_20_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.831    div0/out_reg[28]_i_15_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.945 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.945    div0/out_reg[28]_i_10_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.059 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.059    div0/out_reg[28]_i_5_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.173    div0/out_reg[28]_i_2_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.351 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.994    15.345    div0/out[28]
    SLICE_X44Y55         LUT4 (Prop_lut4_I0_O)        0.329    15.674 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    15.674    div0/out[27]_i_43_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.224 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.224    div0/out_reg[27]_i_35_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.338    div0/out_reg[27]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.452    div0/out_reg[27]_i_25_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.566    div0/out_reg[27]_i_20_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.680    div0/out_reg[27]_i_15_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.794 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.794    div0/out_reg[27]_i_10_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.908 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.908    div0/out_reg[27]_i_5_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.022    div0/out_reg[27]_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.200 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.896    18.096    div0/out[27]
    SLICE_X41Y58         LUT4 (Prop_lut4_I0_O)        0.329    18.425 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    18.425    div0/out[26]_i_43_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.975 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.975    div0/out_reg[26]_i_35_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.089    div0/out_reg[26]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.203    div0/out_reg[26]_i_25_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.317    div0/out_reg[26]_i_20_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.431    div0/out_reg[26]_i_15_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.545    div0/out_reg[26]_i_10_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.659    div0/out_reg[26]_i_5_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.773    div0/out_reg[26]_i_2_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.951 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.995    20.946    div0/out[26]
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.329    21.275 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    21.275    div0/out[25]_i_43_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.825 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.825    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.939 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.939    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.053 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.053    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.167 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.167    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.281 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.281    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.395 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.395    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.509 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.509    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.623 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.623    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.801 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.083    23.884    div0/out[25]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.329    24.213 r  div0/out[24]_i_43/O
                         net (fo=1, routed)           0.000    24.213    div0/out[24]_i_43_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.746 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.746    div0/out_reg[24]_i_35_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.863 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.863    div0/out_reg[24]_i_30_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.980 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.980    div0/out_reg[24]_i_25_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.097 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.097    div0/out_reg[24]_i_20_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.214 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.214    div0/out_reg[24]_i_15_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.331    div0/out_reg[24]_i_10_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.448 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.448    div0/out_reg[24]_i_5_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.565 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.565    div0/out_reg[24]_i_2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.744 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.078    26.822    div0/out[24]
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.332    27.154 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    27.154    div0/out[23]_i_43_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.704    div0/out_reg[23]_i_35_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.818    div0/out_reg[23]_i_30_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.932 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.932    div0/out_reg[23]_i_25_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.046 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.046    div0/out_reg[23]_i_20_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.160    div0/out_reg[23]_i_15_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.274    div0/out_reg[23]_i_10_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.388    div0/out_reg[23]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.502    div0/out_reg[23]_i_2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.680 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.926    29.606    div0/out[23]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.329    29.935 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    29.935    div0/out[22]_i_43_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.468 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.468    div0/out_reg[22]_i_35_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.585 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.585    div0/out_reg[22]_i_30_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.702 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.702    div0/out_reg[22]_i_25_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.819 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.819    div0/out_reg[22]_i_20_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.936 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.936    div0/out_reg[22]_i_15_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.053 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.053    div0/out_reg[22]_i_10_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.170 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_reg[22]_i_5_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.287 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.287    div0/out_reg[22]_i_2_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.466 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.907    32.373    div0/out[22]
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.332    32.705 r  div0/out[21]_i_43/O
                         net (fo=1, routed)           0.000    32.705    div0/out[21]_i_43_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.255 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.255    div0/out_reg[21]_i_35_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.369 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.369    div0/out_reg[21]_i_30_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.483 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.483    div0/out_reg[21]_i_25_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.597 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.597    div0/out_reg[21]_i_20_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.711    div0/out_reg[21]_i_15_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.825    div0/out_reg[21]_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.939    div0/out_reg[21]_i_5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.053    div0/out_reg[21]_i_2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.231 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.079    35.310    div0/out[21]
    SLICE_X34Y65         LUT4 (Prop_lut4_I0_O)        0.329    35.639 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    35.639    div0/out[20]_i_43_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.172 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.172    div0/out_reg[20]_i_35_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.289 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.289    div0/out_reg[20]_i_30_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.406 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.406    div0/out_reg[20]_i_25_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.523 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.523    div0/out_reg[20]_i_20_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.640 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.640    div0/out_reg[20]_i_15_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.757 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.757    div0/out_reg[20]_i_10_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.874 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.874    div0/out_reg[20]_i_5_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.991 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.991    div0/out_reg[20]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.170 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.813    37.982    div0/out[20]
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.332    38.314 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    38.314    div0/out[19]_i_43_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.864 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.864    div0/out_reg[19]_i_35_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.978    div0/out_reg[19]_i_30_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.092    div0/out_reg[19]_i_25_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.009    39.215    div0/out_reg[19]_i_20_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    div0/out_reg[19]_i_15_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.443    div0/out_reg[19]_i_10_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.557 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.557    div0/out_reg[19]_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.671 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.671    div0/out_reg[19]_i_2_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.849 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.881    40.730    div0/out[19]
    SLICE_X36Y75         LUT4 (Prop_lut4_I0_O)        0.329    41.059 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    41.059    div0/out[18]_i_43_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.592 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.592    div0/out_reg[18]_i_35_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.709 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.709    div0/out_reg[18]_i_30_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.826 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.826    div0/out_reg[18]_i_25_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.943 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.943    div0/out_reg[18]_i_20_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.060 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.060    div0/out_reg[18]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.177 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.177    div0/out_reg[18]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.294 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.294    div0/out_reg[18]_i_5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.411 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.411    div0/out_reg[18]_i_2_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.590 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.976    43.566    div0/out[18]
    SLICE_X39Y79         LUT4 (Prop_lut4_I0_O)        0.332    43.898 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    43.898    div0/out[17]_i_43_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.448 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.448    div0/out_reg[17]_i_35_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.562 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.562    div0/out_reg[17]_i_30_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.676 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.676    div0/out_reg[17]_i_25_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.790 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.790    div0/out_reg[17]_i_20_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.904    div0/out_reg[17]_i_15_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.018    div0/out_reg[17]_i_10_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.132    div0/out_reg[17]_i_5_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.246    div0/out_reg[17]_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.424 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.880    46.304    div0/out[17]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.329    46.633 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    46.633    div0/out[16]_i_43_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.166 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.166    div0/out_reg[16]_i_35_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.283    div0/out_reg[16]_i_30_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.400 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.400    div0/out_reg[16]_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.517    div0/out_reg[16]_i_20_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.634    div0/out_reg[16]_i_15_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.751    div0/out_reg[16]_i_10_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.868    div0/out_reg[16]_i_5_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.985    div0/out_reg[16]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.164 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.703    48.866    div0/out[16]
    SLICE_X39Y91         LUT4 (Prop_lut4_I0_O)        0.332    49.198 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    49.198    div0/out[15]_i_43_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.748 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.748    div0/out_reg[15]_i_35_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.862 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.862    div0/out_reg[15]_i_30_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.976 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.976    div0/out_reg[15]_i_25_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.090 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.090    div0/out_reg[15]_i_20_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.204 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.204    div0/out_reg[15]_i_15_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.318 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.318    div0/out_reg[15]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.432 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.432    div0/out_reg[15]_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.546 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.546    div0/out_reg[15]_i_2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.724 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.701    51.425    div0/out[15]
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.329    51.754 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    51.754    div0/out[14]_i_43_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.304 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.304    div0/out_reg[14]_i_35_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.418 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.001    52.419    div0/out_reg[14]_i_30_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.533 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.533    div0/out_reg[14]_i_25_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.647 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.647    div0/out_reg[14]_i_20_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.761 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.761    div0/out_reg[14]_i_15_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.875 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.875    div0/out_reg[14]_i_10_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.989 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.989    div0/out_reg[14]_i_5_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.103 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.103    div0/out_reg[14]_i_2_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.281 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.697    53.978    div0/out[14]
    SLICE_X41Y105        LUT4 (Prop_lut4_I0_O)        0.329    54.307 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    54.307    div0/out[13]_i_43_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.857 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.857    div0/out_reg[13]_i_35_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.971    div0/out_reg[13]_i_30_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.085    div0/out_reg[13]_i_25_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.199    div0/out_reg[13]_i_20_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.313    div0/out_reg[13]_i_15_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.427 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.427    div0/out_reg[13]_i_10_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.541 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.541    div0/out_reg[13]_i_5_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.655 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.655    div0/out_reg[13]_i_2_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.833 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    56.550    div0/out[13]
    SLICE_X39Y112        LUT4 (Prop_lut4_I0_O)        0.329    56.879 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    56.879    div0/out[12]_i_43_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.429 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.429    div0/out_reg[12]_i_35_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.543    div0/out_reg[12]_i_30_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.657    div0/out_reg[12]_i_25_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.771    div0/out_reg[12]_i_20_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    div0/out_reg[12]_i_15_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.999 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.999    div0/out_reg[12]_i_10_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.113 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.113    div0/out_reg[12]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.227 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.227    div0/out_reg[12]_i_2_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.405 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.805    59.210    div0/out[12]
    SLICE_X40Y118        LUT4 (Prop_lut4_I0_O)        0.329    59.539 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    59.539    div0/out[11]_i_43_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.089 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.089    div0/out_reg[11]_i_35_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.203 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.203    div0/out_reg[11]_i_30_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.317 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.317    div0/out_reg[11]_i_25_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.431 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.431    div0/out_reg[11]_i_20_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.545 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.545    div0/out_reg[11]_i_15_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.659 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.659    div0/out_reg[11]_i_10_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.773 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.009    60.782    div0/out_reg[11]_i_5_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.896 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.896    div0/out_reg[11]_i_2_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.074 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    61.782    div0/out[11]
    SLICE_X42Y125        LUT4 (Prop_lut4_I0_O)        0.329    62.111 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    62.111    div0/out[10]_i_43_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.644 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.644    div0/out_reg[10]_i_35_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.761    div0/out_reg[10]_i_30_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.878    div0/out_reg[10]_i_25_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.995 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.995    div0/out_reg[10]_i_20_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.112 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.112    div0/out_reg[10]_i_15_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.229 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.229    div0/out_reg[10]_i_10_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.346 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.346    div0/out_reg[10]_i_5_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.463 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.463    div0/out_reg[10]_i_2_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.642 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.703    64.344    div0/out[10]
    SLICE_X41Y132        LUT4 (Prop_lut4_I0_O)        0.332    64.676 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    64.676    div0/out[9]_i_43_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.226 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.226    div0/out_reg[9]_i_35_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.340 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.340    div0/out_reg[9]_i_30_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.454 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.454    div0/out_reg[9]_i_25_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.568 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.568    div0/out_reg[9]_i_20_n_0
    SLICE_X41Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.682 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.682    div0/out_reg[9]_i_15_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.796 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.796    div0/out_reg[9]_i_10_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.910 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.910    div0/out_reg[9]_i_5_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.024 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.024    div0/out_reg[9]_i_2_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.202 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          1.025    67.227    div0/out[9]
    SLICE_X42Y136        LUT4 (Prop_lut4_I0_O)        0.329    67.556 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    67.556    div0/out[8]_i_43_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.089 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.089    div0/out_reg[8]_i_35_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.206 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.206    div0/out_reg[8]_i_30_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.323 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.323    div0/out_reg[8]_i_25_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.440 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.440    div0/out_reg[8]_i_20_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.557 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.557    div0/out_reg[8]_i_15_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.674 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.674    div0/out_reg[8]_i_10_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.791 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.791    div0/out_reg[8]_i_5_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.908 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.908    div0/out_reg[8]_i_2_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.087 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          1.036    70.123    div0/out[8]
    SLICE_X40Y136        LUT4 (Prop_lut4_I0_O)        0.332    70.455 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    70.455    div0/out[7]_i_43_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.005 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.005    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.119 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.119    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.233 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.233    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.347 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.347    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.461 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.461    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.575 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.575    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.689 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.689    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.803 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.803    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.981 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          1.101    73.082    div0/out[7]
    SLICE_X38Y136        LUT4 (Prop_lut4_I0_O)        0.329    73.411 r  div0/out[6]_i_43/O
                         net (fo=1, routed)           0.000    73.411    div0/out[6]_i_43_n_0
    SLICE_X38Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.944 r  div0/out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.944    div0/out_reg[6]_i_35_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.061 r  div0/out_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.061    div0/out_reg[6]_i_30_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.178 r  div0/out_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.178    div0/out_reg[6]_i_25_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.295 r  div0/out_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.295    div0/out_reg[6]_i_20_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.412 r  div0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.412    div0/out_reg[6]_i_15_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.529 r  div0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.529    div0/out_reg[6]_i_10_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.646 r  div0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.646    div0/out_reg[6]_i_5_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.763 r  div0/out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.763    div0/out_reg[6]_i_2_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.942 r  div0/out_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.822    75.763    div0/out[6]
    SLICE_X39Y141        LUT4 (Prop_lut4_I0_O)        0.332    76.095 r  div0/out[5]_i_43/O
                         net (fo=1, routed)           0.000    76.095    div0/out[5]_i_43_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.645 r  div0/out_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.645    div0/out_reg[5]_i_35_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  div0/out_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.759    div0/out_reg[5]_i_30_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  div0/out_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.873    div0/out_reg[5]_i_25_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  div0/out_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.987    div0/out_reg[5]_i_20_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  div0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.101    div0/out_reg[5]_i_15_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.215 r  div0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.215    div0/out_reg[5]_i_10_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.329 r  div0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.329    div0/out_reg[5]_i_5_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.443 r  div0/out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.443    div0/out_reg[5]_i_2_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    77.621 r  div0/out_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          1.075    78.696    div0/out[5]
    SLICE_X36Y137        LUT4 (Prop_lut4_I0_O)        0.329    79.025 r  div0/out[4]_i_43/O
                         net (fo=1, routed)           0.000    79.025    div0/out[4]_i_43_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.558 r  div0/out_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.558    div0/out_reg[4]_i_35_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.675 r  div0/out_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.675    div0/out_reg[4]_i_30_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.792 r  div0/out_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.792    div0/out_reg[4]_i_25_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.909 r  div0/out_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.909    div0/out_reg[4]_i_20_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.026 r  div0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.026    div0/out_reg[4]_i_15_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.143 r  div0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    80.143    div0/out_reg[4]_i_10_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.260 r  div0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.260    div0/out_reg[4]_i_5_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.377 r  div0/out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.377    div0/out_reg[4]_i_2_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.556 r  div0/out_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.896    81.452    div0/out[4]
    SLICE_X37Y137        LUT4 (Prop_lut4_I0_O)        0.332    81.784 r  div0/out[3]_i_43/O
                         net (fo=1, routed)           0.000    81.784    div0/out[3]_i_43_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.334 r  div0/out_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.334    div0/out_reg[3]_i_35_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.448 r  div0/out_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.448    div0/out_reg[3]_i_30_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.562 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.562    div0/out_reg[3]_i_25_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.676 r  div0/out_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.676    div0/out_reg[3]_i_20_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.790 r  div0/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.790    div0/out_reg[3]_i_15_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.904 r  div0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.904    div0/out_reg[3]_i_10_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.018 r  div0/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.018    div0/out_reg[3]_i_5_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.132 r  div0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.132    div0/out_reg[3]_i_2_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    83.310 r  div0/out_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.937    84.247    div0/out[3]
    SLICE_X43Y138        LUT4 (Prop_lut4_I0_O)        0.329    84.576 r  div0/out[2]_i_43/O
                         net (fo=1, routed)           0.000    84.576    div0/out[2]_i_43_n_0
    SLICE_X43Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.126 r  div0/out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    85.126    div0/out_reg[2]_i_35_n_0
    SLICE_X43Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.240 r  div0/out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    85.240    div0/out_reg[2]_i_30_n_0
    SLICE_X43Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.354 r  div0/out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    85.354    div0/out_reg[2]_i_25_n_0
    SLICE_X43Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.468 r  div0/out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    85.468    div0/out_reg[2]_i_20_n_0
    SLICE_X43Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.582 r  div0/out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    85.582    div0/out_reg[2]_i_15_n_0
    SLICE_X43Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.696 r  div0/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    85.696    div0/out_reg[2]_i_10_n_0
    SLICE_X43Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.810 r  div0/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    85.810    div0/out_reg[2]_i_5_n_0
    SLICE_X43Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.924 r  div0/out_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.924    div0/out_reg[2]_i_2_n_0
    SLICE_X43Y146        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    86.102 r  div0/out_reg[2]_i_1/CO[1]
                         net (fo=36, routed)          0.000    86.102    AWrite10/out[2]
    SLICE_X43Y146        FDRE                                         r  AWrite10/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=521, unset)          0.924     7.924    AWrite10/clk
    SLICE_X43Y146        FDRE                                         r  AWrite10/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y146        FDRE (Setup_fdre_C_D)        0.017     7.906    AWrite10/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -86.102    
  -------------------------------------------------------------------
                         slack                                -78.196    

Slack (VIOLATED) :        -75.404ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite10/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        82.337ns  (logic 54.393ns (66.061%)  route 27.944ns (33.939%))
  Logic Levels:           291  (CARRY4=259 LUT3=1 LUT4=28 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.973     0.973    cond_stored2/clk
    SLICE_X39Y54         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_stored2/out_reg[0]/Q
                         net (fo=7, routed)           0.859     2.288    fsm6/cond_stored2_out
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.412 r  fsm6/A_addr0[3]_INST_0_i_18/O
                         net (fo=2, routed)           0.161     2.573    fsm4/done_reg_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  fsm4/out[31]_i_4__2/O
                         net (fo=2, routed)           0.452     3.149    fsm7/done_reg_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.273 f  fsm7/out[31]_i_1/O
                         net (fo=1089, routed)        0.846     4.119    A_j_j0/AWrite10_write_en
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.124     4.243 r  A_j_j0/out[31]_i_45/O
                         net (fo=1, routed)           0.000     4.243    div0/S[0]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.775 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.001     4.776    div0/out_reg[31]_i_36_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.890    div0/out_reg[31]_i_31_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  div0/out_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.004    div0/out_reg[31]_i_26_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.118    div0/out_reg[31]_i_21_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  div0/out_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.232    div0/out_reg[31]_i_16_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  div0/out_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.346    div0/out_reg[31]_i_11_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  div0/out_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.460    div0/out_reg[31]_i_6_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.574 r  div0/out_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.574    div0/out_reg[31]_i_5_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.867 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.081     6.948    div0/out[31]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.373     7.321 r  div0/out[30]_i_38/O
                         net (fo=1, routed)           0.000     7.321    div0/out[30]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.871 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.871    div0/out_reg[30]_i_30_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.985    div0/out_reg[30]_i_25_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.099    div0/out_reg[30]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    div0/out_reg[30]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.327    div0/out_reg[30]_i_10_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.441    div0/out_reg[30]_i_5_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.555 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    div0/out_reg[30]_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.733 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.900     9.633    div0/out[30]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.329     9.962 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000     9.962    div0/out[29]_i_43_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.495 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.495    div0/out_reg[29]_i_35_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.612 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.612    div0/out_reg[29]_i_30_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.729 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.729    div0/out_reg[29]_i_25_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.846 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.846    div0/out_reg[29]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.963    div0/out_reg[29]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.080    div0/out_reg[29]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.197 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.197    div0/out_reg[29]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.314 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.314    div0/out_reg[29]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.493 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.132    12.625    div0/out[29]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.957 r  div0/out[28]_i_39/O
                         net (fo=1, routed)           0.000    12.957    div0/out[28]_i_39_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.489 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.489    div0/out_reg[28]_i_30_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.603    div0/out_reg[28]_i_25_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.717    div0/out_reg[28]_i_20_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.831    div0/out_reg[28]_i_15_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.945 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.945    div0/out_reg[28]_i_10_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.059 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.059    div0/out_reg[28]_i_5_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.173    div0/out_reg[28]_i_2_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.351 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.994    15.345    div0/out[28]
    SLICE_X44Y55         LUT4 (Prop_lut4_I0_O)        0.329    15.674 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    15.674    div0/out[27]_i_43_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.224 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.224    div0/out_reg[27]_i_35_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.338    div0/out_reg[27]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.452    div0/out_reg[27]_i_25_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.566    div0/out_reg[27]_i_20_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.680    div0/out_reg[27]_i_15_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.794 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.794    div0/out_reg[27]_i_10_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.908 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.908    div0/out_reg[27]_i_5_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.022    div0/out_reg[27]_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.200 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.896    18.096    div0/out[27]
    SLICE_X41Y58         LUT4 (Prop_lut4_I0_O)        0.329    18.425 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    18.425    div0/out[26]_i_43_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.975 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.975    div0/out_reg[26]_i_35_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.089    div0/out_reg[26]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.203    div0/out_reg[26]_i_25_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.317    div0/out_reg[26]_i_20_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.431    div0/out_reg[26]_i_15_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.545    div0/out_reg[26]_i_10_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.659    div0/out_reg[26]_i_5_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.773    div0/out_reg[26]_i_2_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.951 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.995    20.946    div0/out[26]
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.329    21.275 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    21.275    div0/out[25]_i_43_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.825 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.825    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.939 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.939    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.053 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.053    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.167 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.167    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.281 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.281    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.395 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.395    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.509 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.509    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.623 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.623    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.801 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.083    23.884    div0/out[25]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.329    24.213 r  div0/out[24]_i_43/O
                         net (fo=1, routed)           0.000    24.213    div0/out[24]_i_43_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.746 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.746    div0/out_reg[24]_i_35_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.863 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.863    div0/out_reg[24]_i_30_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.980 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.980    div0/out_reg[24]_i_25_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.097 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.097    div0/out_reg[24]_i_20_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.214 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.214    div0/out_reg[24]_i_15_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.331    div0/out_reg[24]_i_10_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.448 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.448    div0/out_reg[24]_i_5_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.565 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.565    div0/out_reg[24]_i_2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.744 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.078    26.822    div0/out[24]
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.332    27.154 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    27.154    div0/out[23]_i_43_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.704    div0/out_reg[23]_i_35_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.818    div0/out_reg[23]_i_30_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.932 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.932    div0/out_reg[23]_i_25_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.046 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.046    div0/out_reg[23]_i_20_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.160    div0/out_reg[23]_i_15_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.274    div0/out_reg[23]_i_10_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.388    div0/out_reg[23]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.502    div0/out_reg[23]_i_2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.680 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.926    29.606    div0/out[23]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.329    29.935 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    29.935    div0/out[22]_i_43_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.468 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.468    div0/out_reg[22]_i_35_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.585 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.585    div0/out_reg[22]_i_30_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.702 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.702    div0/out_reg[22]_i_25_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.819 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.819    div0/out_reg[22]_i_20_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.936 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.936    div0/out_reg[22]_i_15_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.053 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.053    div0/out_reg[22]_i_10_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.170 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_reg[22]_i_5_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.287 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.287    div0/out_reg[22]_i_2_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.466 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.907    32.373    div0/out[22]
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.332    32.705 r  div0/out[21]_i_43/O
                         net (fo=1, routed)           0.000    32.705    div0/out[21]_i_43_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.255 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.255    div0/out_reg[21]_i_35_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.369 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.369    div0/out_reg[21]_i_30_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.483 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.483    div0/out_reg[21]_i_25_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.597 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.597    div0/out_reg[21]_i_20_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.711    div0/out_reg[21]_i_15_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.825    div0/out_reg[21]_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.939    div0/out_reg[21]_i_5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.053    div0/out_reg[21]_i_2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.231 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.079    35.310    div0/out[21]
    SLICE_X34Y65         LUT4 (Prop_lut4_I0_O)        0.329    35.639 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    35.639    div0/out[20]_i_43_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.172 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.172    div0/out_reg[20]_i_35_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.289 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.289    div0/out_reg[20]_i_30_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.406 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.406    div0/out_reg[20]_i_25_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.523 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.523    div0/out_reg[20]_i_20_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.640 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.640    div0/out_reg[20]_i_15_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.757 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.757    div0/out_reg[20]_i_10_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.874 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.874    div0/out_reg[20]_i_5_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.991 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.991    div0/out_reg[20]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.170 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.813    37.982    div0/out[20]
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.332    38.314 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    38.314    div0/out[19]_i_43_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.864 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.864    div0/out_reg[19]_i_35_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.978    div0/out_reg[19]_i_30_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.092    div0/out_reg[19]_i_25_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.009    39.215    div0/out_reg[19]_i_20_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    div0/out_reg[19]_i_15_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.443    div0/out_reg[19]_i_10_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.557 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.557    div0/out_reg[19]_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.671 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.671    div0/out_reg[19]_i_2_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.849 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.881    40.730    div0/out[19]
    SLICE_X36Y75         LUT4 (Prop_lut4_I0_O)        0.329    41.059 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    41.059    div0/out[18]_i_43_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.592 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.592    div0/out_reg[18]_i_35_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.709 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.709    div0/out_reg[18]_i_30_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.826 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.826    div0/out_reg[18]_i_25_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.943 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.943    div0/out_reg[18]_i_20_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.060 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.060    div0/out_reg[18]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.177 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.177    div0/out_reg[18]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.294 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.294    div0/out_reg[18]_i_5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.411 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.411    div0/out_reg[18]_i_2_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.590 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.976    43.566    div0/out[18]
    SLICE_X39Y79         LUT4 (Prop_lut4_I0_O)        0.332    43.898 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    43.898    div0/out[17]_i_43_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.448 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.448    div0/out_reg[17]_i_35_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.562 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.562    div0/out_reg[17]_i_30_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.676 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.676    div0/out_reg[17]_i_25_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.790 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.790    div0/out_reg[17]_i_20_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.904    div0/out_reg[17]_i_15_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.018    div0/out_reg[17]_i_10_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.132    div0/out_reg[17]_i_5_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.246    div0/out_reg[17]_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.424 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.880    46.304    div0/out[17]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.329    46.633 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    46.633    div0/out[16]_i_43_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.166 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.166    div0/out_reg[16]_i_35_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.283    div0/out_reg[16]_i_30_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.400 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.400    div0/out_reg[16]_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.517    div0/out_reg[16]_i_20_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.634    div0/out_reg[16]_i_15_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.751    div0/out_reg[16]_i_10_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.868    div0/out_reg[16]_i_5_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.985    div0/out_reg[16]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.164 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.703    48.866    div0/out[16]
    SLICE_X39Y91         LUT4 (Prop_lut4_I0_O)        0.332    49.198 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    49.198    div0/out[15]_i_43_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.748 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.748    div0/out_reg[15]_i_35_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.862 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.862    div0/out_reg[15]_i_30_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.976 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.976    div0/out_reg[15]_i_25_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.090 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.090    div0/out_reg[15]_i_20_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.204 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.204    div0/out_reg[15]_i_15_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.318 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.318    div0/out_reg[15]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.432 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.432    div0/out_reg[15]_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.546 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.546    div0/out_reg[15]_i_2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.724 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.701    51.425    div0/out[15]
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.329    51.754 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    51.754    div0/out[14]_i_43_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.304 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.304    div0/out_reg[14]_i_35_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.418 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.001    52.419    div0/out_reg[14]_i_30_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.533 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.533    div0/out_reg[14]_i_25_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.647 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.647    div0/out_reg[14]_i_20_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.761 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.761    div0/out_reg[14]_i_15_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.875 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.875    div0/out_reg[14]_i_10_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.989 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.989    div0/out_reg[14]_i_5_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.103 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.103    div0/out_reg[14]_i_2_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.281 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.697    53.978    div0/out[14]
    SLICE_X41Y105        LUT4 (Prop_lut4_I0_O)        0.329    54.307 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    54.307    div0/out[13]_i_43_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.857 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.857    div0/out_reg[13]_i_35_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.971    div0/out_reg[13]_i_30_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.085    div0/out_reg[13]_i_25_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.199    div0/out_reg[13]_i_20_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.313    div0/out_reg[13]_i_15_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.427 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.427    div0/out_reg[13]_i_10_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.541 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.541    div0/out_reg[13]_i_5_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.655 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.655    div0/out_reg[13]_i_2_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.833 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    56.550    div0/out[13]
    SLICE_X39Y112        LUT4 (Prop_lut4_I0_O)        0.329    56.879 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    56.879    div0/out[12]_i_43_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.429 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.429    div0/out_reg[12]_i_35_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.543    div0/out_reg[12]_i_30_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.657    div0/out_reg[12]_i_25_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.771    div0/out_reg[12]_i_20_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    div0/out_reg[12]_i_15_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.999 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.999    div0/out_reg[12]_i_10_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.113 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.113    div0/out_reg[12]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.227 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.227    div0/out_reg[12]_i_2_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.405 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.805    59.210    div0/out[12]
    SLICE_X40Y118        LUT4 (Prop_lut4_I0_O)        0.329    59.539 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    59.539    div0/out[11]_i_43_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.089 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.089    div0/out_reg[11]_i_35_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.203 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.203    div0/out_reg[11]_i_30_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.317 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.317    div0/out_reg[11]_i_25_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.431 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.431    div0/out_reg[11]_i_20_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.545 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.545    div0/out_reg[11]_i_15_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.659 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.659    div0/out_reg[11]_i_10_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.773 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.009    60.782    div0/out_reg[11]_i_5_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.896 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.896    div0/out_reg[11]_i_2_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.074 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    61.782    div0/out[11]
    SLICE_X42Y125        LUT4 (Prop_lut4_I0_O)        0.329    62.111 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    62.111    div0/out[10]_i_43_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.644 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.644    div0/out_reg[10]_i_35_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.761    div0/out_reg[10]_i_30_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.878    div0/out_reg[10]_i_25_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.995 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.995    div0/out_reg[10]_i_20_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.112 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.112    div0/out_reg[10]_i_15_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.229 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.229    div0/out_reg[10]_i_10_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.346 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.346    div0/out_reg[10]_i_5_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.463 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.463    div0/out_reg[10]_i_2_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.642 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.703    64.344    div0/out[10]
    SLICE_X41Y132        LUT4 (Prop_lut4_I0_O)        0.332    64.676 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    64.676    div0/out[9]_i_43_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.226 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.226    div0/out_reg[9]_i_35_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.340 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.340    div0/out_reg[9]_i_30_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.454 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.454    div0/out_reg[9]_i_25_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.568 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.568    div0/out_reg[9]_i_20_n_0
    SLICE_X41Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.682 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.682    div0/out_reg[9]_i_15_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.796 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.796    div0/out_reg[9]_i_10_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.910 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.910    div0/out_reg[9]_i_5_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.024 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.024    div0/out_reg[9]_i_2_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.202 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          1.025    67.227    div0/out[9]
    SLICE_X42Y136        LUT4 (Prop_lut4_I0_O)        0.329    67.556 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    67.556    div0/out[8]_i_43_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.089 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.089    div0/out_reg[8]_i_35_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.206 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.206    div0/out_reg[8]_i_30_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.323 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.323    div0/out_reg[8]_i_25_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.440 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.440    div0/out_reg[8]_i_20_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.557 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.557    div0/out_reg[8]_i_15_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.674 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.674    div0/out_reg[8]_i_10_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.791 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.791    div0/out_reg[8]_i_5_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.908 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.908    div0/out_reg[8]_i_2_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.087 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          1.036    70.123    div0/out[8]
    SLICE_X40Y136        LUT4 (Prop_lut4_I0_O)        0.332    70.455 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    70.455    div0/out[7]_i_43_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.005 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.005    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.119 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.119    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.233 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.233    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.347 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.347    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.461 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.461    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.575 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.575    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.689 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.689    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.803 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.803    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.981 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          1.101    73.082    div0/out[7]
    SLICE_X38Y136        LUT4 (Prop_lut4_I0_O)        0.329    73.411 r  div0/out[6]_i_43/O
                         net (fo=1, routed)           0.000    73.411    div0/out[6]_i_43_n_0
    SLICE_X38Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.944 r  div0/out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.944    div0/out_reg[6]_i_35_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.061 r  div0/out_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.061    div0/out_reg[6]_i_30_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.178 r  div0/out_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.178    div0/out_reg[6]_i_25_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.295 r  div0/out_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.295    div0/out_reg[6]_i_20_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.412 r  div0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.412    div0/out_reg[6]_i_15_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.529 r  div0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.529    div0/out_reg[6]_i_10_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.646 r  div0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.646    div0/out_reg[6]_i_5_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.763 r  div0/out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.763    div0/out_reg[6]_i_2_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.942 r  div0/out_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.822    75.763    div0/out[6]
    SLICE_X39Y141        LUT4 (Prop_lut4_I0_O)        0.332    76.095 r  div0/out[5]_i_43/O
                         net (fo=1, routed)           0.000    76.095    div0/out[5]_i_43_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.645 r  div0/out_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.645    div0/out_reg[5]_i_35_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  div0/out_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.759    div0/out_reg[5]_i_30_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  div0/out_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.873    div0/out_reg[5]_i_25_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  div0/out_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.987    div0/out_reg[5]_i_20_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  div0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.101    div0/out_reg[5]_i_15_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.215 r  div0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.215    div0/out_reg[5]_i_10_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.329 r  div0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.329    div0/out_reg[5]_i_5_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.443 r  div0/out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.443    div0/out_reg[5]_i_2_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    77.621 r  div0/out_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          1.075    78.696    div0/out[5]
    SLICE_X36Y137        LUT4 (Prop_lut4_I0_O)        0.329    79.025 r  div0/out[4]_i_43/O
                         net (fo=1, routed)           0.000    79.025    div0/out[4]_i_43_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.558 r  div0/out_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.558    div0/out_reg[4]_i_35_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.675 r  div0/out_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.675    div0/out_reg[4]_i_30_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.792 r  div0/out_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.792    div0/out_reg[4]_i_25_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.909 r  div0/out_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.909    div0/out_reg[4]_i_20_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.026 r  div0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.026    div0/out_reg[4]_i_15_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.143 r  div0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    80.143    div0/out_reg[4]_i_10_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.260 r  div0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.260    div0/out_reg[4]_i_5_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.377 r  div0/out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.377    div0/out_reg[4]_i_2_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.556 r  div0/out_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.896    81.452    div0/out[4]
    SLICE_X37Y137        LUT4 (Prop_lut4_I0_O)        0.332    81.784 r  div0/out[3]_i_43/O
                         net (fo=1, routed)           0.000    81.784    div0/out[3]_i_43_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.334 r  div0/out_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    82.334    div0/out_reg[3]_i_35_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.448 r  div0/out_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    82.448    div0/out_reg[3]_i_30_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.562 r  div0/out_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.562    div0/out_reg[3]_i_25_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.676 r  div0/out_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.676    div0/out_reg[3]_i_20_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.790 r  div0/out_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    82.790    div0/out_reg[3]_i_15_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.904 r  div0/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    82.904    div0/out_reg[3]_i_10_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.018 r  div0/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    83.018    div0/out_reg[3]_i_5_n_0
    SLICE_X37Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.132 r  div0/out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    83.132    div0/out_reg[3]_i_2_n_0
    SLICE_X37Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    83.310 r  div0/out_reg[3]_i_1/CO[1]
                         net (fo=36, routed)          0.000    83.310    AWrite10/out[3]
    SLICE_X37Y145        FDRE                                         r  AWrite10/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=521, unset)          0.924     7.924    AWrite10/clk
    SLICE_X37Y145        FDRE                                         r  AWrite10/out_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y145        FDRE (Setup_fdre_C_D)        0.017     7.906    AWrite10/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -83.310    
  -------------------------------------------------------------------
                         slack                                -75.404    

Slack (VIOLATED) :        -72.601ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite10/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        79.583ns  (logic 52.535ns (66.013%)  route 27.048ns (33.988%))
  Logic Levels:           281  (CARRY4=250 LUT3=1 LUT4=27 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.973     0.973    cond_stored2/clk
    SLICE_X39Y54         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_stored2/out_reg[0]/Q
                         net (fo=7, routed)           0.859     2.288    fsm6/cond_stored2_out
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.412 r  fsm6/A_addr0[3]_INST_0_i_18/O
                         net (fo=2, routed)           0.161     2.573    fsm4/done_reg_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  fsm4/out[31]_i_4__2/O
                         net (fo=2, routed)           0.452     3.149    fsm7/done_reg_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.273 f  fsm7/out[31]_i_1/O
                         net (fo=1089, routed)        0.846     4.119    A_j_j0/AWrite10_write_en
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.124     4.243 r  A_j_j0/out[31]_i_45/O
                         net (fo=1, routed)           0.000     4.243    div0/S[0]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.775 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.001     4.776    div0/out_reg[31]_i_36_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.890    div0/out_reg[31]_i_31_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  div0/out_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.004    div0/out_reg[31]_i_26_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.118    div0/out_reg[31]_i_21_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  div0/out_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.232    div0/out_reg[31]_i_16_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  div0/out_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.346    div0/out_reg[31]_i_11_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  div0/out_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.460    div0/out_reg[31]_i_6_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.574 r  div0/out_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.574    div0/out_reg[31]_i_5_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.867 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.081     6.948    div0/out[31]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.373     7.321 r  div0/out[30]_i_38/O
                         net (fo=1, routed)           0.000     7.321    div0/out[30]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.871 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.871    div0/out_reg[30]_i_30_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.985    div0/out_reg[30]_i_25_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.099    div0/out_reg[30]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    div0/out_reg[30]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.327    div0/out_reg[30]_i_10_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.441    div0/out_reg[30]_i_5_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.555 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    div0/out_reg[30]_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.733 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.900     9.633    div0/out[30]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.329     9.962 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000     9.962    div0/out[29]_i_43_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.495 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.495    div0/out_reg[29]_i_35_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.612 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.612    div0/out_reg[29]_i_30_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.729 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.729    div0/out_reg[29]_i_25_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.846 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.846    div0/out_reg[29]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.963    div0/out_reg[29]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.080    div0/out_reg[29]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.197 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.197    div0/out_reg[29]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.314 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.314    div0/out_reg[29]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.493 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.132    12.625    div0/out[29]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.957 r  div0/out[28]_i_39/O
                         net (fo=1, routed)           0.000    12.957    div0/out[28]_i_39_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.489 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.489    div0/out_reg[28]_i_30_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.603    div0/out_reg[28]_i_25_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.717    div0/out_reg[28]_i_20_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.831    div0/out_reg[28]_i_15_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.945 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.945    div0/out_reg[28]_i_10_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.059 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.059    div0/out_reg[28]_i_5_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.173    div0/out_reg[28]_i_2_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.351 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.994    15.345    div0/out[28]
    SLICE_X44Y55         LUT4 (Prop_lut4_I0_O)        0.329    15.674 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    15.674    div0/out[27]_i_43_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.224 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.224    div0/out_reg[27]_i_35_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.338    div0/out_reg[27]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.452    div0/out_reg[27]_i_25_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.566    div0/out_reg[27]_i_20_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.680    div0/out_reg[27]_i_15_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.794 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.794    div0/out_reg[27]_i_10_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.908 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.908    div0/out_reg[27]_i_5_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.022    div0/out_reg[27]_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.200 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.896    18.096    div0/out[27]
    SLICE_X41Y58         LUT4 (Prop_lut4_I0_O)        0.329    18.425 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    18.425    div0/out[26]_i_43_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.975 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.975    div0/out_reg[26]_i_35_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.089    div0/out_reg[26]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.203    div0/out_reg[26]_i_25_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.317    div0/out_reg[26]_i_20_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.431    div0/out_reg[26]_i_15_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.545    div0/out_reg[26]_i_10_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.659    div0/out_reg[26]_i_5_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.773    div0/out_reg[26]_i_2_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.951 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.995    20.946    div0/out[26]
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.329    21.275 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    21.275    div0/out[25]_i_43_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.825 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.825    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.939 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.939    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.053 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.053    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.167 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.167    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.281 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.281    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.395 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.395    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.509 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.509    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.623 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.623    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.801 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.083    23.884    div0/out[25]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.329    24.213 r  div0/out[24]_i_43/O
                         net (fo=1, routed)           0.000    24.213    div0/out[24]_i_43_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.746 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.746    div0/out_reg[24]_i_35_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.863 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.863    div0/out_reg[24]_i_30_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.980 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.980    div0/out_reg[24]_i_25_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.097 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.097    div0/out_reg[24]_i_20_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.214 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.214    div0/out_reg[24]_i_15_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.331    div0/out_reg[24]_i_10_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.448 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.448    div0/out_reg[24]_i_5_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.565 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.565    div0/out_reg[24]_i_2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.744 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.078    26.822    div0/out[24]
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.332    27.154 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    27.154    div0/out[23]_i_43_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.704    div0/out_reg[23]_i_35_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.818    div0/out_reg[23]_i_30_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.932 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.932    div0/out_reg[23]_i_25_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.046 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.046    div0/out_reg[23]_i_20_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.160    div0/out_reg[23]_i_15_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.274    div0/out_reg[23]_i_10_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.388    div0/out_reg[23]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.502    div0/out_reg[23]_i_2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.680 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.926    29.606    div0/out[23]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.329    29.935 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    29.935    div0/out[22]_i_43_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.468 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.468    div0/out_reg[22]_i_35_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.585 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.585    div0/out_reg[22]_i_30_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.702 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.702    div0/out_reg[22]_i_25_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.819 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.819    div0/out_reg[22]_i_20_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.936 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.936    div0/out_reg[22]_i_15_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.053 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.053    div0/out_reg[22]_i_10_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.170 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_reg[22]_i_5_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.287 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.287    div0/out_reg[22]_i_2_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.466 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.907    32.373    div0/out[22]
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.332    32.705 r  div0/out[21]_i_43/O
                         net (fo=1, routed)           0.000    32.705    div0/out[21]_i_43_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.255 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.255    div0/out_reg[21]_i_35_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.369 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.369    div0/out_reg[21]_i_30_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.483 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.483    div0/out_reg[21]_i_25_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.597 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.597    div0/out_reg[21]_i_20_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.711    div0/out_reg[21]_i_15_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.825    div0/out_reg[21]_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.939    div0/out_reg[21]_i_5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.053    div0/out_reg[21]_i_2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.231 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.079    35.310    div0/out[21]
    SLICE_X34Y65         LUT4 (Prop_lut4_I0_O)        0.329    35.639 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    35.639    div0/out[20]_i_43_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.172 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.172    div0/out_reg[20]_i_35_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.289 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.289    div0/out_reg[20]_i_30_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.406 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.406    div0/out_reg[20]_i_25_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.523 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.523    div0/out_reg[20]_i_20_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.640 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.640    div0/out_reg[20]_i_15_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.757 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.757    div0/out_reg[20]_i_10_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.874 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.874    div0/out_reg[20]_i_5_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.991 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.991    div0/out_reg[20]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.170 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.813    37.982    div0/out[20]
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.332    38.314 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    38.314    div0/out[19]_i_43_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.864 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.864    div0/out_reg[19]_i_35_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.978    div0/out_reg[19]_i_30_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.092    div0/out_reg[19]_i_25_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.009    39.215    div0/out_reg[19]_i_20_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    div0/out_reg[19]_i_15_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.443    div0/out_reg[19]_i_10_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.557 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.557    div0/out_reg[19]_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.671 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.671    div0/out_reg[19]_i_2_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.849 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.881    40.730    div0/out[19]
    SLICE_X36Y75         LUT4 (Prop_lut4_I0_O)        0.329    41.059 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    41.059    div0/out[18]_i_43_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.592 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.592    div0/out_reg[18]_i_35_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.709 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.709    div0/out_reg[18]_i_30_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.826 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.826    div0/out_reg[18]_i_25_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.943 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.943    div0/out_reg[18]_i_20_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.060 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.060    div0/out_reg[18]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.177 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.177    div0/out_reg[18]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.294 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.294    div0/out_reg[18]_i_5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.411 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.411    div0/out_reg[18]_i_2_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.590 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.976    43.566    div0/out[18]
    SLICE_X39Y79         LUT4 (Prop_lut4_I0_O)        0.332    43.898 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    43.898    div0/out[17]_i_43_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.448 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.448    div0/out_reg[17]_i_35_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.562 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.562    div0/out_reg[17]_i_30_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.676 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.676    div0/out_reg[17]_i_25_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.790 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.790    div0/out_reg[17]_i_20_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.904    div0/out_reg[17]_i_15_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.018    div0/out_reg[17]_i_10_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.132    div0/out_reg[17]_i_5_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.246    div0/out_reg[17]_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.424 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.880    46.304    div0/out[17]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.329    46.633 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    46.633    div0/out[16]_i_43_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.166 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.166    div0/out_reg[16]_i_35_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.283    div0/out_reg[16]_i_30_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.400 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.400    div0/out_reg[16]_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.517    div0/out_reg[16]_i_20_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.634    div0/out_reg[16]_i_15_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.751    div0/out_reg[16]_i_10_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.868    div0/out_reg[16]_i_5_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.985    div0/out_reg[16]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.164 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.703    48.866    div0/out[16]
    SLICE_X39Y91         LUT4 (Prop_lut4_I0_O)        0.332    49.198 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    49.198    div0/out[15]_i_43_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.748 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.748    div0/out_reg[15]_i_35_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.862 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.862    div0/out_reg[15]_i_30_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.976 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.976    div0/out_reg[15]_i_25_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.090 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.090    div0/out_reg[15]_i_20_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.204 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.204    div0/out_reg[15]_i_15_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.318 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.318    div0/out_reg[15]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.432 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.432    div0/out_reg[15]_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.546 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.546    div0/out_reg[15]_i_2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.724 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.701    51.425    div0/out[15]
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.329    51.754 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    51.754    div0/out[14]_i_43_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.304 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.304    div0/out_reg[14]_i_35_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.418 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.001    52.419    div0/out_reg[14]_i_30_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.533 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.533    div0/out_reg[14]_i_25_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.647 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.647    div0/out_reg[14]_i_20_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.761 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.761    div0/out_reg[14]_i_15_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.875 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.875    div0/out_reg[14]_i_10_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.989 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.989    div0/out_reg[14]_i_5_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.103 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.103    div0/out_reg[14]_i_2_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.281 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.697    53.978    div0/out[14]
    SLICE_X41Y105        LUT4 (Prop_lut4_I0_O)        0.329    54.307 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    54.307    div0/out[13]_i_43_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.857 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.857    div0/out_reg[13]_i_35_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.971    div0/out_reg[13]_i_30_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.085    div0/out_reg[13]_i_25_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.199    div0/out_reg[13]_i_20_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.313    div0/out_reg[13]_i_15_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.427 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.427    div0/out_reg[13]_i_10_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.541 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.541    div0/out_reg[13]_i_5_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.655 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.655    div0/out_reg[13]_i_2_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.833 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    56.550    div0/out[13]
    SLICE_X39Y112        LUT4 (Prop_lut4_I0_O)        0.329    56.879 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    56.879    div0/out[12]_i_43_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.429 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.429    div0/out_reg[12]_i_35_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.543    div0/out_reg[12]_i_30_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.657    div0/out_reg[12]_i_25_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.771    div0/out_reg[12]_i_20_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    div0/out_reg[12]_i_15_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.999 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.999    div0/out_reg[12]_i_10_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.113 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.113    div0/out_reg[12]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.227 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.227    div0/out_reg[12]_i_2_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.405 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.805    59.210    div0/out[12]
    SLICE_X40Y118        LUT4 (Prop_lut4_I0_O)        0.329    59.539 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    59.539    div0/out[11]_i_43_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.089 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.089    div0/out_reg[11]_i_35_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.203 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.203    div0/out_reg[11]_i_30_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.317 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.317    div0/out_reg[11]_i_25_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.431 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.431    div0/out_reg[11]_i_20_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.545 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.545    div0/out_reg[11]_i_15_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.659 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.659    div0/out_reg[11]_i_10_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.773 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.009    60.782    div0/out_reg[11]_i_5_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.896 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.896    div0/out_reg[11]_i_2_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.074 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    61.782    div0/out[11]
    SLICE_X42Y125        LUT4 (Prop_lut4_I0_O)        0.329    62.111 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    62.111    div0/out[10]_i_43_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.644 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.644    div0/out_reg[10]_i_35_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.761    div0/out_reg[10]_i_30_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.878    div0/out_reg[10]_i_25_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.995 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.995    div0/out_reg[10]_i_20_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.112 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.112    div0/out_reg[10]_i_15_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.229 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.229    div0/out_reg[10]_i_10_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.346 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.346    div0/out_reg[10]_i_5_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.463 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.463    div0/out_reg[10]_i_2_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.642 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.703    64.344    div0/out[10]
    SLICE_X41Y132        LUT4 (Prop_lut4_I0_O)        0.332    64.676 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    64.676    div0/out[9]_i_43_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.226 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.226    div0/out_reg[9]_i_35_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.340 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.340    div0/out_reg[9]_i_30_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.454 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.454    div0/out_reg[9]_i_25_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.568 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.568    div0/out_reg[9]_i_20_n_0
    SLICE_X41Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.682 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.682    div0/out_reg[9]_i_15_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.796 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.796    div0/out_reg[9]_i_10_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.910 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.910    div0/out_reg[9]_i_5_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.024 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.024    div0/out_reg[9]_i_2_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.202 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          1.025    67.227    div0/out[9]
    SLICE_X42Y136        LUT4 (Prop_lut4_I0_O)        0.329    67.556 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    67.556    div0/out[8]_i_43_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.089 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.089    div0/out_reg[8]_i_35_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.206 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.206    div0/out_reg[8]_i_30_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.323 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.323    div0/out_reg[8]_i_25_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.440 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.440    div0/out_reg[8]_i_20_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.557 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.557    div0/out_reg[8]_i_15_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.674 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.674    div0/out_reg[8]_i_10_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.791 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.791    div0/out_reg[8]_i_5_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.908 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.908    div0/out_reg[8]_i_2_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.087 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          1.036    70.123    div0/out[8]
    SLICE_X40Y136        LUT4 (Prop_lut4_I0_O)        0.332    70.455 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    70.455    div0/out[7]_i_43_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.005 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.005    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.119 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.119    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.233 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.233    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.347 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.347    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.461 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.461    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.575 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.575    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.689 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.689    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.803 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.803    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.981 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          1.101    73.082    div0/out[7]
    SLICE_X38Y136        LUT4 (Prop_lut4_I0_O)        0.329    73.411 r  div0/out[6]_i_43/O
                         net (fo=1, routed)           0.000    73.411    div0/out[6]_i_43_n_0
    SLICE_X38Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.944 r  div0/out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.944    div0/out_reg[6]_i_35_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.061 r  div0/out_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.061    div0/out_reg[6]_i_30_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.178 r  div0/out_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.178    div0/out_reg[6]_i_25_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.295 r  div0/out_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.295    div0/out_reg[6]_i_20_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.412 r  div0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.412    div0/out_reg[6]_i_15_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.529 r  div0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.529    div0/out_reg[6]_i_10_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.646 r  div0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.646    div0/out_reg[6]_i_5_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.763 r  div0/out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.763    div0/out_reg[6]_i_2_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.942 r  div0/out_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.822    75.763    div0/out[6]
    SLICE_X39Y141        LUT4 (Prop_lut4_I0_O)        0.332    76.095 r  div0/out[5]_i_43/O
                         net (fo=1, routed)           0.000    76.095    div0/out[5]_i_43_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.645 r  div0/out_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.645    div0/out_reg[5]_i_35_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  div0/out_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.759    div0/out_reg[5]_i_30_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  div0/out_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.873    div0/out_reg[5]_i_25_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  div0/out_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.987    div0/out_reg[5]_i_20_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  div0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.101    div0/out_reg[5]_i_15_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.215 r  div0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.215    div0/out_reg[5]_i_10_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.329 r  div0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.329    div0/out_reg[5]_i_5_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.443 r  div0/out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.443    div0/out_reg[5]_i_2_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    77.621 r  div0/out_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          1.075    78.696    div0/out[5]
    SLICE_X36Y137        LUT4 (Prop_lut4_I0_O)        0.329    79.025 r  div0/out[4]_i_43/O
                         net (fo=1, routed)           0.000    79.025    div0/out[4]_i_43_n_0
    SLICE_X36Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    79.558 r  div0/out_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    79.558    div0/out_reg[4]_i_35_n_0
    SLICE_X36Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.675 r  div0/out_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.675    div0/out_reg[4]_i_30_n_0
    SLICE_X36Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.792 r  div0/out_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.792    div0/out_reg[4]_i_25_n_0
    SLICE_X36Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.909 r  div0/out_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.909    div0/out_reg[4]_i_20_n_0
    SLICE_X36Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.026 r  div0/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    80.026    div0/out_reg[4]_i_15_n_0
    SLICE_X36Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.143 r  div0/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    80.143    div0/out_reg[4]_i_10_n_0
    SLICE_X36Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.260 r  div0/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    80.260    div0/out_reg[4]_i_5_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.377 r  div0/out_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    80.377    div0/out_reg[4]_i_2_n_0
    SLICE_X36Y145        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    80.556 r  div0/out_reg[4]_i_1/CO[1]
                         net (fo=36, routed)          0.000    80.556    AWrite10/out[4]
    SLICE_X36Y145        FDRE                                         r  AWrite10/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=521, unset)          0.924     7.924    AWrite10/clk
    SLICE_X36Y145        FDRE                                         r  AWrite10/out_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X36Y145        FDRE (Setup_fdre_C_D)        0.066     7.955    AWrite10/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -80.556    
  -------------------------------------------------------------------
                         slack                                -72.601    

Slack (VIOLATED) :        -69.715ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite10/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        76.648ns  (logic 50.675ns (66.114%)  route 25.973ns (33.886%))
  Logic Levels:           271  (CARRY4=241 LUT3=1 LUT4=26 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.973     0.973    cond_stored2/clk
    SLICE_X39Y54         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_stored2/out_reg[0]/Q
                         net (fo=7, routed)           0.859     2.288    fsm6/cond_stored2_out
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.412 r  fsm6/A_addr0[3]_INST_0_i_18/O
                         net (fo=2, routed)           0.161     2.573    fsm4/done_reg_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  fsm4/out[31]_i_4__2/O
                         net (fo=2, routed)           0.452     3.149    fsm7/done_reg_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.273 f  fsm7/out[31]_i_1/O
                         net (fo=1089, routed)        0.846     4.119    A_j_j0/AWrite10_write_en
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.124     4.243 r  A_j_j0/out[31]_i_45/O
                         net (fo=1, routed)           0.000     4.243    div0/S[0]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.775 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.001     4.776    div0/out_reg[31]_i_36_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.890    div0/out_reg[31]_i_31_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  div0/out_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.004    div0/out_reg[31]_i_26_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.118    div0/out_reg[31]_i_21_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  div0/out_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.232    div0/out_reg[31]_i_16_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  div0/out_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.346    div0/out_reg[31]_i_11_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  div0/out_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.460    div0/out_reg[31]_i_6_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.574 r  div0/out_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.574    div0/out_reg[31]_i_5_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.867 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.081     6.948    div0/out[31]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.373     7.321 r  div0/out[30]_i_38/O
                         net (fo=1, routed)           0.000     7.321    div0/out[30]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.871 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.871    div0/out_reg[30]_i_30_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.985    div0/out_reg[30]_i_25_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.099    div0/out_reg[30]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    div0/out_reg[30]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.327    div0/out_reg[30]_i_10_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.441    div0/out_reg[30]_i_5_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.555 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    div0/out_reg[30]_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.733 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.900     9.633    div0/out[30]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.329     9.962 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000     9.962    div0/out[29]_i_43_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.495 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.495    div0/out_reg[29]_i_35_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.612 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.612    div0/out_reg[29]_i_30_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.729 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.729    div0/out_reg[29]_i_25_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.846 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.846    div0/out_reg[29]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.963    div0/out_reg[29]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.080    div0/out_reg[29]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.197 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.197    div0/out_reg[29]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.314 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.314    div0/out_reg[29]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.493 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.132    12.625    div0/out[29]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.957 r  div0/out[28]_i_39/O
                         net (fo=1, routed)           0.000    12.957    div0/out[28]_i_39_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.489 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.489    div0/out_reg[28]_i_30_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.603    div0/out_reg[28]_i_25_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.717    div0/out_reg[28]_i_20_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.831    div0/out_reg[28]_i_15_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.945 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.945    div0/out_reg[28]_i_10_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.059 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.059    div0/out_reg[28]_i_5_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.173    div0/out_reg[28]_i_2_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.351 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.994    15.345    div0/out[28]
    SLICE_X44Y55         LUT4 (Prop_lut4_I0_O)        0.329    15.674 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    15.674    div0/out[27]_i_43_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.224 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.224    div0/out_reg[27]_i_35_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.338    div0/out_reg[27]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.452    div0/out_reg[27]_i_25_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.566    div0/out_reg[27]_i_20_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.680    div0/out_reg[27]_i_15_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.794 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.794    div0/out_reg[27]_i_10_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.908 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.908    div0/out_reg[27]_i_5_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.022    div0/out_reg[27]_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.200 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.896    18.096    div0/out[27]
    SLICE_X41Y58         LUT4 (Prop_lut4_I0_O)        0.329    18.425 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    18.425    div0/out[26]_i_43_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.975 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.975    div0/out_reg[26]_i_35_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.089    div0/out_reg[26]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.203    div0/out_reg[26]_i_25_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.317    div0/out_reg[26]_i_20_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.431    div0/out_reg[26]_i_15_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.545    div0/out_reg[26]_i_10_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.659    div0/out_reg[26]_i_5_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.773    div0/out_reg[26]_i_2_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.951 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.995    20.946    div0/out[26]
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.329    21.275 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    21.275    div0/out[25]_i_43_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.825 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.825    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.939 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.939    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.053 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.053    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.167 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.167    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.281 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.281    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.395 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.395    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.509 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.509    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.623 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.623    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.801 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.083    23.884    div0/out[25]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.329    24.213 r  div0/out[24]_i_43/O
                         net (fo=1, routed)           0.000    24.213    div0/out[24]_i_43_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.746 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.746    div0/out_reg[24]_i_35_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.863 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.863    div0/out_reg[24]_i_30_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.980 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.980    div0/out_reg[24]_i_25_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.097 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.097    div0/out_reg[24]_i_20_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.214 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.214    div0/out_reg[24]_i_15_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.331    div0/out_reg[24]_i_10_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.448 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.448    div0/out_reg[24]_i_5_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.565 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.565    div0/out_reg[24]_i_2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.744 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.078    26.822    div0/out[24]
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.332    27.154 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    27.154    div0/out[23]_i_43_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.704    div0/out_reg[23]_i_35_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.818    div0/out_reg[23]_i_30_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.932 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.932    div0/out_reg[23]_i_25_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.046 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.046    div0/out_reg[23]_i_20_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.160    div0/out_reg[23]_i_15_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.274    div0/out_reg[23]_i_10_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.388    div0/out_reg[23]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.502    div0/out_reg[23]_i_2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.680 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.926    29.606    div0/out[23]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.329    29.935 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    29.935    div0/out[22]_i_43_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.468 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.468    div0/out_reg[22]_i_35_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.585 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.585    div0/out_reg[22]_i_30_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.702 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.702    div0/out_reg[22]_i_25_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.819 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.819    div0/out_reg[22]_i_20_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.936 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.936    div0/out_reg[22]_i_15_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.053 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.053    div0/out_reg[22]_i_10_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.170 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_reg[22]_i_5_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.287 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.287    div0/out_reg[22]_i_2_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.466 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.907    32.373    div0/out[22]
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.332    32.705 r  div0/out[21]_i_43/O
                         net (fo=1, routed)           0.000    32.705    div0/out[21]_i_43_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.255 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.255    div0/out_reg[21]_i_35_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.369 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.369    div0/out_reg[21]_i_30_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.483 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.483    div0/out_reg[21]_i_25_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.597 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.597    div0/out_reg[21]_i_20_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.711    div0/out_reg[21]_i_15_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.825    div0/out_reg[21]_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.939    div0/out_reg[21]_i_5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.053    div0/out_reg[21]_i_2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.231 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.079    35.310    div0/out[21]
    SLICE_X34Y65         LUT4 (Prop_lut4_I0_O)        0.329    35.639 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    35.639    div0/out[20]_i_43_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.172 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.172    div0/out_reg[20]_i_35_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.289 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.289    div0/out_reg[20]_i_30_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.406 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.406    div0/out_reg[20]_i_25_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.523 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.523    div0/out_reg[20]_i_20_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.640 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.640    div0/out_reg[20]_i_15_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.757 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.757    div0/out_reg[20]_i_10_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.874 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.874    div0/out_reg[20]_i_5_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.991 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.991    div0/out_reg[20]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.170 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.813    37.982    div0/out[20]
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.332    38.314 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    38.314    div0/out[19]_i_43_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.864 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.864    div0/out_reg[19]_i_35_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.978    div0/out_reg[19]_i_30_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.092    div0/out_reg[19]_i_25_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.009    39.215    div0/out_reg[19]_i_20_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    div0/out_reg[19]_i_15_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.443    div0/out_reg[19]_i_10_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.557 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.557    div0/out_reg[19]_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.671 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.671    div0/out_reg[19]_i_2_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.849 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.881    40.730    div0/out[19]
    SLICE_X36Y75         LUT4 (Prop_lut4_I0_O)        0.329    41.059 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    41.059    div0/out[18]_i_43_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.592 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.592    div0/out_reg[18]_i_35_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.709 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.709    div0/out_reg[18]_i_30_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.826 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.826    div0/out_reg[18]_i_25_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.943 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.943    div0/out_reg[18]_i_20_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.060 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.060    div0/out_reg[18]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.177 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.177    div0/out_reg[18]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.294 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.294    div0/out_reg[18]_i_5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.411 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.411    div0/out_reg[18]_i_2_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.590 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.976    43.566    div0/out[18]
    SLICE_X39Y79         LUT4 (Prop_lut4_I0_O)        0.332    43.898 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    43.898    div0/out[17]_i_43_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.448 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.448    div0/out_reg[17]_i_35_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.562 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.562    div0/out_reg[17]_i_30_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.676 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.676    div0/out_reg[17]_i_25_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.790 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.790    div0/out_reg[17]_i_20_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.904    div0/out_reg[17]_i_15_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.018    div0/out_reg[17]_i_10_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.132    div0/out_reg[17]_i_5_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.246    div0/out_reg[17]_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.424 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.880    46.304    div0/out[17]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.329    46.633 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    46.633    div0/out[16]_i_43_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.166 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.166    div0/out_reg[16]_i_35_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.283    div0/out_reg[16]_i_30_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.400 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.400    div0/out_reg[16]_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.517    div0/out_reg[16]_i_20_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.634    div0/out_reg[16]_i_15_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.751    div0/out_reg[16]_i_10_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.868    div0/out_reg[16]_i_5_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.985    div0/out_reg[16]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.164 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.703    48.866    div0/out[16]
    SLICE_X39Y91         LUT4 (Prop_lut4_I0_O)        0.332    49.198 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    49.198    div0/out[15]_i_43_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.748 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.748    div0/out_reg[15]_i_35_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.862 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.862    div0/out_reg[15]_i_30_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.976 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.976    div0/out_reg[15]_i_25_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.090 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.090    div0/out_reg[15]_i_20_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.204 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.204    div0/out_reg[15]_i_15_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.318 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.318    div0/out_reg[15]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.432 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.432    div0/out_reg[15]_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.546 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.546    div0/out_reg[15]_i_2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.724 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.701    51.425    div0/out[15]
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.329    51.754 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    51.754    div0/out[14]_i_43_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.304 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.304    div0/out_reg[14]_i_35_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.418 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.001    52.419    div0/out_reg[14]_i_30_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.533 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.533    div0/out_reg[14]_i_25_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.647 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.647    div0/out_reg[14]_i_20_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.761 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.761    div0/out_reg[14]_i_15_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.875 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.875    div0/out_reg[14]_i_10_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.989 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.989    div0/out_reg[14]_i_5_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.103 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.103    div0/out_reg[14]_i_2_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.281 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.697    53.978    div0/out[14]
    SLICE_X41Y105        LUT4 (Prop_lut4_I0_O)        0.329    54.307 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    54.307    div0/out[13]_i_43_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.857 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.857    div0/out_reg[13]_i_35_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.971    div0/out_reg[13]_i_30_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.085    div0/out_reg[13]_i_25_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.199    div0/out_reg[13]_i_20_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.313    div0/out_reg[13]_i_15_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.427 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.427    div0/out_reg[13]_i_10_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.541 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.541    div0/out_reg[13]_i_5_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.655 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.655    div0/out_reg[13]_i_2_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.833 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    56.550    div0/out[13]
    SLICE_X39Y112        LUT4 (Prop_lut4_I0_O)        0.329    56.879 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    56.879    div0/out[12]_i_43_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.429 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.429    div0/out_reg[12]_i_35_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.543    div0/out_reg[12]_i_30_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.657    div0/out_reg[12]_i_25_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.771    div0/out_reg[12]_i_20_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    div0/out_reg[12]_i_15_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.999 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.999    div0/out_reg[12]_i_10_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.113 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.113    div0/out_reg[12]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.227 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.227    div0/out_reg[12]_i_2_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.405 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.805    59.210    div0/out[12]
    SLICE_X40Y118        LUT4 (Prop_lut4_I0_O)        0.329    59.539 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    59.539    div0/out[11]_i_43_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.089 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.089    div0/out_reg[11]_i_35_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.203 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.203    div0/out_reg[11]_i_30_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.317 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.317    div0/out_reg[11]_i_25_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.431 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.431    div0/out_reg[11]_i_20_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.545 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.545    div0/out_reg[11]_i_15_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.659 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.659    div0/out_reg[11]_i_10_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.773 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.009    60.782    div0/out_reg[11]_i_5_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.896 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.896    div0/out_reg[11]_i_2_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.074 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    61.782    div0/out[11]
    SLICE_X42Y125        LUT4 (Prop_lut4_I0_O)        0.329    62.111 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    62.111    div0/out[10]_i_43_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.644 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.644    div0/out_reg[10]_i_35_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.761    div0/out_reg[10]_i_30_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.878    div0/out_reg[10]_i_25_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.995 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.995    div0/out_reg[10]_i_20_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.112 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.112    div0/out_reg[10]_i_15_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.229 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.229    div0/out_reg[10]_i_10_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.346 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.346    div0/out_reg[10]_i_5_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.463 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.463    div0/out_reg[10]_i_2_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.642 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.703    64.344    div0/out[10]
    SLICE_X41Y132        LUT4 (Prop_lut4_I0_O)        0.332    64.676 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    64.676    div0/out[9]_i_43_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.226 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.226    div0/out_reg[9]_i_35_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.340 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.340    div0/out_reg[9]_i_30_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.454 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.454    div0/out_reg[9]_i_25_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.568 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.568    div0/out_reg[9]_i_20_n_0
    SLICE_X41Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.682 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.682    div0/out_reg[9]_i_15_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.796 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.796    div0/out_reg[9]_i_10_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.910 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.910    div0/out_reg[9]_i_5_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.024 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.024    div0/out_reg[9]_i_2_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.202 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          1.025    67.227    div0/out[9]
    SLICE_X42Y136        LUT4 (Prop_lut4_I0_O)        0.329    67.556 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    67.556    div0/out[8]_i_43_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.089 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.089    div0/out_reg[8]_i_35_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.206 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.206    div0/out_reg[8]_i_30_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.323 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.323    div0/out_reg[8]_i_25_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.440 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.440    div0/out_reg[8]_i_20_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.557 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.557    div0/out_reg[8]_i_15_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.674 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.674    div0/out_reg[8]_i_10_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.791 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.791    div0/out_reg[8]_i_5_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.908 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.908    div0/out_reg[8]_i_2_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.087 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          1.036    70.123    div0/out[8]
    SLICE_X40Y136        LUT4 (Prop_lut4_I0_O)        0.332    70.455 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    70.455    div0/out[7]_i_43_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.005 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.005    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.119 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.119    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.233 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.233    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.347 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.347    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.461 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.461    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.575 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.575    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.689 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.689    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.803 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.803    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.981 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          1.101    73.082    div0/out[7]
    SLICE_X38Y136        LUT4 (Prop_lut4_I0_O)        0.329    73.411 r  div0/out[6]_i_43/O
                         net (fo=1, routed)           0.000    73.411    div0/out[6]_i_43_n_0
    SLICE_X38Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.944 r  div0/out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.944    div0/out_reg[6]_i_35_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.061 r  div0/out_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.061    div0/out_reg[6]_i_30_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.178 r  div0/out_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.178    div0/out_reg[6]_i_25_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.295 r  div0/out_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.295    div0/out_reg[6]_i_20_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.412 r  div0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.412    div0/out_reg[6]_i_15_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.529 r  div0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.529    div0/out_reg[6]_i_10_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.646 r  div0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.646    div0/out_reg[6]_i_5_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.763 r  div0/out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.763    div0/out_reg[6]_i_2_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.942 r  div0/out_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.822    75.763    div0/out[6]
    SLICE_X39Y141        LUT4 (Prop_lut4_I0_O)        0.332    76.095 r  div0/out[5]_i_43/O
                         net (fo=1, routed)           0.000    76.095    div0/out[5]_i_43_n_0
    SLICE_X39Y141        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.645 r  div0/out_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.645    div0/out_reg[5]_i_35_n_0
    SLICE_X39Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.759 r  div0/out_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.759    div0/out_reg[5]_i_30_n_0
    SLICE_X39Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.873 r  div0/out_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.873    div0/out_reg[5]_i_25_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.987 r  div0/out_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.987    div0/out_reg[5]_i_20_n_0
    SLICE_X39Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.101 r  div0/out_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.101    div0/out_reg[5]_i_15_n_0
    SLICE_X39Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.215 r  div0/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.215    div0/out_reg[5]_i_10_n_0
    SLICE_X39Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.329 r  div0/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    77.329    div0/out_reg[5]_i_5_n_0
    SLICE_X39Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.443 r  div0/out_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.443    div0/out_reg[5]_i_2_n_0
    SLICE_X39Y149        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    77.621 r  div0/out_reg[5]_i_1/CO[1]
                         net (fo=36, routed)          0.000    77.621    AWrite10/out[5]
    SLICE_X39Y149        FDRE                                         r  AWrite10/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=521, unset)          0.924     7.924    AWrite10/clk
    SLICE_X39Y149        FDRE                                         r  AWrite10/out_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X39Y149        FDRE (Setup_fdre_C_D)        0.017     7.906    AWrite10/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -77.621    
  -------------------------------------------------------------------
                         slack                                -69.715    

Slack (VIOLATED) :        -66.987ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite10/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        73.969ns  (logic 48.817ns (65.997%)  route 25.152ns (34.003%))
  Logic Levels:           261  (CARRY4=232 LUT3=1 LUT4=25 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.973     0.973    cond_stored2/clk
    SLICE_X39Y54         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_stored2/out_reg[0]/Q
                         net (fo=7, routed)           0.859     2.288    fsm6/cond_stored2_out
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.412 r  fsm6/A_addr0[3]_INST_0_i_18/O
                         net (fo=2, routed)           0.161     2.573    fsm4/done_reg_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  fsm4/out[31]_i_4__2/O
                         net (fo=2, routed)           0.452     3.149    fsm7/done_reg_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.273 f  fsm7/out[31]_i_1/O
                         net (fo=1089, routed)        0.846     4.119    A_j_j0/AWrite10_write_en
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.124     4.243 r  A_j_j0/out[31]_i_45/O
                         net (fo=1, routed)           0.000     4.243    div0/S[0]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.775 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.001     4.776    div0/out_reg[31]_i_36_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.890    div0/out_reg[31]_i_31_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  div0/out_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.004    div0/out_reg[31]_i_26_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.118    div0/out_reg[31]_i_21_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  div0/out_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.232    div0/out_reg[31]_i_16_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  div0/out_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.346    div0/out_reg[31]_i_11_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  div0/out_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.460    div0/out_reg[31]_i_6_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.574 r  div0/out_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.574    div0/out_reg[31]_i_5_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.867 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.081     6.948    div0/out[31]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.373     7.321 r  div0/out[30]_i_38/O
                         net (fo=1, routed)           0.000     7.321    div0/out[30]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.871 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.871    div0/out_reg[30]_i_30_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.985    div0/out_reg[30]_i_25_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.099    div0/out_reg[30]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    div0/out_reg[30]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.327    div0/out_reg[30]_i_10_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.441    div0/out_reg[30]_i_5_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.555 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    div0/out_reg[30]_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.733 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.900     9.633    div0/out[30]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.329     9.962 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000     9.962    div0/out[29]_i_43_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.495 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.495    div0/out_reg[29]_i_35_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.612 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.612    div0/out_reg[29]_i_30_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.729 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.729    div0/out_reg[29]_i_25_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.846 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.846    div0/out_reg[29]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.963    div0/out_reg[29]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.080    div0/out_reg[29]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.197 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.197    div0/out_reg[29]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.314 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.314    div0/out_reg[29]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.493 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.132    12.625    div0/out[29]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.957 r  div0/out[28]_i_39/O
                         net (fo=1, routed)           0.000    12.957    div0/out[28]_i_39_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.489 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.489    div0/out_reg[28]_i_30_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.603    div0/out_reg[28]_i_25_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.717    div0/out_reg[28]_i_20_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.831    div0/out_reg[28]_i_15_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.945 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.945    div0/out_reg[28]_i_10_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.059 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.059    div0/out_reg[28]_i_5_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.173    div0/out_reg[28]_i_2_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.351 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.994    15.345    div0/out[28]
    SLICE_X44Y55         LUT4 (Prop_lut4_I0_O)        0.329    15.674 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    15.674    div0/out[27]_i_43_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.224 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.224    div0/out_reg[27]_i_35_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.338    div0/out_reg[27]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.452    div0/out_reg[27]_i_25_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.566    div0/out_reg[27]_i_20_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.680    div0/out_reg[27]_i_15_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.794 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.794    div0/out_reg[27]_i_10_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.908 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.908    div0/out_reg[27]_i_5_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.022    div0/out_reg[27]_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.200 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.896    18.096    div0/out[27]
    SLICE_X41Y58         LUT4 (Prop_lut4_I0_O)        0.329    18.425 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    18.425    div0/out[26]_i_43_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.975 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.975    div0/out_reg[26]_i_35_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.089    div0/out_reg[26]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.203    div0/out_reg[26]_i_25_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.317    div0/out_reg[26]_i_20_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.431    div0/out_reg[26]_i_15_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.545    div0/out_reg[26]_i_10_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.659    div0/out_reg[26]_i_5_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.773    div0/out_reg[26]_i_2_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.951 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.995    20.946    div0/out[26]
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.329    21.275 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    21.275    div0/out[25]_i_43_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.825 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.825    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.939 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.939    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.053 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.053    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.167 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.167    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.281 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.281    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.395 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.395    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.509 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.509    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.623 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.623    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.801 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.083    23.884    div0/out[25]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.329    24.213 r  div0/out[24]_i_43/O
                         net (fo=1, routed)           0.000    24.213    div0/out[24]_i_43_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.746 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.746    div0/out_reg[24]_i_35_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.863 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.863    div0/out_reg[24]_i_30_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.980 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.980    div0/out_reg[24]_i_25_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.097 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.097    div0/out_reg[24]_i_20_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.214 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.214    div0/out_reg[24]_i_15_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.331    div0/out_reg[24]_i_10_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.448 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.448    div0/out_reg[24]_i_5_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.565 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.565    div0/out_reg[24]_i_2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.744 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.078    26.822    div0/out[24]
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.332    27.154 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    27.154    div0/out[23]_i_43_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.704    div0/out_reg[23]_i_35_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.818    div0/out_reg[23]_i_30_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.932 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.932    div0/out_reg[23]_i_25_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.046 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.046    div0/out_reg[23]_i_20_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.160    div0/out_reg[23]_i_15_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.274    div0/out_reg[23]_i_10_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.388    div0/out_reg[23]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.502    div0/out_reg[23]_i_2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.680 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.926    29.606    div0/out[23]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.329    29.935 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    29.935    div0/out[22]_i_43_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.468 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.468    div0/out_reg[22]_i_35_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.585 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.585    div0/out_reg[22]_i_30_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.702 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.702    div0/out_reg[22]_i_25_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.819 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.819    div0/out_reg[22]_i_20_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.936 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.936    div0/out_reg[22]_i_15_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.053 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.053    div0/out_reg[22]_i_10_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.170 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_reg[22]_i_5_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.287 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.287    div0/out_reg[22]_i_2_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.466 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.907    32.373    div0/out[22]
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.332    32.705 r  div0/out[21]_i_43/O
                         net (fo=1, routed)           0.000    32.705    div0/out[21]_i_43_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.255 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.255    div0/out_reg[21]_i_35_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.369 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.369    div0/out_reg[21]_i_30_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.483 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.483    div0/out_reg[21]_i_25_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.597 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.597    div0/out_reg[21]_i_20_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.711    div0/out_reg[21]_i_15_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.825    div0/out_reg[21]_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.939    div0/out_reg[21]_i_5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.053    div0/out_reg[21]_i_2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.231 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.079    35.310    div0/out[21]
    SLICE_X34Y65         LUT4 (Prop_lut4_I0_O)        0.329    35.639 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    35.639    div0/out[20]_i_43_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.172 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.172    div0/out_reg[20]_i_35_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.289 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.289    div0/out_reg[20]_i_30_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.406 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.406    div0/out_reg[20]_i_25_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.523 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.523    div0/out_reg[20]_i_20_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.640 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.640    div0/out_reg[20]_i_15_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.757 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.757    div0/out_reg[20]_i_10_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.874 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.874    div0/out_reg[20]_i_5_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.991 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.991    div0/out_reg[20]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.170 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.813    37.982    div0/out[20]
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.332    38.314 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    38.314    div0/out[19]_i_43_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.864 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.864    div0/out_reg[19]_i_35_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.978    div0/out_reg[19]_i_30_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.092    div0/out_reg[19]_i_25_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.009    39.215    div0/out_reg[19]_i_20_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    div0/out_reg[19]_i_15_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.443    div0/out_reg[19]_i_10_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.557 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.557    div0/out_reg[19]_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.671 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.671    div0/out_reg[19]_i_2_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.849 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.881    40.730    div0/out[19]
    SLICE_X36Y75         LUT4 (Prop_lut4_I0_O)        0.329    41.059 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    41.059    div0/out[18]_i_43_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.592 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.592    div0/out_reg[18]_i_35_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.709 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.709    div0/out_reg[18]_i_30_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.826 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.826    div0/out_reg[18]_i_25_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.943 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.943    div0/out_reg[18]_i_20_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.060 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.060    div0/out_reg[18]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.177 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.177    div0/out_reg[18]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.294 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.294    div0/out_reg[18]_i_5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.411 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.411    div0/out_reg[18]_i_2_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.590 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.976    43.566    div0/out[18]
    SLICE_X39Y79         LUT4 (Prop_lut4_I0_O)        0.332    43.898 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    43.898    div0/out[17]_i_43_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.448 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.448    div0/out_reg[17]_i_35_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.562 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.562    div0/out_reg[17]_i_30_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.676 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.676    div0/out_reg[17]_i_25_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.790 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.790    div0/out_reg[17]_i_20_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.904    div0/out_reg[17]_i_15_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.018    div0/out_reg[17]_i_10_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.132    div0/out_reg[17]_i_5_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.246    div0/out_reg[17]_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.424 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.880    46.304    div0/out[17]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.329    46.633 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    46.633    div0/out[16]_i_43_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.166 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.166    div0/out_reg[16]_i_35_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.283    div0/out_reg[16]_i_30_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.400 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.400    div0/out_reg[16]_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.517    div0/out_reg[16]_i_20_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.634    div0/out_reg[16]_i_15_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.751    div0/out_reg[16]_i_10_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.868    div0/out_reg[16]_i_5_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.985    div0/out_reg[16]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.164 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.703    48.866    div0/out[16]
    SLICE_X39Y91         LUT4 (Prop_lut4_I0_O)        0.332    49.198 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    49.198    div0/out[15]_i_43_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.748 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.748    div0/out_reg[15]_i_35_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.862 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.862    div0/out_reg[15]_i_30_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.976 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.976    div0/out_reg[15]_i_25_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.090 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.090    div0/out_reg[15]_i_20_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.204 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.204    div0/out_reg[15]_i_15_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.318 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.318    div0/out_reg[15]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.432 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.432    div0/out_reg[15]_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.546 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.546    div0/out_reg[15]_i_2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.724 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.701    51.425    div0/out[15]
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.329    51.754 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    51.754    div0/out[14]_i_43_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.304 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.304    div0/out_reg[14]_i_35_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.418 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.001    52.419    div0/out_reg[14]_i_30_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.533 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.533    div0/out_reg[14]_i_25_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.647 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.647    div0/out_reg[14]_i_20_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.761 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.761    div0/out_reg[14]_i_15_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.875 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.875    div0/out_reg[14]_i_10_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.989 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.989    div0/out_reg[14]_i_5_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.103 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.103    div0/out_reg[14]_i_2_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.281 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.697    53.978    div0/out[14]
    SLICE_X41Y105        LUT4 (Prop_lut4_I0_O)        0.329    54.307 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    54.307    div0/out[13]_i_43_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.857 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.857    div0/out_reg[13]_i_35_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.971    div0/out_reg[13]_i_30_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.085    div0/out_reg[13]_i_25_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.199    div0/out_reg[13]_i_20_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.313    div0/out_reg[13]_i_15_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.427 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.427    div0/out_reg[13]_i_10_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.541 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.541    div0/out_reg[13]_i_5_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.655 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.655    div0/out_reg[13]_i_2_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.833 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    56.550    div0/out[13]
    SLICE_X39Y112        LUT4 (Prop_lut4_I0_O)        0.329    56.879 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    56.879    div0/out[12]_i_43_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.429 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.429    div0/out_reg[12]_i_35_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.543    div0/out_reg[12]_i_30_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.657    div0/out_reg[12]_i_25_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.771    div0/out_reg[12]_i_20_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    div0/out_reg[12]_i_15_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.999 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.999    div0/out_reg[12]_i_10_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.113 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.113    div0/out_reg[12]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.227 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.227    div0/out_reg[12]_i_2_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.405 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.805    59.210    div0/out[12]
    SLICE_X40Y118        LUT4 (Prop_lut4_I0_O)        0.329    59.539 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    59.539    div0/out[11]_i_43_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.089 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.089    div0/out_reg[11]_i_35_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.203 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.203    div0/out_reg[11]_i_30_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.317 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.317    div0/out_reg[11]_i_25_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.431 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.431    div0/out_reg[11]_i_20_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.545 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.545    div0/out_reg[11]_i_15_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.659 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.659    div0/out_reg[11]_i_10_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.773 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.009    60.782    div0/out_reg[11]_i_5_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.896 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.896    div0/out_reg[11]_i_2_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.074 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    61.782    div0/out[11]
    SLICE_X42Y125        LUT4 (Prop_lut4_I0_O)        0.329    62.111 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    62.111    div0/out[10]_i_43_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.644 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.644    div0/out_reg[10]_i_35_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.761    div0/out_reg[10]_i_30_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.878    div0/out_reg[10]_i_25_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.995 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.995    div0/out_reg[10]_i_20_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.112 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.112    div0/out_reg[10]_i_15_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.229 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.229    div0/out_reg[10]_i_10_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.346 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.346    div0/out_reg[10]_i_5_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.463 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.463    div0/out_reg[10]_i_2_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.642 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.703    64.344    div0/out[10]
    SLICE_X41Y132        LUT4 (Prop_lut4_I0_O)        0.332    64.676 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    64.676    div0/out[9]_i_43_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.226 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.226    div0/out_reg[9]_i_35_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.340 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.340    div0/out_reg[9]_i_30_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.454 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.454    div0/out_reg[9]_i_25_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.568 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.568    div0/out_reg[9]_i_20_n_0
    SLICE_X41Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.682 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.682    div0/out_reg[9]_i_15_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.796 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.796    div0/out_reg[9]_i_10_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.910 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.910    div0/out_reg[9]_i_5_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.024 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.024    div0/out_reg[9]_i_2_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.202 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          1.025    67.227    div0/out[9]
    SLICE_X42Y136        LUT4 (Prop_lut4_I0_O)        0.329    67.556 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    67.556    div0/out[8]_i_43_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.089 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.089    div0/out_reg[8]_i_35_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.206 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.206    div0/out_reg[8]_i_30_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.323 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.323    div0/out_reg[8]_i_25_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.440 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.440    div0/out_reg[8]_i_20_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.557 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.557    div0/out_reg[8]_i_15_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.674 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.674    div0/out_reg[8]_i_10_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.791 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.791    div0/out_reg[8]_i_5_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.908 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.908    div0/out_reg[8]_i_2_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.087 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          1.036    70.123    div0/out[8]
    SLICE_X40Y136        LUT4 (Prop_lut4_I0_O)        0.332    70.455 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    70.455    div0/out[7]_i_43_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.005 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.005    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.119 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.119    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.233 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.233    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.347 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.347    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.461 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.461    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.575 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.575    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.689 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.689    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.803 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.803    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.981 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          1.101    73.082    div0/out[7]
    SLICE_X38Y136        LUT4 (Prop_lut4_I0_O)        0.329    73.411 r  div0/out[6]_i_43/O
                         net (fo=1, routed)           0.000    73.411    div0/out[6]_i_43_n_0
    SLICE_X38Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.944 r  div0/out_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.944    div0/out_reg[6]_i_35_n_0
    SLICE_X38Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.061 r  div0/out_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.061    div0/out_reg[6]_i_30_n_0
    SLICE_X38Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.178 r  div0/out_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.178    div0/out_reg[6]_i_25_n_0
    SLICE_X38Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.295 r  div0/out_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.295    div0/out_reg[6]_i_20_n_0
    SLICE_X38Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.412 r  div0/out_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    74.412    div0/out_reg[6]_i_15_n_0
    SLICE_X38Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.529 r  div0/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    74.529    div0/out_reg[6]_i_10_n_0
    SLICE_X38Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.646 r  div0/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    74.646    div0/out_reg[6]_i_5_n_0
    SLICE_X38Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.763 r  div0/out_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    74.763    div0/out_reg[6]_i_2_n_0
    SLICE_X38Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    74.942 r  div0/out_reg[6]_i_1/CO[1]
                         net (fo=36, routed)          0.000    74.942    AWrite10/out[6]
    SLICE_X38Y144        FDRE                                         r  AWrite10/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=521, unset)          0.924     7.924    AWrite10/clk
    SLICE_X38Y144        FDRE                                         r  AWrite10/out_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y144        FDRE (Setup_fdre_C_D)        0.066     7.955    AWrite10/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -74.942    
  -------------------------------------------------------------------
                         slack                                -66.987    

Slack (VIOLATED) :        -64.075ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite10/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        71.008ns  (logic 46.957ns (66.130%)  route 24.051ns (33.870%))
  Logic Levels:           251  (CARRY4=223 LUT3=1 LUT4=24 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.973     0.973    cond_stored2/clk
    SLICE_X39Y54         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_stored2/out_reg[0]/Q
                         net (fo=7, routed)           0.859     2.288    fsm6/cond_stored2_out
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.412 r  fsm6/A_addr0[3]_INST_0_i_18/O
                         net (fo=2, routed)           0.161     2.573    fsm4/done_reg_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  fsm4/out[31]_i_4__2/O
                         net (fo=2, routed)           0.452     3.149    fsm7/done_reg_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.273 f  fsm7/out[31]_i_1/O
                         net (fo=1089, routed)        0.846     4.119    A_j_j0/AWrite10_write_en
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.124     4.243 r  A_j_j0/out[31]_i_45/O
                         net (fo=1, routed)           0.000     4.243    div0/S[0]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.775 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.001     4.776    div0/out_reg[31]_i_36_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.890    div0/out_reg[31]_i_31_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  div0/out_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.004    div0/out_reg[31]_i_26_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.118    div0/out_reg[31]_i_21_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  div0/out_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.232    div0/out_reg[31]_i_16_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  div0/out_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.346    div0/out_reg[31]_i_11_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  div0/out_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.460    div0/out_reg[31]_i_6_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.574 r  div0/out_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.574    div0/out_reg[31]_i_5_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.867 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.081     6.948    div0/out[31]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.373     7.321 r  div0/out[30]_i_38/O
                         net (fo=1, routed)           0.000     7.321    div0/out[30]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.871 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.871    div0/out_reg[30]_i_30_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.985    div0/out_reg[30]_i_25_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.099    div0/out_reg[30]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    div0/out_reg[30]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.327    div0/out_reg[30]_i_10_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.441    div0/out_reg[30]_i_5_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.555 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    div0/out_reg[30]_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.733 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.900     9.633    div0/out[30]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.329     9.962 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000     9.962    div0/out[29]_i_43_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.495 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.495    div0/out_reg[29]_i_35_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.612 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.612    div0/out_reg[29]_i_30_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.729 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.729    div0/out_reg[29]_i_25_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.846 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.846    div0/out_reg[29]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.963    div0/out_reg[29]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.080    div0/out_reg[29]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.197 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.197    div0/out_reg[29]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.314 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.314    div0/out_reg[29]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.493 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.132    12.625    div0/out[29]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.957 r  div0/out[28]_i_39/O
                         net (fo=1, routed)           0.000    12.957    div0/out[28]_i_39_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.489 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.489    div0/out_reg[28]_i_30_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.603    div0/out_reg[28]_i_25_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.717    div0/out_reg[28]_i_20_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.831    div0/out_reg[28]_i_15_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.945 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.945    div0/out_reg[28]_i_10_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.059 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.059    div0/out_reg[28]_i_5_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.173    div0/out_reg[28]_i_2_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.351 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.994    15.345    div0/out[28]
    SLICE_X44Y55         LUT4 (Prop_lut4_I0_O)        0.329    15.674 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    15.674    div0/out[27]_i_43_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.224 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.224    div0/out_reg[27]_i_35_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.338    div0/out_reg[27]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.452    div0/out_reg[27]_i_25_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.566    div0/out_reg[27]_i_20_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.680    div0/out_reg[27]_i_15_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.794 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.794    div0/out_reg[27]_i_10_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.908 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.908    div0/out_reg[27]_i_5_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.022    div0/out_reg[27]_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.200 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.896    18.096    div0/out[27]
    SLICE_X41Y58         LUT4 (Prop_lut4_I0_O)        0.329    18.425 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    18.425    div0/out[26]_i_43_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.975 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.975    div0/out_reg[26]_i_35_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.089    div0/out_reg[26]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.203    div0/out_reg[26]_i_25_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.317    div0/out_reg[26]_i_20_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.431    div0/out_reg[26]_i_15_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.545    div0/out_reg[26]_i_10_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.659    div0/out_reg[26]_i_5_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.773    div0/out_reg[26]_i_2_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.951 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.995    20.946    div0/out[26]
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.329    21.275 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    21.275    div0/out[25]_i_43_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.825 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.825    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.939 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.939    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.053 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.053    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.167 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.167    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.281 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.281    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.395 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.395    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.509 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.509    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.623 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.623    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.801 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.083    23.884    div0/out[25]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.329    24.213 r  div0/out[24]_i_43/O
                         net (fo=1, routed)           0.000    24.213    div0/out[24]_i_43_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.746 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.746    div0/out_reg[24]_i_35_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.863 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.863    div0/out_reg[24]_i_30_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.980 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.980    div0/out_reg[24]_i_25_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.097 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.097    div0/out_reg[24]_i_20_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.214 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.214    div0/out_reg[24]_i_15_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.331    div0/out_reg[24]_i_10_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.448 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.448    div0/out_reg[24]_i_5_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.565 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.565    div0/out_reg[24]_i_2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.744 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.078    26.822    div0/out[24]
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.332    27.154 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    27.154    div0/out[23]_i_43_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.704    div0/out_reg[23]_i_35_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.818    div0/out_reg[23]_i_30_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.932 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.932    div0/out_reg[23]_i_25_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.046 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.046    div0/out_reg[23]_i_20_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.160    div0/out_reg[23]_i_15_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.274    div0/out_reg[23]_i_10_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.388    div0/out_reg[23]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.502    div0/out_reg[23]_i_2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.680 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.926    29.606    div0/out[23]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.329    29.935 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    29.935    div0/out[22]_i_43_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.468 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.468    div0/out_reg[22]_i_35_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.585 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.585    div0/out_reg[22]_i_30_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.702 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.702    div0/out_reg[22]_i_25_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.819 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.819    div0/out_reg[22]_i_20_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.936 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.936    div0/out_reg[22]_i_15_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.053 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.053    div0/out_reg[22]_i_10_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.170 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_reg[22]_i_5_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.287 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.287    div0/out_reg[22]_i_2_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.466 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.907    32.373    div0/out[22]
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.332    32.705 r  div0/out[21]_i_43/O
                         net (fo=1, routed)           0.000    32.705    div0/out[21]_i_43_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.255 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.255    div0/out_reg[21]_i_35_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.369 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.369    div0/out_reg[21]_i_30_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.483 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.483    div0/out_reg[21]_i_25_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.597 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.597    div0/out_reg[21]_i_20_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.711    div0/out_reg[21]_i_15_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.825    div0/out_reg[21]_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.939    div0/out_reg[21]_i_5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.053    div0/out_reg[21]_i_2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.231 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.079    35.310    div0/out[21]
    SLICE_X34Y65         LUT4 (Prop_lut4_I0_O)        0.329    35.639 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    35.639    div0/out[20]_i_43_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.172 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.172    div0/out_reg[20]_i_35_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.289 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.289    div0/out_reg[20]_i_30_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.406 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.406    div0/out_reg[20]_i_25_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.523 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.523    div0/out_reg[20]_i_20_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.640 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.640    div0/out_reg[20]_i_15_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.757 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.757    div0/out_reg[20]_i_10_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.874 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.874    div0/out_reg[20]_i_5_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.991 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.991    div0/out_reg[20]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.170 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.813    37.982    div0/out[20]
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.332    38.314 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    38.314    div0/out[19]_i_43_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.864 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.864    div0/out_reg[19]_i_35_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.978    div0/out_reg[19]_i_30_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.092    div0/out_reg[19]_i_25_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.009    39.215    div0/out_reg[19]_i_20_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    div0/out_reg[19]_i_15_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.443    div0/out_reg[19]_i_10_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.557 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.557    div0/out_reg[19]_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.671 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.671    div0/out_reg[19]_i_2_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.849 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.881    40.730    div0/out[19]
    SLICE_X36Y75         LUT4 (Prop_lut4_I0_O)        0.329    41.059 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    41.059    div0/out[18]_i_43_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.592 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.592    div0/out_reg[18]_i_35_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.709 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.709    div0/out_reg[18]_i_30_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.826 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.826    div0/out_reg[18]_i_25_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.943 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.943    div0/out_reg[18]_i_20_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.060 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.060    div0/out_reg[18]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.177 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.177    div0/out_reg[18]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.294 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.294    div0/out_reg[18]_i_5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.411 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.411    div0/out_reg[18]_i_2_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.590 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.976    43.566    div0/out[18]
    SLICE_X39Y79         LUT4 (Prop_lut4_I0_O)        0.332    43.898 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    43.898    div0/out[17]_i_43_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.448 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.448    div0/out_reg[17]_i_35_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.562 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.562    div0/out_reg[17]_i_30_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.676 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.676    div0/out_reg[17]_i_25_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.790 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.790    div0/out_reg[17]_i_20_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.904    div0/out_reg[17]_i_15_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.018    div0/out_reg[17]_i_10_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.132    div0/out_reg[17]_i_5_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.246    div0/out_reg[17]_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.424 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.880    46.304    div0/out[17]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.329    46.633 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    46.633    div0/out[16]_i_43_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.166 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.166    div0/out_reg[16]_i_35_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.283    div0/out_reg[16]_i_30_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.400 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.400    div0/out_reg[16]_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.517    div0/out_reg[16]_i_20_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.634    div0/out_reg[16]_i_15_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.751    div0/out_reg[16]_i_10_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.868    div0/out_reg[16]_i_5_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.985    div0/out_reg[16]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.164 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.703    48.866    div0/out[16]
    SLICE_X39Y91         LUT4 (Prop_lut4_I0_O)        0.332    49.198 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    49.198    div0/out[15]_i_43_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.748 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.748    div0/out_reg[15]_i_35_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.862 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.862    div0/out_reg[15]_i_30_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.976 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.976    div0/out_reg[15]_i_25_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.090 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.090    div0/out_reg[15]_i_20_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.204 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.204    div0/out_reg[15]_i_15_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.318 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.318    div0/out_reg[15]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.432 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.432    div0/out_reg[15]_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.546 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.546    div0/out_reg[15]_i_2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.724 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.701    51.425    div0/out[15]
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.329    51.754 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    51.754    div0/out[14]_i_43_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.304 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.304    div0/out_reg[14]_i_35_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.418 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.001    52.419    div0/out_reg[14]_i_30_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.533 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.533    div0/out_reg[14]_i_25_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.647 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.647    div0/out_reg[14]_i_20_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.761 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.761    div0/out_reg[14]_i_15_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.875 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.875    div0/out_reg[14]_i_10_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.989 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.989    div0/out_reg[14]_i_5_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.103 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.103    div0/out_reg[14]_i_2_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.281 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.697    53.978    div0/out[14]
    SLICE_X41Y105        LUT4 (Prop_lut4_I0_O)        0.329    54.307 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    54.307    div0/out[13]_i_43_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.857 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.857    div0/out_reg[13]_i_35_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.971    div0/out_reg[13]_i_30_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.085    div0/out_reg[13]_i_25_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.199    div0/out_reg[13]_i_20_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.313    div0/out_reg[13]_i_15_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.427 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.427    div0/out_reg[13]_i_10_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.541 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.541    div0/out_reg[13]_i_5_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.655 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.655    div0/out_reg[13]_i_2_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.833 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    56.550    div0/out[13]
    SLICE_X39Y112        LUT4 (Prop_lut4_I0_O)        0.329    56.879 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    56.879    div0/out[12]_i_43_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.429 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.429    div0/out_reg[12]_i_35_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.543    div0/out_reg[12]_i_30_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.657    div0/out_reg[12]_i_25_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.771    div0/out_reg[12]_i_20_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    div0/out_reg[12]_i_15_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.999 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.999    div0/out_reg[12]_i_10_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.113 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.113    div0/out_reg[12]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.227 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.227    div0/out_reg[12]_i_2_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.405 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.805    59.210    div0/out[12]
    SLICE_X40Y118        LUT4 (Prop_lut4_I0_O)        0.329    59.539 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    59.539    div0/out[11]_i_43_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.089 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.089    div0/out_reg[11]_i_35_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.203 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.203    div0/out_reg[11]_i_30_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.317 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.317    div0/out_reg[11]_i_25_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.431 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.431    div0/out_reg[11]_i_20_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.545 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.545    div0/out_reg[11]_i_15_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.659 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.659    div0/out_reg[11]_i_10_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.773 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.009    60.782    div0/out_reg[11]_i_5_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.896 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.896    div0/out_reg[11]_i_2_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.074 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    61.782    div0/out[11]
    SLICE_X42Y125        LUT4 (Prop_lut4_I0_O)        0.329    62.111 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    62.111    div0/out[10]_i_43_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.644 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.644    div0/out_reg[10]_i_35_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.761    div0/out_reg[10]_i_30_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.878    div0/out_reg[10]_i_25_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.995 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.995    div0/out_reg[10]_i_20_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.112 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.112    div0/out_reg[10]_i_15_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.229 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.229    div0/out_reg[10]_i_10_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.346 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.346    div0/out_reg[10]_i_5_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.463 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.463    div0/out_reg[10]_i_2_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.642 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.703    64.344    div0/out[10]
    SLICE_X41Y132        LUT4 (Prop_lut4_I0_O)        0.332    64.676 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    64.676    div0/out[9]_i_43_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.226 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.226    div0/out_reg[9]_i_35_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.340 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.340    div0/out_reg[9]_i_30_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.454 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.454    div0/out_reg[9]_i_25_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.568 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.568    div0/out_reg[9]_i_20_n_0
    SLICE_X41Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.682 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.682    div0/out_reg[9]_i_15_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.796 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.796    div0/out_reg[9]_i_10_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.910 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.910    div0/out_reg[9]_i_5_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.024 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.024    div0/out_reg[9]_i_2_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.202 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          1.025    67.227    div0/out[9]
    SLICE_X42Y136        LUT4 (Prop_lut4_I0_O)        0.329    67.556 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    67.556    div0/out[8]_i_43_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.089 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.089    div0/out_reg[8]_i_35_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.206 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.206    div0/out_reg[8]_i_30_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.323 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.323    div0/out_reg[8]_i_25_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.440 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.440    div0/out_reg[8]_i_20_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.557 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.557    div0/out_reg[8]_i_15_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.674 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.674    div0/out_reg[8]_i_10_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.791 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.791    div0/out_reg[8]_i_5_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.908 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.908    div0/out_reg[8]_i_2_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.087 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          1.036    70.123    div0/out[8]
    SLICE_X40Y136        LUT4 (Prop_lut4_I0_O)        0.332    70.455 r  div0/out[7]_i_43/O
                         net (fo=1, routed)           0.000    70.455    div0/out[7]_i_43_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.005 r  div0/out_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    71.005    div0/out_reg[7]_i_35_n_0
    SLICE_X40Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.119 r  div0/out_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    71.119    div0/out_reg[7]_i_30_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.233 r  div0/out_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    71.233    div0/out_reg[7]_i_25_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.347 r  div0/out_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    71.347    div0/out_reg[7]_i_20_n_0
    SLICE_X40Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.461 r  div0/out_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    71.461    div0/out_reg[7]_i_15_n_0
    SLICE_X40Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.575 r  div0/out_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    71.575    div0/out_reg[7]_i_10_n_0
    SLICE_X40Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.689 r  div0/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    71.689    div0/out_reg[7]_i_5_n_0
    SLICE_X40Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.803 r  div0/out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    71.803    div0/out_reg[7]_i_2_n_0
    SLICE_X40Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    71.981 r  div0/out_reg[7]_i_1/CO[1]
                         net (fo=36, routed)          0.000    71.981    AWrite10/out[7]
    SLICE_X40Y144        FDRE                                         r  AWrite10/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=521, unset)          0.924     7.924    AWrite10/clk
    SLICE_X40Y144        FDRE                                         r  AWrite10/out_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X40Y144        FDRE (Setup_fdre_C_D)        0.017     7.906    AWrite10/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -71.981    
  -------------------------------------------------------------------
                         slack                                -64.075    

Slack (VIOLATED) :        -61.132ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite10/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        68.114ns  (logic 45.099ns (66.211%)  route 23.015ns (33.789%))
  Logic Levels:           241  (CARRY4=214 LUT3=1 LUT4=23 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.973     0.973    cond_stored2/clk
    SLICE_X39Y54         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_stored2/out_reg[0]/Q
                         net (fo=7, routed)           0.859     2.288    fsm6/cond_stored2_out
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.412 r  fsm6/A_addr0[3]_INST_0_i_18/O
                         net (fo=2, routed)           0.161     2.573    fsm4/done_reg_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  fsm4/out[31]_i_4__2/O
                         net (fo=2, routed)           0.452     3.149    fsm7/done_reg_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.273 f  fsm7/out[31]_i_1/O
                         net (fo=1089, routed)        0.846     4.119    A_j_j0/AWrite10_write_en
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.124     4.243 r  A_j_j0/out[31]_i_45/O
                         net (fo=1, routed)           0.000     4.243    div0/S[0]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.775 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.001     4.776    div0/out_reg[31]_i_36_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.890    div0/out_reg[31]_i_31_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  div0/out_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.004    div0/out_reg[31]_i_26_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.118    div0/out_reg[31]_i_21_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  div0/out_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.232    div0/out_reg[31]_i_16_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  div0/out_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.346    div0/out_reg[31]_i_11_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  div0/out_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.460    div0/out_reg[31]_i_6_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.574 r  div0/out_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.574    div0/out_reg[31]_i_5_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.867 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.081     6.948    div0/out[31]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.373     7.321 r  div0/out[30]_i_38/O
                         net (fo=1, routed)           0.000     7.321    div0/out[30]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.871 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.871    div0/out_reg[30]_i_30_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.985    div0/out_reg[30]_i_25_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.099    div0/out_reg[30]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    div0/out_reg[30]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.327    div0/out_reg[30]_i_10_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.441    div0/out_reg[30]_i_5_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.555 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    div0/out_reg[30]_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.733 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.900     9.633    div0/out[30]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.329     9.962 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000     9.962    div0/out[29]_i_43_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.495 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.495    div0/out_reg[29]_i_35_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.612 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.612    div0/out_reg[29]_i_30_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.729 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.729    div0/out_reg[29]_i_25_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.846 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.846    div0/out_reg[29]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.963    div0/out_reg[29]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.080    div0/out_reg[29]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.197 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.197    div0/out_reg[29]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.314 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.314    div0/out_reg[29]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.493 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.132    12.625    div0/out[29]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.957 r  div0/out[28]_i_39/O
                         net (fo=1, routed)           0.000    12.957    div0/out[28]_i_39_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.489 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.489    div0/out_reg[28]_i_30_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.603    div0/out_reg[28]_i_25_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.717    div0/out_reg[28]_i_20_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.831    div0/out_reg[28]_i_15_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.945 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.945    div0/out_reg[28]_i_10_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.059 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.059    div0/out_reg[28]_i_5_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.173    div0/out_reg[28]_i_2_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.351 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.994    15.345    div0/out[28]
    SLICE_X44Y55         LUT4 (Prop_lut4_I0_O)        0.329    15.674 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    15.674    div0/out[27]_i_43_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.224 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.224    div0/out_reg[27]_i_35_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.338    div0/out_reg[27]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.452    div0/out_reg[27]_i_25_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.566    div0/out_reg[27]_i_20_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.680    div0/out_reg[27]_i_15_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.794 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.794    div0/out_reg[27]_i_10_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.908 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.908    div0/out_reg[27]_i_5_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.022    div0/out_reg[27]_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.200 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.896    18.096    div0/out[27]
    SLICE_X41Y58         LUT4 (Prop_lut4_I0_O)        0.329    18.425 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    18.425    div0/out[26]_i_43_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.975 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.975    div0/out_reg[26]_i_35_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.089    div0/out_reg[26]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.203    div0/out_reg[26]_i_25_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.317    div0/out_reg[26]_i_20_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.431    div0/out_reg[26]_i_15_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.545    div0/out_reg[26]_i_10_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.659    div0/out_reg[26]_i_5_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.773    div0/out_reg[26]_i_2_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.951 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.995    20.946    div0/out[26]
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.329    21.275 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    21.275    div0/out[25]_i_43_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.825 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.825    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.939 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.939    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.053 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.053    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.167 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.167    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.281 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.281    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.395 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.395    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.509 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.509    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.623 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.623    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.801 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.083    23.884    div0/out[25]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.329    24.213 r  div0/out[24]_i_43/O
                         net (fo=1, routed)           0.000    24.213    div0/out[24]_i_43_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.746 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.746    div0/out_reg[24]_i_35_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.863 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.863    div0/out_reg[24]_i_30_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.980 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.980    div0/out_reg[24]_i_25_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.097 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.097    div0/out_reg[24]_i_20_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.214 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.214    div0/out_reg[24]_i_15_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.331    div0/out_reg[24]_i_10_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.448 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.448    div0/out_reg[24]_i_5_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.565 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.565    div0/out_reg[24]_i_2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.744 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.078    26.822    div0/out[24]
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.332    27.154 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    27.154    div0/out[23]_i_43_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.704    div0/out_reg[23]_i_35_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.818    div0/out_reg[23]_i_30_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.932 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.932    div0/out_reg[23]_i_25_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.046 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.046    div0/out_reg[23]_i_20_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.160    div0/out_reg[23]_i_15_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.274    div0/out_reg[23]_i_10_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.388    div0/out_reg[23]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.502    div0/out_reg[23]_i_2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.680 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.926    29.606    div0/out[23]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.329    29.935 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    29.935    div0/out[22]_i_43_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.468 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.468    div0/out_reg[22]_i_35_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.585 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.585    div0/out_reg[22]_i_30_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.702 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.702    div0/out_reg[22]_i_25_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.819 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.819    div0/out_reg[22]_i_20_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.936 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.936    div0/out_reg[22]_i_15_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.053 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.053    div0/out_reg[22]_i_10_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.170 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_reg[22]_i_5_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.287 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.287    div0/out_reg[22]_i_2_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.466 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.907    32.373    div0/out[22]
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.332    32.705 r  div0/out[21]_i_43/O
                         net (fo=1, routed)           0.000    32.705    div0/out[21]_i_43_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.255 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.255    div0/out_reg[21]_i_35_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.369 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.369    div0/out_reg[21]_i_30_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.483 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.483    div0/out_reg[21]_i_25_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.597 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.597    div0/out_reg[21]_i_20_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.711    div0/out_reg[21]_i_15_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.825    div0/out_reg[21]_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.939    div0/out_reg[21]_i_5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.053    div0/out_reg[21]_i_2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.231 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.079    35.310    div0/out[21]
    SLICE_X34Y65         LUT4 (Prop_lut4_I0_O)        0.329    35.639 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    35.639    div0/out[20]_i_43_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.172 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.172    div0/out_reg[20]_i_35_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.289 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.289    div0/out_reg[20]_i_30_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.406 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.406    div0/out_reg[20]_i_25_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.523 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.523    div0/out_reg[20]_i_20_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.640 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.640    div0/out_reg[20]_i_15_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.757 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.757    div0/out_reg[20]_i_10_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.874 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.874    div0/out_reg[20]_i_5_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.991 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.991    div0/out_reg[20]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.170 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.813    37.982    div0/out[20]
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.332    38.314 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    38.314    div0/out[19]_i_43_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.864 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.864    div0/out_reg[19]_i_35_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.978    div0/out_reg[19]_i_30_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.092    div0/out_reg[19]_i_25_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.009    39.215    div0/out_reg[19]_i_20_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    div0/out_reg[19]_i_15_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.443    div0/out_reg[19]_i_10_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.557 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.557    div0/out_reg[19]_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.671 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.671    div0/out_reg[19]_i_2_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.849 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.881    40.730    div0/out[19]
    SLICE_X36Y75         LUT4 (Prop_lut4_I0_O)        0.329    41.059 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    41.059    div0/out[18]_i_43_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.592 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.592    div0/out_reg[18]_i_35_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.709 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.709    div0/out_reg[18]_i_30_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.826 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.826    div0/out_reg[18]_i_25_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.943 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.943    div0/out_reg[18]_i_20_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.060 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.060    div0/out_reg[18]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.177 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.177    div0/out_reg[18]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.294 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.294    div0/out_reg[18]_i_5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.411 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.411    div0/out_reg[18]_i_2_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.590 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.976    43.566    div0/out[18]
    SLICE_X39Y79         LUT4 (Prop_lut4_I0_O)        0.332    43.898 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    43.898    div0/out[17]_i_43_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.448 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.448    div0/out_reg[17]_i_35_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.562 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.562    div0/out_reg[17]_i_30_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.676 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.676    div0/out_reg[17]_i_25_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.790 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.790    div0/out_reg[17]_i_20_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.904    div0/out_reg[17]_i_15_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.018    div0/out_reg[17]_i_10_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.132    div0/out_reg[17]_i_5_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.246    div0/out_reg[17]_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.424 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.880    46.304    div0/out[17]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.329    46.633 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    46.633    div0/out[16]_i_43_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.166 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.166    div0/out_reg[16]_i_35_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.283    div0/out_reg[16]_i_30_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.400 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.400    div0/out_reg[16]_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.517    div0/out_reg[16]_i_20_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.634    div0/out_reg[16]_i_15_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.751    div0/out_reg[16]_i_10_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.868    div0/out_reg[16]_i_5_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.985    div0/out_reg[16]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.164 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.703    48.866    div0/out[16]
    SLICE_X39Y91         LUT4 (Prop_lut4_I0_O)        0.332    49.198 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    49.198    div0/out[15]_i_43_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.748 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.748    div0/out_reg[15]_i_35_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.862 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.862    div0/out_reg[15]_i_30_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.976 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.976    div0/out_reg[15]_i_25_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.090 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.090    div0/out_reg[15]_i_20_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.204 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.204    div0/out_reg[15]_i_15_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.318 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.318    div0/out_reg[15]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.432 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.432    div0/out_reg[15]_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.546 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.546    div0/out_reg[15]_i_2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.724 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.701    51.425    div0/out[15]
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.329    51.754 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    51.754    div0/out[14]_i_43_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.304 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.304    div0/out_reg[14]_i_35_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.418 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.001    52.419    div0/out_reg[14]_i_30_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.533 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.533    div0/out_reg[14]_i_25_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.647 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.647    div0/out_reg[14]_i_20_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.761 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.761    div0/out_reg[14]_i_15_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.875 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.875    div0/out_reg[14]_i_10_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.989 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.989    div0/out_reg[14]_i_5_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.103 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.103    div0/out_reg[14]_i_2_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.281 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.697    53.978    div0/out[14]
    SLICE_X41Y105        LUT4 (Prop_lut4_I0_O)        0.329    54.307 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    54.307    div0/out[13]_i_43_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.857 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.857    div0/out_reg[13]_i_35_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.971    div0/out_reg[13]_i_30_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.085    div0/out_reg[13]_i_25_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.199    div0/out_reg[13]_i_20_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.313    div0/out_reg[13]_i_15_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.427 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.427    div0/out_reg[13]_i_10_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.541 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.541    div0/out_reg[13]_i_5_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.655 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.655    div0/out_reg[13]_i_2_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.833 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    56.550    div0/out[13]
    SLICE_X39Y112        LUT4 (Prop_lut4_I0_O)        0.329    56.879 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    56.879    div0/out[12]_i_43_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.429 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.429    div0/out_reg[12]_i_35_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.543    div0/out_reg[12]_i_30_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.657    div0/out_reg[12]_i_25_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.771    div0/out_reg[12]_i_20_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    div0/out_reg[12]_i_15_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.999 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.999    div0/out_reg[12]_i_10_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.113 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.113    div0/out_reg[12]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.227 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.227    div0/out_reg[12]_i_2_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.405 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.805    59.210    div0/out[12]
    SLICE_X40Y118        LUT4 (Prop_lut4_I0_O)        0.329    59.539 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    59.539    div0/out[11]_i_43_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.089 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.089    div0/out_reg[11]_i_35_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.203 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.203    div0/out_reg[11]_i_30_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.317 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.317    div0/out_reg[11]_i_25_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.431 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.431    div0/out_reg[11]_i_20_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.545 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.545    div0/out_reg[11]_i_15_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.659 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.659    div0/out_reg[11]_i_10_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.773 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.009    60.782    div0/out_reg[11]_i_5_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.896 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.896    div0/out_reg[11]_i_2_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.074 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    61.782    div0/out[11]
    SLICE_X42Y125        LUT4 (Prop_lut4_I0_O)        0.329    62.111 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    62.111    div0/out[10]_i_43_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.644 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.644    div0/out_reg[10]_i_35_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.761    div0/out_reg[10]_i_30_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.878    div0/out_reg[10]_i_25_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.995 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.995    div0/out_reg[10]_i_20_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.112 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.112    div0/out_reg[10]_i_15_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.229 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.229    div0/out_reg[10]_i_10_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.346 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.346    div0/out_reg[10]_i_5_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.463 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.463    div0/out_reg[10]_i_2_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.642 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.703    64.344    div0/out[10]
    SLICE_X41Y132        LUT4 (Prop_lut4_I0_O)        0.332    64.676 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    64.676    div0/out[9]_i_43_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.226 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.226    div0/out_reg[9]_i_35_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.340 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.340    div0/out_reg[9]_i_30_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.454 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.454    div0/out_reg[9]_i_25_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.568 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.568    div0/out_reg[9]_i_20_n_0
    SLICE_X41Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.682 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.682    div0/out_reg[9]_i_15_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.796 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.796    div0/out_reg[9]_i_10_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.910 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.910    div0/out_reg[9]_i_5_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.024 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.024    div0/out_reg[9]_i_2_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.202 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          1.025    67.227    div0/out[9]
    SLICE_X42Y136        LUT4 (Prop_lut4_I0_O)        0.329    67.556 r  div0/out[8]_i_43/O
                         net (fo=1, routed)           0.000    67.556    div0/out[8]_i_43_n_0
    SLICE_X42Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.089 r  div0/out_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    68.089    div0/out_reg[8]_i_35_n_0
    SLICE_X42Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.206 r  div0/out_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    68.206    div0/out_reg[8]_i_30_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.323 r  div0/out_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    68.323    div0/out_reg[8]_i_25_n_0
    SLICE_X42Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.440 r  div0/out_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    68.440    div0/out_reg[8]_i_20_n_0
    SLICE_X42Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.557 r  div0/out_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    68.557    div0/out_reg[8]_i_15_n_0
    SLICE_X42Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.674 r  div0/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    68.674    div0/out_reg[8]_i_10_n_0
    SLICE_X42Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.791 r  div0/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    68.791    div0/out_reg[8]_i_5_n_0
    SLICE_X42Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.908 r  div0/out_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    68.908    div0/out_reg[8]_i_2_n_0
    SLICE_X42Y144        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    69.087 r  div0/out_reg[8]_i_1/CO[1]
                         net (fo=36, routed)          0.000    69.087    AWrite10/out[8]
    SLICE_X42Y144        FDRE                                         r  AWrite10/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=521, unset)          0.924     7.924    AWrite10/clk
    SLICE_X42Y144        FDRE                                         r  AWrite10/out_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X42Y144        FDRE (Setup_fdre_C_D)        0.066     7.955    AWrite10/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                         -69.087    
  -------------------------------------------------------------------
                         slack                                -61.132    

Slack (VIOLATED) :        -58.296ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite10/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        65.229ns  (logic 43.239ns (66.288%)  route 21.990ns (33.712%))
  Logic Levels:           231  (CARRY4=205 LUT3=1 LUT4=22 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.973     0.973    cond_stored2/clk
    SLICE_X39Y54         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_stored2/out_reg[0]/Q
                         net (fo=7, routed)           0.859     2.288    fsm6/cond_stored2_out
    SLICE_X39Y53         LUT5 (Prop_lut5_I0_O)        0.124     2.412 r  fsm6/A_addr0[3]_INST_0_i_18/O
                         net (fo=2, routed)           0.161     2.573    fsm4/done_reg_2
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  fsm4/out[31]_i_4__2/O
                         net (fo=2, routed)           0.452     3.149    fsm7/done_reg_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.273 f  fsm7/out[31]_i_1/O
                         net (fo=1089, routed)        0.846     4.119    A_j_j0/AWrite10_write_en
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.124     4.243 r  A_j_j0/out[31]_i_45/O
                         net (fo=1, routed)           0.000     4.243    div0/S[0]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.775 r  div0/out_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.001     4.776    div0/out_reg[31]_i_36_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.890 r  div0/out_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.890    div0/out_reg[31]_i_31_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.004 r  div0/out_reg[31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.004    div0/out_reg[31]_i_26_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.118 r  div0/out_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.118    div0/out_reg[31]_i_21_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.232 r  div0/out_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.232    div0/out_reg[31]_i_16_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.346 r  div0/out_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.346    div0/out_reg[31]_i_11_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.460 r  div0/out_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.460    div0/out_reg[31]_i_6_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.574 r  div0/out_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.574    div0/out_reg[31]_i_5_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.867 r  div0/out_reg[31]_i_2/CO[0]
                         net (fo=36, routed)          1.081     6.948    div0/out[31]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.373     7.321 r  div0/out[30]_i_38/O
                         net (fo=1, routed)           0.000     7.321    div0/out[30]_i_38_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.871 r  div0/out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.871    div0/out_reg[30]_i_30_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.985 r  div0/out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.985    div0/out_reg[30]_i_25_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.099 r  div0/out_reg[30]_i_20/CO[3]
                         net (fo=1, routed)           0.000     8.099    div0/out_reg[30]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  div0/out_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.213    div0/out_reg[30]_i_15_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  div0/out_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.327    div0/out_reg[30]_i_10_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  div0/out_reg[30]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.441    div0/out_reg[30]_i_5_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.555 r  div0/out_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.555    div0/out_reg[30]_i_2_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     8.733 r  div0/out_reg[30]_i_1/CO[1]
                         net (fo=36, routed)          0.900     9.633    div0/out[30]
    SLICE_X42Y51         LUT4 (Prop_lut4_I0_O)        0.329     9.962 r  div0/out[29]_i_43/O
                         net (fo=1, routed)           0.000     9.962    div0/out[29]_i_43_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.495 r  div0/out_reg[29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.495    div0/out_reg[29]_i_35_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.612 r  div0/out_reg[29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.612    div0/out_reg[29]_i_30_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.729 r  div0/out_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.729    div0/out_reg[29]_i_25_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.846 r  div0/out_reg[29]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.846    div0/out_reg[29]_i_20_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.963 r  div0/out_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.963    div0/out_reg[29]_i_15_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.080 r  div0/out_reg[29]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.080    div0/out_reg[29]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.197 r  div0/out_reg[29]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.197    div0/out_reg[29]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.314 r  div0/out_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.314    div0/out_reg[29]_i_2_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.493 r  div0/out_reg[29]_i_1/CO[1]
                         net (fo=36, routed)          1.132    12.625    div0/out[29]
    SLICE_X43Y52         LUT4 (Prop_lut4_I0_O)        0.332    12.957 r  div0/out[28]_i_39/O
                         net (fo=1, routed)           0.000    12.957    div0/out[28]_i_39_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.489 r  div0/out_reg[28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.489    div0/out_reg[28]_i_30_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.603 r  div0/out_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.603    div0/out_reg[28]_i_25_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.717 r  div0/out_reg[28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.717    div0/out_reg[28]_i_20_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.831 r  div0/out_reg[28]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.831    div0/out_reg[28]_i_15_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.945 r  div0/out_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.945    div0/out_reg[28]_i_10_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.059 r  div0/out_reg[28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.059    div0/out_reg[28]_i_5_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.173 r  div0/out_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.173    div0/out_reg[28]_i_2_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.351 r  div0/out_reg[28]_i_1/CO[1]
                         net (fo=36, routed)          0.994    15.345    div0/out[28]
    SLICE_X44Y55         LUT4 (Prop_lut4_I0_O)        0.329    15.674 r  div0/out[27]_i_43/O
                         net (fo=1, routed)           0.000    15.674    div0/out[27]_i_43_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.224 r  div0/out_reg[27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.224    div0/out_reg[27]_i_35_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.338 r  div0/out_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.338    div0/out_reg[27]_i_30_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.452 r  div0/out_reg[27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.452    div0/out_reg[27]_i_25_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.566 r  div0/out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.566    div0/out_reg[27]_i_20_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.680 r  div0/out_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.680    div0/out_reg[27]_i_15_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.794 r  div0/out_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.794    div0/out_reg[27]_i_10_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.908 r  div0/out_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.908    div0/out_reg[27]_i_5_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.022 r  div0/out_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.022    div0/out_reg[27]_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    17.200 r  div0/out_reg[27]_i_1/CO[1]
                         net (fo=36, routed)          0.896    18.096    div0/out[27]
    SLICE_X41Y58         LUT4 (Prop_lut4_I0_O)        0.329    18.425 r  div0/out[26]_i_43/O
                         net (fo=1, routed)           0.000    18.425    div0/out[26]_i_43_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.975 r  div0/out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.975    div0/out_reg[26]_i_35_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.089 r  div0/out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.089    div0/out_reg[26]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.203 r  div0/out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    19.203    div0/out_reg[26]_i_25_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.317 r  div0/out_reg[26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.317    div0/out_reg[26]_i_20_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.431 r  div0/out_reg[26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    19.431    div0/out_reg[26]_i_15_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.545 r  div0/out_reg[26]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.545    div0/out_reg[26]_i_10_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.659 r  div0/out_reg[26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.659    div0/out_reg[26]_i_5_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.773 r  div0/out_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.773    div0/out_reg[26]_i_2_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.951 r  div0/out_reg[26]_i_1/CO[1]
                         net (fo=36, routed)          0.995    20.946    div0/out[26]
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.329    21.275 r  div0/out[25]_i_43/O
                         net (fo=1, routed)           0.000    21.275    div0/out[25]_i_43_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.825 r  div0/out_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000    21.825    div0/out_reg[25]_i_35_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.939 r  div0/out_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.939    div0/out_reg[25]_i_30_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.053 r  div0/out_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    22.053    div0/out_reg[25]_i_25_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.167 r  div0/out_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.167    div0/out_reg[25]_i_20_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.281 r  div0/out_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.000    22.281    div0/out_reg[25]_i_15_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.395 r  div0/out_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000    22.395    div0/out_reg[25]_i_10_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.509 r  div0/out_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.509    div0/out_reg[25]_i_5_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.623 r  div0/out_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.623    div0/out_reg[25]_i_2_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.801 r  div0/out_reg[25]_i_1/CO[1]
                         net (fo=36, routed)          1.083    23.884    div0/out[25]
    SLICE_X38Y59         LUT4 (Prop_lut4_I0_O)        0.329    24.213 r  div0/out[24]_i_43/O
                         net (fo=1, routed)           0.000    24.213    div0/out[24]_i_43_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.746 r  div0/out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.746    div0/out_reg[24]_i_35_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.863 r  div0/out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.863    div0/out_reg[24]_i_30_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.980 r  div0/out_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.980    div0/out_reg[24]_i_25_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.097 r  div0/out_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    25.097    div0/out_reg[24]_i_20_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.214 r  div0/out_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.214    div0/out_reg[24]_i_15_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.331 r  div0/out_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.331    div0/out_reg[24]_i_10_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.448 r  div0/out_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.448    div0/out_reg[24]_i_5_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.565 r  div0/out_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.565    div0/out_reg[24]_i_2_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    25.744 r  div0/out_reg[24]_i_1/CO[1]
                         net (fo=36, routed)          1.078    26.822    div0/out[24]
    SLICE_X37Y59         LUT4 (Prop_lut4_I0_O)        0.332    27.154 r  div0/out[23]_i_43/O
                         net (fo=1, routed)           0.000    27.154    div0/out[23]_i_43_n_0
    SLICE_X37Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  div0/out_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.704    div0/out_reg[23]_i_35_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  div0/out_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    27.818    div0/out_reg[23]_i_30_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.932 r  div0/out_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.932    div0/out_reg[23]_i_25_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.046 r  div0/out_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.046    div0/out_reg[23]_i_20_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.160 r  div0/out_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.160    div0/out_reg[23]_i_15_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.274 r  div0/out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.274    div0/out_reg[23]_i_10_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.388 r  div0/out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.388    div0/out_reg[23]_i_5_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.502 r  div0/out_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.502    div0/out_reg[23]_i_2_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.680 r  div0/out_reg[23]_i_1/CO[1]
                         net (fo=36, routed)          0.926    29.606    div0/out[23]
    SLICE_X36Y59         LUT4 (Prop_lut4_I0_O)        0.329    29.935 r  div0/out[22]_i_43/O
                         net (fo=1, routed)           0.000    29.935    div0/out[22]_i_43_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.468 r  div0/out_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    30.468    div0/out_reg[22]_i_35_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.585 r  div0/out_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.585    div0/out_reg[22]_i_30_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.702 r  div0/out_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.702    div0/out_reg[22]_i_25_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.819 r  div0/out_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.819    div0/out_reg[22]_i_20_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.936 r  div0/out_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    30.936    div0/out_reg[22]_i_15_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.053 r  div0/out_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.053    div0/out_reg[22]_i_10_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.170 r  div0/out_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.170    div0/out_reg[22]_i_5_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.287 r  div0/out_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.287    div0/out_reg[22]_i_2_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    31.466 r  div0/out_reg[22]_i_1/CO[1]
                         net (fo=36, routed)          0.907    32.373    div0/out[22]
    SLICE_X35Y62         LUT4 (Prop_lut4_I0_O)        0.332    32.705 r  div0/out[21]_i_43/O
                         net (fo=1, routed)           0.000    32.705    div0/out[21]_i_43_n_0
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.255 r  div0/out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    33.255    div0/out_reg[21]_i_35_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.369 r  div0/out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    33.369    div0/out_reg[21]_i_30_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.483 r  div0/out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.483    div0/out_reg[21]_i_25_n_0
    SLICE_X35Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.597 r  div0/out_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    33.597    div0/out_reg[21]_i_20_n_0
    SLICE_X35Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.711 r  div0/out_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    33.711    div0/out_reg[21]_i_15_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.825 r  div0/out_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    33.825    div0/out_reg[21]_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.939 r  div0/out_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    33.939    div0/out_reg[21]_i_5_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.053 r  div0/out_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.053    div0/out_reg[21]_i_2_n_0
    SLICE_X35Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.231 r  div0/out_reg[21]_i_1/CO[1]
                         net (fo=36, routed)          1.079    35.310    div0/out[21]
    SLICE_X34Y65         LUT4 (Prop_lut4_I0_O)        0.329    35.639 r  div0/out[20]_i_43/O
                         net (fo=1, routed)           0.000    35.639    div0/out[20]_i_43_n_0
    SLICE_X34Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.172 r  div0/out_reg[20]_i_35/CO[3]
                         net (fo=1, routed)           0.000    36.172    div0/out_reg[20]_i_35_n_0
    SLICE_X34Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.289 r  div0/out_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    36.289    div0/out_reg[20]_i_30_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.406 r  div0/out_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.406    div0/out_reg[20]_i_25_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.523 r  div0/out_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.523    div0/out_reg[20]_i_20_n_0
    SLICE_X34Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.640 r  div0/out_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.640    div0/out_reg[20]_i_15_n_0
    SLICE_X34Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.757 r  div0/out_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.757    div0/out_reg[20]_i_10_n_0
    SLICE_X34Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.874 r  div0/out_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.874    div0/out_reg[20]_i_5_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.991 r  div0/out_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.991    div0/out_reg[20]_i_2_n_0
    SLICE_X34Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    37.170 r  div0/out_reg[20]_i_1/CO[1]
                         net (fo=36, routed)          0.813    37.982    div0/out[20]
    SLICE_X37Y71         LUT4 (Prop_lut4_I0_O)        0.332    38.314 r  div0/out[19]_i_43/O
                         net (fo=1, routed)           0.000    38.314    div0/out[19]_i_43_n_0
    SLICE_X37Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.864 r  div0/out_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    38.864    div0/out_reg[19]_i_35_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.978 r  div0/out_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    38.978    div0/out_reg[19]_i_30_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.092 r  div0/out_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.092    div0/out_reg[19]_i_25_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.206 r  div0/out_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.009    39.215    div0/out_reg[19]_i_20_n_0
    SLICE_X37Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.329 r  div0/out_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.329    div0/out_reg[19]_i_15_n_0
    SLICE_X37Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.443 r  div0/out_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.443    div0/out_reg[19]_i_10_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.557 r  div0/out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    39.557    div0/out_reg[19]_i_5_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.671 r  div0/out_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    39.671    div0/out_reg[19]_i_2_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    39.849 r  div0/out_reg[19]_i_1/CO[1]
                         net (fo=36, routed)          0.881    40.730    div0/out[19]
    SLICE_X36Y75         LUT4 (Prop_lut4_I0_O)        0.329    41.059 r  div0/out[18]_i_43/O
                         net (fo=1, routed)           0.000    41.059    div0/out[18]_i_43_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.592 r  div0/out_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    41.592    div0/out_reg[18]_i_35_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.709 r  div0/out_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.709    div0/out_reg[18]_i_30_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.826 r  div0/out_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.826    div0/out_reg[18]_i_25_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.943 r  div0/out_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.943    div0/out_reg[18]_i_20_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.060 r  div0/out_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.060    div0/out_reg[18]_i_15_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.177 r  div0/out_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.177    div0/out_reg[18]_i_10_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.294 r  div0/out_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.294    div0/out_reg[18]_i_5_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.411 r  div0/out_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    42.411    div0/out_reg[18]_i_2_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    42.590 r  div0/out_reg[18]_i_1/CO[1]
                         net (fo=36, routed)          0.976    43.566    div0/out[18]
    SLICE_X39Y79         LUT4 (Prop_lut4_I0_O)        0.332    43.898 r  div0/out[17]_i_43/O
                         net (fo=1, routed)           0.000    43.898    div0/out[17]_i_43_n_0
    SLICE_X39Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.448 r  div0/out_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    44.448    div0/out_reg[17]_i_35_n_0
    SLICE_X39Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.562 r  div0/out_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    44.562    div0/out_reg[17]_i_30_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.676 r  div0/out_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.676    div0/out_reg[17]_i_25_n_0
    SLICE_X39Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.790 r  div0/out_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    44.790    div0/out_reg[17]_i_20_n_0
    SLICE_X39Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.904 r  div0/out_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.904    div0/out_reg[17]_i_15_n_0
    SLICE_X39Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.018 r  div0/out_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.018    div0/out_reg[17]_i_10_n_0
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.132 r  div0/out_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.132    div0/out_reg[17]_i_5_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  div0/out_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.246    div0/out_reg[17]_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    45.424 r  div0/out_reg[17]_i_1/CO[1]
                         net (fo=36, routed)          0.880    46.304    div0/out[17]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.329    46.633 r  div0/out[16]_i_43/O
                         net (fo=1, routed)           0.000    46.633    div0/out[16]_i_43_n_0
    SLICE_X38Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.166 r  div0/out_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    47.166    div0/out_reg[16]_i_35_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.283 r  div0/out_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.283    div0/out_reg[16]_i_30_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.400 r  div0/out_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.400    div0/out_reg[16]_i_25_n_0
    SLICE_X38Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.517 r  div0/out_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.517    div0/out_reg[16]_i_20_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.634 r  div0/out_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    47.634    div0/out_reg[16]_i_15_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.751 r  div0/out_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.751    div0/out_reg[16]_i_10_n_0
    SLICE_X38Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.868 r  div0/out_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.868    div0/out_reg[16]_i_5_n_0
    SLICE_X38Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.985 r  div0/out_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.985    div0/out_reg[16]_i_2_n_0
    SLICE_X38Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    48.164 r  div0/out_reg[16]_i_1/CO[1]
                         net (fo=36, routed)          0.703    48.866    div0/out[16]
    SLICE_X39Y91         LUT4 (Prop_lut4_I0_O)        0.332    49.198 r  div0/out[15]_i_43/O
                         net (fo=1, routed)           0.000    49.198    div0/out[15]_i_43_n_0
    SLICE_X39Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.748 r  div0/out_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.748    div0/out_reg[15]_i_35_n_0
    SLICE_X39Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.862 r  div0/out_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.862    div0/out_reg[15]_i_30_n_0
    SLICE_X39Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.976 r  div0/out_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.976    div0/out_reg[15]_i_25_n_0
    SLICE_X39Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.090 r  div0/out_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.090    div0/out_reg[15]_i_20_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.204 r  div0/out_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.204    div0/out_reg[15]_i_15_n_0
    SLICE_X39Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.318 r  div0/out_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.318    div0/out_reg[15]_i_10_n_0
    SLICE_X39Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.432 r  div0/out_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.432    div0/out_reg[15]_i_5_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.546 r  div0/out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.546    div0/out_reg[15]_i_2_n_0
    SLICE_X39Y99         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.724 r  div0/out_reg[15]_i_1/CO[1]
                         net (fo=36, routed)          0.701    51.425    div0/out[15]
    SLICE_X40Y98         LUT4 (Prop_lut4_I0_O)        0.329    51.754 r  div0/out[14]_i_43/O
                         net (fo=1, routed)           0.000    51.754    div0/out[14]_i_43_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.304 r  div0/out_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.304    div0/out_reg[14]_i_35_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.418 r  div0/out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.001    52.419    div0/out_reg[14]_i_30_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.533 r  div0/out_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.533    div0/out_reg[14]_i_25_n_0
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.647 r  div0/out_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.647    div0/out_reg[14]_i_20_n_0
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.761 r  div0/out_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.761    div0/out_reg[14]_i_15_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.875 r  div0/out_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.875    div0/out_reg[14]_i_10_n_0
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.989 r  div0/out_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.989    div0/out_reg[14]_i_5_n_0
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.103 r  div0/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.103    div0/out_reg[14]_i_2_n_0
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.281 r  div0/out_reg[14]_i_1/CO[1]
                         net (fo=36, routed)          0.697    53.978    div0/out[14]
    SLICE_X41Y105        LUT4 (Prop_lut4_I0_O)        0.329    54.307 r  div0/out[13]_i_43/O
                         net (fo=1, routed)           0.000    54.307    div0/out[13]_i_43_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.857 r  div0/out_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.857    div0/out_reg[13]_i_35_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.971 r  div0/out_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    54.971    div0/out_reg[13]_i_30_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.085 r  div0/out_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.085    div0/out_reg[13]_i_25_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.199 r  div0/out_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.199    div0/out_reg[13]_i_20_n_0
    SLICE_X41Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.313 r  div0/out_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.313    div0/out_reg[13]_i_15_n_0
    SLICE_X41Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.427 r  div0/out_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.427    div0/out_reg[13]_i_10_n_0
    SLICE_X41Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.541 r  div0/out_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.541    div0/out_reg[13]_i_5_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.655 r  div0/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.655    div0/out_reg[13]_i_2_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.833 r  div0/out_reg[13]_i_1/CO[1]
                         net (fo=36, routed)          0.717    56.550    div0/out[13]
    SLICE_X39Y112        LUT4 (Prop_lut4_I0_O)        0.329    56.879 r  div0/out[12]_i_43/O
                         net (fo=1, routed)           0.000    56.879    div0/out[12]_i_43_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.429 r  div0/out_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.429    div0/out_reg[12]_i_35_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.543 r  div0/out_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    57.543    div0/out_reg[12]_i_30_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.657 r  div0/out_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.657    div0/out_reg[12]_i_25_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.771 r  div0/out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.771    div0/out_reg[12]_i_20_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.885 r  div0/out_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    57.885    div0/out_reg[12]_i_15_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.999 r  div0/out_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    57.999    div0/out_reg[12]_i_10_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.113 r  div0/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.113    div0/out_reg[12]_i_5_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.227 r  div0/out_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.227    div0/out_reg[12]_i_2_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.405 r  div0/out_reg[12]_i_1/CO[1]
                         net (fo=36, routed)          0.805    59.210    div0/out[12]
    SLICE_X40Y118        LUT4 (Prop_lut4_I0_O)        0.329    59.539 r  div0/out[11]_i_43/O
                         net (fo=1, routed)           0.000    59.539    div0/out[11]_i_43_n_0
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.089 r  div0/out_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.089    div0/out_reg[11]_i_35_n_0
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.203 r  div0/out_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.203    div0/out_reg[11]_i_30_n_0
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.317 r  div0/out_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    60.317    div0/out_reg[11]_i_25_n_0
    SLICE_X40Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.431 r  div0/out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    60.431    div0/out_reg[11]_i_20_n_0
    SLICE_X40Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.545 r  div0/out_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    60.545    div0/out_reg[11]_i_15_n_0
    SLICE_X40Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.659 r  div0/out_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    60.659    div0/out_reg[11]_i_10_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.773 r  div0/out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.009    60.782    div0/out_reg[11]_i_5_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.896 r  div0/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.896    div0/out_reg[11]_i_2_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.074 r  div0/out_reg[11]_i_1/CO[1]
                         net (fo=36, routed)          0.708    61.782    div0/out[11]
    SLICE_X42Y125        LUT4 (Prop_lut4_I0_O)        0.329    62.111 r  div0/out[10]_i_43/O
                         net (fo=1, routed)           0.000    62.111    div0/out[10]_i_43_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    62.644 r  div0/out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    62.644    div0/out_reg[10]_i_35_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.761 r  div0/out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    62.761    div0/out_reg[10]_i_30_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.878 r  div0/out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    62.878    div0/out_reg[10]_i_25_n_0
    SLICE_X42Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.995 r  div0/out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    62.995    div0/out_reg[10]_i_20_n_0
    SLICE_X42Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.112 r  div0/out_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    63.112    div0/out_reg[10]_i_15_n_0
    SLICE_X42Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.229 r  div0/out_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    63.229    div0/out_reg[10]_i_10_n_0
    SLICE_X42Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.346 r  div0/out_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    63.346    div0/out_reg[10]_i_5_n_0
    SLICE_X42Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.463 r  div0/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.463    div0/out_reg[10]_i_2_n_0
    SLICE_X42Y133        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    63.642 r  div0/out_reg[10]_i_1/CO[1]
                         net (fo=36, routed)          0.703    64.344    div0/out[10]
    SLICE_X41Y132        LUT4 (Prop_lut4_I0_O)        0.332    64.676 r  div0/out[9]_i_43/O
                         net (fo=1, routed)           0.000    64.676    div0/out[9]_i_43_n_0
    SLICE_X41Y132        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.226 r  div0/out_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    65.226    div0/out_reg[9]_i_35_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.340 r  div0/out_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.340    div0/out_reg[9]_i_30_n_0
    SLICE_X41Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.454 r  div0/out_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    65.454    div0/out_reg[9]_i_25_n_0
    SLICE_X41Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.568 r  div0/out_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    65.568    div0/out_reg[9]_i_20_n_0
    SLICE_X41Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.682 r  div0/out_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    65.682    div0/out_reg[9]_i_15_n_0
    SLICE_X41Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.796 r  div0/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.796    div0/out_reg[9]_i_10_n_0
    SLICE_X41Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.910 r  div0/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    65.910    div0/out_reg[9]_i_5_n_0
    SLICE_X41Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.024 r  div0/out_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.024    div0/out_reg[9]_i_2_n_0
    SLICE_X41Y140        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    66.202 r  div0/out_reg[9]_i_1/CO[1]
                         net (fo=36, routed)          0.000    66.202    AWrite10/out[9]
    SLICE_X41Y140        FDRE                                         r  AWrite10/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=521, unset)          0.924     7.924    AWrite10/clk
    SLICE_X41Y140        FDRE                                         r  AWrite10/out_reg[9]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y140        FDRE (Setup_fdre_C_D)        0.017     7.906    AWrite10/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                         -66.202    
  -------------------------------------------------------------------
                         slack                                -58.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.410     0.410    cond_stored1/clk
    SLICE_X47Y56         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_stored1/out_reg[0]/Q
                         net (fo=4, routed)           0.120     0.672    fsm5/cond_stored1_out
    SLICE_X46Y56         LUT5 (Prop_lut5_I1_O)        0.045     0.717 r  fsm5/out[0]_i_1__8/O
                         net (fo=1, routed)           0.000     0.717    cond_computed1/out_reg[0]_0
    SLICE_X46Y56         FDRE                                         r  cond_computed1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.432     0.432    cond_computed1/clk
    SLICE_X46Y56         FDRE                                         r  cond_computed1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y56         FDRE (Hold_fdre_C_D)         0.120     0.552    cond_computed1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cond_stored1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.410     0.410    cond_stored1/clk
    SLICE_X47Y56         FDRE                                         r  cond_stored1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  cond_stored1/out_reg[0]/Q
                         net (fo=4, routed)           0.124     0.676    fsm6/cond_stored1_out
    SLICE_X46Y56         LUT4 (Prop_lut4_I2_O)        0.045     0.721 r  fsm6/out[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.721    done_reg1/out_reg[0]_0
    SLICE_X46Y56         FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.432     0.432    done_reg1/clk
    SLICE_X46Y56         FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y56         FDRE (Hold_fdre_C_D)         0.121     0.553    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cond_computed2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.410     0.410    cond_computed2/clk
    SLICE_X37Y53         FDRE                                         r  cond_computed2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  cond_computed2/out_reg[0]/Q
                         net (fo=5, routed)           0.131     0.682    fsm7/cond_computed2_out
    SLICE_X38Y53         LUT6 (Prop_lut6_I4_O)        0.045     0.727 r  fsm7/out[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.727    done_reg2/out_reg[0]_0
    SLICE_X38Y53         FDRE                                         r  done_reg2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.432     0.432    done_reg2/clk
    SLICE_X38Y53         FDRE                                         r  done_reg2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.120     0.552    done_reg2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 fsm1/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.410     0.410    fsm1/clk
    SLICE_X42Y67         FDRE                                         r  fsm1/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm1/out_reg[3]/Q
                         net (fo=9, routed)           0.138     0.712    fsm1/fsm1_out[3]
    SLICE_X42Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.757 r  fsm1/out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.757    fsm1/out[3]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  fsm1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.432     0.432    fsm1/clk
    SLICE_X42Y67         FDRE                                         r  fsm1/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.121     0.553    fsm1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fsm4/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.328%)  route 0.169ns (47.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.410     0.410    fsm4/clk
    SLICE_X39Y54         FDRE                                         r  fsm4/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm4/out_reg[1]/Q
                         net (fo=19, routed)          0.169     0.721    fsm6/fsm4_out[1]
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.766 r  fsm6/out[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.766    cond_computed0/out_reg[0]_1
    SLICE_X38Y53         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.432     0.432    cond_computed0/clk
    SLICE_X38Y53         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.121     0.553    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 A_i_j0/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite00/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.256ns (69.363%)  route 0.113ns (30.637%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.410     0.410    A_i_j0/clk
    SLICE_X37Y82         FDRE                                         r  A_i_j0/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_i_j0/out_reg[24]/Q
                         net (fo=2, routed)           0.113     0.664    fsm0/out_reg[27]_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.709 r  fsm0/out[27]_i_9__1/O
                         net (fo=1, routed)           0.000     0.709    fsm0/out[27]_i_9__1_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.779 r  fsm0/out_reg[27]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.779    AWrite00/out[24]
    SLICE_X38Y82         FDRE                                         r  AWrite00/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.432     0.432    AWrite00/clk
    SLICE_X38Y82         FDRE                                         r  AWrite00/out_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.134     0.566    AWrite00/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 fsm4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm4/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.231%)  route 0.145ns (43.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.410     0.410    fsm4/clk
    SLICE_X37Y53         FDRE                                         r  fsm4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm4/out_reg[0]/Q
                         net (fo=10, routed)          0.145     0.696    fsm4/fsm4_out[0]
    SLICE_X37Y54         LUT6 (Prop_lut6_I1_O)        0.045     0.741 r  fsm4/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.741    fsm4/out[2]_i_1_n_0
    SLICE_X37Y54         FDRE                                         r  fsm4/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.432     0.432    fsm4/clk
    SLICE_X37Y54         FDRE                                         r  fsm4/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.091     0.523    fsm4/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 j0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.410     0.410    j0/clk
    SLICE_X45Y58         FDRE                                         r  j0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[1]/Q
                         net (fo=8, routed)           0.146     0.697    j0/Q[1]
    SLICE_X45Y58         LUT5 (Prop_lut5_I1_O)        0.045     0.742 r  j0/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.742    j0/out[1]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.432     0.432    j0/clk
    SLICE_X45Y58         FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.092     0.524    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 A_i_j0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            AWrite00/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.251ns (67.069%)  route 0.123ns (32.931%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.410     0.410    A_i_j0/clk
    SLICE_X41Y77         FDRE                                         r  A_i_j0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_i_j0/out_reg[6]/Q
                         net (fo=2, routed)           0.123     0.674    fsm0/out_reg[7]_2
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.045     0.719 r  fsm0/out[7]_i_7__1/O
                         net (fo=1, routed)           0.000     0.719    fsm0/out[7]_i_7__1_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.784 r  fsm0/out_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.784    AWrite00/out[6]
    SLICE_X38Y77         FDRE                                         r  AWrite00/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.432     0.432    AWrite00/clk
    SLICE_X38Y77         FDRE                                         r  AWrite00/out_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y77         FDRE (Hold_fdre_C_D)         0.134     0.566    AWrite00/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.858%)  route 0.147ns (44.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.410     0.410    j0/clk
    SLICE_X45Y58         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[0]/Q
                         net (fo=10, routed)          0.147     0.698    j0/Q[0]
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.743 r  j0/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.743    j0/out[2]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  j0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=521, unset)          0.432     0.432    j0/clk
    SLICE_X45Y58         FDRE                                         r  j0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y58         FDRE (Hold_fdre_C_D)         0.092     0.524    j0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y76  AWrite00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y78  AWrite00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y78  AWrite00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y79  AWrite00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y79  AWrite00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y79  AWrite00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y79  AWrite00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y80  AWrite00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y80  AWrite00/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y80  AWrite00/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y76  AWrite00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y78  AWrite00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y78  AWrite00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y79  AWrite00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y79  AWrite00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y79  AWrite00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y79  AWrite00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y80  AWrite00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y80  AWrite00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y80  AWrite00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y76  AWrite00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y78  AWrite00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y78  AWrite00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y79  AWrite00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y79  AWrite00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y79  AWrite00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y79  AWrite00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y80  AWrite00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y80  AWrite00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y80  AWrite00/out_reg[18]/C



