Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6cc628916dfe413fa57b2811f20dc758 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot circuit1_tb_behav xil_defaultlib.circuit1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 16 for port d [C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/circuit1.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADD(DATAWIDTH=8)
Compiling module xil_defaultlib.COMP(DATAWIDTH=8)
Compiling module xil_defaultlib.MUX2x1(DATAWIDTH=16)
Compiling module xil_defaultlib.MUL(DATAWIDTH=16)
Compiling module xil_defaultlib.SUB(DATAWIDTH=16)
Compiling module xil_defaultlib.REG(DATAWIDTH=16)
Compiling module xil_defaultlib.circuit1
Compiling module xil_defaultlib.circuit1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot circuit1_tb_behav
