{"vcs1":{"timestamp_begin":1681752765.025362597, "rt":1.60, "ut":0.18, "st":0.12}}
{"vcselab":{"timestamp_begin":1681752766.656629187, "rt":1.81, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681752768.493974653, "rt":1.05, "ut":0.06, "st":0.41}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681752764.724382179}
{"VCS_COMP_START_TIME": 1681752764.724382179}
{"VCS_COMP_END_TIME": 1681752770.365481599}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338356}}
{"stitch_vcselab": {"peak_mem": 238988}}
