INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xladis00/digital-eletronics-1/project/Projekt_DE1/Project_DE1.srcs/sim_1/new/tb_Running_txt_cntrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Running_txt_cntrl'
