<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="project_38" solutionName="solution2" date="2023-05-26T18:16:40.021+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="project_38" solutionName="solution1" date="2023-05-26T18:06:34.694+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;bool, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="project_38" solutionName="solution2" date="2023-05-26T18:18:05.733+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.cyclic_prefix_removal_arr_real_R...&#xD;&#xA;Compiling module xil_defaultlib.cyclic_prefix_removal_flow_contr...&#xD;&#xA;Compiling module xil_defaultlib.cyclic_prefix_removal_cyclic_pre...&#xD;&#xA;Compiling module xil_defaultlib.cyclic_prefix_removal_regslice_b...&#xD;&#xA;Compiling module xil_defaultlib.cyclic_prefix_removal&#xD;&#xA;Compiling module xil_defaultlib.AESL_autofifo_t_last&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=8800,WIDTH=64)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_in_samples&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=8192,WIDTH=64)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_out_samples&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_cyclic_prefix_removal_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot cyclic_prefix_removal&#xD;&#xA;&#xD;&#xA;****** xsim v2022.2 (64-bit)&#xD;&#xA;  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022&#xD;&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/cyclic_prefix_removal/xsim_script.tcl&#xD;&#xA;# xsim {cyclic_prefix_removal} -autoloadwcfg -tclbatch {cyclic_prefix_removal.tcl}&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source cyclic_prefix_removal.tcl&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;170125000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 170185 ns : File &quot;C:/Users/velic/OneDrive/Desktop/project_38/solution2/sim/verilog/cyclic_prefix_removal.autotb.v&quot; Line 301&#xD;&#xA;## quit" projectName="project_38" solutionName="solution2" date="2023-05-26T18:18:04.477+0530" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;bool, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="project_38" solutionName="solution2" date="2023-05-26T18:17:39.554+0530" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;bool, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="project_38" solutionName="solution1" date="2023-05-26T18:11:44.815+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/velic/OneDrive/Desktop/project_38/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:18]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xD;&#xA;Compiling module xil_defaultlib.data_generator_arr_real_ROM_AUTO...&#xD;&#xA;Compiling module xil_defaultlib.data_generator_arr_imag_ROM_AUTO...&#xD;&#xA;Compiling module xil_defaultlib.data_generator_flow_control_loop...&#xD;&#xA;Compiling module xil_defaultlib.data_generator_regslice_both(Dat...&#xD;&#xA;Compiling module xil_defaultlib.data_generator&#xD;&#xA;Compiling module xil_defaultlib.fifo(DEPTH=8800,WIDTH=64)&#xD;&#xA;Compiling module xil_defaultlib.AESL_axi_s_gout&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xD;&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xD;&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xD;&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xD;&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xD;&#xA;Compiling module xil_defaultlib.apatb_data_generator_top&#xD;&#xA;Compiling module work.glbl&#xD;&#xA;Built simulation snapshot data_generator&#xD;&#xA;&#xD;&#xA;****** xsim v2022.2 (64-bit)&#xD;&#xA;  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022&#xD;&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source xsim.dir/data_generator/xsim_script.tcl&#xD;&#xA;# xsim {data_generator} -autoloadwcfg -tclbatch {data_generator.tcl}&#xD;&#xA;Time resolution is 1 ps&#xD;&#xA;source data_generator.tcl&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;88155000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 88215 ns : File &quot;C:/Users/velic/OneDrive/Desktop/project_38/solution1/sim/verilog/data_generator.autotb.v&quot; Line 210&#xD;&#xA;## quit" projectName="project_38" solutionName="solution1" date="2023-05-26T18:11:38.489+0530" type="Warning"/>
        <logs message="WARNING [HLS SIM]: hls::stream 'hls::stream&lt;bool, 0>0' contains leftover data, which may result in RTL simulation hanging." projectName="project_38" solutionName="solution1" date="2023-05-26T18:10:20.486+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" projectName="project_38" solutionName="solution1" date="2023-05-26T18:09:40.831+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
