date wed jan gmt server ncsa content type text html last modified wed sep gmt content length dissertation abstract click download postscript version statement abstract dissertation prospectus device sizes continue diminish chip gate pin ratio increases reducing chip testability strong effect testability production cost makes imperative well integrated vlsi design process high level synthesis automates design process allowing design alternatives explored efficiently importance testability necessitates exploration test options design process early possible increasing complexity chip circuitry increases cost production causing test time rise thereby reducing production throughput reason necessary generate designs deliver high fault coverage low test time chip performance critical constraint high speed application area real time digital signal processing used almost multi media application inclusion testability design often causes severe performance degradation since testability also important designs necessary include testability minimal impact chip performance low test time reduced performance degradation must achieved simultaneously design testable system chief component test time degree allowable test concurrency testing different parts chip two chip components may tested concurrently tests examine two components share hardware order minimize test time designs must generated allow tests defined share hardware little possible performance reduced test registers inserted delay critical paths design test registers must inserted ensure testability avoiding delay critical paths circuit testable design generated tests must defined design parallelizable design system performs three tasks goal test time minimization definition circuit testable high degree test concurrency behavioral description insertion test registers defined circuit allow definition parallelizable tests minimizing degradation chip performance definition highly concurrent bist test plan circuit work presented applied wide range built self test bist methodologies altering area overhead limitation designs produced system range fully centralized bist chip components tested test registers partially distributed bist degree test register sharing restricted cost chip testing become large fraction chip production cost effect test register insertion performance critical high speed application need integrated system considers test time performance reduction due testability earliest stage design clear previous efforts increase testability neither integrate different levels testable circuit design directly address problem minimizing test conflicts performance degradation computationally efficient way