#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Apr  2 20:09:51 2017
# Process ID: 16746
# Current directory: /home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.runs/synth_1
# Command line: vivado -log RegFile_TestBench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RegFile_TestBench.tcl
# Log file: /home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.runs/synth_1/RegFile_TestBench.vds
# Journal file: /home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source RegFile_TestBench.tcl -notrace
Command: synth_design -top RegFile_TestBench -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16750 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.180 ; gain = 125.086 ; free physical = 1466 ; free virtual = 9362
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RegFile_TestBench' [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/RegFile_TestBench.v:23]
INFO: [Synth 8-638] synthesizing module 'reg_file' [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/Reg_File.v:22]
INFO: [Synth 8-638] synthesizing module 'decodificador' [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/decodificador.v:23]
INFO: [Synth 8-256] done synthesizing module 'decodificador' (1#1) [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/decodificador.v:23]
INFO: [Synth 8-638] synthesizing module 'flipFlopD8' [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/flipFlopD8.v:23]
INFO: [Synth 8-256] done synthesizing module 'flipFlopD8' (2#1) [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/flipFlopD8.v:23]
INFO: [Synth 8-638] synthesizing module 'Mux' [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/Mux.v:22]
INFO: [Synth 8-256] done synthesizing module 'Mux' (3#1) [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/Mux.v:22]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/Reg_File.v:22]
WARNING: [Synth 8-85] always block has no event control specified [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/RegFile_TestBench.v:54]
INFO: [Synth 8-256] done synthesizing module 'RegFile_TestBench' (5#1) [/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.srcs/sources_1/new/RegFile_TestBench.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1097.648 ; gain = 166.555 ; free physical = 1423 ; free virtual = 9320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1097.648 ; gain = 166.555 ; free physical = 1423 ; free virtual = 9320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1105.652 ; gain = 174.559 ; free physical = 1423 ; free virtual = 9320
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1113.660 ; gain = 182.566 ; free physical = 1415 ; free virtual = 9312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decodificador 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module flipFlopD8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1199.980 ; gain = 268.887 ; free physical = 1302 ; free virtual = 9215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1199.980 ; gain = 268.887 ; free physical = 1302 ; free virtual = 9216
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1207.988 ; gain = 276.895 ; free physical = 1293 ; free virtual = 9207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1207.988 ; gain = 276.895 ; free physical = 1293 ; free virtual = 9205
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1207.988 ; gain = 276.895 ; free physical = 1293 ; free virtual = 9205
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1207.988 ; gain = 276.895 ; free physical = 1292 ; free virtual = 9205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1207.988 ; gain = 276.895 ; free physical = 1292 ; free virtual = 9205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1207.988 ; gain = 276.895 ; free physical = 1292 ; free virtual = 9206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1207.988 ; gain = 276.895 ; free physical = 1292 ; free virtual = 9206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1207.988 ; gain = 276.895 ; free physical = 1292 ; free virtual = 9206
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1207.988 ; gain = 196.805 ; free physical = 1292 ; free virtual = 9206
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1207.996 ; gain = 276.902 ; free physical = 1292 ; free virtual = 9206
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1289.988 ; gain = 291.391 ; free physical = 1229 ; free virtual = 9113
INFO: [Common 17-1381] The checkpoint '/home/diego/Desktop/SemArq/211573851_P7/register_file/register_file.runs/synth_1/RegFile_TestBench.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1314.000 ; gain = 0.000 ; free physical = 1226 ; free virtual = 9111
INFO: [Common 17-206] Exiting Vivado at Sun Apr  2 20:10:13 2017...
