Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 10/14/2012 01:29:17

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

lsm16     EPM7032LC44-6    13       5        0      28      7           87 %
lsm161    EPM7096LC68-7    29       13       0      87      20          90 %

TOTAL:                     42       18       0      115     27          89 %

User Pins:                 37       17       0  



Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt

** PROJECT COMPILATION MESSAGES **

Error: Project does not fit in specified device(s)
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'F0'
Connect: {lsm161@52,    lsm16@8}

For node name 'F2'
Connect: {lsm161@49,    lsm16@7}

For node name 'F3'
Connect: {lsm161@56,    lsm16@5}

For node name 'F1'
Connect: {lsm161@47,    lsm16@4}

Connect: {lsm16@21,     lsm161@32}


Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt

** FILE HIERARCHY **



|lsm8:1|
|lsm8:1|lsm1:11|
|lsm8:1|lsm1:11|xi:24|
|lsm8:1|lsm1:11|xi:24|inverter:13|
|lsm8:1|lsm1:11|xi:24|inverter:17|
|lsm8:1|lsm1:11|xi:24|inverter:18|
|lsm8:1|lsm1:11|xi:24|inverter:14|
|lsm8:1|lsm1:11|xi:24|inverter:15|
|lsm8:1|lsm1:11|xi:24|inverter:16|
|lsm8:1|lsm1:11|xi:24|and5:29|
|lsm8:1|lsm1:11|xi:24|and5:31|
|lsm8:1|lsm1:11|yi:25|
|lsm8:1|lsm1:11|yi:25|inverter:7|
|lsm8:1|lsm1:11|yi:25|inverter:9|
|lsm8:1|lsm1:11|yi:25|inverter:8|
|lsm8:1|lsm1:11|sum_xor2:26|
|lsm8:1|lsm1:11|sum_xor2:26|inverter:15|
|lsm8:1|lsm1:11|sum_xor2:26|inverter:14|
|lsm8:1|lsm1:11|sum_xor2:26|inverter:13|
|lsm8:1|lsm1:11|c_i_plus_1:27|
|lsm8:1|lsm1:12|
|lsm8:1|lsm1:12|xi:24|
|lsm8:1|lsm1:12|xi:24|inverter:13|
|lsm8:1|lsm1:12|xi:24|inverter:17|
|lsm8:1|lsm1:12|xi:24|inverter:18|
|lsm8:1|lsm1:12|xi:24|inverter:14|
|lsm8:1|lsm1:12|xi:24|inverter:15|
|lsm8:1|lsm1:12|xi:24|inverter:16|
|lsm8:1|lsm1:12|xi:24|and5:29|
|lsm8:1|lsm1:12|xi:24|and5:31|
|lsm8:1|lsm1:12|yi:25|
|lsm8:1|lsm1:12|yi:25|inverter:7|
|lsm8:1|lsm1:12|yi:25|inverter:9|
|lsm8:1|lsm1:12|yi:25|inverter:8|
|lsm8:1|lsm1:12|sum_xor2:26|
|lsm8:1|lsm1:12|sum_xor2:26|inverter:15|
|lsm8:1|lsm1:12|sum_xor2:26|inverter:14|
|lsm8:1|lsm1:12|sum_xor2:26|inverter:13|
|lsm8:1|lsm1:12|c_i_plus_1:27|
|lsm8:1|lsm1:7|
|lsm8:1|lsm1:7|xi:24|
|lsm8:1|lsm1:7|xi:24|inverter:13|
|lsm8:1|lsm1:7|xi:24|inverter:17|
|lsm8:1|lsm1:7|xi:24|inverter:18|
|lsm8:1|lsm1:7|xi:24|inverter:14|
|lsm8:1|lsm1:7|xi:24|inverter:15|
|lsm8:1|lsm1:7|xi:24|inverter:16|
|lsm8:1|lsm1:7|xi:24|and5:29|
|lsm8:1|lsm1:7|xi:24|and5:31|
|lsm8:1|lsm1:7|yi:25|
|lsm8:1|lsm1:7|yi:25|inverter:7|
|lsm8:1|lsm1:7|yi:25|inverter:9|
|lsm8:1|lsm1:7|yi:25|inverter:8|
|lsm8:1|lsm1:7|sum_xor2:26|
|lsm8:1|lsm1:7|sum_xor2:26|inverter:15|
|lsm8:1|lsm1:7|sum_xor2:26|inverter:14|
|lsm8:1|lsm1:7|sum_xor2:26|inverter:13|
|lsm8:1|lsm1:7|c_i_plus_1:27|
|lsm8:1|lsm1:10|
|lsm8:1|lsm1:10|xi:24|
|lsm8:1|lsm1:10|xi:24|inverter:13|
|lsm8:1|lsm1:10|xi:24|inverter:17|
|lsm8:1|lsm1:10|xi:24|inverter:18|
|lsm8:1|lsm1:10|xi:24|inverter:14|
|lsm8:1|lsm1:10|xi:24|inverter:15|
|lsm8:1|lsm1:10|xi:24|inverter:16|
|lsm8:1|lsm1:10|xi:24|and5:29|
|lsm8:1|lsm1:10|xi:24|and5:31|
|lsm8:1|lsm1:10|yi:25|
|lsm8:1|lsm1:10|yi:25|inverter:7|
|lsm8:1|lsm1:10|yi:25|inverter:9|
|lsm8:1|lsm1:10|yi:25|inverter:8|
|lsm8:1|lsm1:10|sum_xor2:26|
|lsm8:1|lsm1:10|sum_xor2:26|inverter:15|
|lsm8:1|lsm1:10|sum_xor2:26|inverter:14|
|lsm8:1|lsm1:10|sum_xor2:26|inverter:13|
|lsm8:1|lsm1:10|c_i_plus_1:27|
|lsm8:1|lsm1:6|
|lsm8:1|lsm1:6|xi:24|
|lsm8:1|lsm1:6|xi:24|inverter:13|
|lsm8:1|lsm1:6|xi:24|inverter:17|
|lsm8:1|lsm1:6|xi:24|inverter:18|
|lsm8:1|lsm1:6|xi:24|inverter:14|
|lsm8:1|lsm1:6|xi:24|inverter:15|
|lsm8:1|lsm1:6|xi:24|inverter:16|
|lsm8:1|lsm1:6|xi:24|and5:29|
|lsm8:1|lsm1:6|xi:24|and5:31|
|lsm8:1|lsm1:6|yi:25|
|lsm8:1|lsm1:6|yi:25|inverter:7|
|lsm8:1|lsm1:6|yi:25|inverter:9|
|lsm8:1|lsm1:6|yi:25|inverter:8|
|lsm8:1|lsm1:6|sum_xor2:26|
|lsm8:1|lsm1:6|sum_xor2:26|inverter:15|
|lsm8:1|lsm1:6|sum_xor2:26|inverter:14|
|lsm8:1|lsm1:6|sum_xor2:26|inverter:13|
|lsm8:1|lsm1:6|c_i_plus_1:27|
|lsm8:1|lsm1:9|
|lsm8:1|lsm1:9|xi:24|
|lsm8:1|lsm1:9|xi:24|inverter:13|
|lsm8:1|lsm1:9|xi:24|inverter:17|
|lsm8:1|lsm1:9|xi:24|inverter:18|
|lsm8:1|lsm1:9|xi:24|inverter:14|
|lsm8:1|lsm1:9|xi:24|inverter:15|
|lsm8:1|lsm1:9|xi:24|inverter:16|
|lsm8:1|lsm1:9|xi:24|and5:29|
|lsm8:1|lsm1:9|xi:24|and5:31|
|lsm8:1|lsm1:9|yi:25|
|lsm8:1|lsm1:9|yi:25|inverter:7|
|lsm8:1|lsm1:9|yi:25|inverter:9|
|lsm8:1|lsm1:9|yi:25|inverter:8|
|lsm8:1|lsm1:9|sum_xor2:26|
|lsm8:1|lsm1:9|sum_xor2:26|inverter:15|
|lsm8:1|lsm1:9|sum_xor2:26|inverter:14|
|lsm8:1|lsm1:9|sum_xor2:26|inverter:13|
|lsm8:1|lsm1:9|c_i_plus_1:27|
|lsm8:1|lsm1:4|
|lsm8:1|lsm1:4|xi:24|
|lsm8:1|lsm1:4|xi:24|inverter:13|
|lsm8:1|lsm1:4|xi:24|inverter:17|
|lsm8:1|lsm1:4|xi:24|inverter:18|
|lsm8:1|lsm1:4|xi:24|inverter:14|
|lsm8:1|lsm1:4|xi:24|inverter:15|
|lsm8:1|lsm1:4|xi:24|inverter:16|
|lsm8:1|lsm1:4|xi:24|and5:29|
|lsm8:1|lsm1:4|xi:24|and5:31|
|lsm8:1|lsm1:4|yi:25|
|lsm8:1|lsm1:4|yi:25|inverter:7|
|lsm8:1|lsm1:4|yi:25|inverter:9|
|lsm8:1|lsm1:4|yi:25|inverter:8|
|lsm8:1|lsm1:4|sum_xor2:26|
|lsm8:1|lsm1:4|sum_xor2:26|inverter:15|
|lsm8:1|lsm1:4|sum_xor2:26|inverter:14|
|lsm8:1|lsm1:4|sum_xor2:26|inverter:13|
|lsm8:1|lsm1:4|c_i_plus_1:27|
|lsm8:1|lsm1:8|
|lsm8:1|lsm1:8|xi:24|
|lsm8:1|lsm1:8|xi:24|inverter:13|
|lsm8:1|lsm1:8|xi:24|inverter:17|
|lsm8:1|lsm1:8|xi:24|inverter:18|
|lsm8:1|lsm1:8|xi:24|inverter:14|
|lsm8:1|lsm1:8|xi:24|inverter:15|
|lsm8:1|lsm1:8|xi:24|inverter:16|
|lsm8:1|lsm1:8|xi:24|and5:29|
|lsm8:1|lsm1:8|xi:24|and5:31|
|lsm8:1|lsm1:8|yi:25|
|lsm8:1|lsm1:8|yi:25|inverter:7|
|lsm8:1|lsm1:8|yi:25|inverter:9|
|lsm8:1|lsm1:8|yi:25|inverter:8|
|lsm8:1|lsm1:8|sum_xor2:26|
|lsm8:1|lsm1:8|sum_xor2:26|inverter:15|
|lsm8:1|lsm1:8|sum_xor2:26|inverter:14|
|lsm8:1|lsm1:8|sum_xor2:26|inverter:13|
|lsm8:1|lsm1:8|c_i_plus_1:27|
|lsm8:2|
|lsm8:2|lsm1:11|
|lsm8:2|lsm1:11|xi:24|
|lsm8:2|lsm1:11|xi:24|inverter:13|
|lsm8:2|lsm1:11|xi:24|inverter:17|
|lsm8:2|lsm1:11|xi:24|inverter:18|
|lsm8:2|lsm1:11|xi:24|inverter:14|
|lsm8:2|lsm1:11|xi:24|inverter:15|
|lsm8:2|lsm1:11|xi:24|inverter:16|
|lsm8:2|lsm1:11|xi:24|and5:29|
|lsm8:2|lsm1:11|xi:24|and5:31|
|lsm8:2|lsm1:11|yi:25|
|lsm8:2|lsm1:11|yi:25|inverter:7|
|lsm8:2|lsm1:11|yi:25|inverter:9|
|lsm8:2|lsm1:11|yi:25|inverter:8|
|lsm8:2|lsm1:11|sum_xor2:26|
|lsm8:2|lsm1:11|sum_xor2:26|inverter:15|
|lsm8:2|lsm1:11|sum_xor2:26|inverter:14|
|lsm8:2|lsm1:11|sum_xor2:26|inverter:13|
|lsm8:2|lsm1:11|c_i_plus_1:27|
|lsm8:2|lsm1:12|
|lsm8:2|lsm1:12|xi:24|
|lsm8:2|lsm1:12|xi:24|inverter:13|
|lsm8:2|lsm1:12|xi:24|inverter:17|
|lsm8:2|lsm1:12|xi:24|inverter:18|
|lsm8:2|lsm1:12|xi:24|inverter:14|
|lsm8:2|lsm1:12|xi:24|inverter:15|
|lsm8:2|lsm1:12|xi:24|inverter:16|
|lsm8:2|lsm1:12|xi:24|and5:29|
|lsm8:2|lsm1:12|xi:24|and5:31|
|lsm8:2|lsm1:12|yi:25|
|lsm8:2|lsm1:12|yi:25|inverter:7|
|lsm8:2|lsm1:12|yi:25|inverter:9|
|lsm8:2|lsm1:12|yi:25|inverter:8|
|lsm8:2|lsm1:12|sum_xor2:26|
|lsm8:2|lsm1:12|sum_xor2:26|inverter:15|
|lsm8:2|lsm1:12|sum_xor2:26|inverter:14|
|lsm8:2|lsm1:12|sum_xor2:26|inverter:13|
|lsm8:2|lsm1:12|c_i_plus_1:27|
|lsm8:2|lsm1:7|
|lsm8:2|lsm1:7|xi:24|
|lsm8:2|lsm1:7|xi:24|inverter:13|
|lsm8:2|lsm1:7|xi:24|inverter:17|
|lsm8:2|lsm1:7|xi:24|inverter:18|
|lsm8:2|lsm1:7|xi:24|inverter:14|
|lsm8:2|lsm1:7|xi:24|inverter:15|
|lsm8:2|lsm1:7|xi:24|inverter:16|
|lsm8:2|lsm1:7|xi:24|and5:29|
|lsm8:2|lsm1:7|xi:24|and5:31|
|lsm8:2|lsm1:7|yi:25|
|lsm8:2|lsm1:7|yi:25|inverter:7|
|lsm8:2|lsm1:7|yi:25|inverter:9|
|lsm8:2|lsm1:7|yi:25|inverter:8|
|lsm8:2|lsm1:7|sum_xor2:26|
|lsm8:2|lsm1:7|sum_xor2:26|inverter:15|
|lsm8:2|lsm1:7|sum_xor2:26|inverter:14|
|lsm8:2|lsm1:7|sum_xor2:26|inverter:13|
|lsm8:2|lsm1:7|c_i_plus_1:27|
|lsm8:2|lsm1:10|
|lsm8:2|lsm1:10|xi:24|
|lsm8:2|lsm1:10|xi:24|inverter:13|
|lsm8:2|lsm1:10|xi:24|inverter:17|
|lsm8:2|lsm1:10|xi:24|inverter:18|
|lsm8:2|lsm1:10|xi:24|inverter:14|
|lsm8:2|lsm1:10|xi:24|inverter:15|
|lsm8:2|lsm1:10|xi:24|inverter:16|
|lsm8:2|lsm1:10|xi:24|and5:29|
|lsm8:2|lsm1:10|xi:24|and5:31|
|lsm8:2|lsm1:10|yi:25|
|lsm8:2|lsm1:10|yi:25|inverter:7|
|lsm8:2|lsm1:10|yi:25|inverter:9|
|lsm8:2|lsm1:10|yi:25|inverter:8|
|lsm8:2|lsm1:10|sum_xor2:26|
|lsm8:2|lsm1:10|sum_xor2:26|inverter:15|
|lsm8:2|lsm1:10|sum_xor2:26|inverter:14|
|lsm8:2|lsm1:10|sum_xor2:26|inverter:13|
|lsm8:2|lsm1:10|c_i_plus_1:27|
|lsm8:2|lsm1:6|
|lsm8:2|lsm1:6|xi:24|
|lsm8:2|lsm1:6|xi:24|inverter:13|
|lsm8:2|lsm1:6|xi:24|inverter:17|
|lsm8:2|lsm1:6|xi:24|inverter:18|
|lsm8:2|lsm1:6|xi:24|inverter:14|
|lsm8:2|lsm1:6|xi:24|inverter:15|
|lsm8:2|lsm1:6|xi:24|inverter:16|
|lsm8:2|lsm1:6|xi:24|and5:29|
|lsm8:2|lsm1:6|xi:24|and5:31|
|lsm8:2|lsm1:6|yi:25|
|lsm8:2|lsm1:6|yi:25|inverter:7|
|lsm8:2|lsm1:6|yi:25|inverter:9|
|lsm8:2|lsm1:6|yi:25|inverter:8|
|lsm8:2|lsm1:6|sum_xor2:26|
|lsm8:2|lsm1:6|sum_xor2:26|inverter:15|
|lsm8:2|lsm1:6|sum_xor2:26|inverter:14|
|lsm8:2|lsm1:6|sum_xor2:26|inverter:13|
|lsm8:2|lsm1:6|c_i_plus_1:27|
|lsm8:2|lsm1:9|
|lsm8:2|lsm1:9|xi:24|
|lsm8:2|lsm1:9|xi:24|inverter:13|
|lsm8:2|lsm1:9|xi:24|inverter:17|
|lsm8:2|lsm1:9|xi:24|inverter:18|
|lsm8:2|lsm1:9|xi:24|inverter:14|
|lsm8:2|lsm1:9|xi:24|inverter:15|
|lsm8:2|lsm1:9|xi:24|inverter:16|
|lsm8:2|lsm1:9|xi:24|and5:29|
|lsm8:2|lsm1:9|xi:24|and5:31|
|lsm8:2|lsm1:9|yi:25|
|lsm8:2|lsm1:9|yi:25|inverter:7|
|lsm8:2|lsm1:9|yi:25|inverter:9|
|lsm8:2|lsm1:9|yi:25|inverter:8|
|lsm8:2|lsm1:9|sum_xor2:26|
|lsm8:2|lsm1:9|sum_xor2:26|inverter:15|
|lsm8:2|lsm1:9|sum_xor2:26|inverter:14|
|lsm8:2|lsm1:9|sum_xor2:26|inverter:13|
|lsm8:2|lsm1:9|c_i_plus_1:27|
|lsm8:2|lsm1:4|
|lsm8:2|lsm1:4|xi:24|
|lsm8:2|lsm1:4|xi:24|inverter:13|
|lsm8:2|lsm1:4|xi:24|inverter:17|
|lsm8:2|lsm1:4|xi:24|inverter:18|
|lsm8:2|lsm1:4|xi:24|inverter:14|
|lsm8:2|lsm1:4|xi:24|inverter:15|
|lsm8:2|lsm1:4|xi:24|inverter:16|
|lsm8:2|lsm1:4|xi:24|and5:29|
|lsm8:2|lsm1:4|xi:24|and5:31|
|lsm8:2|lsm1:4|yi:25|
|lsm8:2|lsm1:4|yi:25|inverter:7|
|lsm8:2|lsm1:4|yi:25|inverter:9|
|lsm8:2|lsm1:4|yi:25|inverter:8|
|lsm8:2|lsm1:4|sum_xor2:26|
|lsm8:2|lsm1:4|sum_xor2:26|inverter:15|
|lsm8:2|lsm1:4|sum_xor2:26|inverter:14|
|lsm8:2|lsm1:4|sum_xor2:26|inverter:13|
|lsm8:2|lsm1:4|c_i_plus_1:27|
|lsm8:2|lsm1:8|
|lsm8:2|lsm1:8|xi:24|
|lsm8:2|lsm1:8|xi:24|inverter:13|
|lsm8:2|lsm1:8|xi:24|inverter:17|
|lsm8:2|lsm1:8|xi:24|inverter:18|
|lsm8:2|lsm1:8|xi:24|inverter:14|
|lsm8:2|lsm1:8|xi:24|inverter:15|
|lsm8:2|lsm1:8|xi:24|inverter:16|
|lsm8:2|lsm1:8|xi:24|and5:29|
|lsm8:2|lsm1:8|xi:24|and5:31|
|lsm8:2|lsm1:8|yi:25|
|lsm8:2|lsm1:8|yi:25|inverter:7|
|lsm8:2|lsm1:8|yi:25|inverter:9|
|lsm8:2|lsm1:8|yi:25|inverter:8|
|lsm8:2|lsm1:8|sum_xor2:26|
|lsm8:2|lsm1:8|sum_xor2:26|inverter:15|
|lsm8:2|lsm1:8|sum_xor2:26|inverter:14|
|lsm8:2|lsm1:8|sum_xor2:26|inverter:13|
|lsm8:2|lsm1:8|c_i_plus_1:27|


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm16

***** Logic for device 'lsm16' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                         R  R  
                                         E  E  
                                         S  S  
                                         E  E  
                                         R  R  
              Q        V  G  G  G  G  G  V  V  
              0  F  F  C  N  N  N  N  N  E  E  
              1  3  1  C  D  D  D  D  D  D  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
      F2 |  7                                39 | D00 
      F0 |  8                                38 | RESERVED 
     P01 |  9                                37 | RESERVED 
     GND | 10                                36 | RESERVED 
      C0 | 11                                35 | VCC 
     Q03 | 12         EPM7032LC44-6          34 | RESERVED 
     P00 | 13                                33 | RESERVED 
     P02 | 14                                32 | RESERVED 
     VCC | 15                                31 | D01 
     P03 | 16                                30 | GND 
     Q00 | 17                                29 | RESERVED 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              Q  D  D  ~  G  V  R  R  R  R  R  
              0  0  0  P  N  C  E  E  E  E  E  
              2  2  3  I  D  C  S  S  S  S  S  
                       N        E  E  E  E  E  
                       0        R  R  R  R  R  
                       0        V  V  V  V  V  
                       1        E  E  E  E  E  
                                D  D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm16

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    12/16( 75%)  16/16(100%)  13/16( 81%)  22/36( 61%) 
B:    LC17 - LC32    16/16(100%)   2/16( 12%)  15/16( 93%)  20/36( 55%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            18/32     ( 56%)
Total logic cells used:                         28/32     ( 87%)
Total shareable expanders used:                  7/32     ( 21%)
Total Turbo logic cells used:                   28/32     ( 87%)
Total shareable expanders not available (n/a):  21/32     ( 65%)
Average fan-in:                                  7.42
Total fan-in:                                   208

Total input pins required:                      13
Total output pins required:                      5
Total bidirectional pins required:               0
Total logic cells required:                     28
Total flipflops required:                        0
Total product terms required:                  130
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           7

Synthesized logic cells:                        24/  32   ( 75%)



Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm16

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  11    (7)  (A)      INPUT               0      0   0    0    0    1   12  C0
   8    (5)  (A)      INPUT               0      0   0    0    0    2   23  F0
   4    (1)  (A)      INPUT               0      0   0    0    0    0   22  F1
   7    (4)  (A)      INPUT               0      0   0    0    0    4   22  F2
   5    (2)  (A)      INPUT               0      0   0    0    0    2   20  F3
  13    (9)  (A)      INPUT               0      0   0    0    0    0   13  P00
   9    (6)  (A)      INPUT               0      0   0    0    0    1   11  P01
  14   (10)  (A)      INPUT               0      0   0    0    0    0    4  P02
  16   (11)  (A)      INPUT               0      0   0    0    0    0    2  P03
  17   (12)  (A)      INPUT               0      0   0    0    0    0   12  Q00
   6    (3)  (A)      INPUT               0      0   0    0    0    2   12  Q01
  18   (13)  (A)      INPUT               0      0   0    0    0    0    5  Q02
  12    (8)  (A)      INPUT               0      0   0    0    0    0    3  Q03


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm16

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  39     19    B     OUTPUT      t        0      0   0    1    3    0    0  D00
  31     26    B     OUTPUT      t        1      0   0    4    8    0    0  D01
  19     14    A     OUTPUT      t        1      1   0    5    6    0    0  D02
  20     15    A     OUTPUT      t        0      0   0    1    3    0    0  D03
  21     16    A     OUTPUT    s t        1      0   1    1    6    0    0  ~PIN001


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm16

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (27)    29    B       SOFT    s t        1      0   1    7    0    1    0  |lsm8:1|lsm1:4|sum_xor2:26|Di~1 (|lsm8:1|lsm1:4|sum_xor2:26|~12~1)
 (32)    25    B       SOFT    s t        1      0   1    6    0    1    0  |lsm8:1|lsm1:4|sum_xor2:26|Di~2 (|lsm8:1|lsm1:4|sum_xor2:26|~12~2)
 (33)    24    B       SOFT    s t        1      0   1    6    0    1    0  |lsm8:1|lsm1:4|sum_xor2:26|Di~3 (|lsm8:1|lsm1:4|sum_xor2:26|~12~3)
  (8)     5    A       SOFT    s t        1      1   0    4    3    2    2  |lsm8:1|lsm1:6|c_i_plus_1:27|~25~1
 (34)    23    B       SOFT    s t        1      0   1    9    0    1    1  |lsm8:1|lsm1:6|c_i_plus_1:27|~25~2
 (36)    22    B       SOFT    s t        1      0   1    7    0    1    1  |lsm8:1|lsm1:6|c_i_plus_1:27|~25~3
 (37)    21    B       SOFT    s t        1      0   1    9    0    1    1  |lsm8:1|lsm1:6|c_i_plus_1:27|~25~4
 (38)    20    B       SOFT    s t        1      0   1    9    0    1    0  |lsm8:1|lsm1:6|sum_xor2:26|Di~1 (|lsm8:1|lsm1:6|sum_xor2:26|~12~1)
 (41)    17    B       SOFT    s t        1      0   1    8    0    1    0  |lsm8:1|lsm1:6|sum_xor2:26|Di~2 (|lsm8:1|lsm1:6|sum_xor2:26|~12~2)
 (40)    18    B       SOFT    s t        1      0   1    9    0    1    0  |lsm8:1|lsm1:6|sum_xor2:26|Di~3 (|lsm8:1|lsm1:6|sum_xor2:26|~12~3)
 (29)    27    B       SOFT    s t        1      0   1    9    0    1    0  |lsm8:1|lsm1:6|sum_xor2:26|Di~4 (|lsm8:1|lsm1:6|sum_xor2:26|~12~4)
 (28)    28    B       SOFT    s t        1      0   1    9    0    1    0  |lsm8:1|lsm1:6|sum_xor2:26|Di~5 (|lsm8:1|lsm1:6|sum_xor2:26|~12~5)
 (25)    31    B       SOFT    s t        1      0   1    9    0    1    0  |lsm8:1|lsm1:6|sum_xor2:26|Di~6 (|lsm8:1|lsm1:6|sum_xor2:26|~12~6)
 (26)    30    B       SOFT    s t        1      0   1    7    0    1    0  |lsm8:1|lsm1:6|sum_xor2:26|Di~7 (|lsm8:1|lsm1:6|sum_xor2:26|~12~7)
 (24)    32    B       SOFT    s t        1      0   1    8    0    1    0  |lsm8:1|lsm1:6|sum_xor2:26|Di~8 (|lsm8:1|lsm1:6|sum_xor2:26|~12~8)
  (9)     6    A       SOFT    s t        2      1   1    6    2    2    0  |lsm8:1|lsm1:7|c_i_plus_1:27|~25~1
 (11)     7    A       SOFT    s t        1      0   1    6    1    0    1  |lsm8:1|lsm1:7|c_i_plus_1:27|~25~2
  (6)     3    A       SOFT    s t        1      0   1    5    2    0    1  |lsm8:1|lsm1:7|c_i_plus_1:27|~25~3
  (7)     4    A       SOFT    s t        6      1   1    6    0    2    0  |lsm8:1|lsm1:7|xi:24|~36~1
  (5)     2    A       SOFT    s t        0      0   0    5    0    2    1  |lsm8:1|lsm1:7|yi:25|~15~1
  (4)     1    A       SOFT    s t        1      0   1    6    1    2    0  |lsm8:1|lsm1:11|xi:24|~36~1
 (17)    12    A       SOFT    s t        1      0   1    6    0    0    1  |lsm8:1|lsm1:11|xi:24|Xi~2 (|lsm8:1|lsm1:11|xi:24|~36~2)
 (12)     8    A       SOFT    s t        0      0   0    5    0    2    0  |lsm8:1|lsm1:11|yi:25|~15~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm16

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                 Logic cells placed in LAB 'A'
        +----------------------- LC14 D02
        | +--------------------- LC15 D03
        | | +------------------- LC5 |lsm8:1|lsm1:6|c_i_plus_1:27|~25~1
        | | | +----------------- LC6 |lsm8:1|lsm1:7|c_i_plus_1:27|~25~1
        | | | | +--------------- LC7 |lsm8:1|lsm1:7|c_i_plus_1:27|~25~2
        | | | | | +------------- LC3 |lsm8:1|lsm1:7|c_i_plus_1:27|~25~3
        | | | | | | +----------- LC4 |lsm8:1|lsm1:7|xi:24|~36~1
        | | | | | | | +--------- LC2 |lsm8:1|lsm1:7|yi:25|~15~1
        | | | | | | | | +------- LC1 |lsm8:1|lsm1:11|xi:24|~36~1
        | | | | | | | | | +----- LC12 |lsm8:1|lsm1:11|xi:24|Xi~2
        | | | | | | | | | | +--- LC8 |lsm8:1|lsm1:11|yi:25|~15~1
        | | | | | | | | | | | +- LC16 ~PIN001
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'A':
LC5  -> * - - - * * - - - - - * | * - | <-- |lsm8:1|lsm1:6|c_i_plus_1:27|~25~1
LC6  -> - * - - - - - - - - - * | * - | <-- |lsm8:1|lsm1:7|c_i_plus_1:27|~25~1
LC7  -> - - - * - - - - - - - - | * - | <-- |lsm8:1|lsm1:7|c_i_plus_1:27|~25~2
LC3  -> - - - * - - - - - - - - | * - | <-- |lsm8:1|lsm1:7|c_i_plus_1:27|~25~3
LC4  -> * - - - - - - - - - - * | * - | <-- |lsm8:1|lsm1:7|xi:24|~36~1
LC2  -> * - - - - * - - - - - * | * - | <-- |lsm8:1|lsm1:7|yi:25|~15~1
LC1  -> - * - - - - - - - - - * | * - | <-- |lsm8:1|lsm1:11|xi:24|~36~1
LC12 -> - - - - - - - - * - - - | * - | <-- |lsm8:1|lsm1:11|xi:24|Xi~2
LC8  -> - * - - - - - - - - - * | * - | <-- |lsm8:1|lsm1:11|yi:25|~15~1

Pin
8    -> * - * * * * * * * * * - | * * | <-- F0
4    -> - - - * * * * * * * * - | * * | <-- F1
7    -> * * - * * * * * * * * * | * * | <-- F2
5    -> * - * * * - * * * * * - | * * | <-- F3
9    -> * - * - - - - - - - - - | * * | <-- P01
14   -> - - - * * * * - - - - - | * - | <-- P02
16   -> - - - - - - - - * * - - | * - | <-- P03
6    -> * - * - - - - - - - - - | * * | <-- Q01
18   -> - - - * * * * * - - - - | * - | <-- Q02
12   -> - - - - - - - - * * * - | * - | <-- Q03
LC23 -> * - * - - - - - - - - - | * - | <-- |lsm8:1|lsm1:6|c_i_plus_1:27|~25~2
LC22 -> * - * - - - - - - - - - | * - | <-- |lsm8:1|lsm1:6|c_i_plus_1:27|~25~3
LC21 -> * - * - - - - - - - - - | * - | <-- |lsm8:1|lsm1:6|c_i_plus_1:27|~25~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm16

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC19 D00
        | +----------------------------- LC26 D01
        | | +--------------------------- LC29 |lsm8:1|lsm1:4|sum_xor2:26|Di~1
        | | | +------------------------- LC25 |lsm8:1|lsm1:4|sum_xor2:26|Di~2
        | | | | +----------------------- LC24 |lsm8:1|lsm1:4|sum_xor2:26|Di~3
        | | | | | +--------------------- LC23 |lsm8:1|lsm1:6|c_i_plus_1:27|~25~2
        | | | | | | +------------------- LC22 |lsm8:1|lsm1:6|c_i_plus_1:27|~25~3
        | | | | | | | +----------------- LC21 |lsm8:1|lsm1:6|c_i_plus_1:27|~25~4
        | | | | | | | | +--------------- LC20 |lsm8:1|lsm1:6|sum_xor2:26|Di~1
        | | | | | | | | | +------------- LC17 |lsm8:1|lsm1:6|sum_xor2:26|Di~2
        | | | | | | | | | | +----------- LC18 |lsm8:1|lsm1:6|sum_xor2:26|Di~3
        | | | | | | | | | | | +--------- LC27 |lsm8:1|lsm1:6|sum_xor2:26|Di~4
        | | | | | | | | | | | | +------- LC28 |lsm8:1|lsm1:6|sum_xor2:26|Di~5
        | | | | | | | | | | | | | +----- LC31 |lsm8:1|lsm1:6|sum_xor2:26|Di~6
        | | | | | | | | | | | | | | +--- LC30 |lsm8:1|lsm1:6|sum_xor2:26|Di~7
        | | | | | | | | | | | | | | | +- LC32 |lsm8:1|lsm1:6|sum_xor2:26|Di~8
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':
LC29 -> * - - - - - - - - - - - - - - - | - * | <-- |lsm8:1|lsm1:4|sum_xor2:26|Di~1
LC25 -> * - - - - - - - - - - - - - - - | - * | <-- |lsm8:1|lsm1:4|sum_xor2:26|Di~2
LC24 -> * - - - - - - - - - - - - - - - | - * | <-- |lsm8:1|lsm1:4|sum_xor2:26|Di~3
LC20 -> - * - - - - - - - - - - - - - - | - * | <-- |lsm8:1|lsm1:6|sum_xor2:26|Di~1
LC17 -> - * - - - - - - - - - - - - - - | - * | <-- |lsm8:1|lsm1:6|sum_xor2:26|Di~2
LC18 -> - * - - - - - - - - - - - - - - | - * | <-- |lsm8:1|lsm1:6|sum_xor2:26|Di~3
LC27 -> - * - - - - - - - - - - - - - - | - * | <-- |lsm8:1|lsm1:6|sum_xor2:26|Di~4
LC28 -> - * - - - - - - - - - - - - - - | - * | <-- |lsm8:1|lsm1:6|sum_xor2:26|Di~5
LC31 -> - * - - - - - - - - - - - - - - | - * | <-- |lsm8:1|lsm1:6|sum_xor2:26|Di~6
LC30 -> - * - - - - - - - - - - - - - - | - * | <-- |lsm8:1|lsm1:6|sum_xor2:26|Di~7
LC32 -> - * - - - - - - - - - - - - - - | - * | <-- |lsm8:1|lsm1:6|sum_xor2:26|Di~8

Pin
11   -> * - * - - * * * * * * * * * * * | - * | <-- C0
8    -> - * * * * * * * * * * * * * * * | * * | <-- F0
4    -> - - * * * * * * * * * * * * * * | * * | <-- F1
7    -> - * * * * * * * * * * * * * * * | * * | <-- F2
5    -> - * * * * * - * * - * * * * * * | * * | <-- F3
13   -> - - * * * * * * * * * * * * - * | - * | <-- P00
9    -> - - - - - * - * * * * * * * * * | * * | <-- P01
17   -> - - * * * * * * * * * * * * - - | - * | <-- Q00
6    -> - * - - - * * * * * * * * * * * | * * | <-- Q01


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm16

** EQUATIONS **

C0       : INPUT;
F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
P00      : INPUT;
P01      : INPUT;
P02      : INPUT;
P03      : INPUT;
Q00      : INPUT;
Q01      : INPUT;
Q02      : INPUT;
Q03      : INPUT;

-- Node name is 'D00' 
-- Equation name is 'D00', location is LC019, type is output.
 D00     = LCELL( _EQ001 $ !C0);
  _EQ001 = !_LC024 & !_LC025 & !_LC029;

-- Node name is 'D01' 
-- Equation name is 'D01', location is LC026, type is output.
 D01     = LCELL( _EQ002 $  VCC);
  _EQ002 = !_LC017 & !_LC018 & !_LC020 & !_LC027 & !_LC028 & !_LC030 & 
             !_LC031 & !_LC032 &  _X001;
  _X001  = EXP( F0 & !F2 & !F3 & !Q01);

-- Node name is 'D02' 
-- Equation name is 'D02', location is LC014, type is output.
 D02     = LCELL( _EQ003 $  _LC004);
  _EQ003 =  _LC002 & !_LC021 & !_LC022 & !_LC023 &  _X002
         #  F2 & !_LC002 &  _LC005
         # !F2 &  _LC002;
  _X002  = EXP(!F0 &  F3 &  P01 &  Q01);

-- Node name is 'D03' 
-- Equation name is 'D03', location is LC015, type is output.
 D03     = LCELL( _EQ004 $  _LC001);
  _EQ004 =  F2 &  _LC006 & !_LC008
         # !_LC006 &  _LC008
         # !F2 &  _LC008;

-- Node name is '|lsm8:1|lsm1:4|sum_xor2:26|~12~1' = '|lsm8:1|lsm1:4|sum_xor2:26|Di~1' 
-- Equation name is '_LC029', type is buried 
-- synthesized logic cell 
_LC029   = LCELL( _EQ005 $  GND);
  _EQ005 = !C0 & !F0 &  F1 &  F2 & !F3 &  Q00
         #  C0 &  F1 &  F2 & !F3 &  P00
         # !F0 &  F2 & !F3 & !P00 &  Q00
         # !F0 & !F1 &  F3 & !P00 &  Q00
         #  F0 & !F1 &  F2 & !P00 & !Q00;

-- Node name is '|lsm8:1|lsm1:4|sum_xor2:26|~12~2' = '|lsm8:1|lsm1:4|sum_xor2:26|Di~2' 
-- Equation name is '_LC025', type is buried 
-- synthesized logic cell 
_LC025   = LCELL( _EQ006 $  GND);
  _EQ006 = !F0 &  F1 & !F3 & !P00 &  Q00
         #  F0 & !F1 & !F2 & !F3 & !P00
         # !F1 & !F2 & !F3 & !P00 & !Q00
         #  F0 &  F3 &  P00 &  Q00
         #  F0 &  F2 &  P00 &  Q00;

-- Node name is '|lsm8:1|lsm1:4|sum_xor2:26|~12~3' = '|lsm8:1|lsm1:4|sum_xor2:26|Di~3' 
-- Equation name is '_LC024', type is buried 
-- synthesized logic cell 
_LC024   = LCELL( _EQ007 $  GND);
  _EQ007 = !F0 &  F3 &  P00 & !Q00
         #  F0 &  F1 & !F2 & !Q00
         # !F0 &  F2 &  P00 & !Q00
         #  F0 & !F2 & !F3 & !Q00
         #  F0 &  F1 &  P00;

-- Node name is '|lsm8:1|lsm1:6|c_i_plus_1:27|~25~1' 
-- Equation name is '_LC005', type is buried 
-- synthesized logic cell 
_LC005   = LCELL( _EQ008 $  VCC);
  _EQ008 = !_LC021 & !_LC022 & !_LC023 &  _X002;
  _X002  = EXP(!F0 &  F3 &  P01 &  Q01);

-- Node name is '|lsm8:1|lsm1:6|c_i_plus_1:27|~25~2' 
-- Equation name is '_LC023', type is buried 
-- synthesized logic cell 
_LC023   = LCELL( _EQ009 $  GND);
  _EQ009 = !F0 &  F1 &  F2 &  F3 &  P01 &  Q00
         # !F1 &  F2 &  P00 &  P01 &  Q00 & !Q01
         # !F1 &  F2 &  P00 &  P01 & !Q00 &  Q01
         #  C0 & !F1 &  F2 &  P01 & !Q00 &  Q01
         #  C0 &  F0 & !F1 &  F2 &  P00 & !Q01;

-- Node name is '|lsm8:1|lsm1:6|c_i_plus_1:27|~25~3' 
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ010 $  GND);
  _EQ010 = !F0 & !F1 &  F2 &  P00 &  Q00 &  Q01
         #  C0 &  F0 & !F1 &  F2 & !Q00 & !Q01
         #  F0 & !F1 &  F2 &  P00 & !Q00 & !Q01
         #  C0 & !F0 &  F2 &  P00 &  Q01
         #  C0 & !F0 &  F2 &  Q00 &  Q01;

-- Node name is '|lsm8:1|lsm1:6|c_i_plus_1:27|~25~4' 
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ011 $  GND);
  _EQ011 =  C0 & !F0 &  F2 &  P01 &  Q00
         #  F0 & !F1 &  F2 &  P01 & !Q01
         # !F0 & !F1 &  F2 &  P01 &  Q01
         #  C0 &  F2 &  P00 &  P01
         # !F0 &  F1 &  F3 &  Q01;

-- Node name is '|lsm8:1|lsm1:6|sum_xor2:26|~12~1' = '|lsm8:1|lsm1:6|sum_xor2:26|Di~1' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ012 $  GND);
  _EQ012 =  C0 & !F0 &  F1 &  F2 &  F3 &  P00 &  Q01
         #  C0 & !F1 &  F2 & !P00 &  P01 &  Q00 &  Q01
         #  C0 &  F0 & !F1 &  F2 &  P00 &  P01 & !Q01
         #  C0 & !F0 & !F1 &  F2 &  P00 &  P01 &  Q01
         # !F0 &  F1 &  F2 & !F3 & !P00 & !Q00 &  Q01;

-- Node name is '|lsm8:1|lsm1:6|sum_xor2:26|~12~2' = '|lsm8:1|lsm1:6|sum_xor2:26|Di~2' 
-- Equation name is '_LC017', type is buried 
-- synthesized logic cell 
_LC017   = LCELL( _EQ013 $  GND);
  _EQ013 = !C0 & !F1 &  F2 &  P00 & !P01 &  Q00 & !Q01
         #  C0 & !F1 &  F2 & !P00 & !P01 &  Q00 & !Q01
         # !C0 & !F1 &  F2 &  P00 & !P01 & !Q00 &  Q01
         #  C0 & !F1 &  F2 & !P00 & !P01 & !Q00 &  Q01
         # !C0 & !F0 &  F2 & !P00 & !P01 &  Q00 &  Q01;

-- Node name is '|lsm8:1|lsm1:6|sum_xor2:26|~12~3' = '|lsm8:1|lsm1:6|sum_xor2:26|Di~3' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ014 $  GND);
  _EQ014 =  F0 & !F1 & !F3 &  P00 & !P01 & !Q00 &  Q01
         # !C0 & !F0 &  F2 & !F3 & !P00 &  P01 & !Q01
         # !C0 & !F0 & !F1 &  F3 & !P00 &  P01 & !Q01
         # !F0 & !F1 &  F2 & !P00 & !P01 & !Q00 &  Q01
         # !C0 &  F0 & !F1 &  F2 & !P00 & !P01 & !Q01;

-- Node name is '|lsm8:1|lsm1:6|sum_xor2:26|~12~4' = '|lsm8:1|lsm1:6|sum_xor2:26|Di~4' 
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ015 $  GND);
  _EQ015 = !F0 &  F1 &  F2 &  F3 &  Q00 &  Q01
         # !C0 &  F2 &  P00 &  P01 &  Q00 &  Q01
         #  C0 &  F1 &  F2 &  F3 &  P00 & !P01
         #  C0 &  F0 &  F2 &  P00 & !P01 &  Q01
         #  F0 &  F3 & !P00 &  P01 &  Q00 &  Q01;

-- Node name is '|lsm8:1|lsm1:6|sum_xor2:26|~12~5' = '|lsm8:1|lsm1:6|sum_xor2:26|Di~5' 
-- Equation name is '_LC028', type is buried 
-- synthesized logic cell 
_LC028   = LCELL( _EQ016 $  GND);
  _EQ016 =  C0 &  F0 &  F1 &  P00 & !P01 & !Q01
         # !C0 &  F0 &  F2 & !P00 &  P01 &  Q01
         # !F0 &  F1 &  F2 &  F3 & !P01 &  Q00
         # !C0 & !F0 &  F1 &  F2 & !F3 &  Q01
         # !C0 &  F2 &  P00 &  P01 & !Q00 & !Q01;

-- Node name is '|lsm8:1|lsm1:6|sum_xor2:26|~12~6' = '|lsm8:1|lsm1:6|sum_xor2:26|Di~6' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ017 $  GND);
  _EQ017 =  C0 &  F2 & !P00 &  P01 & !Q00 & !Q01
         #  C0 & !F0 &  F2 & !P01 &  Q00 & !Q01
         #  C0 & !F0 &  F2 &  P00 & !P01 & !Q01
         # !C0 & !F0 &  F3 &  P01 & !Q00 & !Q01
         # !F0 & !F1 & !F2 &  F3 & !P01 &  Q01;

-- Node name is '|lsm8:1|lsm1:6|sum_xor2:26|~12~7' = '|lsm8:1|lsm1:6|sum_xor2:26|Di~7' 
-- Equation name is '_LC030', type is buried 
-- synthesized logic cell 
_LC030   = LCELL( _EQ018 $  GND);
  _EQ018 = !F0 &  F1 & !F2 & !F3 & !P01 &  Q01
         #  F0 & !F2 &  F3 &  P01 &  Q01
         # !C0 &  F1 &  F2 & !F3 &  P01
         # !F0 & !F2 &  F3 &  P01 & !Q01
         #  F0 & !F1 & !F2 & !F3 & !P01;

-- Node name is '|lsm8:1|lsm1:6|sum_xor2:26|~12~8' = '|lsm8:1|lsm1:6|sum_xor2:26|Di~8' 
-- Equation name is '_LC032', type is buried 
-- synthesized logic cell 
_LC032   = LCELL( _EQ019 $  GND);
  _EQ019 = !F1 & !F2 & !F3 & !P01 & !Q01
         # !C0 &  F0 &  F1 &  P01
         #  F0 &  F1 & !P00 &  P01
         #  F0 &  F1 & !F2 &  P01
         #  F0 &  F1 & !F2 & !Q01;

-- Node name is '|lsm8:1|lsm1:7|c_i_plus_1:27|~25~1' 
-- Equation name is '_LC006', type is buried 
-- synthesized logic cell 
_LC006   = LCELL( _EQ020 $  _EQ021);
  _EQ020 =  F0 &  F1 & !F2 & !_LC003 & !_LC007 & !P02 &  Q02 &  _X003
         # !F1 & !F2 & !F3 & !_LC003 & !_LC007 &  P02 &  Q02 &  _X003
         #  F0 & !F1 & !F2 &  F3 & !_LC003 & !_LC007 & !Q02 &  _X003
         # !F0 & !F1 & !F2 & !_LC003 & !_LC007 & !P02 &  Q02 &  _X003;
  _X003  = EXP(!F0 & !F2 & !F3 &  P02);
  _EQ021 = !_LC003 & !_LC007 &  _X003;
  _X003  = EXP(!F0 & !F2 & !F3 &  P02);

-- Node name is '|lsm8:1|lsm1:7|c_i_plus_1:27|~25~2' 
-- Equation name is '_LC007', type is buried 
-- synthesized logic cell 
_LC007   = LCELL( _EQ022 $  GND);
  _EQ022 = !F0 &  F1 & !F2 & !P02 & !Q02
         # !F0 & !F1 & !_LC005 & !P02 &  Q02
         #  F0 &  F2 & !_LC005 & !P02
         # !F1 & !F2 &  F3 & !P02
         #  F2 & !_LC005 & !P02 & !Q02;

-- Node name is '|lsm8:1|lsm1:7|c_i_plus_1:27|~25~3' 
-- Equation name is '_LC003', type is buried 
-- synthesized logic cell 
_LC003   = LCELL( _EQ023 $  GND);
  _EQ023 =  F0 & !_LC002 & !P02
         # !_LC002 & !P02 & !Q02
         # !F1 & !_LC002 & !P02
         # !F2 & !_LC002
         # !_LC002 & !_LC005;

-- Node name is '|lsm8:1|lsm1:7|xi:24|~36~1' 
-- Equation name is '_LC004', type is buried 
-- synthesized logic cell 
_LC004   = LCELL( _EQ024 $  _EQ025);
  _EQ024 = !F1 & !F2 & !F3 &  P02 &  Q02 &  _X003 &  _X004 &  _X005 &  _X006 & 
              _X007
         #  F0 & !F1 & !F2 &  F3 & !Q02 &  _X003 &  _X004 &  _X005 &  _X006 & 
              _X007
         # !F0 & !F1 & !F2 & !F3 &  Q02 &  _X003 &  _X004 &  _X005 &  _X006 & 
              _X007
         #  F0 &  F1 & !P02 &  Q02 &  _X003 &  _X004 &  _X005 &  _X006 & 
              _X007;
  _X003  = EXP(!F0 & !F2 & !F3 &  P02);
  _X004  = EXP(!F0 &  F1 & !P02 & !Q02);
  _X005  = EXP( F0 &  F2 & !P02);
  _X006  = EXP(!F1 &  F2 & !P02);
  _X007  = EXP(!F1 &  F3 & !P02);
  _EQ025 =  _X003 &  _X004 &  _X005 &  _X006 &  _X007;
  _X003  = EXP(!F0 & !F2 & !F3 &  P02);
  _X004  = EXP(!F0 &  F1 & !P02 & !Q02);
  _X005  = EXP( F0 &  F2 & !P02);
  _X006  = EXP(!F1 &  F2 & !P02);
  _X007  = EXP(!F1 &  F3 & !P02);

-- Node name is '|lsm8:1|lsm1:7|yi:25|~15~1' 
-- Equation name is '_LC002', type is buried 
-- synthesized logic cell 
_LC002   = LCELL( _EQ026 $  GND);
  _EQ026 =  F0 & !F1 &  F2 & !Q02
         # !F0 & !F1 &  F2 &  Q02
         # !F0 &  F3 &  Q02;

-- Node name is '|lsm8:1|lsm1:11|xi:24|~36~2' = '|lsm8:1|lsm1:11|xi:24|Xi~2' 
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ027 $  GND);
  _EQ027 = !F0 &  F1 & !P03 & !Q03
         # !F0 & !F2 & !F3 &  P03
         #  F0 &  F2 & !P03
         # !F1 &  F2 & !P03
         # !F1 &  F3 & !P03;

-- Node name is '|lsm8:1|lsm1:11|xi:24|~36~1' 
-- Equation name is '_LC001', type is buried 
-- synthesized logic cell 
_LC001   = LCELL( _EQ028 $ !_LC012);
  _EQ028 = !F1 & !F2 & !F3 & !_LC012 &  P03 &  Q03
         #  F0 & !F1 & !F2 &  F3 & !_LC012 & !Q03
         # !F0 & !F1 & !F2 & !F3 & !_LC012 &  Q03
         #  F0 &  F1 & !_LC012 & !P03 &  Q03;

-- Node name is '|lsm8:1|lsm1:11|yi:25|~15~1' 
-- Equation name is '_LC008', type is buried 
-- synthesized logic cell 
_LC008   = LCELL( _EQ029 $  GND);
  _EQ029 =  F0 & !F1 &  F2 & !Q03
         # !F0 & !F1 &  F2 &  Q03
         # !F0 &  F3 &  Q03;

-- Node name is '|lsm8:1|lsm1:11|c_i_plus_1:27|~25~1' = '~PIN001' 
-- Equation name is '_LC016', location is LC016, type is output.
 ~PIN001 = LCELL( _EQ030 $  GND);
  _EQ030 =  F2 &  _LC002 &  _LC005 &  _LC008
         #  F2 &  _LC004 &  _LC005 &  _LC008
         #  F2 &  _LC002 &  _LC004 &  _LC008
         #  F2 &  _LC001 &  _LC006
         #  _LC001 &  _LC008;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm161

***** Logic for device 'lsm161' compiled without errors.




Device: EPM7096LC68-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm161

** ERROR SUMMARY **

Info: Chip 'lsm161' in device 'EPM7096LC68-7' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
Info: Chip 'lsm161' in device 'EPM7096LC68-7' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                C                                                  
                _                                                  
                I                                   R  R     R  R  
                _                                   E  E     E  E  
                P                 V                 S  S     S  S  
                L                 C                 E  E  V  E  E  
                U                 C                 R  R  C  R  R  
                S  Q  Q  G  Q  Q  I  G  G  G  G  G  V  V  C  V  V  
                _  1  1  N  1  1  N  N  N  N  N  N  E  E  I  E  E  
                1  4  3  D  1  0  T  D  D  D  D  D  D  D  O  D  D  
              -----------------------------------------------------_ 
            /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
       D11 | 10                                                  60 | D12 
     VCCIO | 11                                                  59 | RESERVED 
       D07 | 12                                                  58 | GND 
       D15 | 13                                                  57 | RESERVED 
       D05 | 14                                                  56 | F3 
       D04 | 15                                                  55 | D10 
       GND | 16                                                  54 | D09 
       P07 | 17                                                  53 | VCCIO 
       P08 | 18                  EPM7096LC68-7                   52 | F0 
       P11 | 19                                                  51 | P13 
       P09 | 20                                                  50 | D13 
     VCCIO | 21                                                  49 | F2 
       D08 | 22                                                  48 | GND 
       D06 | 23                                                  47 | F1 
       Q09 | 24                                                  46 | P14 
       Q08 | 25                                                  45 | P10 
       GND | 26                                                  44 | D14 
           |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
             ------------------------------------------------------ 
                P  Q  P  Q  V  ~  Q  G  V  P  Q  G  P  P  Q  Q  V  
                0  0  0  0  C  P  1  N  C  0  1  N  1  1  0  0  C  
                5  7  4  5  C  I  5  D  C  6  2  D  5  2  4  6  C  
                            I  N        I                       I  
                            O  0        N                       O  
                               0        T                          
                               1                                   
                                                                   
                                                                   
                                                                   


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm161

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     7/16( 43%)   8/ 8(100%)  11/16( 68%)  25/36( 69%) 
B:    LC17 - LC32    16/16(100%)   8/ 8(100%)  11/16( 68%)  26/36( 72%) 
C:    LC33 - LC48    16/16(100%)   8/ 8(100%)  14/16( 87%)  19/36( 52%) 
D:    LC49 - LC64    16/16(100%)   8/ 8(100%)  16/16(100%)  29/36( 80%) 
E:    LC65 - LC80    16/16(100%)   8/ 8(100%)  16/16(100%)  30/36( 83%) 
F:    LC81 - LC96    16/16(100%)   2/ 8( 25%)  16/16(100%)  22/36( 61%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            42/48     ( 87%)
Total logic cells used:                         87/96     ( 90%)
Total shareable expanders used:                 20/96     ( 20%)
Total Turbo logic cells used:                   87/96     ( 90%)
Total shareable expanders not available (n/a):  64/96     ( 66%)
Average fan-in:                                  7.71
Total fan-in:                                   671

Total input pins required:                      29
Total output pins required:                     13
Total bidirectional pins required:               0
Total logic cells required:                     87
Total flipflops required:                        0
Total product terms required:                  411
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          19

Synthesized logic cells:                        74/  96   ( 77%)



Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm161

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  52   (75)  (E)      INPUT               0      0   0    0    0    7   62  F0
  47   (67)  (E)      INPUT               0      0   0    0    0    7   68  F1
  49   (69)  (E)      INPUT               0      0   0    0    0   13   71  F2
  56   (81)  (F)      INPUT               0      0   0    0    0    7   56  F3
  32   (35)  (C)      INPUT    s          0      0   0    0    0    1    2  ~PIN001
  29   (40)  (C)      INPUT               0      0   0    0    0    0    2  P04
  27   (43)  (C)      INPUT               0      0   0    0    0    0    2  P05
  36   (49)  (D)      INPUT               0      0   0    0    0    0    2  P06
  17   (27)  (B)      INPUT               0      0   0    0    0    1    6  P07
  18   (25)  (B)      INPUT               0      0   0    0    0    1    7  P08
  20   (21)  (B)      INPUT               0      0   0    0    0    0    6  P09
  45   (64)  (D)      INPUT               0      0   0    0    0    0    6  P10
  19   (24)  (B)      INPUT               0      0   0    0    0    2   10  P11
  40   (56)  (D)      INPUT               0      0   0    0    0    1   14  P12
  51   (73)  (E)      INPUT               0      0   0    0    0    1   14  P13
  46   (65)  (E)      INPUT               0      0   0    0    0    1   17  P14
  39   (53)  (D)      INPUT               0      0   0    0    0    0    2  P15
  41   (57)  (D)      INPUT               0      0   0    0    0    0    4  Q04
  30   (37)  (C)      INPUT               0      0   0    0    0    0    3  Q05
  42   (59)  (D)      INPUT               0      0   0    0    0    0    3  Q06
  28   (41)  (C)      INPUT               0      0   0    0    0    1    6  Q07
  25   (45)  (C)      INPUT               0      0   0    0    0    1    7  Q08
  24   (48)  (C)      INPUT               0      0   0    0    0    0    7  Q09
   4   (16)  (A)      INPUT               0      0   0    0    0    0    8  Q10
   5   (14)  (A)      INPUT               0      0   0    0    0    1   14  Q11
  37   (51)  (D)      INPUT               0      0   0    0    0    1   14  Q12
   7   (12)  (A)      INPUT               0      0   0    0    0    1   20  Q13
   8    (9)  (A)      INPUT               0      0   0    0    0    1   18  Q14
  33   (33)  (C)      INPUT               0      0   0    0    0    1    3  Q15


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm161

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   9      8    A     OUTPUT      t        1      0   1    5    3    0    0  C_I_PLUS_1
  15     29    B     OUTPUT      t        0      0   0    2    2    0    0  D04
  14     32    B     OUTPUT      t        0      0   0    1    3    0    0  D05
  23     17    B     OUTPUT      t        0      0   0    1    3    0    0  D06
  12      4    A     OUTPUT      t        5      0   1    6    4    0    0  D07
  22     19    B     OUTPUT      t        1      0   1    6    5    0    0  D08
  54     77    E     OUTPUT      t        0      0   0    1    6    0    0  D09
  55     80    E     OUTPUT      t        0      0   0    1    3    0    0  D10
  10      6    A     OUTPUT      t        1      0   1    6    5    0    0  D11
  60     88    F     OUTPUT      t        2      1   1    7    8    0    0  D12
  50     72    E     OUTPUT      t        1      0   1    6    5    0    0  D13
  44     61    D     OUTPUT      t        3      0   0    6    8    0    0  D14
  13      1    A     OUTPUT      t        0      0   0    1    3    0    0  D15


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm161

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     20    B       SOFT    s t        1      0   1    6    2    1    2  |lsm8:1|lsm1:8|c_i_plus_1:27|~25~1
 (20)    21    B       SOFT    s t        1      0   1    6    1    1    2  |lsm8:1|lsm1:8|xi:24|~36~1
   -     23    B       SOFT    s t        1      0   1    6    0    0    1  |lsm8:1|lsm1:8|xi:24|Xi~2 (|lsm8:1|lsm1:8|xi:24|~36~2)
 (19)    24    B       SOFT    s t        0      0   0    5    0    1    2  |lsm8:1|lsm1:8|yi:25|~15~1
 (18)    25    B       SOFT    s t        1      0   1    2    5    1    1  |lsm8:1|lsm1:9|c_i_plus_1:27|~25~1
   -     26    B       SOFT    s t        1      0   1    6    1    1    2  |lsm8:1|lsm1:9|xi:24|~36~1
 (17)    27    B       SOFT    s t        1      0   1    6    0    0    1  |lsm8:1|lsm1:9|xi:24|Xi~2 (|lsm8:1|lsm1:9|xi:24|~36~2)
 (45)    64    D       SOFT    s t        0      0   0    5    0    1    2  |lsm8:1|lsm1:9|yi:25|~15~1
   -     18    B       SOFT    s t        1      0   1    1    6    1    7  |lsm8:1|lsm1:10|c_i_plus_1:27|~25~1
   -     42    C       SOFT    s t        1      0   1    6    1    1    1  |lsm8:1|lsm1:10|xi:24|~36~1
 (27)    43    C       SOFT    s t        1      0   1    6    0    0    1  |lsm8:1|lsm1:10|xi:24|Xi~2 (|lsm8:1|lsm1:10|xi:24|~36~2)
   -     34    C       SOFT    s t        0      0   0    5    0    1    1  |lsm8:1|lsm1:10|yi:25|~15~1
 (33)    33    C       SOFT    s t        3      0   1    6    1    1    5  |lsm8:1|lsm1:12|c_i_plus_1:27|~25~1
 (32)    35    C       SOFT    s t        1      0   1    6    1    1    0  |lsm8:1|lsm1:12|sum_xor2:26|Di~1 (|lsm8:1|lsm1:12|sum_xor2:26|~12~1)
   -     36    C       SOFT    s t        1      0   1    6    1    1    0  |lsm8:1|lsm1:12|sum_xor2:26|Di~2 (|lsm8:1|lsm1:12|sum_xor2:26|~12~2)
   -     38    C       SOFT    s t        1      0   1    6    1    1    0  |lsm8:1|lsm1:12|sum_xor2:26|Di~3 (|lsm8:1|lsm1:12|sum_xor2:26|~12~3)
   -     79    E       SOFT    s t        0      0   0    0    3    1    7  |lsm8:2|lsm1:4|c_i_plus_1:27|~25~1
   -     46    C       SOFT    s t        1      0   1    8    1    1    1  |lsm8:2|lsm1:4|c_i_plus_1:27|~25~2
   -     47    C       SOFT    s t        1      0   1    6    2    1    1  |lsm8:2|lsm1:4|c_i_plus_1:27|~25~3
 (30)    37    C       SOFT    s t        0      0   0    7    1    1    1  |lsm8:2|lsm1:4|c_i_plus_1:27|~25~4
   -     31    B       SOFT    s t        1      0   1    6    1    1    0  |lsm8:2|lsm1:4|sum_xor2:26|Di~1 (|lsm8:2|lsm1:4|sum_xor2:26|~12~1)
   -     22    B       SOFT    s t        1      0   1    6    1    1    0  |lsm8:2|lsm1:4|sum_xor2:26|Di~2 (|lsm8:2|lsm1:4|sum_xor2:26|~12~2)
   -     30    B       SOFT    s t        1      0   1    6    1    1    0  |lsm8:2|lsm1:4|sum_xor2:26|Di~3 (|lsm8:2|lsm1:4|sum_xor2:26|~12~3)
   -     28    B       SOFT    s t        0      0   0    6    1    1    0  |lsm8:2|lsm1:4|sum_xor2:26|Di~4 (|lsm8:2|lsm1:4|sum_xor2:26|~12~4)
   -      3    A       SOFT    s t        2      1   1    6    2    1    2  |lsm8:2|lsm1:6|c_i_plus_1:27|~25~1
   -     78    E       SOFT    s t        1      0   1    6    1    0    1  |lsm8:2|lsm1:6|c_i_plus_1:27|~25~2
 (49)    69    E       SOFT    s t        1      0   1    5    2    0    1  |lsm8:2|lsm1:6|c_i_plus_1:27|~25~3
   -     70    E       SOFT    s t        6      1   1    6    0    1    3  |lsm8:2|lsm1:6|xi:24|~36~1
   -     71    E       SOFT    s t        0      0   0    5    0    1    4  |lsm8:2|lsm1:6|yi:25|~15~1
 (46)    65    E       SOFT    s t        1      0   1    1    6    2   11  |lsm8:2|lsm1:7|c_i_plus_1:27|~25~1
 (25)    45    C       SOFT    s t        1      0   1    6    1    1    2  |lsm8:2|lsm1:7|xi:24|~36~1
 (24)    48    C       SOFT    s t        1      0   1    6    0    0    1  |lsm8:2|lsm1:7|xi:24|Xi~2 (|lsm8:2|lsm1:7|xi:24|~36~2)
   -     44    C       SOFT    s t        0      0   0    5    0    1    1  |lsm8:2|lsm1:7|yi:25|~15~1
   -     83    F       SOFT    s t        3      0   1    6    1    1   15  |lsm8:2|lsm1:8|c_i_plus_1:27|~25~1
 (62)    92    F       SOFT    s t        1      0   1    6    1    1    0  |lsm8:2|lsm1:8|sum_xor2:26|Di~1 (|lsm8:2|lsm1:8|sum_xor2:26|~12~1)
   -     93    F       SOFT    s t        1      0   1    6    1    1    0  |lsm8:2|lsm1:8|sum_xor2:26|Di~2 (|lsm8:2|lsm1:8|sum_xor2:26|~12~2)
   -     91    F       SOFT    s t        1      0   1    6    1    1    0  |lsm8:2|lsm1:8|sum_xor2:26|Di~3 (|lsm8:2|lsm1:8|sum_xor2:26|~12~3)
 (61)    89    F       SOFT    s t        0      0   0    6    1    1    0  |lsm8:2|lsm1:8|sum_xor2:26|Di~4 (|lsm8:2|lsm1:8|sum_xor2:26|~12~4)
   -     87    F       SOFT    s t        3      0   1    9    3    0    9  |lsm8:2|lsm1:9|c_i_plus_1:27|~12~1
 (59)    86    F       SOFT    s t        1      0   1    5    1    0    1  |lsm8:2|lsm1:9|c_i_plus_1:27|~12~2
   -     60    D       SOFT    s t        1      0   1    6    1    1    0  |lsm8:2|lsm1:9|sum_xor2:26|Di~1 (|lsm8:2|lsm1:9|sum_xor2:26|~12~1)
   -     50    D       SOFT    s t        1      0   1    6    1    1    0  |lsm8:2|lsm1:9|sum_xor2:26|Di~2 (|lsm8:2|lsm1:9|sum_xor2:26|~12~2)
 (37)    51    D       SOFT    s t        1      0   1    6    1    1    0  |lsm8:2|lsm1:9|sum_xor2:26|Di~3 (|lsm8:2|lsm1:9|sum_xor2:26|~12~3)
 (51)    73    E       SOFT    s t        0      0   0    6    1    1    0  |lsm8:2|lsm1:9|sum_xor2:26|Di~4 (|lsm8:2|lsm1:9|sum_xor2:26|~12~4)
 (40)    56    D       SOFT    s t        0      0   0    0   10    2    0  |lsm8:2|lsm1:10|c_i_plus_1:27|~25~1
   -     66    E       SOFT    s t        1      0   1   12    1    0    1  |lsm8:2|lsm1:10|c_i_plus_1:27|~25~2
   -     68    E       SOFT    s t        1      0   1   12    1    0    1  |lsm8:2|lsm1:10|c_i_plus_1:27|~25~3
   -     82    F       SOFT    s t        1      0   1   11    1    0    1  |lsm8:2|lsm1:10|c_i_plus_1:27|~25~4
 (56)    81    F       SOFT    s t        1      0   1    9    1    0    1  |lsm8:2|lsm1:10|c_i_plus_1:27|~25~5
 (47)    67    E       SOFT    s t        1      0   1    8    2    0    1  |lsm8:2|lsm1:10|c_i_plus_1:27|~25~6
   -     76    E       SOFT    s t        1      0   1    8    1    0    1  |lsm8:2|lsm1:10|c_i_plus_1:27|~25~7
   -     58    D       SOFT    s t        1      0   1    6    2    0    1  |lsm8:2|lsm1:10|c_i_plus_1:27|~25~8
 (41)    57    D       SOFT    s t        1      0   1    7    1    0    1  |lsm8:2|lsm1:10|c_i_plus_1:27|~25~9
 (52)    75    E       SOFT    s t        1      0   1   10    3    0    1  |lsm8:2|lsm1:10|c_i_plus_1:27|~25~10
   -     74    E       SOFT    s t        1      0   1    9    5    0    1  |lsm8:2|lsm1:10|c_i_plus_1:27|~25~11
   -     52    D       SOFT    s t        1      0   1    8    2    1    0  |lsm8:2|lsm1:10|sum_xor2:26|Di~1 (|lsm8:2|lsm1:10|sum_xor2:26|~12~1)
 (39)    53    D       SOFT    s t        1      0   1    8    2    1    0  |lsm8:2|lsm1:10|sum_xor2:26|Di~2 (|lsm8:2|lsm1:10|sum_xor2:26|~12~2)
   -     62    D       SOFT    s t        1      0   1    8    2    1    0  |lsm8:2|lsm1:10|sum_xor2:26|Di~3 (|lsm8:2|lsm1:10|sum_xor2:26|~12~3)
 (42)    59    D       SOFT    s t        1      0   1    8    2    1    0  |lsm8:2|lsm1:10|sum_xor2:26|Di~4 (|lsm8:2|lsm1:10|sum_xor2:26|~12~4)
   -     55    D       SOFT    s t        1      0   1    8    2    1    0  |lsm8:2|lsm1:10|sum_xor2:26|Di~5 (|lsm8:2|lsm1:10|sum_xor2:26|~12~5)
   -     54    D       SOFT    s t        1      0   1    7    2    1    0  |lsm8:2|lsm1:10|sum_xor2:26|Di~6 (|lsm8:2|lsm1:10|sum_xor2:26|~12~6)
 (36)    49    D       SOFT    s t        1      0   1    7    1    1    0  |lsm8:2|lsm1:10|sum_xor2:26|Di~7 (|lsm8:2|lsm1:10|sum_xor2:26|~12~7)
   -     63    D       SOFT    s t        1      0   1    6    2    1    0  |lsm8:2|lsm1:10|sum_xor2:26|Di~8 (|lsm8:2|lsm1:10|sum_xor2:26|~12~8)
   -     85    F       SOFT    s t        0      0   0    5    1    0    1  |lsm8:2|lsm1:11|c_i_plus_1:27|~11~1
 (57)    84    F       SOFT    s t        0      0   0    5    1    1    2  |lsm8:2|lsm1:11|c_i_plus_1:27|~12~1
 (65)    96    F       SOFT    s t        1      1   0    2    3    1    6  |lsm8:2|lsm1:11|c_i_plus_1:27|~25~1
  (7)    12    A       SOFT    s t        1      0   1    6    1    1    1  |lsm8:2|lsm1:11|c_i_plus_1:27|~25~2
   -     95    F       SOFT    s t        1      0   1    6    1    1    0  |lsm8:2|lsm1:11|sum_xor2:26|Di~1 (|lsm8:2|lsm1:11|sum_xor2:26|~12~1)
 (64)    94    F       SOFT    s t        1      0   1    6    1    1    0  |lsm8:2|lsm1:11|sum_xor2:26|Di~2 (|lsm8:2|lsm1:11|sum_xor2:26|~12~2)
   -     11    A       SOFT    s t        1      0   1    6    1    1    0  |lsm8:2|lsm1:11|sum_xor2:26|Di~3 (|lsm8:2|lsm1:11|sum_xor2:26|~12~3)
   -     90    F       SOFT    s t        0      0   0    6    1    1    0  |lsm8:2|lsm1:11|sum_xor2:26|Di~4 (|lsm8:2|lsm1:11|sum_xor2:26|~12~4)
 (28)    41    C       SOFT    s t        1      0   1    6    1    2    0  |lsm8:2|lsm1:12|xi:24|~36~1
 (29)    40    C       SOFT    s t        1      0   1    6    0    0    1  |lsm8:2|lsm1:12|xi:24|Xi~2 (|lsm8:2|lsm1:12|xi:24|~36~2)
   -     39    C       SOFT    s t        0      0   0    5    0    2    0  |lsm8:2|lsm1:12|yi:25|~15~1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm161

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                       Logic cells placed in LAB 'A'
        +------------- LC8 C_I_PLUS_1
        | +----------- LC4 D07
        | | +--------- LC6 D11
        | | | +------- LC1 D15
        | | | | +----- LC3 |lsm8:2|lsm1:6|c_i_plus_1:27|~25~1
        | | | | | +--- LC12 |lsm8:2|lsm1:11|c_i_plus_1:27|~25~2
        | | | | | | +- LC11 |lsm8:2|lsm1:11|sum_xor2:26|Di~3
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | A B C D E F |     Logic cells that feed LAB 'A':
LC11 -> - - * - - - - | * - - - - - | <-- |lsm8:2|lsm1:11|sum_xor2:26|Di~3

Pin
52   -> * * * - * * * | * * * * * * | <-- F0
47   -> * * * - * * * | * * * * * * | <-- F1
49   -> * * * * * * * | * * * * * * | <-- F2
56   -> * * * - * * * | * * * * * * | <-- F3
17   -> - * - - - - - | * - * - - - | <-- P07
20   -> - - - - * - - | * - - - * - | <-- P09
19   -> - - * - - * * | * - - - - * | <-- P11
28   -> - * - - - - - | * - * - - - | <-- Q07
24   -> - - - - * - - | * - - - * - | <-- Q09
5    -> - - * - - * * | * - - - * * | <-- Q11
33   -> * - - - - - - | * - * - - - | <-- Q15
LC18 -> - * - - - - - | * - * - - - | <-- |lsm8:1|lsm1:10|c_i_plus_1:27|~25~1
LC35 -> - * - - - - - | * - - - - - | <-- |lsm8:1|lsm1:12|sum_xor2:26|Di~1
LC36 -> - * - - - - - | * - - - - - | <-- |lsm8:1|lsm1:12|sum_xor2:26|Di~2
LC38 -> - * - - - - - | * - - - - - | <-- |lsm8:1|lsm1:12|sum_xor2:26|Di~3
LC78 -> - - - - * - - | * - - - - - | <-- |lsm8:2|lsm1:6|c_i_plus_1:27|~25~2
LC69 -> - - - - * - - | * - - - - - | <-- |lsm8:2|lsm1:6|c_i_plus_1:27|~25~3
LC65 -> - - * - - * * | * - - - - * | <-- |lsm8:2|lsm1:7|c_i_plus_1:27|~25~1
LC56 -> * - - * - - - | * - - - - - | <-- |lsm8:2|lsm1:10|c_i_plus_1:27|~25~1
LC95 -> - - * - - - - | * - - - - - | <-- |lsm8:2|lsm1:11|sum_xor2:26|Di~1
LC94 -> - - * - - - - | * - - - - - | <-- |lsm8:2|lsm1:11|sum_xor2:26|Di~2
LC90 -> - - * - - - - | * - - - - - | <-- |lsm8:2|lsm1:11|sum_xor2:26|Di~4
LC41 -> * - - * - - - | * - - - - - | <-- |lsm8:2|lsm1:12|xi:24|~36~1
LC39 -> * - - * - - - | * - - - - - | <-- |lsm8:2|lsm1:12|yi:25|~15~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm161

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC29 D04
        | +----------------------------- LC32 D05
        | | +--------------------------- LC17 D06
        | | | +------------------------- LC19 D08
        | | | | +----------------------- LC20 |lsm8:1|lsm1:8|c_i_plus_1:27|~25~1
        | | | | | +--------------------- LC21 |lsm8:1|lsm1:8|xi:24|~36~1
        | | | | | | +------------------- LC23 |lsm8:1|lsm1:8|xi:24|Xi~2
        | | | | | | | +----------------- LC24 |lsm8:1|lsm1:8|yi:25|~15~1
        | | | | | | | | +--------------- LC25 |lsm8:1|lsm1:9|c_i_plus_1:27|~25~1
        | | | | | | | | | +------------- LC26 |lsm8:1|lsm1:9|xi:24|~36~1
        | | | | | | | | | | +----------- LC27 |lsm8:1|lsm1:9|xi:24|Xi~2
        | | | | | | | | | | | +--------- LC18 |lsm8:1|lsm1:10|c_i_plus_1:27|~25~1
        | | | | | | | | | | | | +------- LC31 |lsm8:2|lsm1:4|sum_xor2:26|Di~1
        | | | | | | | | | | | | | +----- LC22 |lsm8:2|lsm1:4|sum_xor2:26|Di~2
        | | | | | | | | | | | | | | +--- LC30 |lsm8:2|lsm1:4|sum_xor2:26|Di~3
        | | | | | | | | | | | | | | | +- LC28 |lsm8:2|lsm1:4|sum_xor2:26|Di~4
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC20 -> - * - - - - - - * - - * - - - - | - * - - - - | <-- |lsm8:1|lsm1:8|c_i_plus_1:27|~25~1
LC21 -> * - - - * - - - * - - - - - - - | - * - - - - | <-- |lsm8:1|lsm1:8|xi:24|~36~1
LC23 -> - - - - - * - - - - - - - - - - | - * - - - - | <-- |lsm8:1|lsm1:8|xi:24|Xi~2
LC24 -> * - - - * - - - * - - - - - - - | - * - - - - | <-- |lsm8:1|lsm1:8|yi:25|~15~1
LC25 -> - - * - - - - - - - - * - - - - | - * - - - - | <-- |lsm8:1|lsm1:9|c_i_plus_1:27|~25~1
LC26 -> - * - - - - - - * - - * - - - - | - * - - - - | <-- |lsm8:1|lsm1:9|xi:24|~36~1
LC27 -> - - - - - - - - - * - - - - - - | - * - - - - | <-- |lsm8:1|lsm1:9|xi:24|Xi~2
LC31 -> - - - * - - - - - - - - - - - - | - * - - - - | <-- |lsm8:2|lsm1:4|sum_xor2:26|Di~1
LC22 -> - - - * - - - - - - - - - - - - | - * - - - - | <-- |lsm8:2|lsm1:4|sum_xor2:26|Di~2
LC30 -> - - - * - - - - - - - - - - - - | - * - - - - | <-- |lsm8:2|lsm1:4|sum_xor2:26|Di~3
LC28 -> - - - * - - - - - - - - - - - - | - * - - - - | <-- |lsm8:2|lsm1:4|sum_xor2:26|Di~4

Pin
52   -> - - - * * * * * - * * - * * * * | * * * * * * | <-- F0
47   -> - - - * * * * * - * * - * * * * | * * * * * * | <-- F1
49   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- F2
56   -> - - - * * * * * - * * - * * * * | * * * * * * | <-- F3
32   -> * - - - * - - - * - - - - - - - | - * - - - - | <-- ~PIN001
29   -> - - - - - * * - - - - - - - - - | - * - - - - | <-- P04
27   -> - - - - - - - - - * * - - - - - | - * - - - - | <-- P05
18   -> - - - * - - - - - - - - * * * * | - * * - - - | <-- P08
41   -> - - - - * * * * - - - - - - - - | - * - - - - | <-- Q04
30   -> - - - - - - - - - * * - - - - - | - * - * - - | <-- Q05
25   -> - - - * - - - - - - - - * * * * | - * * - - - | <-- Q08
LC64 -> - * - - - - - - * - - * - - - - | - * - - - - | <-- |lsm8:1|lsm1:9|yi:25|~15~1
LC42 -> - - * - - - - - - - - * - - - - | - * - - - - | <-- |lsm8:1|lsm1:10|xi:24|~36~1
LC34 -> - - * - - - - - - - - * - - - - | - * - - - - | <-- |lsm8:1|lsm1:10|yi:25|~15~1
LC33 -> - - - * - - - - - - - - * * * * | - * * - - - | <-- |lsm8:1|lsm1:12|c_i_plus_1:27|~25~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm161

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                         Logic cells placed in LAB 'C'
        +------------------------------- LC42 |lsm8:1|lsm1:10|xi:24|~36~1
        | +----------------------------- LC43 |lsm8:1|lsm1:10|xi:24|Xi~2
        | | +--------------------------- LC34 |lsm8:1|lsm1:10|yi:25|~15~1
        | | | +------------------------- LC33 |lsm8:1|lsm1:12|c_i_plus_1:27|~25~1
        | | | | +----------------------- LC35 |lsm8:1|lsm1:12|sum_xor2:26|Di~1
        | | | | | +--------------------- LC36 |lsm8:1|lsm1:12|sum_xor2:26|Di~2
        | | | | | | +------------------- LC38 |lsm8:1|lsm1:12|sum_xor2:26|Di~3
        | | | | | | | +----------------- LC46 |lsm8:2|lsm1:4|c_i_plus_1:27|~25~2
        | | | | | | | | +--------------- LC47 |lsm8:2|lsm1:4|c_i_plus_1:27|~25~3
        | | | | | | | | | +------------- LC37 |lsm8:2|lsm1:4|c_i_plus_1:27|~25~4
        | | | | | | | | | | +----------- LC45 |lsm8:2|lsm1:7|xi:24|~36~1
        | | | | | | | | | | | +--------- LC48 |lsm8:2|lsm1:7|xi:24|Xi~2
        | | | | | | | | | | | | +------- LC44 |lsm8:2|lsm1:7|yi:25|~15~1
        | | | | | | | | | | | | | +----- LC41 |lsm8:2|lsm1:12|xi:24|~36~1
        | | | | | | | | | | | | | | +--- LC40 |lsm8:2|lsm1:12|xi:24|Xi~2
        | | | | | | | | | | | | | | | +- LC39 |lsm8:2|lsm1:12|yi:25|~15~1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC43 -> * - - - - - - - - - - - - - - - | - - * - - - | <-- |lsm8:1|lsm1:10|xi:24|Xi~2
LC33 -> - - - - - - - - * - - - - - - - | - * * - - - | <-- |lsm8:1|lsm1:12|c_i_plus_1:27|~25~1
LC48 -> - - - - - - - - - - * - - - - - | - - * - - - | <-- |lsm8:2|lsm1:7|xi:24|Xi~2
LC40 -> - - - - - - - - - - - - - * - - | - - * - - - | <-- |lsm8:2|lsm1:12|xi:24|Xi~2

Pin
52   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- F0
47   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- F1
49   -> * * * * * * * * * * * * * * * * | * * * * * * | <-- F2
56   -> * * * * * * * * - * * * * * * * | * * * * * * | <-- F3
36   -> * * - - - - - - - - - - - - - - | - - * - - - | <-- P06
17   -> - - - * * * * * - * - - - - - - | * - * - - - | <-- P07
18   -> - - - - - - - * * * - - - - - - | - * * - - - | <-- P08
45   -> - - - - - - - - - - * * - - - - | - - * - * * | <-- P10
39   -> - - - - - - - - - - - - - * * - | - - * - - - | <-- P15
42   -> * * * - - - - - - - - - - - - - | - - * - - - | <-- Q06
28   -> - - - * * * * * * - - - - - - - | * - * - - - | <-- Q07
25   -> - - - - - - - * * * - - - - - - | - * * - - - | <-- Q08
4    -> - - - - - - - - - - * * * - - - | - - * - * * | <-- Q10
33   -> - - - - - - - - - - - - - * * * | * - * - - - | <-- Q15
LC18 -> - - - * * * * * * * - - - - - - | * - * - - - | <-- |lsm8:1|lsm1:10|c_i_plus_1:27|~25~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm161

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC61 D14
        | +----------------------------- LC64 |lsm8:1|lsm1:9|yi:25|~15~1
        | | +--------------------------- LC60 |lsm8:2|lsm1:9|sum_xor2:26|Di~1
        | | | +------------------------- LC50 |lsm8:2|lsm1:9|sum_xor2:26|Di~2
        | | | | +----------------------- LC51 |lsm8:2|lsm1:9|sum_xor2:26|Di~3
        | | | | | +--------------------- LC56 |lsm8:2|lsm1:10|c_i_plus_1:27|~25~1
        | | | | | | +------------------- LC58 |lsm8:2|lsm1:10|c_i_plus_1:27|~25~8
        | | | | | | | +----------------- LC57 |lsm8:2|lsm1:10|c_i_plus_1:27|~25~9
        | | | | | | | | +--------------- LC52 |lsm8:2|lsm1:10|sum_xor2:26|Di~1
        | | | | | | | | | +------------- LC53 |lsm8:2|lsm1:10|sum_xor2:26|Di~2
        | | | | | | | | | | +----------- LC62 |lsm8:2|lsm1:10|sum_xor2:26|Di~3
        | | | | | | | | | | | +--------- LC59 |lsm8:2|lsm1:10|sum_xor2:26|Di~4
        | | | | | | | | | | | | +------- LC55 |lsm8:2|lsm1:10|sum_xor2:26|Di~5
        | | | | | | | | | | | | | +----- LC54 |lsm8:2|lsm1:10|sum_xor2:26|Di~6
        | | | | | | | | | | | | | | +--- LC49 |lsm8:2|lsm1:10|sum_xor2:26|Di~7
        | | | | | | | | | | | | | | | +- LC63 |lsm8:2|lsm1:10|sum_xor2:26|Di~8
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC58 -> - - - - - * - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|c_i_plus_1:27|~25~8
LC57 -> - - - - - * - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|c_i_plus_1:27|~25~9
LC52 -> * - - - - - - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|sum_xor2:26|Di~1
LC53 -> * - - - - - - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|sum_xor2:26|Di~2
LC62 -> * - - - - - - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|sum_xor2:26|Di~3
LC59 -> * - - - - - - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|sum_xor2:26|Di~4
LC55 -> * - - - - - - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|sum_xor2:26|Di~5
LC54 -> * - - - - - - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|sum_xor2:26|Di~6
LC49 -> * - - - - - - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|sum_xor2:26|Di~7
LC63 -> * - - - - - - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|sum_xor2:26|Di~8

Pin
52   -> * * * * * - * * * * * * * * * * | * * * * * * | <-- F0
47   -> * * * * * - * * * * * * * * * * | * * * * * * | <-- F1
49   -> * * * * * - * * * * * * * * * * | * * * * * * | <-- F2
56   -> * * * * * - - * * * * * * * * * | * * * * * * | <-- F3
51   -> - - * * * - * * * * * * * * * - | - - - * * - | <-- P13
46   -> * - - - - - - * * * * * * * * * | - - - * * * | <-- P14
30   -> - * - - - - - - - - - - - - - - | - * - * - - | <-- Q05
7    -> - - * * * - * - * * * * * - - - | - - - * * * | <-- Q13
8    -> * - - - - - * * * * * * * * * * | - - - * * * | <-- Q14
LC83 -> - - * * * - * * * * * * * * - * | - - - * * - | <-- |lsm8:2|lsm1:8|c_i_plus_1:27|~25~1
LC87 -> - - - - - - * - * * * * * * * * | - - - * - - | <-- |lsm8:2|lsm1:9|c_i_plus_1:27|~12~1
LC66 -> - - - - - * - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|c_i_plus_1:27|~25~2
LC68 -> - - - - - * - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|c_i_plus_1:27|~25~3
LC82 -> - - - - - * - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|c_i_plus_1:27|~25~4
LC81 -> - - - - - * - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|c_i_plus_1:27|~25~5
LC67 -> - - - - - * - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|c_i_plus_1:27|~25~6
LC76 -> - - - - - * - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|c_i_plus_1:27|~25~7
LC75 -> - - - - - * - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|c_i_plus_1:27|~25~10
LC74 -> - - - - - * - - - - - - - - - - | - - - * - - | <-- |lsm8:2|lsm1:10|c_i_plus_1:27|~25~11


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm161

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC77 D09
        | +----------------------------- LC80 D10
        | | +--------------------------- LC72 D13
        | | | +------------------------- LC79 |lsm8:2|lsm1:4|c_i_plus_1:27|~25~1
        | | | | +----------------------- LC78 |lsm8:2|lsm1:6|c_i_plus_1:27|~25~2
        | | | | | +--------------------- LC69 |lsm8:2|lsm1:6|c_i_plus_1:27|~25~3
        | | | | | | +------------------- LC70 |lsm8:2|lsm1:6|xi:24|~36~1
        | | | | | | | +----------------- LC71 |lsm8:2|lsm1:6|yi:25|~15~1
        | | | | | | | | +--------------- LC65 |lsm8:2|lsm1:7|c_i_plus_1:27|~25~1
        | | | | | | | | | +------------- LC73 |lsm8:2|lsm1:9|sum_xor2:26|Di~4
        | | | | | | | | | | +----------- LC66 |lsm8:2|lsm1:10|c_i_plus_1:27|~25~2
        | | | | | | | | | | | +--------- LC68 |lsm8:2|lsm1:10|c_i_plus_1:27|~25~3
        | | | | | | | | | | | | +------- LC67 |lsm8:2|lsm1:10|c_i_plus_1:27|~25~6
        | | | | | | | | | | | | | +----- LC76 |lsm8:2|lsm1:10|c_i_plus_1:27|~25~7
        | | | | | | | | | | | | | | +--- LC75 |lsm8:2|lsm1:10|c_i_plus_1:27|~25~10
        | | | | | | | | | | | | | | | +- LC74 |lsm8:2|lsm1:10|c_i_plus_1:27|~25~11
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC79 -> * - - - * * - - * - * * - - * * | - - - - * - | <-- |lsm8:2|lsm1:4|c_i_plus_1:27|~25~1
LC70 -> * - - - - - - - * - - - - - * * | - - - - * - | <-- |lsm8:2|lsm1:6|xi:24|~36~1
LC71 -> * - - - - * - - * - - - - - * * | - - - - * - | <-- |lsm8:2|lsm1:6|yi:25|~15~1
LC73 -> - - * - - - - - - - - - - - - - | - - - - * - | <-- |lsm8:2|lsm1:9|sum_xor2:26|Di~4

Pin
52   -> - - * - * * * * - * - - * * - - | * * * * * * | <-- F0
47   -> - - * - * * * * - * * * * * * * | * * * * * * | <-- F1
49   -> * * * - * * * * * * * * * * * * | * * * * * * | <-- F2
56   -> - - * - * - * * - * - - - * - - | * * * * * * | <-- F3
20   -> - - - - * * * - - - * * - - - - | * - - - * - | <-- P09
45   -> - - - - - - - - - - * * - - * - | - - * - * * | <-- P10
40   -> - - - - - - - - - - * * * - * * | - - - - * * | <-- P12
51   -> - - * - - - - - - * - - - * - - | - - - * * - | <-- P13
46   -> - - - - - - - - - - * * * * * * | - - - * * * | <-- P14
24   -> - - - - * * * * - - * * - - - - | * - - - * - | <-- Q09
4    -> - - - - - - - - - - * * - - * * | - - * - * * | <-- Q10
5    -> - - - - - - - - - - * * - - * * | * - - - * * | <-- Q11
37   -> - - - - - - - - - - * * * - * * | - - - - * * | <-- Q12
7    -> - - * - - - - - - * * * * * * * | - - - * * * | <-- Q13
8    -> - - - - - - - - - - * * * * * * | - - - * * * | <-- Q14
LC46 -> * - - * - - - - - - - - - - - - | - - - - * - | <-- |lsm8:2|lsm1:4|c_i_plus_1:27|~25~2
LC47 -> * - - * - - - - - - - - - - - - | - - - - * - | <-- |lsm8:2|lsm1:4|c_i_plus_1:27|~25~3
LC37 -> * - - * - - - - - - - - - - - - | - - - - * - | <-- |lsm8:2|lsm1:4|c_i_plus_1:27|~25~4
LC3  -> - * - - - - - - * - - - - - - * | - - - - * - | <-- |lsm8:2|lsm1:6|c_i_plus_1:27|~25~1
LC45 -> - * - - - - - - * - - - - - - * | - - - - * - | <-- |lsm8:2|lsm1:7|xi:24|~36~1
LC44 -> - * - - - - - - * - - - - - - - | - - - - * - | <-- |lsm8:2|lsm1:7|yi:25|~15~1
LC83 -> - - * - - - - - - * - - * * - - | - - - * * - | <-- |lsm8:2|lsm1:8|c_i_plus_1:27|~25~1
LC60 -> - - * - - - - - - - - - - - - - | - - - - * - | <-- |lsm8:2|lsm1:9|sum_xor2:26|Di~1
LC50 -> - - * - - - - - - - - - - - - - | - - - - * - | <-- |lsm8:2|lsm1:9|sum_xor2:26|Di~2
LC51 -> - - * - - - - - - - - - - - - - | - - - - * - | <-- |lsm8:2|lsm1:9|sum_xor2:26|Di~3
LC85 -> - - - - - - - - - - - - * - - - | - - - - * - | <-- |lsm8:2|lsm1:11|c_i_plus_1:27|~11~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm161

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC88 D12
        | +----------------------------- LC83 |lsm8:2|lsm1:8|c_i_plus_1:27|~25~1
        | | +--------------------------- LC92 |lsm8:2|lsm1:8|sum_xor2:26|Di~1
        | | | +------------------------- LC93 |lsm8:2|lsm1:8|sum_xor2:26|Di~2
        | | | | +----------------------- LC91 |lsm8:2|lsm1:8|sum_xor2:26|Di~3
        | | | | | +--------------------- LC89 |lsm8:2|lsm1:8|sum_xor2:26|Di~4
        | | | | | | +------------------- LC87 |lsm8:2|lsm1:9|c_i_plus_1:27|~12~1
        | | | | | | | +----------------- LC86 |lsm8:2|lsm1:9|c_i_plus_1:27|~12~2
        | | | | | | | | +--------------- LC82 |lsm8:2|lsm1:10|c_i_plus_1:27|~25~4
        | | | | | | | | | +------------- LC81 |lsm8:2|lsm1:10|c_i_plus_1:27|~25~5
        | | | | | | | | | | +----------- LC85 |lsm8:2|lsm1:11|c_i_plus_1:27|~11~1
        | | | | | | | | | | | +--------- LC84 |lsm8:2|lsm1:11|c_i_plus_1:27|~12~1
        | | | | | | | | | | | | +------- LC96 |lsm8:2|lsm1:11|c_i_plus_1:27|~25~1
        | | | | | | | | | | | | | +----- LC95 |lsm8:2|lsm1:11|sum_xor2:26|Di~1
        | | | | | | | | | | | | | | +--- LC94 |lsm8:2|lsm1:11|sum_xor2:26|Di~2
        | | | | | | | | | | | | | | | +- LC90 |lsm8:2|lsm1:11|sum_xor2:26|Di~4
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC92 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- |lsm8:2|lsm1:8|sum_xor2:26|Di~1
LC93 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- |lsm8:2|lsm1:8|sum_xor2:26|Di~2
LC91 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- |lsm8:2|lsm1:8|sum_xor2:26|Di~3
LC89 -> * - - - - - - - - - - - - - - - | - - - - - * | <-- |lsm8:2|lsm1:8|sum_xor2:26|Di~4
LC86 -> - - - - - - * - - - - - - - - - | - - - - - * | <-- |lsm8:2|lsm1:9|c_i_plus_1:27|~12~2
LC84 -> * - - - - - * - - - - - * - - - | - - - - - * | <-- |lsm8:2|lsm1:11|c_i_plus_1:27|~12~1
LC96 -> * * * * * * - * - - - - - - - - | - - - - - * | <-- |lsm8:2|lsm1:11|c_i_plus_1:27|~25~1

Pin
52   -> * * * * * * * * - - * * - * * * | * * * * * * | <-- F0
47   -> * * * * * * * * * * * * - * * * | * * * * * * | <-- F1
49   -> * * * * * * * - * * * * * * * * | * * * * * * | <-- F2
56   -> * * * * * * * - - - - * - * * * | * * * * * * | <-- F3
45   -> - - - - - - - - * - - - - - - - | - - * - * * | <-- P10
19   -> * - - - - - * - * * * - * * * * | * - - - - * | <-- P11
40   -> * * * * * * * * * * - - - - - - | - - - - * * | <-- P12
46   -> - - - - - - - - * * - - - - - - | - - - * * * | <-- P14
4    -> - - - - - - - - * - - - - - - - | - - * - * * | <-- Q10
5    -> - - - - - - * - * * * * - * * * | * - - - * * | <-- Q11
37   -> * * * * * * * * * * - - - - - - | - - - - * * | <-- Q12
7    -> - - - - - - * * * * - - - - - - | - - - * * * | <-- Q13
8    -> - - - - - - - - * * - - - - - - | - - - * * * | <-- Q14
LC65 -> * - - - - - * - * * * * * * * * | * - - - - * | <-- |lsm8:2|lsm1:7|c_i_plus_1:27|~25~1
LC12 -> * - - - - - - - - - - - * - - - | - - - - - * | <-- |lsm8:2|lsm1:11|c_i_plus_1:27|~25~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt
lsm161

** EQUATIONS **

F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
P04      : INPUT;
P05      : INPUT;
P06      : INPUT;
P07      : INPUT;
P08      : INPUT;
P09      : INPUT;
P10      : INPUT;
P11      : INPUT;
P12      : INPUT;
P13      : INPUT;
P14      : INPUT;
P15      : INPUT;
Q04      : INPUT;
Q05      : INPUT;
Q06      : INPUT;
Q07      : INPUT;
Q08      : INPUT;
Q09      : INPUT;
Q10      : INPUT;
Q11      : INPUT;
Q12      : INPUT;
Q13      : INPUT;
Q14      : INPUT;
Q15      : INPUT;
~PIN001  : INPUT;

-- Node name is 'C_I_PLUS_1' 
-- Equation name is 'C_I_PLUS_1', location is LC008, type is output.
 C_I_PLUS_1 = LCELL( _EQ001 $  GND);
  _EQ001 = !F0 &  F2 &  F3 &  _LC056 &  Q15
         #  F0 & !F1 &  F2 &  _LC056 & !Q15
         # !F0 & !F1 &  F2 &  _LC056 &  Q15
         #  F2 &  _LC041 &  _LC056
         #  F2 &  _LC039 &  _LC041;

-- Node name is 'D04' 
-- Equation name is 'D04', location is LC029, type is output.
 D04     = LCELL( _EQ002 $  _LC021);
  _EQ002 =  F2 & !_LC024 &  ~PIN001
         #  _LC024 & !~PIN001
         # !F2 &  _LC024;

-- Node name is 'D05' 
-- Equation name is 'D05', location is LC032, type is output.
 D05     = LCELL( _EQ003 $  _LC026);
  _EQ003 =  F2 &  _LC020 & !_LC064
         # !_LC020 &  _LC064
         # !F2 &  _LC064;

-- Node name is 'D06' 
-- Equation name is 'D06', location is LC017, type is output.
 D06     = LCELL( _EQ004 $  _LC042);
  _EQ004 =  F2 &  _LC025 & !_LC034
         # !_LC025 &  _LC034
         # !F2 &  _LC034;

-- Node name is 'D07' 
-- Equation name is 'D07', location is LC004, type is output.
 D07     = LCELL( _EQ005 $  _EQ006);
  _EQ005 = !F0 &  F2 & !F3 &  _LC018 & !_LC035 & !_LC036 & !_LC038 & !P07 & 
              Q07 &  _X001 &  _X002 &  _X003 &  _X004
         #  F0 & !F1 &  F2 &  _LC018 & !_LC035 & !_LC036 & !_LC038 & !P07 & 
             !Q07 &  _X001 &  _X002 &  _X003 &  _X004
         # !F0 & !F1 &  F2 &  _LC018 & !_LC035 & !_LC036 & !_LC038 & !P07 & 
              Q07 &  _X001 &  _X002 &  _X003 &  _X004
         #  F0 & !F1 &  F2 & !_LC018 & !_LC035 & !_LC036 & !_LC038 &  P07 & 
             !Q07 &  _X001 &  _X002 &  _X003 &  _X004;
  _X001  = EXP(!F0 & !F2 & !F3 &  P07);
  _X002  = EXP(!F0 &  F2 & !_LC018 & !P07 & !Q07);
  _X003  = EXP(!F0 & !F1 & !F2 & !F3 &  Q07);
  _X004  = EXP(!F0 & !F2 &  P07 &  Q07);
  _EQ006 = !_LC035 & !_LC036 & !_LC038 &  _X001 &  _X002 &  _X003 &  _X004;
  _X001  = EXP(!F0 & !F2 & !F3 &  P07);
  _X002  = EXP(!F0 &  F2 & !_LC018 & !P07 & !Q07);
  _X003  = EXP(!F0 & !F1 & !F2 & !F3 &  Q07);
  _X004  = EXP(!F0 & !F2 &  P07 &  Q07);

-- Node name is 'D08' 
-- Equation name is 'D08', location is LC019, type is output.
 D08     = LCELL( _EQ007 $  _EQ008);
  _EQ007 = !F0 &  F2 & !F3 & !_LC022 & !_LC028 & !_LC030 & !_LC031 &  _LC033 & 
             !P08 &  Q08
         #  F0 & !F1 &  F2 & !_LC022 & !_LC028 & !_LC030 & !_LC031 &  _LC033 & 
             !P08 & !Q08
         # !F0 & !F1 &  F2 & !_LC022 & !_LC028 & !_LC030 & !_LC031 &  _LC033 & 
             !P08 &  Q08
         #  F0 & !F1 &  F2 & !_LC022 & !_LC028 & !_LC030 & !_LC031 & !_LC033 & 
              P08 & !Q08;
  _EQ008 = !_LC022 & !_LC028 & !_LC030 & !_LC031;

-- Node name is 'D09' 
-- Equation name is 'D09', location is LC077, type is output.
 D09     = LCELL( _EQ009 $  _LC070);
  _EQ009 = !_LC037 & !_LC046 & !_LC047 &  _LC071
         #  F2 & !_LC071 &  _LC079
         # !F2 &  _LC071;

-- Node name is 'D10' 
-- Equation name is 'D10', location is LC080, type is output.
 D10     = LCELL( _EQ010 $  _LC045);
  _EQ010 =  F2 &  _LC003 & !_LC044
         # !_LC003 &  _LC044
         # !F2 &  _LC044;

-- Node name is 'D11' 
-- Equation name is 'D11', location is LC006, type is output.
 D11     = LCELL( _EQ011 $  _EQ012);
  _EQ011 = !F0 &  F2 & !F3 & !_LC011 &  _LC065 & !_LC090 & !_LC094 & !_LC095 & 
             !P11 &  Q11
         #  F0 & !F1 &  F2 & !_LC011 &  _LC065 & !_LC090 & !_LC094 & !_LC095 & 
             !P11 & !Q11
         # !F0 & !F1 &  F2 & !_LC011 &  _LC065 & !_LC090 & !_LC094 & !_LC095 & 
             !P11 &  Q11
         #  F0 & !F1 &  F2 & !_LC011 & !_LC065 & !_LC090 & !_LC094 & !_LC095 & 
              P11 & !Q11;
  _EQ012 = !_LC011 & !_LC090 & !_LC094 & !_LC095;

-- Node name is 'D12' 
-- Equation name is 'D12', location is LC088, type is output.
 D12     = LCELL( _EQ013 $  _EQ014);
  _EQ013 =  F0 & !F1 &  F2 & !_LC012 & !_LC084 & !_LC089 & !_LC091 & !_LC092 & 
             !_LC093 &  P12 & !Q12 &  _X005
         # !F0 &  F2 & !F3 & !_LC089 & !_LC091 & !_LC092 & !_LC093 &  _LC096 & 
             !P12 &  Q12
         #  F0 & !F1 &  F2 & !_LC089 & !_LC091 & !_LC092 & !_LC093 &  _LC096 & 
             !P12 & !Q12
         # !F0 & !F1 &  F2 & !_LC089 & !_LC091 & !_LC092 & !_LC093 &  _LC096 & 
             !P12 &  Q12;
  _X005  = EXP( F2 &  _LC065 &  P11);
  _EQ014 = !_LC089 & !_LC091 & !_LC092 & !_LC093;

-- Node name is 'D13' 
-- Equation name is 'D13', location is LC072, type is output.
 D13     = LCELL( _EQ015 $  _EQ016);
  _EQ015 = !F0 &  F2 & !F3 & !_LC050 & !_LC051 & !_LC060 & !_LC073 &  _LC083 & 
             !P13 &  Q13
         #  F0 & !F1 &  F2 & !_LC050 & !_LC051 & !_LC060 & !_LC073 &  _LC083 & 
             !P13 & !Q13
         # !F0 & !F1 &  F2 & !_LC050 & !_LC051 & !_LC060 & !_LC073 &  _LC083 & 
             !P13 &  Q13
         #  F0 & !F1 &  F2 & !_LC050 & !_LC051 & !_LC060 & !_LC073 & !_LC083 & 
              P13 & !Q13;
  _EQ016 = !_LC050 & !_LC051 & !_LC060 & !_LC073;

-- Node name is 'D14' 
-- Equation name is 'D14', location is LC061, type is output.
 D14     = LCELL( _EQ017 $  VCC);
  _EQ017 = !_LC049 & !_LC052 & !_LC053 & !_LC054 & !_LC055 & !_LC059 & 
             !_LC062 & !_LC063 &  _X006 &  _X007 &  _X008;
  _X006  = EXP( F0 & !F2 & !F3 & !Q14);
  _X007  = EXP( F0 &  F1 & !F2 & !Q14);
  _X008  = EXP( F0 &  F1 & !F2 &  P14);

-- Node name is 'D15' 
-- Equation name is 'D15', location is LC001, type is output.
 D15     = LCELL( _EQ018 $  _LC041);
  _EQ018 =  F2 & !_LC039 &  _LC056
         #  _LC039 & !_LC056
         # !F2 &  _LC039;

-- Node name is '|lsm8:1|lsm1:8|c_i_plus_1:27|~25~1' 
-- Equation name is '_LC020', type is buried 
-- synthesized logic cell 
_LC020   = LCELL( _EQ019 $  GND);
  _EQ019 = !F0 &  F2 &  F3 &  ~PIN001 &  Q04
         #  F0 & !F1 &  F2 &  ~PIN001 & !Q04
         # !F0 & !F1 &  F2 &  ~PIN001 &  Q04
         #  F2 &  _LC021 &  ~PIN001
         #  _LC021 &  _LC024;

-- Node name is '|lsm8:1|lsm1:8|xi:24|~36~2' = '|lsm8:1|lsm1:8|xi:24|Xi~2' 
-- Equation name is '_LC023', type is buried 
-- synthesized logic cell 
_LC023   = LCELL( _EQ020 $  GND);
  _EQ020 = !F0 &  F1 & !P04 & !Q04
         # !F0 & !F2 & !F3 &  P04
         #  F0 &  F2 & !P04
         # !F1 &  F2 & !P04
         # !F1 &  F3 & !P04;

-- Node name is '|lsm8:1|lsm1:8|xi:24|~36~1' 
-- Equation name is '_LC021', type is buried 
-- synthesized logic cell 
_LC021   = LCELL( _EQ021 $ !_LC023);
  _EQ021 = !F1 & !F2 & !F3 & !_LC023 &  P04 &  Q04
         #  F0 & !F1 & !F2 &  F3 & !_LC023 & !Q04
         # !F0 & !F1 & !F2 & !F3 & !_LC023 &  Q04
         #  F0 &  F1 & !_LC023 & !P04 &  Q04;

-- Node name is '|lsm8:1|lsm1:8|yi:25|~15~1' 
-- Equation name is '_LC024', type is buried 
-- synthesized logic cell 
_LC024   = LCELL( _EQ022 $  GND);
  _EQ022 =  F0 & !F1 &  F2 & !Q04
         # !F0 & !F1 &  F2 &  Q04
         # !F0 &  F3 &  Q04;

-- Node name is '|lsm8:1|lsm1:9|c_i_plus_1:27|~25~1' 
-- Equation name is '_LC025', type is buried 
-- synthesized logic cell 
_LC025   = LCELL( _EQ023 $  GND);
  _EQ023 =  F2 &  _LC024 &  _LC064 &  ~PIN001
         #  F2 &  _LC021 &  _LC064 &  ~PIN001
         #  F2 &  _LC021 &  _LC024 &  _LC064
         #  F2 &  _LC020 &  _LC026
         #  _LC026 &  _LC064;

-- Node name is '|lsm8:1|lsm1:9|xi:24|~36~2' = '|lsm8:1|lsm1:9|xi:24|Xi~2' 
-- Equation name is '_LC027', type is buried 
-- synthesized logic cell 
_LC027   = LCELL( _EQ024 $  GND);
  _EQ024 = !F0 &  F1 & !P05 & !Q05
         # !F0 & !F2 & !F3 &  P05
         #  F0 &  F2 & !P05
         # !F1 &  F2 & !P05
         # !F1 &  F3 & !P05;

-- Node name is '|lsm8:1|lsm1:9|xi:24|~36~1' 
-- Equation name is '_LC026', type is buried 
-- synthesized logic cell 
_LC026   = LCELL( _EQ025 $ !_LC027);
  _EQ025 = !F1 & !F2 & !F3 & !_LC027 &  P05 &  Q05
         #  F0 & !F1 & !F2 &  F3 & !_LC027 & !Q05
         # !F0 & !F1 & !F2 & !F3 & !_LC027 &  Q05
         #  F0 &  F1 & !_LC027 & !P05 &  Q05;

-- Node name is '|lsm8:1|lsm1:9|yi:25|~15~1' 
-- Equation name is '_LC064', type is buried 
-- synthesized logic cell 
_LC064   = LCELL( _EQ026 $  GND);
  _EQ026 =  F0 & !F1 &  F2 & !Q05
         # !F0 & !F1 &  F2 &  Q05
         # !F0 &  F3 &  Q05;

-- Node name is '|lsm8:1|lsm1:10|c_i_plus_1:27|~25~1' 
-- Equation name is '_LC018', type is buried 
-- synthesized logic cell 
_LC018   = LCELL( _EQ027 $  GND);
  _EQ027 =  F2 &  _LC020 &  _LC034 &  _LC064
         #  F2 &  _LC020 &  _LC026 &  _LC034
         #  F2 &  _LC026 &  _LC034 &  _LC064
         #  F2 &  _LC025 &  _LC042
         #  _LC034 &  _LC042;

-- Node name is '|lsm8:1|lsm1:10|xi:24|~36~2' = '|lsm8:1|lsm1:10|xi:24|Xi~2' 
-- Equation name is '_LC043', type is buried 
-- synthesized logic cell 
_LC043   = LCELL( _EQ028 $  GND);
  _EQ028 = !F0 &  F1 & !P06 & !Q06
         # !F0 & !F2 & !F3 &  P06
         #  F0 &  F2 & !P06
         # !F1 &  F2 & !P06
         # !F1 &  F3 & !P06;

-- Node name is '|lsm8:1|lsm1:10|xi:24|~36~1' 
-- Equation name is '_LC042', type is buried 
-- synthesized logic cell 
_LC042   = LCELL( _EQ029 $ !_LC043);
  _EQ029 = !F1 & !F2 & !F3 & !_LC043 &  P06 &  Q06
         #  F0 & !F1 & !F2 &  F3 & !_LC043 & !Q06
         # !F0 & !F1 & !F2 & !F3 & !_LC043 &  Q06
         #  F0 &  F1 & !_LC043 & !P06 &  Q06;

-- Node name is '|lsm8:1|lsm1:10|yi:25|~15~1' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ030 $  GND);
  _EQ030 =  F0 & !F1 &  F2 & !Q06
         # !F0 & !F1 &  F2 &  Q06
         # !F0 &  F3 &  Q06;

-- Node name is '|lsm8:1|lsm1:12|c_i_plus_1:27|~25~1' 
-- Equation name is '_LC033', type is buried 
-- synthesized logic cell 
_LC033   = LCELL( _EQ031 $  GND);
  _EQ031 = !F0 & !F1 &  F2 &  P07 &  Q07
         #  F0 & !F1 &  F2 & !Q07 &  _X009
         # !F0 &  F2 &  _LC018 &  Q07
         # !F0 &  F3 &  Q07 &  _X010
         #  F2 &  _LC018 &  P07;
  _X009  = EXP(!_LC018 & !P07);
  _X010  = EXP(!F1 & !P07);

-- Node name is '|lsm8:1|lsm1:12|sum_xor2:26|~12~1' = '|lsm8:1|lsm1:12|sum_xor2:26|Di~1' 
-- Equation name is '_LC035', type is buried 
-- synthesized logic cell 
_LC035   = LCELL( _EQ032 $  GND);
  _EQ032 =  F0 &  F1 &  F2 &  _LC018 &  P07
         #  F0 &  F2 &  _LC018 &  P07 &  Q07
         # !F0 &  F1 &  F3 & !_LC018 &  Q07
         # !F0 &  F1 & !F3 &  _LC018 &  P07
         #  F0 &  F1 & !F2 & !P07 &  Q07;

-- Node name is '|lsm8:1|lsm1:12|sum_xor2:26|~12~2' = '|lsm8:1|lsm1:12|sum_xor2:26|Di~2' 
-- Equation name is '_LC036', type is buried 
-- synthesized logic cell 
_LC036   = LCELL( _EQ033 $  GND);
  _EQ033 =  F0 &  F1 &  F2 & !_LC018 & !P07
         #  F0 & !F2 &  F3 & !P07 &  Q07
         #  F0 &  F2 & !_LC018 & !P07 &  Q07
         # !F0 &  F2 &  _LC018 &  P07 & !Q07
         # !F0 &  F1 & !F2 &  F3 & !P07;

-- Node name is '|lsm8:1|lsm1:12|sum_xor2:26|~12~3' = '|lsm8:1|lsm1:12|sum_xor2:26|Di~3' 
-- Equation name is '_LC038', type is buried 
-- synthesized logic cell 
_LC038   = LCELL( _EQ034 $  GND);
  _EQ034 = !F0 & !F1 & !_LC018 &  P07 &  Q07
         # !F1 & !F2 & !F3 &  P07 &  Q07
         #  F0 & !F1 & !F2 &  F3 & !Q07
         # !F0 &  F1 & !F2 & !F3 & !Q07
         # !F0 & !F2 &  F3 & !P07 & !Q07;

-- Node name is '|lsm8:2|lsm1:4|c_i_plus_1:27|~25~1' 
-- Equation name is '_LC079', type is buried 
-- synthesized logic cell 
_LC079   = LCELL( _EQ035 $  VCC);
  _EQ035 = !_LC037 & !_LC046 & !_LC047;

-- Node name is '|lsm8:2|lsm1:4|c_i_plus_1:27|~25~2' 
-- Equation name is '_LC046', type is buried 
-- synthesized logic cell 
_LC046   = LCELL( _EQ036 $  GND);
  _EQ036 = !F0 &  F1 &  F2 &  _LC018 &  P07 &  Q08
         # !F0 &  F1 &  F2 &  _LC018 &  Q07 &  Q08
         # !F0 &  F1 &  F2 &  F3 &  P08 &  Q07
         # !F1 &  F2 &  P07 &  P08 &  Q07 & !Q08
         # !F1 &  F2 &  P07 &  P08 & !Q07 &  Q08;

-- Node name is '|lsm8:2|lsm1:4|c_i_plus_1:27|~25~3' 
-- Equation name is '_LC047', type is buried 
-- synthesized logic cell 
_LC047   = LCELL( _EQ037 $  GND);
  _EQ037 = !F1 &  F2 &  _LC018 &  P08 & !Q07 &  Q08
         # !F0 &  F2 &  _LC018 &  P08 &  Q07
         #  F0 & !F1 &  F2 &  _LC033 & !Q08
         # !F0 & !F1 &  F2 &  _LC033 &  Q08
         #  F0 & !F1 &  F2 &  P08 & !Q08;

-- Node name is '|lsm8:2|lsm1:4|c_i_plus_1:27|~25~4' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ038 $  GND);
  _EQ038 = !F0 & !F1 &  F2 &  P08 &  Q08
         #  F2 &  _LC018 &  P07 &  P08
         # !F0 &  F1 &  F3 &  Q08
         # !F0 &  F3 &  P08 &  Q08;

-- Node name is '|lsm8:2|lsm1:4|sum_xor2:26|~12~1' = '|lsm8:2|lsm1:4|sum_xor2:26|Di~1' 
-- Equation name is '_LC031', type is buried 
-- synthesized logic cell 
_LC031   = LCELL( _EQ039 $  GND);
  _EQ039 =  F0 &  F1 &  F2 &  _LC033 &  P08
         #  F0 &  F2 &  _LC033 &  P08 &  Q08
         # !F0 &  F1 &  F3 & !_LC033 &  Q08
         # !F0 &  F1 & !F3 &  _LC033 &  P08
         #  F0 &  F1 & !F2 & !P08 &  Q08;

-- Node name is '|lsm8:2|lsm1:4|sum_xor2:26|~12~2' = '|lsm8:2|lsm1:4|sum_xor2:26|Di~2' 
-- Equation name is '_LC022', type is buried 
-- synthesized logic cell 
_LC022   = LCELL( _EQ040 $  GND);
  _EQ040 =  F0 &  F1 &  F2 & !_LC033 & !P08
         #  F0 & !F2 &  F3 & !P08 &  Q08
         #  F0 &  F2 & !_LC033 & !P08 &  Q08
         # !F0 &  F2 &  _LC033 &  P08 & !Q08
         # !F0 &  F1 & !F2 &  F3 & !P08;

-- Node name is '|lsm8:2|lsm1:4|sum_xor2:26|~12~3' = '|lsm8:2|lsm1:4|sum_xor2:26|Di~3' 
-- Equation name is '_LC030', type is buried 
-- synthesized logic cell 
_LC030   = LCELL( _EQ041 $  GND);
  _EQ041 = !F0 & !F1 & !_LC033 &  P08 &  Q08
         # !F1 & !F2 & !F3 &  P08 &  Q08
         #  F0 & !F1 & !F2 &  F3 & !Q08
         # !F0 &  F1 & !F2 & !F3 & !Q08
         # !F0 & !F2 &  F3 & !P08 & !Q08;

-- Node name is '|lsm8:2|lsm1:4|sum_xor2:26|~12~4' = '|lsm8:2|lsm1:4|sum_xor2:26|Di~4' 
-- Equation name is '_LC028', type is buried 
-- synthesized logic cell 
_LC028   = LCELL( _EQ042 $  GND);
  _EQ042 = !F0 &  F2 & !_LC033 & !P08 & !Q08
         # !F0 & !F1 & !F2 & !F3 &  Q08
         # !F0 & !F2 &  P08 &  Q08
         # !F0 & !F2 & !F3 &  P08;

-- Node name is '|lsm8:2|lsm1:6|c_i_plus_1:27|~25~1' 
-- Equation name is '_LC003', type is buried 
-- synthesized logic cell 
_LC003   = LCELL( _EQ043 $  _EQ044);
  _EQ043 =  F0 &  F1 & !F2 & !_LC069 & !_LC078 & !P09 &  Q09 &  _X011
         # !F1 & !F2 & !F3 & !_LC069 & !_LC078 &  P09 &  Q09 &  _X011
         #  F0 & !F1 & !F2 &  F3 & !_LC069 & !_LC078 & !Q09 &  _X011
         # !F0 & !F1 & !F2 & !_LC069 & !_LC078 & !P09 &  Q09 &  _X011;
  _X011  = EXP(!F0 & !F2 & !F3 &  P09);
  _EQ044 = !_LC069 & !_LC078 &  _X011;
  _X011  = EXP(!F0 & !F2 & !F3 &  P09);

-- Node name is '|lsm8:2|lsm1:6|c_i_plus_1:27|~25~2' 
-- Equation name is '_LC078', type is buried 
-- synthesized logic cell 
_LC078   = LCELL( _EQ045 $  GND);
  _EQ045 = !F0 &  F1 & !F2 & !P09 & !Q09
         # !F0 & !F1 & !_LC079 & !P09 &  Q09
         #  F0 &  F2 & !_LC079 & !P09
         # !F1 & !F2 &  F3 & !P09
         #  F2 & !_LC079 & !P09 & !Q09;

-- Node name is '|lsm8:2|lsm1:6|c_i_plus_1:27|~25~3' 
-- Equation name is '_LC069', type is buried 
-- synthesized logic cell 
_LC069   = LCELL( _EQ046 $  GND);
  _EQ046 =  F0 & !_LC071 & !P09
         # !_LC071 & !P09 & !Q09
         # !F1 & !_LC071 & !P09
         # !F2 & !_LC071
         # !_LC071 & !_LC079;

-- Node name is '|lsm8:2|lsm1:6|xi:24|~36~1' 
-- Equation name is '_LC070', type is buried 
-- synthesized logic cell 
_LC070   = LCELL( _EQ047 $  _EQ048);
  _EQ047 = !F1 & !F2 & !F3 &  P09 &  Q09 &  _X011 &  _X012 &  _X013 &  _X014 & 
              _X015
         #  F0 & !F1 & !F2 &  F3 & !Q09 &  _X011 &  _X012 &  _X013 &  _X014 & 
              _X015
         # !F0 & !F1 & !F2 & !F3 &  Q09 &  _X011 &  _X012 &  _X013 &  _X014 & 
              _X015
         #  F0 &  F1 & !P09 &  Q09 &  _X011 &  _X012 &  _X013 &  _X014 & 
              _X015;
  _X011  = EXP(!F0 & !F2 & !F3 &  P09);
  _X012  = EXP(!F0 &  F1 & !P09 & !Q09);
  _X013  = EXP( F0 &  F2 & !P09);
  _X014  = EXP(!F1 &  F2 & !P09);
  _X015  = EXP(!F1 &  F3 & !P09);
  _EQ048 =  _X011 &  _X012 &  _X013 &  _X014 &  _X015;
  _X011  = EXP(!F0 & !F2 & !F3 &  P09);
  _X012  = EXP(!F0 &  F1 & !P09 & !Q09);
  _X013  = EXP( F0 &  F2 & !P09);
  _X014  = EXP(!F1 &  F2 & !P09);
  _X015  = EXP(!F1 &  F3 & !P09);

-- Node name is '|lsm8:2|lsm1:6|yi:25|~15~1' 
-- Equation name is '_LC071', type is buried 
-- synthesized logic cell 
_LC071   = LCELL( _EQ049 $  GND);
  _EQ049 =  F0 & !F1 &  F2 & !Q09
         # !F0 & !F1 &  F2 &  Q09
         # !F0 &  F3 &  Q09;

-- Node name is '|lsm8:2|lsm1:7|c_i_plus_1:27|~25~1' 
-- Equation name is '_LC065', type is buried 
-- synthesized logic cell 
_LC065   = LCELL( _EQ050 $  GND);
  _EQ050 =  F2 &  _LC044 &  _LC071 &  _LC079
         #  F2 &  _LC044 &  _LC070 &  _LC079
         #  F2 &  _LC044 &  _LC070 &  _LC071
         #  F2 &  _LC003 &  _LC045
         #  _LC044 &  _LC045;

-- Node name is '|lsm8:2|lsm1:7|xi:24|~36~2' = '|lsm8:2|lsm1:7|xi:24|Xi~2' 
-- Equation name is '_LC048', type is buried 
-- synthesized logic cell 
_LC048   = LCELL( _EQ051 $  GND);
  _EQ051 = !F0 &  F1 & !P10 & !Q10
         # !F0 & !F2 & !F3 &  P10
         #  F0 &  F2 & !P10
         # !F1 &  F2 & !P10
         # !F1 &  F3 & !P10;

-- Node name is '|lsm8:2|lsm1:7|xi:24|~36~1' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ052 $ !_LC048);
  _EQ052 = !F1 & !F2 & !F3 & !_LC048 &  P10 &  Q10
         #  F0 & !F1 & !F2 &  F3 & !_LC048 & !Q10
         # !F0 & !F1 & !F2 & !F3 & !_LC048 &  Q10
         #  F0 &  F1 & !_LC048 & !P10 &  Q10;

-- Node name is '|lsm8:2|lsm1:7|yi:25|~15~1' 
-- Equation name is '_LC044', type is buried 
-- synthesized logic cell 
_LC044   = LCELL( _EQ053 $  GND);
  _EQ053 =  F0 & !F1 &  F2 & !Q10
         # !F0 & !F1 &  F2 &  Q10
         # !F0 &  F3 &  Q10;

-- Node name is '|lsm8:2|lsm1:8|c_i_plus_1:27|~25~1' 
-- Equation name is '_LC083', type is buried 
-- synthesized logic cell 
_LC083   = LCELL( _EQ054 $  GND);
  _EQ054 = !F0 & !F1 &  F2 &  P12 &  Q12
         #  F0 & !F1 &  F2 & !Q12 &  _X016
         # !F0 &  F2 &  _LC096 &  Q12
         # !F0 &  F3 &  Q12 &  _X017
         #  F2 &  _LC096 &  P12;
  _X016  = EXP(!_LC096 & !P12);
  _X017  = EXP(!F1 & !P12);

-- Node name is '|lsm8:2|lsm1:8|sum_xor2:26|~12~1' = '|lsm8:2|lsm1:8|sum_xor2:26|Di~1' 
-- Equation name is '_LC092', type is buried 
-- synthesized logic cell 
_LC092   = LCELL( _EQ055 $  GND);
  _EQ055 =  F0 &  F1 &  F2 &  _LC096 &  P12
         #  F0 &  F2 &  _LC096 &  P12 &  Q12
         # !F0 &  F1 &  F3 & !_LC096 &  Q12
         # !F0 &  F1 & !F3 &  _LC096 &  P12
         #  F0 &  F1 & !F2 & !P12 &  Q12;

-- Node name is '|lsm8:2|lsm1:8|sum_xor2:26|~12~2' = '|lsm8:2|lsm1:8|sum_xor2:26|Di~2' 
-- Equation name is '_LC093', type is buried 
-- synthesized logic cell 
_LC093   = LCELL( _EQ056 $  GND);
  _EQ056 =  F0 &  F1 &  F2 & !_LC096 & !P12
         #  F0 & !F2 &  F3 & !P12 &  Q12
         #  F0 &  F2 & !_LC096 & !P12 &  Q12
         # !F0 &  F2 &  _LC096 &  P12 & !Q12
         # !F0 &  F1 & !F2 &  F3 & !P12;

-- Node name is '|lsm8:2|lsm1:8|sum_xor2:26|~12~3' = '|lsm8:2|lsm1:8|sum_xor2:26|Di~3' 
-- Equation name is '_LC091', type is buried 
-- synthesized logic cell 
_LC091   = LCELL( _EQ057 $  GND);
  _EQ057 = !F0 & !F1 & !_LC096 &  P12 &  Q12
         # !F1 & !F2 & !F3 &  P12 &  Q12
         #  F0 & !F1 & !F2 &  F3 & !Q12
         # !F0 &  F1 & !F2 & !F3 & !Q12
         # !F0 & !F2 &  F3 & !P12 & !Q12;

-- Node name is '|lsm8:2|lsm1:8|sum_xor2:26|~12~4' = '|lsm8:2|lsm1:8|sum_xor2:26|Di~4' 
-- Equation name is '_LC089', type is buried 
-- synthesized logic cell 
_LC089   = LCELL( _EQ058 $  GND);
  _EQ058 = !F0 &  F2 & !_LC096 & !P12 & !Q12
         # !F0 & !F1 & !F2 & !F3 &  Q12
         # !F0 & !F2 &  P12 &  Q12
         # !F0 & !F2 & !F3 &  P12;

-- Node name is '|lsm8:2|lsm1:9|c_i_plus_1:27|~12~1' 
-- Equation name is '_LC087', type is buried 
-- synthesized logic cell 
_LC087   = LCELL( _EQ059 $  _EQ060);
  _EQ059 = !F1 &  F2 & !_LC065 & !_LC084 & !_LC086 & !P12 & !Q11 &  Q13 & 
              _X018 &  _X019
         #  F0 &  F2 & !_LC065 & !_LC084 & !_LC086 & !P12 &  Q11 &  _X018 & 
              _X019
         # !F1 &  F2 & !_LC084 & !_LC086 & !P11 & !P12 &  _X018 &  _X019
         #  F0 &  F2 & !_LC086 & !P12 &  Q12 &  _X018 &  _X019;
  _X018  = EXP( F1 & !F3);
  _X019  = EXP(!F0 & !Q13);
  _EQ060 =  F2 & !_LC086 &  _X018 &  _X019;
  _X018  = EXP( F1 & !F3);
  _X019  = EXP(!F0 & !Q13);

-- Node name is '|lsm8:2|lsm1:9|c_i_plus_1:27|~12~2' 
-- Equation name is '_LC086', type is buried 
-- synthesized logic cell 
_LC086   = LCELL( _EQ061 $  GND);
  _EQ061 =  F0 & !_LC096 &  Q12
         # !_LC096 & !Q12 &  Q13
         # !P12 & !Q12 &  Q13
         #  F0 &  Q13
         #  F0 &  F1;

-- Node name is '|lsm8:2|lsm1:9|sum_xor2:26|~12~1' = '|lsm8:2|lsm1:9|sum_xor2:26|Di~1' 
-- Equation name is '_LC060', type is buried 
-- synthesized logic cell 
_LC060   = LCELL( _EQ062 $  GND);
  _EQ062 =  F0 &  F1 &  F2 &  _LC083 &  P13
         #  F0 &  F2 &  _LC083 &  P13 &  Q13
         # !F0 &  F1 &  F3 & !_LC083 &  Q13
         # !F0 &  F1 & !F3 &  _LC083 &  P13
         #  F0 &  F1 & !F2 & !P13 &  Q13;

-- Node name is '|lsm8:2|lsm1:9|sum_xor2:26|~12~2' = '|lsm8:2|lsm1:9|sum_xor2:26|Di~2' 
-- Equation name is '_LC050', type is buried 
-- synthesized logic cell 
_LC050   = LCELL( _EQ063 $  GND);
  _EQ063 =  F0 &  F1 &  F2 & !_LC083 & !P13
         #  F0 & !F2 &  F3 & !P13 &  Q13
         #  F0 &  F2 & !_LC083 & !P13 &  Q13
         # !F0 &  F2 &  _LC083 &  P13 & !Q13
         # !F0 &  F1 & !F2 &  F3 & !P13;

-- Node name is '|lsm8:2|lsm1:9|sum_xor2:26|~12~3' = '|lsm8:2|lsm1:9|sum_xor2:26|Di~3' 
-- Equation name is '_LC051', type is buried 
-- synthesized logic cell 
_LC051   = LCELL( _EQ064 $  GND);
  _EQ064 = !F0 & !F1 & !_LC083 &  P13 &  Q13
         # !F1 & !F2 & !F3 &  P13 &  Q13
         #  F0 & !F1 & !F2 &  F3 & !Q13
         # !F0 &  F1 & !F2 & !F3 & !Q13
         # !F0 & !F2 &  F3 & !P13 & !Q13;

-- Node name is '|lsm8:2|lsm1:9|sum_xor2:26|~12~4' = '|lsm8:2|lsm1:9|sum_xor2:26|Di~4' 
-- Equation name is '_LC073', type is buried 
-- synthesized logic cell 
_LC073   = LCELL( _EQ065 $  GND);
  _EQ065 = !F0 &  F2 & !_LC083 & !P13 & !Q13
         # !F0 & !F1 & !F2 & !F3 &  Q13
         # !F0 & !F2 &  P13 &  Q13
         # !F0 & !F2 & !F3 &  P13;

-- Node name is '|lsm8:2|lsm1:10|c_i_plus_1:27|~25~1' 
-- Equation name is '_LC056', type is buried 
-- synthesized logic cell 
_LC056   = LCELL( _EQ066 $  VCC);
  _EQ066 = !_LC057 & !_LC058 & !_LC066 & !_LC067 & !_LC068 & !_LC074 & 
             !_LC075 & !_LC076 & !_LC081 & !_LC082;

-- Node name is '|lsm8:2|lsm1:10|c_i_plus_1:27|~25~2' 
-- Equation name is '_LC066', type is buried 
-- synthesized logic cell 
_LC066   = LCELL( _EQ067 $  GND);
  _EQ067 = !F1 &  F2 &  P09 &  P10 &  P12 &  P14 &  Q09 &  Q11 &  Q13 & !Q14
         # !F1 &  F2 &  _LC079 &  P10 &  P12 &  P14 &  Q09 &  Q11 &  Q13 & 
             !Q14
         # !F1 &  F2 &  _LC079 &  P09 &  P12 &  P14 &  Q10 &  Q11 &  Q13 & 
             !Q14
         # !F1 &  F2 &  P09 &  P12 &  P14 &  Q09 &  Q10 &  Q11 &  Q13 & !Q14
         # !F1 &  F2 &  P09 &  P14 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 & !Q14;

-- Node name is '|lsm8:2|lsm1:10|c_i_plus_1:27|~25~3' 
-- Equation name is '_LC068', type is buried 
-- synthesized logic cell 
_LC068   = LCELL( _EQ068 $  GND);
  _EQ068 = !F1 &  F2 &  P09 &  P10 &  P12 &  P14 & !Q09 & !Q11 & !Q13 &  Q14
         # !F1 &  F2 &  _LC079 &  P10 &  P12 &  P14 & !Q09 & !Q11 & !Q13 & 
              Q14
         # !F1 &  F2 &  _LC079 &  P09 &  P12 &  P14 & !Q10 & !Q11 & !Q13 & 
              Q14
         # !F1 &  F2 &  P09 &  P12 &  P14 & !Q09 & !Q10 & !Q11 & !Q13 &  Q14
         # !F1 &  F2 &  P09 &  P14 & !Q09 & !Q10 & !Q11 & !Q12 & !Q13 &  Q14;

-- Node name is '|lsm8:2|lsm1:10|c_i_plus_1:27|~25~4' 
-- Equation name is '_LC082', type is buried 
-- synthesized logic cell 
_LC082   = LCELL( _EQ069 $  GND);
  _EQ069 = !F1 &  F2 &  P10 &  P12 &  P14 &  Q10 &  Q11 &  Q13 & !Q14
         # !F1 &  F2 &  P10 &  P14 &  Q10 &  Q11 &  Q12 &  Q13 & !Q14
         # !F1 &  F2 &  P10 &  P12 &  P14 & !Q10 & !Q11 & !Q13 &  Q14
         # !F1 &  F2 &  P10 &  P14 & !Q10 & !Q11 & !Q12 & !Q13 &  Q14
         # !F1 &  F2 &  _LC065 &  P11 &  P12 &  P14 &  Q13 & !Q14;

-- Node name is '|lsm8:2|lsm1:10|c_i_plus_1:27|~25~5' 
-- Equation name is '_LC081', type is buried 
-- synthesized logic cell 
_LC081   = LCELL( _EQ070 $  GND);
  _EQ070 = !F1 &  F2 &  P11 &  P12 &  P14 &  Q11 &  Q13 & !Q14
         # !F1 &  F2 &  P11 &  P14 &  Q11 &  Q12 &  Q13 & !Q14
         # !F1 &  F2 &  _LC065 &  P11 &  P12 &  P14 & !Q13 &  Q14
         # !F1 &  F2 &  P11 &  P12 &  P14 & !Q11 & !Q13 &  Q14
         # !F1 &  F2 &  P11 &  P14 & !Q11 & !Q12 & !Q13 &  Q14;

-- Node name is '|lsm8:2|lsm1:10|c_i_plus_1:27|~25~6' 
-- Equation name is '_LC067', type is buried 
-- synthesized logic cell 
_LC067   = LCELL( _EQ071 $  GND);
  _EQ071 = !F1 &  F2 &  P12 &  P14 &  Q12 &  Q13 & !Q14
         # !F1 &  F2 &  _LC085 &  P14 &  Q12 &  Q13 & !Q14
         # !F1 &  F2 &  P12 &  P14 & !Q12 & !Q13 &  Q14
         # !F1 &  F2 &  _LC085 &  P14 & !Q12 & !Q13 &  Q14
         # !F0 &  F1 &  F2 &  _LC083 &  Q13 &  Q14;

-- Node name is '|lsm8:2|lsm1:10|c_i_plus_1:27|~25~7' 
-- Equation name is '_LC076', type is buried 
-- synthesized logic cell 
_LC076   = LCELL( _EQ072 $  GND);
  _EQ072 = !F0 &  F1 &  F2 &  _LC083 &  P14 &  Q13
         # !F0 &  F1 &  F2 &  F3 &  P14 &  Q13
         # !F1 &  F2 &  P13 &  P14 &  Q13 & !Q14
         # !F1 &  F2 &  P13 &  P14 & !Q13 &  Q14
         #  F0 & !F1 &  F2 &  _LC083 &  P13 & !Q14;

-- Node name is '|lsm8:2|lsm1:10|c_i_plus_1:27|~25~8' 
-- Equation name is '_LC058', type is buried 
-- synthesized logic cell 
_LC058   = LCELL( _EQ073 $  GND);
  _EQ073 = !F0 & !F1 &  F2 &  P13 &  Q13 &  Q14
         #  F0 & !F1 &  F2 &  P13 & !Q13 & !Q14
         # !F0 &  F2 &  _LC083 &  P13 &  Q14
         #  F0 & !F1 &  F2 &  _LC087 & !Q14
         # !F0 & !F1 &  F2 &  _LC087 &  Q14;

-- Node name is '|lsm8:2|lsm1:10|c_i_plus_1:27|~25~9' 
-- Equation name is '_LC057', type is buried 
-- synthesized logic cell 
_LC057   = LCELL( _EQ074 $  GND);
  _EQ074 =  F0 & !F1 &  F2 &  P14 & !Q14
         # !F0 & !F1 &  F2 &  P14 &  Q14
         #  F2 &  _LC083 &  P13 &  P14
         # !F0 &  F1 &  F3 &  Q14
         # !F0 &  F3 &  P14 &  Q14;

-- Node name is '|lsm8:2|lsm1:10|c_i_plus_1:27|~25~10' 
-- Equation name is '_LC075', type is buried 
-- synthesized logic cell 
_LC075   = LCELL( _EQ075 $  GND);
  _EQ075 = !F1 &  F2 &  _LC070 &  _LC079 &  P10 &  P12 &  P14 &  Q11 &  Q13 & 
             !Q14
         # !F1 &  F2 &  _LC071 &  _LC079 &  P12 &  P14 &  Q10 &  Q11 &  Q13 & 
             !Q14
         # !F1 &  F2 &  _LC070 &  _LC079 &  P14 &  Q10 &  Q11 &  Q12 &  Q13 & 
             !Q14
         # !F1 &  F2 &  _LC071 &  _LC079 &  P14 &  Q10 &  Q11 &  Q12 &  Q13 & 
             !Q14
         # !F1 &  F2 &  _LC070 &  _LC079 &  P10 &  P12 &  P14 & !Q11 & !Q13 & 
              Q14;

-- Node name is '|lsm8:2|lsm1:10|c_i_plus_1:27|~25~11' 
-- Equation name is '_LC074', type is buried 
-- synthesized logic cell 
_LC074   = LCELL( _EQ076 $  GND);
  _EQ076 = !F1 &  F2 &  _LC071 &  _LC079 &  P12 &  P14 & !Q10 & !Q11 & !Q13 & 
              Q14
         # !F1 &  F2 &  _LC070 &  _LC079 &  P14 & !Q10 & !Q11 & !Q12 & !Q13 & 
              Q14
         # !F1 &  F2 &  _LC071 &  _LC079 &  P14 & !Q10 & !Q11 & !Q12 & !Q13 & 
              Q14
         # !F1 &  F2 &  _LC003 &  _LC045 &  P14 &  Q11 &  Q12 &  Q13 & !Q14
         # !F1 &  F2 &  _LC003 &  _LC045 &  P14 & !Q11 & !Q12 & !Q13 &  Q14;

-- Node name is '|lsm8:2|lsm1:10|sum_xor2:26|~12~1' = '|lsm8:2|lsm1:10|sum_xor2:26|Di~1' 
-- Equation name is '_LC052', type is buried 
-- synthesized logic cell 
_LC052   = LCELL( _EQ077 $  GND);
  _EQ077 = !F1 &  F2 & !_LC083 & !_LC087 &  P13 & !P14 & !Q13 &  Q14
         # !F1 &  F2 & !_LC083 & !_LC087 &  P13 & !P14 &  Q13 & !Q14
         # !F0 &  F2 & !F3 & !_LC087 & !P13 & !P14 & !Q13 &  Q14
         # !F0 &  F1 &  F2 &  F3 &  _LC083 &  P13 &  Q14
         #  F2 & !_LC083 & !_LC087 &  P13 &  P14 &  Q13 &  Q14;

-- Node name is '|lsm8:2|lsm1:10|sum_xor2:26|~12~2' = '|lsm8:2|lsm1:10|sum_xor2:26|Di~2' 
-- Equation name is '_LC053', type is buried 
-- synthesized logic cell 
_LC053   = LCELL( _EQ078 $  GND);
  _EQ078 =  F0 &  F3 & !_LC083 & !_LC087 &  P14 &  Q13 &  Q14
         #  F0 & !F1 &  F2 &  _LC083 &  P13 &  P14 & !Q14
         # !F0 & !F1 &  F2 &  _LC083 &  P13 &  P14 &  Q14
         # !F0 &  F1 &  F2 &  _LC083 & !P14 &  Q13 & !Q14
         # !F0 &  F1 &  F2 & !F3 & !_LC083 & !_LC087 &  Q14;

-- Node name is '|lsm8:2|lsm1:10|sum_xor2:26|~12~3' = '|lsm8:2|lsm1:10|sum_xor2:26|Di~3' 
-- Equation name is '_LC062', type is buried 
-- synthesized logic cell 
_LC062   = LCELL( _EQ079 $  GND);
  _EQ079 =  F2 & !_LC083 & !_LC087 &  P13 &  P14 & !Q13 & !Q14
         #  F0 & !F1 & !F3 &  P13 & !P14 & !Q13 &  Q14
         #  F1 &  F2 & !F3 & !_LC087 & !P13 &  P14 & !Q13
         # !F0 &  F3 & !_LC087 & !P13 &  P14 & !Q13 & !Q14
         # !F0 & !F1 &  F2 & !_LC087 & !P13 & !P14 &  Q14;

-- Node name is '|lsm8:2|lsm1:10|sum_xor2:26|~12~4' = '|lsm8:2|lsm1:10|sum_xor2:26|Di~4' 
-- Equation name is '_LC059', type is buried 
-- synthesized logic cell 
_LC059   = LCELL( _EQ080 $  GND);
  _EQ080 =  F0 & !F1 &  F2 & !_LC087 & !P13 & !P14 & !Q14
         # !F0 & !F1 &  F2 & !_LC087 & !P13 &  P14 & !Q14
         # !F0 &  F1 &  F2 &  F3 &  _LC087 &  Q14
         # !F0 &  F1 &  F2 &  F3 &  Q13 &  Q14
         #  F1 &  F2 &  F3 &  _LC083 &  P13 & !P14;

-- Node name is '|lsm8:2|lsm1:10|sum_xor2:26|~12~5' = '|lsm8:2|lsm1:10|sum_xor2:26|Di~5' 
-- Equation name is '_LC055', type is buried 
-- synthesized logic cell 
_LC055   = LCELL( _EQ081 $  GND);
  _EQ081 =  F0 &  F2 &  _LC083 &  P13 & !P14 &  Q14
         #  F0 &  F1 &  _LC083 &  P13 & !P14 & !Q14
         #  F0 &  F2 & !_LC087 & !P13 &  P14 &  Q14
         # !F0 &  F1 &  F2 &  F3 & !P14 &  Q13
         #  F0 & !F1 &  F2 &  _LC087 &  P14 & !Q14;

-- Node name is '|lsm8:2|lsm1:10|sum_xor2:26|~12~6' = '|lsm8:2|lsm1:10|sum_xor2:26|Di~6' 
-- Equation name is '_LC054', type is buried 
-- synthesized logic cell 
_LC054   = LCELL( _EQ082 $  GND);
  _EQ082 = !F0 & !F1 &  F2 &  _LC087 &  P14 &  Q14
         # !F0 &  F2 &  _LC083 &  P13 & !P14 & !Q14
         #  F1 &  F2 & !F3 & !_LC083 & !_LC087 &  P14
         # !F0 & !F1 & !F2 &  F3 & !P14 &  Q14
         # !F0 &  F1 & !F2 & !F3 & !P14 &  Q14;

-- Node name is '|lsm8:2|lsm1:10|sum_xor2:26|~12~7' = '|lsm8:2|lsm1:10|sum_xor2:26|Di~7' 
-- Equation name is '_LC049', type is buried 
-- synthesized logic cell 
_LC049   = LCELL( _EQ083 $  GND);
  _EQ083 =  F1 &  F2 &  F3 &  _LC087 & !P14
         #  F0 &  F2 &  _LC087 & !P14 &  Q14
         #  F0 & !F2 &  F3 &  P14 &  Q14
         #  F0 &  F1 &  _LC087 & !P14 & !Q14
         #  F0 &  F1 & !_LC087 & !P13 &  P14;

-- Node name is '|lsm8:2|lsm1:10|sum_xor2:26|~12~8' = '|lsm8:2|lsm1:10|sum_xor2:26|Di~8' 
-- Equation name is '_LC063', type is buried 
-- synthesized logic cell 
_LC063   = LCELL( _EQ084 $  GND);
  _EQ084 =  F0 &  F1 & !_LC083 & !_LC087 &  P14
         # !F0 &  F2 &  _LC087 & !P14 & !Q14
         # !F0 & !F2 &  F3 &  P14 & !Q14
         #  F0 & !F1 & !F2 & !F3 & !P14
         # !F1 & !F2 & !F3 & !P14 & !Q14;

-- Node name is '|lsm8:2|lsm1:11|c_i_plus_1:27|~11~1' 
-- Equation name is '_LC085', type is buried 
-- synthesized logic cell 
_LC085   = LCELL( _EQ085 $  GND);
  _EQ085 = !F0 &  F1 &  F2 &  _LC065 &  Q11
         #  F2 &  _LC065 &  P11;

-- Node name is '|lsm8:2|lsm1:11|c_i_plus_1:27|~12~1' 
-- Equation name is '_LC084', type is buried 
-- synthesized logic cell 
_LC084   = LCELL( _EQ086 $  GND);
  _EQ086 = !F0 &  F2 &  F3 &  _LC065 &  Q11
         #  F0 & !F1 &  F2 &  _LC065 & !Q11
         # !F0 & !F1 &  F2 &  _LC065 &  Q11;

-- Node name is '|lsm8:2|lsm1:11|c_i_plus_1:27|~25~1' 
-- Equation name is '_LC096', type is buried 
-- synthesized logic cell 
_LC096   = LCELL( _EQ087 $  VCC);
  _EQ087 = !_LC012 & !_LC084 &  _X005;
  _X005  = EXP( F2 &  _LC065 &  P11);

-- Node name is '|lsm8:2|lsm1:11|c_i_plus_1:27|~25~2' 
-- Equation name is '_LC012', type is buried 
-- synthesized logic cell 
_LC012   = LCELL( _EQ088 $  GND);
  _EQ088 = !F0 &  F1 &  F2 &  _LC065 &  Q11
         #  F0 & !F1 &  F2 &  P11 & !Q11
         # !F0 & !F1 &  F2 &  P11 &  Q11
         # !F0 &  F1 &  F3 &  Q11
         # !F0 &  F3 &  P11 &  Q11;

-- Node name is '|lsm8:2|lsm1:11|sum_xor2:26|~12~1' = '|lsm8:2|lsm1:11|sum_xor2:26|Di~1' 
-- Equation name is '_LC095', type is buried 
-- synthesized logic cell 
_LC095   = LCELL( _EQ089 $  GND);
  _EQ089 =  F0 &  F1 &  F2 &  _LC065 &  P11
         #  F0 &  F2 &  _LC065 &  P11 &  Q11
         # !F0 &  F1 &  F3 & !_LC065 &  Q11
         # !F0 &  F1 & !F3 &  _LC065 &  P11
         #  F0 &  F1 & !F2 & !P11 &  Q11;

-- Node name is '|lsm8:2|lsm1:11|sum_xor2:26|~12~2' = '|lsm8:2|lsm1:11|sum_xor2:26|Di~2' 
-- Equation name is '_LC094', type is buried 
-- synthesized logic cell 
_LC094   = LCELL( _EQ090 $  GND);
  _EQ090 =  F0 &  F1 &  F2 & !_LC065 & !P11
         #  F0 & !F2 &  F3 & !P11 &  Q11
         #  F0 &  F2 & !_LC065 & !P11 &  Q11
         # !F0 &  F2 &  _LC065 &  P11 & !Q11
         # !F0 &  F1 & !F2 &  F3 & !P11;

-- Node name is '|lsm8:2|lsm1:11|sum_xor2:26|~12~3' = '|lsm8:2|lsm1:11|sum_xor2:26|Di~3' 
-- Equation name is '_LC011', type is buried 
-- synthesized logic cell 
_LC011   = LCELL( _EQ091 $  GND);
  _EQ091 = !F0 & !F1 & !_LC065 &  P11 &  Q11
         # !F1 & !F2 & !F3 &  P11 &  Q11
         #  F0 & !F1 & !F2 &  F3 & !Q11
         # !F0 &  F1 & !F2 & !F3 & !Q11
         # !F0 & !F2 &  F3 & !P11 & !Q11;

-- Node name is '|lsm8:2|lsm1:11|sum_xor2:26|~12~4' = '|lsm8:2|lsm1:11|sum_xor2:26|Di~4' 
-- Equation name is '_LC090', type is buried 
-- synthesized logic cell 
_LC090   = LCELL( _EQ092 $  GND);
  _EQ092 = !F0 &  F2 & !_LC065 & !P11 & !Q11
         # !F0 & !F1 & !F2 & !F3 &  Q11
         # !F0 & !F2 &  P11 &  Q11
         # !F0 & !F2 & !F3 &  P11;

-- Node name is '|lsm8:2|lsm1:12|xi:24|~36~2' = '|lsm8:2|lsm1:12|xi:24|Xi~2' 
-- Equation name is '_LC040', type is buried 
-- synthesized logic cell 
_LC040   = LCELL( _EQ093 $  GND);
  _EQ093 = !F0 &  F1 & !P15 & !Q15
         # !F0 & !F2 & !F3 &  P15
         #  F0 &  F2 & !P15
         # !F1 &  F2 & !P15
         # !F1 &  F3 & !P15;

-- Node name is '|lsm8:2|lsm1:12|xi:24|~36~1' 
-- Equation name is '_LC041', type is buried 
-- synthesized logic cell 
_LC041   = LCELL( _EQ094 $ !_LC040);
  _EQ094 = !F1 & !F2 & !F3 & !_LC040 &  P15 &  Q15
         #  F0 & !F1 & !F2 &  F3 & !_LC040 & !Q15
         # !F0 & !F1 & !F2 & !F3 & !_LC040 &  Q15
         #  F0 &  F1 & !_LC040 & !P15 &  Q15;

-- Node name is '|lsm8:2|lsm1:12|yi:25|~15~1' 
-- Equation name is '_LC039', type is buried 
-- synthesized logic cell 
_LC039   = LCELL( _EQ095 $  GND);
  _EQ095 =  F0 & !F1 &  F2 & !Q15
         # !F0 & !F1 &  F2 &  Q15
         # !F0 &  F3 &  Q15;



--     Shareable expanders that are duplicated in multiple LABs:
--    _X011 occurs in LABs A, E




Project Informatione:\documents\science\computer_circuity\labs\mylabs\lab2\lsm\lsm16.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:02
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,360K
