{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623141281131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623141281132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 01:34:41 2021 " "Processing started: Tue Jun 08 01:34:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623141281132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141281132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141281132 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623141281702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623141281702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/priority_encoder_64.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/priority_encoder_64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder_64 " "Found entity 1: priority_encoder_64" {  } { { "mips_core/priority_encoder_64.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder_64.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/priority_encoder_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/priority_encoder_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder_32 " "Found entity 1: priority_encoder_32" {  } { { "mips_core/priority_encoder_32.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder_32.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/llsc_module.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/llsc_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 llsc_input_ifc " "Found entity 1: llsc_input_ifc" {  } { { "mips_core/llsc_module.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/llsc_module.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287708 ""} { "Info" "ISGN_ENTITY_NAME" "2 llsc_output_ifc " "Found entity 2: llsc_output_ifc" {  } { { "mips_core/llsc_module.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/llsc_module.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287708 ""} { "Info" "ISGN_ENTITY_NAME" "3 llsc_module " "Found entity 3: llsc_module" {  } { { "mips_core/llsc_module.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/llsc_module.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/cache_bank.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/cache_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_bank " "Found entity 1: cache_bank" {  } { { "mips_core/cache_bank.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/cache_bank.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287710 ""} { "Info" "ISGN_ENTITY_NAME" "2 cache_bank_core " "Found entity 2: cache_bank_core" {  } { { "mips_core/cache_bank.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/cache_bank.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287710 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(971) " "Verilog HDL warning at sdr.v(971): extended using \"x\" or \"z\"" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/ip/sdr_sdram/sdr.v" 971 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623141287714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(974) " "Verilog HDL warning at sdr.v(974): extended using \"x\" or \"z\"" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/ip/sdr_sdram/sdr.v" 974 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623141287714 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdr.v(187) " "Verilog HDL information at sdr.v(187): always construct contains both blocking and non-blocking assignments" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/ip/sdr_sdram/sdr.v" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623141287714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sdr_sdram/sdr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sdr_sdram/sdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr " "Found entity 1: sdr" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/ip/sdr_sdram/sdr.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/reg_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_output_ifc " "Found entity 1: reg_file_output_ifc" {  } { { "mips_core/reg_file.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/reg_file.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287717 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file " "Found entity 2: reg_file" {  } { { "mips_core/reg_file.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/reg_file.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/pipeline_registers.sv 4 4 " "Found 4 design units, including 4 entities, in source file mips_core/pipeline_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pr_i2d " "Found entity 1: pr_i2d" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/pipeline_registers.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287720 ""} { "Info" "ISGN_ENTITY_NAME" "2 pr_d2e " "Found entity 2: pr_d2e" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/pipeline_registers.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287720 ""} { "Info" "ISGN_ENTITY_NAME" "3 pr_e2m " "Found entity 3: pr_e2m" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/pipeline_registers.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287720 ""} { "Info" "ISGN_ENTITY_NAME" "4 pr_m2w " "Found entity 4: pr_m2w" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/pipeline_registers.sv" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/mips_core_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file mips_core/mips_core_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_core_pkg (SystemVerilog) " "Found design unit 1: mips_core_pkg (SystemVerilog)" {  } { { "mips_core/mips_core_pkg.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_pkg.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/mips_core_interfaces.sv 10 10 " "Found 10 design units, including 10 entities, in source file mips_core/mips_core_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_pc_ifc " "Found entity 1: load_pc_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287725 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_ifc " "Found entity 2: pc_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287725 ""} { "Info" "ISGN_ENTITY_NAME" "3 cache_output_ifc " "Found entity 3: cache_output_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287725 ""} { "Info" "ISGN_ENTITY_NAME" "4 branch_decoded_ifc " "Found entity 4: branch_decoded_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287725 ""} { "Info" "ISGN_ENTITY_NAME" "5 alu_pass_through_ifc " "Found entity 5: alu_pass_through_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287725 ""} { "Info" "ISGN_ENTITY_NAME" "6 branch_result_ifc " "Found entity 6: branch_result_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287725 ""} { "Info" "ISGN_ENTITY_NAME" "7 d_cache_pass_through_ifc " "Found entity 7: d_cache_pass_through_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287725 ""} { "Info" "ISGN_ENTITY_NAME" "8 write_back_ifc " "Found entity 8: write_back_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287725 ""} { "Info" "ISGN_ENTITY_NAME" "9 hazard_control_ifc " "Found entity 9: hazard_control_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287725 ""} { "Info" "ISGN_ENTITY_NAME" "10 issue_ifc " "Found entity 10: issue_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core_interfaces.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/i_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/i_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i_cache " "Found entity 1: i_cache" {  } { { "mips_core/i_cache.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/i_cache.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/hazard_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/hazard_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_controller " "Found entity 1: hazard_controller" {  } { { "mips_core/hazard_controller.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/hazard_controller.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/glue_circuits.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/glue_circuits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage_glue " "Found entity 1: decode_stage_glue" {  } { { "mips_core/glue_circuits.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/glue_circuits.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287734 ""} { "Info" "ISGN_ENTITY_NAME" "2 ex_stage_glue " "Found entity 2: ex_stage_glue" {  } { { "mips_core/glue_circuits.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/glue_circuits.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287734 ""} { "Info" "ISGN_ENTITY_NAME" "3 mem_stage_glue " "Found entity 3: mem_stage_glue" {  } { { "mips_core/glue_circuits.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/glue_circuits.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/forward_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/forward_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_unit " "Found entity 1: forward_unit" {  } { { "mips_core/forward_unit.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/forward_unit.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/fetch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/fetch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "mips_core/fetch_unit.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/fetch_unit.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_output_ifc " "Found entity 1: decoder_output_ifc" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287743 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/d_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/d_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_cache_input_ifc " "Found entity 1: d_cache_input_ifc" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/d_cache.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287746 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_cache " "Found entity 2: d_cache" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/d_cache.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/branch_controller.sv 5 5 " "Found 5 design units, including 5 entities, in source file mips_core/branch_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_controller " "Found entity 1: branch_controller" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287749 ""} { "Info" "ISGN_ENTITY_NAME" "2 branch_predictor_always_not_taken " "Found entity 2: branch_predictor_always_not_taken" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287749 ""} { "Info" "ISGN_ENTITY_NAME" "3 branch_predictor_always_taken " "Found entity 3: branch_predictor_always_taken" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287749 ""} { "Info" "ISGN_ENTITY_NAME" "4 branch_predictor_backward_taken_forward_not_taken " "Found entity 4: branch_predictor_backward_taken_forward_not_taken" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287749 ""} { "Info" "ISGN_ENTITY_NAME" "5 branch_predictor_2bit " "Found entity 5: branch_predictor_2bit" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/alu.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_input_ifc " "Found entity 1: alu_input_ifc" {  } { { "mips_core/alu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/alu.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287752 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_output_ifc " "Found entity 2: alu_output_ifc" {  } { { "mips_core/alu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/alu.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287752 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu " "Found entity 3: alu" {  } { { "mips_core/alu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/alu.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass_done_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file pass_done_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pass_done_ifc " "Found entity 1: pass_done_ifc" {  } { { "pass_done_interface.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/pass_done_interface.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file mips_cpu_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_cpu_pkg (SystemVerilog) " "Found design unit 1: mips_cpu_pkg (SystemVerilog)" {  } { { "mips_cpu_pkg.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu_pkg.sv" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_cpu " "Found entity 1: mips_cpu" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram/synthesis/sdram.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sdram/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0 " "Found entity 1: sdram_mm_interconnect_0" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "sdram/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_rsp_mux " "Found entity 1: sdram_mm_interconnect_0_rsp_mux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287776 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_rsp_demux " "Found entity 1: sdram_mm_interconnect_0_rsp_demux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_cmd_mux " "Found entity 1: sdram_mm_interconnect_0_cmd_mux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_cmd_demux " "Found entity 1: sdram_mm_interconnect_0_cmd_demux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287786 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287786 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287786 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287786 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623141287790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "sdram/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "sdram/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623141287794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "sdram/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "sdram/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdram_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623141287800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdram_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623141287800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_router_003_default_decode " "Found entity 1: sdram_mm_interconnect_0_router_003_default_decode" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287800 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_mm_interconnect_0_router_003 " "Found entity 2: sdram_mm_interconnect_0_router_003" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdram_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623141287801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdram_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1623141287802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_router_default_decode " "Found entity 1: sdram_mm_interconnect_0_router_default_decode" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287802 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_mm_interconnect_0_router " "Found entity 2: sdram_mm_interconnect_0_router" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sdram/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sdram/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sdram/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sdram/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sdram/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_sdram_controller_input_efifo_module " "Found entity 1: sdram_sdram_controller_input_efifo_module" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287815 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_sdram_controller " "Found entity 2: sdram_sdram_controller" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287815 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_sdram_controller_test_component.v(236) " "Verilog HDL warning at sdram_sdram_controller_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623141287816 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_sdram_controller_test_component.v(237) " "Verilog HDL warning at sdram_sdram_controller_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1623141287816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_sdram_controller_test_component_ram_module " "Found entity 1: sdram_sdram_controller_test_component_ram_module" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287817 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_sdram_controller_test_component " "Found entity 2: sdram_sdram_controller_test_component" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0 " "Found entity 1: sdram_pll_0" {  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "sdram/synthesis/submodules/custom_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "sdram/synthesis/submodules/burst_write_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "sdram/synthesis/submodules/burst_read_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "sdram/synthesis/submodules/write_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/write_master.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/mips_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/mips_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core " "Found entity 1: mips_core" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_interfaces.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_write_ifc " "Found entity 1: mem_write_ifc" {  } { { "memory_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/memory_interfaces.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287831 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_read_ifc " "Found entity 2: mem_read_ifc" {  } { { "memory_interfaces.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/memory_interfaces.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287831 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instruction_queue.sv(77) " "Verilog HDL information at instruction_queue.sv(77): always construct contains both blocking and non-blocking assignments" {  } { { "mips_core/instruction_queue.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/instruction_queue.sv" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623141287833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/instruction_queue.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/instruction_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_Queue_ifc " "Found entity 1: instruction_Queue_ifc" {  } { { "mips_core/instruction_queue.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/instruction_queue.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287834 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_Queue " "Found entity 2: instruction_Queue" {  } { { "mips_core/instruction_queue.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/instruction_queue.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/register_map_table.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/register_map_table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_Map_Table_ifc " "Found entity 1: register_Map_Table_ifc" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287837 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_Map_Table_Pairing_ifc " "Found entity 2: register_Map_Table_Pairing_ifc" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287837 ""} { "Info" "ISGN_ENTITY_NAME" "3 register_Map_Table " "Found entity 3: register_Map_Table" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287837 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "active_list.sv(134) " "Verilog HDL information at active_list.sv(134): always construct contains both blocking and non-blocking assignments" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1623141287840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/active_list.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/active_list.sv" { { "Info" "ISGN_ENTITY_NAME" "1 active_List_Commit_ifc " "Found entity 1: active_List_Commit_ifc" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287840 ""} { "Info" "ISGN_ENTITY_NAME" "2 active_List_ifc " "Found entity 2: active_List_ifc" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287840 ""} { "Info" "ISGN_ENTITY_NAME" "3 active_List " "Found entity 3: active_List" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141287840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141287840 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(318) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1623141287862 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(328) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1623141287862 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(338) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1623141287862 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(682) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1623141287864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_cpu " "Elaborating entity \"mips_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623141288030 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mips_cpu.sv(43) " "Output port \"HEX0\" at mips_cpu.sv(43) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141288037 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mips_cpu.sv(44) " "Output port \"HEX1\" at mips_cpu.sv(44) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141288037 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mips_cpu.sv(45) " "Output port \"HEX2\" at mips_cpu.sv(45) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141288037 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mips_cpu.sv(46) " "Output port \"HEX3\" at mips_cpu.sv(46) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141288037 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 mips_cpu.sv(47) " "Output port \"HEX4\" at mips_cpu.sv(47) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141288037 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 mips_cpu.sv(48) " "Output port \"HEX5\" at mips_cpu.sv(48) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141288037 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] mips_cpu.sv(54) " "Output port \"LEDR\[9..2\]\" at mips_cpu.sv(54) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141288037 "|mips_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_read_ifc mem_read_ifc:i_cache_read " "Elaborating entity \"mem_read_ifc\" for hierarchy \"mem_read_ifc:i_cache_read\"" {  } { { "mips_cpu.sv" "i_cache_read" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_write_ifc mem_write_ifc:d_cache_write " "Elaborating entity \"mem_write_ifc\" for hierarchy \"mem_write_ifc:d_cache_write\"" {  } { { "mips_cpu.sv" "d_cache_write" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pass_done_ifc pass_done_ifc:pass_done " "Elaborating entity \"pass_done_ifc\" for hierarchy \"pass_done_ifc:pass_done\"" {  } { { "mips_cpu.sv" "pass_done" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:u0 " "Elaborating entity \"sdram\" for hierarchy \"sdram:u0\"" {  } { { "mips_cpu.sv" "u0" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master sdram:u0\|custom_master:d_cache_read " "Elaborating entity \"custom_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\"" {  } { { "sdram/synthesis/sdram.v" "d_cache_read" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latency_aware_read_master sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master " "Elaborating entity \"latency_aware_read_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\"" {  } { { "sdram/synthesis/submodules/custom_master.v" "a_latency_aware_read_master" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/custom_master.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborating entity \"scfifo\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "the_master_to_user_fifo" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 248 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Instantiated megafunction \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288257 ""}  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 248 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623141288257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_en91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_en91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_en91 " "Found entity 1: scfifo_en91" {  } { { "db/scfifo_en91.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/scfifo_en91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141288292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141288292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_en91 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated " "Elaborating entity \"scfifo_en91\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lt91 " "Found entity 1: a_dpfifo_lt91" {  } { { "db/a_dpfifo_lt91.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141288304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141288304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lt91 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo " "Elaborating entity \"a_dpfifo_lt91\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\"" {  } { { "db/scfifo_en91.tdf" "dpfifo" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/scfifo_en91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70i1 " "Found entity 1: altsyncram_70i1" {  } { { "db/altsyncram_70i1.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/altsyncram_70i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141288348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141288348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_70i1 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|altsyncram_70i1:FIFOram " "Elaborating entity \"altsyncram_70i1\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|altsyncram_70i1:FIFOram\"" {  } { { "db/a_dpfifo_lt91.tdf" "FIFOram" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/cmpr_4l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141288386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141288386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_lt91.tdf" "almost_full_comparer" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:three_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:three_comparison\"" {  } { { "db/a_dpfifo_lt91.tdf" "three_comparison" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/cntr_hgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141288423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141288423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_hgb:rd_ptr_msb " "Elaborating entity \"cntr_hgb\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_hgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_lt91.tdf" "rd_ptr_msb" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ug7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ug7 " "Found entity 1: cntr_ug7" {  } { { "db/cntr_ug7.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/cntr_ug7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141288459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141288459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ug7 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_ug7:usedw_counter " "Elaborating entity \"cntr_ug7\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_ug7:usedw_counter\"" {  } { { "db/a_dpfifo_lt91.tdf" "usedw_counter" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/cntr_igb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141288496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141288496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_igb:wr_ptr " "Elaborating entity \"cntr_igb\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_igb:wr_ptr\"" {  } { { "db/a_dpfifo_lt91.tdf" "wr_ptr" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_lt91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master sdram:u0\|custom_master:d_cache_write " "Elaborating entity \"custom_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\"" {  } { { "sdram/synthesis/sdram.v" "d_cache_write" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master " "Elaborating entity \"write_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\"" {  } { { "sdram/synthesis/submodules/custom_master.v" "a_write_master" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/custom_master.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "sdram/synthesis/submodules/write_master.v" "the_user_to_master_fifo" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/write_master.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborated megafunction instantiation \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "sdram/synthesis/submodules/write_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/write_master.v" 192 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Instantiated megafunction \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288660 ""}  } { { "sdram/synthesis/submodules/write_master.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/write_master.v" 192 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623141288660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pj91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pj91 " "Found entity 1: scfifo_pj91" {  } { { "db/scfifo_pj91.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/scfifo_pj91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141288693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141288693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pj91 sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated " "Elaborating entity \"scfifo_pj91\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0q91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0q91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0q91 " "Found entity 1: a_dpfifo_0q91" {  } { { "db/a_dpfifo_0q91.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/a_dpfifo_0q91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141288704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141288704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0q91 sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated\|a_dpfifo_0q91:dpfifo " "Elaborating entity \"a_dpfifo_0q91\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated\|a_dpfifo_0q91:dpfifo\"" {  } { { "db/scfifo_pj91.tdf" "dpfifo" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/scfifo_pj91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_0 sdram:u0\|sdram_pll_0:pll_0 " "Elaborating entity \"sdram_pll_0\" for hierarchy \"sdram:u0\|sdram_pll_0:pll_0\"" {  } { { "sdram/synthesis/sdram.v" "pll_0" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "altera_pll_i" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288892 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1623141288894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141288894 ""}  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623141288894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_sdram_controller sdram:u0\|sdram_sdram_controller:sdram_controller " "Elaborating entity \"sdram_sdram_controller\" for hierarchy \"sdram:u0\|sdram_sdram_controller:sdram_controller\"" {  } { { "sdram/synthesis/sdram.v" "sdram_controller" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_sdram_controller_input_efifo_module sdram:u0\|sdram_sdram_controller:sdram_controller\|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module " "Elaborating entity \"sdram_sdram_controller_input_efifo_module\" for hierarchy \"sdram:u0\|sdram_sdram_controller:sdram_controller\|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module\"" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "the_sdram_sdram_controller_input_efifo_module" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0 sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sdram_mm_interconnect_0\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sdram/synthesis/sdram.v" "mm_interconnect_0" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141288971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_read_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_read_avalon_master_translator\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_read_avalon_master_translator" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_write_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_write_avalon_master_translator\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_write_avalon_master_translator" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_read_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_read_avalon_master_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_read_avalon_master_agent" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_write_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_write_avalon_master_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_write_avalon_master_agent" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:i_cache_read_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:i_cache_read_avalon_master_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "i_cache_read_avalon_master_agent" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sdram/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router " "Elaborating entity \"sdram_mm_interconnect_0_router\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "router" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router_default_decode sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router\|sdram_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sdram_mm_interconnect_0_router_default_decode\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router\|sdram_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router_003 sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"sdram_mm_interconnect_0_router_003\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "router_003" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router_003_default_decode sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003\|sdram_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"sdram_mm_interconnect_0_router_003_default_decode\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003\|sdram_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_cmd_demux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sdram_mm_interconnect_0_cmd_demux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_cmd_mux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sdram_mm_interconnect_0_cmd_mux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_rsp_demux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sdram_mm_interconnect_0_rsp_demux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_rsp_mux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sdram_mm_interconnect_0_rsp_mux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_rsp_width_adapter" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289340 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623141289348 "|mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623141289349 "|mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623141289349 "|mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_cmd_width_adapter" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_avalon_st_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sdram_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdram:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\"" {  } { { "sdram/synthesis/sdram.v" "rst_controller" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/sdram.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_core mips_core:MIPS_CORE " "Elaborating entity \"mips_core\" for hierarchy \"mips_core:MIPS_CORE\"" {  } { { "mips_cpu.sv" "MIPS_CORE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289438 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcfile mips_core.sv(353) " "Verilog HDL or VHDL warning at mips_core.sv(353): object \"pcfile\" assigned a value but never read" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 353 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623141289442 "|mips_cpu|mips_core:MIPS_CORE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbfile mips_core.sv(354) " "Verilog HDL or VHDL warning at mips_core.sv(354): object \"wbfile\" assigned a value but never read" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623141289442 "|mips_cpu|mips_core:MIPS_CORE"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "new_result_mem_addr 0 mips_core.sv(48) " "Net \"new_result_mem_addr\" at mips_core.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1623141289469 "|mips_cpu|mips_core:MIPS_CORE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_output_ifc mips_core:MIPS_CORE\|decoder_output_ifc:register_map_output " "Elaborating entity \"decoder_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|decoder_output_ifc:register_map_output\"" {  } { { "mips_core/mips_core.sv" "register_map_output" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_Map_Table_Pairing_ifc mips_core:MIPS_CORE\|register_Map_Table_Pairing_ifc:previous_register_mapping " "Elaborating entity \"register_Map_Table_Pairing_ifc\" for hierarchy \"mips_core:MIPS_CORE\|register_Map_Table_Pairing_ifc:previous_register_mapping\"" {  } { { "mips_core/mips_core.sv" "previous_register_mapping" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289523 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "register_Map_Table_Pairing_ifc " "Entity \"register_Map_Table_Pairing_ifc\" contains only dangling pins" {  } { { "mips_core/mips_core.sv" "previous_register_mapping" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 33 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1623141289524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_List_Commit_ifc mips_core:MIPS_CORE\|active_List_Commit_ifc:active_Commit " "Elaborating entity \"active_List_Commit_ifc\" for hierarchy \"mips_core:MIPS_CORE\|active_List_Commit_ifc:active_Commit\"" {  } { { "mips_core/mips_core.sv" "active_Commit" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289527 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "active_List_Commit_ifc " "Entity \"active_List_Commit_ifc\" contains only dangling pins" {  } { { "mips_core/mips_core.sv" "active_Commit" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 47 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1623141289528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_ifc mips_core:MIPS_CORE\|pc_ifc:if_pc_current " "Elaborating entity \"pc_ifc\" for hierarchy \"mips_core:MIPS_CORE\|pc_ifc:if_pc_current\"" {  } { { "mips_core/mips_core.sv" "if_pc_current" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_output_ifc mips_core:MIPS_CORE\|cache_output_ifc:if_i_cache_output " "Elaborating entity \"cache_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|cache_output_ifc:if_i_cache_output\"" {  } { { "mips_core/mips_core.sv" "if_i_cache_output" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_output_ifc mips_core:MIPS_CORE\|reg_file_output_ifc:dec_reg_file_output " "Elaborating entity \"reg_file_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|reg_file_output_ifc:dec_reg_file_output\"" {  } { { "mips_core/mips_core.sv" "dec_reg_file_output" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289536 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "reg_file_output_ifc " "Entity \"reg_file_output_ifc\" contains only dangling pins" {  } { { "mips_core/mips_core.sv" "dec_reg_file_output" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 62 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1623141289536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_decoded_ifc mips_core:MIPS_CORE\|branch_decoded_ifc:dec_branch_decoded " "Elaborating entity \"branch_decoded_ifc\" for hierarchy \"mips_core:MIPS_CORE\|branch_decoded_ifc:dec_branch_decoded\"" {  } { { "mips_core/mips_core.sv" "dec_branch_decoded" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_input_ifc mips_core:MIPS_CORE\|alu_input_ifc:dec_alu_input " "Elaborating entity \"alu_input_ifc\" for hierarchy \"mips_core:MIPS_CORE\|alu_input_ifc:dec_alu_input\"" {  } { { "mips_core/mips_core.sv" "dec_alu_input" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_pass_through_ifc mips_core:MIPS_CORE\|alu_pass_through_ifc:dec_alu_pass_through " "Elaborating entity \"alu_pass_through_ifc\" for hierarchy \"mips_core:MIPS_CORE\|alu_pass_through_ifc:dec_alu_pass_through\"" {  } { { "mips_core/mips_core.sv" "dec_alu_pass_through" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_output_ifc mips_core:MIPS_CORE\|alu_output_ifc:ex_alu_output " "Elaborating entity \"alu_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|alu_output_ifc:ex_alu_output\"" {  } { { "mips_core/mips_core.sv" "ex_alu_output" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "llsc_input_ifc mips_core:MIPS_CORE\|llsc_input_ifc:ex_llsc_input " "Elaborating entity \"llsc_input_ifc\" for hierarchy \"mips_core:MIPS_CORE\|llsc_input_ifc:ex_llsc_input\"" {  } { { "mips_core/mips_core.sv" "ex_llsc_input" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_result_ifc mips_core:MIPS_CORE\|branch_result_ifc:ex_branch_result " "Elaborating entity \"branch_result_ifc\" for hierarchy \"mips_core:MIPS_CORE\|branch_result_ifc:ex_branch_result\"" {  } { { "mips_core/mips_core.sv" "ex_branch_result" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_cache_input_ifc mips_core:MIPS_CORE\|d_cache_input_ifc:ex_d_cache_input " "Elaborating entity \"d_cache_input_ifc\" for hierarchy \"mips_core:MIPS_CORE\|d_cache_input_ifc:ex_d_cache_input\"" {  } { { "mips_core/mips_core.sv" "ex_d_cache_input" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_cache_pass_through_ifc mips_core:MIPS_CORE\|d_cache_pass_through_ifc:ex_d_cache_pass_through " "Elaborating entity \"d_cache_pass_through_ifc\" for hierarchy \"mips_core:MIPS_CORE\|d_cache_pass_through_ifc:ex_d_cache_pass_through\"" {  } { { "mips_core/mips_core.sv" "ex_d_cache_pass_through" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "llsc_output_ifc mips_core:MIPS_CORE\|llsc_output_ifc:llsc_mem_output " "Elaborating entity \"llsc_output_ifc\" for hierarchy \"mips_core:MIPS_CORE\|llsc_output_ifc:llsc_mem_output\"" {  } { { "mips_core/mips_core.sv" "llsc_mem_output" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back_ifc mips_core:MIPS_CORE\|write_back_ifc:mem_write_back " "Elaborating entity \"write_back_ifc\" for hierarchy \"mips_core:MIPS_CORE\|write_back_ifc:mem_write_back\"" {  } { { "mips_core/mips_core.sv" "mem_write_back" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_control_ifc mips_core:MIPS_CORE\|hazard_control_ifc:i2i_hc " "Elaborating entity \"hazard_control_ifc\" for hierarchy \"mips_core:MIPS_CORE\|hazard_control_ifc:i2i_hc\"" {  } { { "mips_core/mips_core.sv" "i2i_hc" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_pc_ifc mips_core:MIPS_CORE\|load_pc_ifc:load_pc " "Elaborating entity \"load_pc_ifc\" for hierarchy \"mips_core:MIPS_CORE\|load_pc_ifc:load_pc\"" {  } { { "mips_core/mips_core.sv" "load_pc" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit mips_core:MIPS_CORE\|fetch_unit:FETCH_UNIT " "Elaborating entity \"fetch_unit\" for hierarchy \"mips_core:MIPS_CORE\|fetch_unit:FETCH_UNIT\"" {  } { { "mips_core/mips_core.sv" "FETCH_UNIT" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_cache mips_core:MIPS_CORE\|i_cache:I_CACHE " "Elaborating entity \"i_cache\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\"" {  } { { "mips_core/mips_core.sv" "I_CACHE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289563 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 i_cache.sv(149) " "Verilog HDL assignment warning at i_cache.sv(149): truncated value with size 32 to match size of target (26)" {  } { { "mips_core/i_cache.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/i_cache.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623141289565 "|mips_cpu|mips_core:MIPS_CORE|i_cache:I_CACHE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank " "Elaborating entity \"cache_bank\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank\"" {  } { { "mips_core/i_cache.sv" "databanks\[0\].databank" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/i_cache.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank_core mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE " "Elaborating entity \"cache_bank_core\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE\"" {  } { { "mips_core/cache_bank.sv" "BANK_CORE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/cache_bank.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank " "Elaborating entity \"cache_bank\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\"" {  } { { "mips_core/i_cache.sv" "tagbank" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/i_cache.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank_core mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE " "Elaborating entity \"cache_bank_core\" for hierarchy \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\"" {  } { { "mips_core/cache_bank.sv" "BANK_CORE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/cache_bank.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_i2d mips_core:MIPS_CORE\|pr_i2d:PR_I2D " "Elaborating entity \"pr_i2d\" for hierarchy \"mips_core:MIPS_CORE\|pr_i2d:PR_I2D\"" {  } { { "mips_core/mips_core.sv" "PR_I2D" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder mips_core:MIPS_CORE\|decoder:DECODER " "Elaborating entity \"decoder\" for hierarchy \"mips_core:MIPS_CORE\|decoder:DECODER\"" {  } { { "mips_core/mips_core.sv" "DECODER" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289575 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "decoder.sv(555) " "Verilog HDL warning at decoder.sv(555): ignoring unsupported system task" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 555 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1623141289577 "|mips_cpu|mips_core:MIPS_CORE|decoder:DECODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_Map_Table mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE " "Elaborating entity \"register_Map_Table\" for hierarchy \"mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\"" {  } { { "mips_core/mips_core.sv" "REGISTER_MAP_TABLE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289578 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.alu_ctl register_map_table.sv(20) " "Output port \"out.alu_ctl\" at register_map_table.sv(20) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141289585 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.valid register_map_table.sv(20) " "Output port \"out.valid\" at register_map_table.sv(20) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141289585 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.branch_target register_map_table.sv(20) " "Output port \"out.branch_target\" at register_map_table.sv(20) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141289585 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.is_branch_jump register_map_table.sv(20) " "Output port \"out.is_branch_jump\" at register_map_table.sv(20) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141289585 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.is_jump register_map_table.sv(20) " "Output port \"out.is_jump\" at register_map_table.sv(20) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141289585 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.is_jump_reg register_map_table.sv(20) " "Output port \"out.is_jump_reg\" at register_map_table.sv(20) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141289585 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.is_mem_access register_map_table.sv(20) " "Output port \"out.is_mem_access\" at register_map_table.sv(20) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141289585 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.mem_action register_map_table.sv(20) " "Output port \"out.mem_action\" at register_map_table.sv(20) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141289585 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.immediate register_map_table.sv(20) " "Output port \"out.immediate\" at register_map_table.sv(20) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141289585 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.uses_immediate register_map_table.sv(20) " "Output port \"out.uses_immediate\" at register_map_table.sv(20) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141289585 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.is_ll register_map_table.sv(20) " "Output port \"out.is_ll\" at register_map_table.sv(20) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141289586 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.is_sc register_map_table.sv(20) " "Output port \"out.is_sc\" at register_map_table.sv(20) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141289586 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out.is_sw register_map_table.sv(20) " "Output port \"out.is_sw\" at register_map_table.sv(20) has no driver" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141289586 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[63\] register_map_table.sv(68) " "Inferred latch for \"free_list\[63\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289588 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[62\] register_map_table.sv(68) " "Inferred latch for \"free_list\[62\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289588 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[61\] register_map_table.sv(68) " "Inferred latch for \"free_list\[61\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289588 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[60\] register_map_table.sv(68) " "Inferred latch for \"free_list\[60\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289588 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[59\] register_map_table.sv(68) " "Inferred latch for \"free_list\[59\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289588 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[58\] register_map_table.sv(68) " "Inferred latch for \"free_list\[58\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289588 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[57\] register_map_table.sv(68) " "Inferred latch for \"free_list\[57\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289588 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[56\] register_map_table.sv(68) " "Inferred latch for \"free_list\[56\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289588 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[55\] register_map_table.sv(68) " "Inferred latch for \"free_list\[55\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289588 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[54\] register_map_table.sv(68) " "Inferred latch for \"free_list\[54\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289588 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[53\] register_map_table.sv(68) " "Inferred latch for \"free_list\[53\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289588 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[52\] register_map_table.sv(68) " "Inferred latch for \"free_list\[52\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289588 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[51\] register_map_table.sv(68) " "Inferred latch for \"free_list\[51\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289588 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[50\] register_map_table.sv(68) " "Inferred latch for \"free_list\[50\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[49\] register_map_table.sv(68) " "Inferred latch for \"free_list\[49\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[48\] register_map_table.sv(68) " "Inferred latch for \"free_list\[48\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[47\] register_map_table.sv(68) " "Inferred latch for \"free_list\[47\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[46\] register_map_table.sv(68) " "Inferred latch for \"free_list\[46\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[45\] register_map_table.sv(68) " "Inferred latch for \"free_list\[45\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[44\] register_map_table.sv(68) " "Inferred latch for \"free_list\[44\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[43\] register_map_table.sv(68) " "Inferred latch for \"free_list\[43\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[42\] register_map_table.sv(68) " "Inferred latch for \"free_list\[42\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[41\] register_map_table.sv(68) " "Inferred latch for \"free_list\[41\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[40\] register_map_table.sv(68) " "Inferred latch for \"free_list\[40\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[39\] register_map_table.sv(68) " "Inferred latch for \"free_list\[39\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[38\] register_map_table.sv(68) " "Inferred latch for \"free_list\[38\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[37\] register_map_table.sv(68) " "Inferred latch for \"free_list\[37\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[36\] register_map_table.sv(68) " "Inferred latch for \"free_list\[36\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[35\] register_map_table.sv(68) " "Inferred latch for \"free_list\[35\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[34\] register_map_table.sv(68) " "Inferred latch for \"free_list\[34\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289589 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[33\] register_map_table.sv(68) " "Inferred latch for \"free_list\[33\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[32\] register_map_table.sv(68) " "Inferred latch for \"free_list\[32\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[31\] register_map_table.sv(68) " "Inferred latch for \"free_list\[31\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[30\] register_map_table.sv(68) " "Inferred latch for \"free_list\[30\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[29\] register_map_table.sv(68) " "Inferred latch for \"free_list\[29\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[28\] register_map_table.sv(68) " "Inferred latch for \"free_list\[28\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[27\] register_map_table.sv(68) " "Inferred latch for \"free_list\[27\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[26\] register_map_table.sv(68) " "Inferred latch for \"free_list\[26\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[25\] register_map_table.sv(68) " "Inferred latch for \"free_list\[25\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[24\] register_map_table.sv(68) " "Inferred latch for \"free_list\[24\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[23\] register_map_table.sv(68) " "Inferred latch for \"free_list\[23\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[22\] register_map_table.sv(68) " "Inferred latch for \"free_list\[22\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[21\] register_map_table.sv(68) " "Inferred latch for \"free_list\[21\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[20\] register_map_table.sv(68) " "Inferred latch for \"free_list\[20\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[19\] register_map_table.sv(68) " "Inferred latch for \"free_list\[19\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289590 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[18\] register_map_table.sv(68) " "Inferred latch for \"free_list\[18\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[17\] register_map_table.sv(68) " "Inferred latch for \"free_list\[17\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[16\] register_map_table.sv(68) " "Inferred latch for \"free_list\[16\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[15\] register_map_table.sv(68) " "Inferred latch for \"free_list\[15\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[14\] register_map_table.sv(68) " "Inferred latch for \"free_list\[14\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[13\] register_map_table.sv(68) " "Inferred latch for \"free_list\[13\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[12\] register_map_table.sv(68) " "Inferred latch for \"free_list\[12\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[11\] register_map_table.sv(68) " "Inferred latch for \"free_list\[11\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[10\] register_map_table.sv(68) " "Inferred latch for \"free_list\[10\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[9\] register_map_table.sv(68) " "Inferred latch for \"free_list\[9\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[8\] register_map_table.sv(68) " "Inferred latch for \"free_list\[8\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[7\] register_map_table.sv(68) " "Inferred latch for \"free_list\[7\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[6\] register_map_table.sv(68) " "Inferred latch for \"free_list\[6\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[5\] register_map_table.sv(68) " "Inferred latch for \"free_list\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[4\] register_map_table.sv(68) " "Inferred latch for \"free_list\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[3\] register_map_table.sv(68) " "Inferred latch for \"free_list\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289591 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[2\] register_map_table.sv(68) " "Inferred latch for \"free_list\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[1\] register_map_table.sv(68) " "Inferred latch for \"free_list\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "free_list\[0\] register_map_table.sv(68) " "Inferred latch for \"free_list\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[31\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[31\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[31\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[31\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[31\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[31\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[31\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[31\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[31\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[31\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[31\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[31\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[30\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[30\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[30\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[30\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[30\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[30\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[30\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[30\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[30\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[30\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[30\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[30\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289592 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[29\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[29\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[29\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[29\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[29\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[29\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[29\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[29\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[29\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[29\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[29\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[29\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[28\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[28\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[28\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[28\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[28\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[28\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[28\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[28\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[28\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[28\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[28\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[28\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[27\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[27\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[27\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[27\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[27\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[27\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289593 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[27\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[27\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[27\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[27\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[27\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[27\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[26\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[26\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[26\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[26\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[26\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[26\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[26\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[26\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[26\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[26\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[26\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[26\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[25\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[25\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[25\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[25\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[25\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[25\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[25\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[25\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[25\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[25\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[25\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[25\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289594 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[24\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[24\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289595 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[24\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[24\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289595 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[24\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[24\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289595 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[24\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[24\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289595 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[24\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[24\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289595 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[24\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[24\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289595 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[23\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[23\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289595 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[23\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[23\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289595 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[23\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[23\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289595 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[23\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[23\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289596 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[23\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[23\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289596 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[23\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[23\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289596 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[22\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[22\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289596 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[22\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[22\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289596 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[22\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[22\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289596 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[22\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[22\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289596 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[22\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[22\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289596 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[22\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[22\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289596 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[21\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[21\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289596 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[21\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[21\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289596 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[21\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[21\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289596 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[21\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[21\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289597 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[21\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[21\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289597 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[21\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[21\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289597 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[20\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[20\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289597 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[20\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[20\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289597 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[20\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[20\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289597 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[20\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[20\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289597 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[20\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[20\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289597 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[20\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[20\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289597 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[19\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[19\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289597 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[19\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[19\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289597 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[19\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[19\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289597 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[19\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[19\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289598 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[19\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[19\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289598 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[19\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[19\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289598 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[18\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[18\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289598 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[18\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[18\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289598 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[18\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[18\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289598 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[18\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[18\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289598 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[18\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[18\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289598 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[18\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[18\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289598 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[17\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[17\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289598 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[17\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[17\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289598 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[17\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[17\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289598 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[17\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[17\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289598 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[17\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[17\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289598 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[17\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[17\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289599 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[16\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[16\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289599 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[16\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[16\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289599 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[16\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[16\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289599 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[16\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[16\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289599 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[16\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[16\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289599 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[16\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[16\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289599 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[15\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[15\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289599 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[15\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[15\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289599 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[15\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[15\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289599 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[15\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[15\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289599 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[15\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[15\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[15\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[15\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[14\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[14\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[14\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[14\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[14\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[14\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[14\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[14\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[14\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[14\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[14\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[14\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[13\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[13\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[13\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[13\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[13\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[13\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[13\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[13\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[13\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[13\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[13\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[13\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[12\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[12\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289600 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[12\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[12\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289601 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[12\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[12\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289601 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[12\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[12\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289601 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[12\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[12\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289601 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[12\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[12\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289601 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[11\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[11\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289601 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[11\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[11\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289601 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[11\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[11\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289601 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[11\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[11\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289601 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[11\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[11\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289601 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[11\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[11\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289601 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[10\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[10\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289601 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[10\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[10\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289601 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[10\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[10\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289602 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[10\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[10\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289602 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[10\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[10\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289602 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[10\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[10\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289602 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[9\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[9\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289602 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[9\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[9\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289602 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[9\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[9\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289602 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[9\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[9\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289602 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[9\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[9\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289602 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[9\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[9\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289602 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[8\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[8\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289602 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[8\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[8\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289602 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[8\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[8\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289602 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[8\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[8\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289603 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[8\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[8\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289603 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[8\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[8\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289603 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[7\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[7\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289603 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[7\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[7\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289603 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[7\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[7\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289603 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[7\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[7\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289603 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[7\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[7\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289603 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[7\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[7\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289603 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[6\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[6\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289603 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[6\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[6\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289603 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[6\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[6\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289603 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[6\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[6\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289603 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[6\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[6\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289603 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[6\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[6\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[5\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[5\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[5\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[5\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[5\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[5\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[5\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[5\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[5\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[5\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[5\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[5\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[4\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[4\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[4\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[4\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[4\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[4\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[4\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[4\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[4\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[4\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[4\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[4\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[3\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[3\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[3\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[3\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289604 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[3\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[3\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289605 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[3\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[3\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289605 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[3\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[3\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289605 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[3\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[3\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289605 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[2\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[2\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289605 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[2\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[2\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289605 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[2\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[2\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289605 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[2\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[2\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289605 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[2\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[2\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289605 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[2\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[2\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289605 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[1\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[1\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289605 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[1\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[1\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289605 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[1\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[1\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289606 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[1\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[1\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289606 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[1\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[1\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289606 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[1\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[1\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289606 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[0\]\[0\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[0\]\[0\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289606 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[0\]\[1\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[0\]\[1\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289606 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[0\]\[2\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[0\]\[2\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289606 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[0\]\[3\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[0\]\[3\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289606 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[0\]\[4\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[0\]\[4\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289606 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_Map_Table.MapTable\[0\]\[5\] register_map_table.sv(68) " "Inferred latch for \"register_Map_Table.MapTable\[0\]\[5\]\" at register_map_table.sv(68)" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289606 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_Map_Table_ifc mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table_ifc:register_Map_Table " "Elaborating entity \"register_Map_Table_ifc\" for hierarchy \"mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table_ifc:register_Map_Table\"" {  } { { "mips_core/register_map_table.sv" "register_Map_Table" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289631 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "register_Map_Table_ifc " "Entity \"register_Map_Table_ifc\" contains only dangling pins" {  } { { "mips_core/register_map_table.sv" "register_Map_Table" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 25 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1623141289632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder_64 mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|priority_encoder_64:encoder " "Elaborating entity \"priority_encoder_64\" for hierarchy \"mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|priority_encoder_64:encoder\"" {  } { { "mips_core/register_map_table.sv" "encoder" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 priority_encoder_64.sv(39) " "Verilog HDL assignment warning at priority_encoder_64.sv(39): truncated value with size 32 to match size of target (6)" {  } { { "mips_core/priority_encoder_64.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder_64.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623141289636 "|mips_cpu|mips_core:MIPS_CORE|register_Map_Table:REGISTER_MAP_TABLE|priority_encoder_64:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_Queue mips_core:MIPS_CORE\|instruction_Queue:INSTRUCTION_QUEUE " "Elaborating entity \"instruction_Queue\" for hierarchy \"mips_core:MIPS_CORE\|instruction_Queue:INSTRUCTION_QUEUE\"" {  } { { "mips_core/mips_core.sv" "INSTRUCTION_QUEUE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 instruction_queue.sv(108) " "Verilog HDL assignment warning at instruction_queue.sv(108): truncated value with size 32 to match size of target (26)" {  } { { "mips_core/instruction_queue.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/instruction_queue.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623141289690 "|mips_cpu|mips_core:MIPS_CORE|instruction_Queue:INSTRUCTION_QUEUE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 instruction_queue.sv(142) " "Verilog HDL assignment warning at instruction_queue.sv(142): truncated value with size 32 to match size of target (1)" {  } { { "mips_core/instruction_queue.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/instruction_queue.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623141289690 "|mips_cpu|mips_core:MIPS_CORE|instruction_Queue:INSTRUCTION_QUEUE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_Queue_ifc mips_core:MIPS_CORE\|instruction_Queue:INSTRUCTION_QUEUE\|instruction_Queue_ifc:Instr_Queue " "Elaborating entity \"instruction_Queue_ifc\" for hierarchy \"mips_core:MIPS_CORE\|instruction_Queue:INSTRUCTION_QUEUE\|instruction_Queue_ifc:Instr_Queue\"" {  } { { "mips_core/instruction_queue.sv" "Instr_Queue" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/instruction_queue.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder_32 mips_core:MIPS_CORE\|instruction_Queue:INSTRUCTION_QUEUE\|priority_encoder_32:valid_entry_encoder " "Elaborating entity \"priority_encoder_32\" for hierarchy \"mips_core:MIPS_CORE\|instruction_Queue:INSTRUCTION_QUEUE\|priority_encoder_32:valid_entry_encoder\"" {  } { { "mips_core/instruction_queue.sv" "valid_entry_encoder" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/instruction_queue.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 priority_encoder_32.sv(39) " "Verilog HDL assignment warning at priority_encoder_32.sv(39): truncated value with size 32 to match size of target (5)" {  } { { "mips_core/priority_encoder_32.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder_32.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623141289703 "|mips_cpu|mips_core:MIPS_CORE|instruction_Queue:INSTRUCTION_QUEUE|priority_encoder_32:valid_entry_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder_32 mips_core:MIPS_CORE\|instruction_Queue:INSTRUCTION_QUEUE\|priority_encoder_32:ready_encoder " "Elaborating entity \"priority_encoder_32\" for hierarchy \"mips_core:MIPS_CORE\|instruction_Queue:INSTRUCTION_QUEUE\|priority_encoder_32:ready_encoder\"" {  } { { "mips_core/instruction_queue.sv" "ready_encoder" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/instruction_queue.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 priority_encoder_32.sv(31) " "Verilog HDL assignment warning at priority_encoder_32.sv(31): truncated value with size 32 to match size of target (5)" {  } { { "mips_core/priority_encoder_32.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/priority_encoder_32.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623141289709 "|mips_cpu|mips_core:MIPS_CORE|instruction_Queue:INSTRUCTION_QUEUE|priority_encoder_32:ready_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_List mips_core:MIPS_CORE\|active_List:ACTIVE_LIST " "Elaborating entity \"active_List\" for hierarchy \"mips_core:MIPS_CORE\|active_List:ACTIVE_LIST\"" {  } { { "mips_core/mips_core.sv" "ACTIVE_LIST" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141289717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 active_list.sv(145) " "Verilog HDL assignment warning at active_list.sv(145): truncated value with size 32 to match size of target (26)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623141289728 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 active_list.sv(162) " "Verilog HDL assignment warning at active_list.sv(162): truncated value with size 32 to match size of target (26)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623141289731 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 active_list.sv(187) " "Verilog HDL assignment warning at active_list.sv(187): truncated value with size 32 to match size of target (5)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623141289732 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 active_list.sv(214) " "Verilog HDL assignment warning at active_list.sv(214): truncated value with size 32 to match size of target (5)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623141289733 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 active_list.sv(233) " "Verilog HDL assignment warning at active_list.sv(233): truncated value with size 32 to match size of target (5)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623141289735 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 active_list.sv(260) " "Verilog HDL assignment warning at active_list.sv(260): truncated value with size 32 to match size of target (5)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623141289744 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[31\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289943 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[30\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289943 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[29\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289943 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[28\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289943 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[27\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289943 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[26\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289943 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[25\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289943 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[24\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289943 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[23\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289943 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[22\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289943 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[21\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289943 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[20\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289943 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[19\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289943 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[18\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289943 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[17\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[16\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[15\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[14\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[13\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[12\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[11\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[10\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[9\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[8\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[7\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[6\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[5\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[4\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[3\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[2\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[1\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.reg_or_mem\[0\] active_list.sv(134) " "Inferred latch for \"a_l.reg_or_mem\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289944 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289945 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[31\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[31\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289946 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289947 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[30\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[30\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289948 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289949 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[29\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[29\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289950 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[28\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[28\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289951 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289952 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[27\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[27\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289953 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[26\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[26\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289954 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289955 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[25\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[25\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289956 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289957 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[24\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[24\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289958 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289959 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[23\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[23\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289960 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[22\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[22\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289961 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289962 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[21\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[21\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289963 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289964 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[20\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[20\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289965 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289966 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[19\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[19\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289967 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[18\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[18\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289968 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289969 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[17\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[17\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289970 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289971 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[16\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[16\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289972 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289973 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[15\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[15\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289974 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289975 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[14\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[14\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289976 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289977 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[13\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[13\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289978 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289979 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289979 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289979 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289979 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289979 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289979 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289979 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289979 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289979 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289979 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289979 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289979 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289979 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289979 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[12\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[12\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289980 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289981 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[11\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[11\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289982 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289983 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[10\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[10\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289984 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289985 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[9\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[9\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289986 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289987 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[8\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[8\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289988 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289989 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289989 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289989 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289989 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289989 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289989 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289989 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289989 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289989 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289989 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289989 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289989 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289989 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[7\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[7\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289990 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289991 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[6\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[6\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289992 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289993 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[5\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[5\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289994 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289995 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[4\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[4\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289996 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289997 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289997 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289997 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289997 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289997 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289997 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289997 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289997 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289997 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289997 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289997 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289997 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289997 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289997 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289998 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[3\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[3\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141289999 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290000 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290000 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290000 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290000 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290000 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290000 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290000 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290000 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290000 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290000 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290000 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290000 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290000 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290000 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[2\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[2\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290001 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290002 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290003 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290003 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290003 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290003 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290003 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[1\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[1\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290003 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[0\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[0\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290003 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[1\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[1\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290003 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[2\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[2\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290003 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[3\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[3\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290003 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[4\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[4\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290003 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[5\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[5\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290003 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[6\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[6\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290003 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[7\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[7\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[8\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[8\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[9\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[9\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[10\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[10\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[11\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[11\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[12\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[12\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[13\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[13\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[14\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[14\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[15\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[15\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[16\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[16\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[17\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[17\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[18\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[18\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[19\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[19\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[20\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[20\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[21\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[21\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290004 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[22\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[22\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290005 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[23\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[23\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290005 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[24\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[24\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290005 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[25\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[25\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290005 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[26\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[26\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290005 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[27\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[27\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290005 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[28\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[28\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290005 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[29\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[29\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290005 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[30\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[30\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290005 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_l.mem_addr\[0\]\[31\] active_list.sv(134) " "Inferred latch for \"a_l.mem_addr\[0\]\[31\]\" at active_list.sv(134)" {  } { { "mips_core/active_list.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141290005 "|mips_cpu|mips_core:MIPS_CORE|active_List:ACTIVE_LIST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "active_List_ifc mips_core:MIPS_CORE\|active_List:ACTIVE_LIST\|active_List_ifc:a_l " "Elaborating entity \"active_List_ifc\" for hierarchy \"mips_core:MIPS_CORE\|active_List:ACTIVE_LIST\|active_List_ifc:a_l\"" {  } { { "mips_core/active_list.sv" "a_l" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290512 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "active_List_ifc " "Entity \"active_List_ifc\" contains only dangling pins" {  } { { "mips_core/active_list.sv" "a_l" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/active_list.sv" 105 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1623141290536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file mips_core:MIPS_CORE\|reg_file:REG_FILE " "Elaborating entity \"reg_file\" for hierarchy \"mips_core:MIPS_CORE\|reg_file:REG_FILE\"" {  } { { "mips_core/mips_core.sv" "REG_FILE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_unit mips_core:MIPS_CORE\|forward_unit:FORWARD_UNIT " "Elaborating entity \"forward_unit\" for hierarchy \"mips_core:MIPS_CORE\|forward_unit:FORWARD_UNIT\"" {  } { { "mips_core/mips_core.sv" "FORWARD_UNIT" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage_glue mips_core:MIPS_CORE\|decode_stage_glue:DEC_STAGE_GLUE " "Elaborating entity \"decode_stage_glue\" for hierarchy \"mips_core:MIPS_CORE\|decode_stage_glue:DEC_STAGE_GLUE\"" {  } { { "mips_core/mips_core.sv" "DEC_STAGE_GLUE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_d2e mips_core:MIPS_CORE\|pr_d2e:PR_D2E " "Elaborating entity \"pr_d2e\" for hierarchy \"mips_core:MIPS_CORE\|pr_d2e:PR_D2E\"" {  } { { "mips_core/mips_core.sv" "PR_D2E" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips_core:MIPS_CORE\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"mips_core:MIPS_CORE\|alu:ALU\"" {  } { { "mips_core/mips_core.sv" "ALU" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "llsc_module mips_core:MIPS_CORE\|llsc_module:LLSC_mod " "Elaborating entity \"llsc_module\" for hierarchy \"mips_core:MIPS_CORE\|llsc_module:LLSC_mod\"" {  } { { "mips_core/mips_core.sv" "LLSC_mod" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_stage_glue mips_core:MIPS_CORE\|ex_stage_glue:EX_STAGE_GLUE " "Elaborating entity \"ex_stage_glue\" for hierarchy \"mips_core:MIPS_CORE\|ex_stage_glue:EX_STAGE_GLUE\"" {  } { { "mips_core/mips_core.sv" "EX_STAGE_GLUE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_e2m mips_core:MIPS_CORE\|pr_e2m:PR_E2M " "Elaborating entity \"pr_e2m\" for hierarchy \"mips_core:MIPS_CORE\|pr_e2m:PR_E2M\"" {  } { { "mips_core/mips_core.sv" "PR_E2M" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_cache mips_core:MIPS_CORE\|d_cache:D_CACHE " "Elaborating entity \"d_cache\" for hierarchy \"mips_core:MIPS_CORE\|d_cache:D_CACHE\"" {  } { { "mips_core/mips_core.sv" "D_CACHE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290602 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 d_cache.sv(171) " "Verilog HDL assignment warning at d_cache.sv(171): truncated value with size 32 to match size of target (26)" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/d_cache.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623141290612 "|mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 d_cache.sv(185) " "Verilog HDL assignment warning at d_cache.sv(185): truncated value with size 32 to match size of target (26)" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/d_cache.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1623141290612 "|mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "d_cache.sv(312) " "Verilog HDL Case Statement information at d_cache.sv(312): all case item expressions in this case statement are onehot" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/d_cache.sv" 312 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1623141290613 "|mips_cpu|mips_core:MIPS_CORE|d_cache:D_CACHE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[0\].databank " "Elaborating entity \"cache_bank\" for hierarchy \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[0\].databank\"" {  } { { "mips_core/d_cache.sv" "databanks\[0\].databank" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/d_cache.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank_core mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE " "Elaborating entity \"cache_bank_core\" for hierarchy \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE\"" {  } { { "mips_core/cache_bank.sv" "BANK_CORE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/cache_bank.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank " "Elaborating entity \"cache_bank\" for hierarchy \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\"" {  } { { "mips_core/d_cache.sv" "tagbank" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/d_cache.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_bank_core mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE " "Elaborating entity \"cache_bank_core\" for hierarchy \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\"" {  } { { "mips_core/cache_bank.sv" "BANK_CORE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/cache_bank.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_stage_glue mips_core:MIPS_CORE\|mem_stage_glue:MEM_STAGE_GLUE " "Elaborating entity \"mem_stage_glue\" for hierarchy \"mips_core:MIPS_CORE\|mem_stage_glue:MEM_STAGE_GLUE\"" {  } { { "mips_core/mips_core.sv" "MEM_STAGE_GLUE" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr_m2w mips_core:MIPS_CORE\|pr_m2w:PR_M2W " "Elaborating entity \"pr_m2w\" for hierarchy \"mips_core:MIPS_CORE\|pr_m2w:PR_M2W\"" {  } { { "mips_core/mips_core.sv" "PR_M2W" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_controller mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER " "Elaborating entity \"hazard_controller\" for hierarchy \"mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER\"" {  } { { "mips_core/mips_core.sv" "HAZARD_CONTROLLER" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/mips_core.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290629 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "i2i_hc.flush hazard_controller.sv(33) " "Output port \"i2i_hc.flush\" at hazard_controller.sv(33) has no driver" {  } { { "mips_core/hazard_controller.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/hazard_controller.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1623141290630 "|mips_cpu|mips_core:MIPS_CORE|hazard_controller:HAZARD_CONTROLLER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_controller mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER\|branch_controller:BRANCH_CONTROLLER " "Elaborating entity \"branch_controller\" for hierarchy \"mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER\|branch_controller:BRANCH_CONTROLLER\"" {  } { { "mips_core/hazard_controller.sv" "BRANCH_CONTROLLER" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/hazard_controller.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor_backward_taken_forward_not_taken mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER\|branch_controller:BRANCH_CONTROLLER\|branch_predictor_backward_taken_forward_not_taken:PREDICTOR " "Elaborating entity \"branch_predictor_backward_taken_forward_not_taken\" for hierarchy \"mips_core:MIPS_CORE\|hazard_controller:HAZARD_CONTROLLER\|branch_controller:BRANCH_CONTROLLER\|branch_predictor_backward_taken_forward_not_taken:PREDICTOR\"" {  } { { "mips_core/branch_controller.sv" "PREDICTOR" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/branch_controller.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141290633 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mips_core:MIPS_CORE\|reg_file:REG_FILE\|regs " "RAM logic \"mips_core:MIPS_CORE\|reg_file:REG_FILE\|regs\" is uninferred due to asynchronous read logic" {  } { { "mips_core/reg_file.sv" "regs" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/reg_file.sv" 37 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1623141294238 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1623141294238 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[0\] " "LATCH primitive \"mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[0\]\" is permanently enabled" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1623141301594 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 13 " "Parameter WIDTH_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 13 " "Parameter WIDTH_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[2\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[2\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[1\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[1\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 17 " "Parameter WIDTH_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[2\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[2\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[1\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[1\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[0\].databank\|cache_bank_core:BANK_CORE\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1623141301601 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1623141301601 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1623141301601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141301651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0 " "Instantiated megafunction \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 13 " "Parameter \"WIDTH_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 13 " "Parameter \"WIDTH_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301651 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623141301651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6n1 " "Found entity 1: altsyncram_a6n1" {  } { { "db/altsyncram_a6n1.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/altsyncram_a6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141301689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141301689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141301699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0 " "Instantiated megafunction \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:tagbank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 17 " "Parameter \"WIDTH_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301699 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623141301699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43n1 " "Found entity 1: altsyncram_43n1" {  } { { "db/altsyncram_43n1.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/altsyncram_43n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141301737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141301737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141301745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0 " "Instantiated megafunction \"mips_core:MIPS_CORE\|i_cache:I_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301745 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623141301745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/altsyncram_u2n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141301786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141301786 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141301813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0 " "Instantiated megafunction \"mips_core:MIPS_CORE\|d_cache:D_CACHE\|cache_bank:databanks\[3\].databank\|cache_bank_core:BANK_CORE\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301813 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623141301813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6n1 " "Found entity 1: altsyncram_c6n1" {  } { { "db/altsyncram_c6n1.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/altsyncram_c6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141301853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141301853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141301881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623141301881 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623141301881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623141301918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141301918 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1623141302086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[20\]\[0\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[20\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303481 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[24\]\[0\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[24\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303482 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[28\]\[0\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[28\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303482 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[21\]\[0\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[21\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303482 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[25\]\[0\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[25\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303482 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[29\]\[0\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[29\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303486 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303486 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[22\]\[0\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[22\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303502 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303502 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[26\]\[0\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[26\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303517 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[30\]\[0\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[30\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303532 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[19\]\[0\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[19\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303548 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[23\]\[0\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[23\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303563 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[27\]\[0\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[27\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303578 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303578 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[31\]\[0\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[31\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303594 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303594 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[20\]\[1\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[20\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303610 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[24\]\[1\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[24\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303626 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[20\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303693 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[28\]\[1\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[28\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303641 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[24\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303693 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[21\]\[1\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[21\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303656 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[25\]\[1\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[25\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303672 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[28\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303693 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[17\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303693 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[29\]\[1\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[29\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303688 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[21\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303704 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[22\]\[1\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[22\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303704 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303704 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[25\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303719 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[26\]\[1\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[26\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303719 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[30\]\[1\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[30\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303735 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[29\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303735 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[18\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303750 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[19\]\[1\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[19\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303750 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[23\]\[1\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[23\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303765 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[22\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303765 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303765 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[26\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303780 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[27\]\[1\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[27\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303780 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[30\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303796 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[31\]\[1\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[31\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303796 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[19\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303812 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[20\]\[2\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[20\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303812 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[24\]\[2\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[24\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303828 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[23\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303828 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[27\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303843 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[28\]\[2\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[28\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303843 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[21\]\[2\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[21\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303858 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[31\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303858 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[32\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303874 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[25\]\[2\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[25\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303874 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303874 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[33\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303889 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[29\]\[2\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[29\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303889 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[34\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303905 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[22\]\[2\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[22\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303905 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[26\]\[2\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[26\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303921 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[35\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303921 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[30\]\[2\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[30\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303936 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[36\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303936 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[23\]\[2\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[23\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303936 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303936 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[27\]\[2\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[27\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303952 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[37\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303952 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303952 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[38\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303968 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[31\]\[2\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[31\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303968 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[20\]\[3\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[20\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141303984 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141303984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[39\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141303984 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141303984 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[24\]\[3\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[24\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304000 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[40\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304000 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[41\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304015 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[28\]\[3\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[28\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304015 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[42\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304030 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[21\]\[3\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[21\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304030 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[25\]\[3\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[25\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304045 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[43\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304045 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[44\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304061 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[29\]\[3\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[29\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304061 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[22\]\[3\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[22\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304077 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[45\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304077 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[26\]\[3\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[26\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304092 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[46\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304092 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[30\]\[3\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[30\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304108 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[47\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304108 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304108 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[48\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304124 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[23\]\[3\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[23\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304124 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304124 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[56\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304139 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[27\]\[3\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[27\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304139 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[31\]\[3\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[31\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304154 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304154 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304154 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[20\]\[4\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[20\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304170 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[49\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304170 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304170 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[24\]\[4\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[24\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304186 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[53\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304186 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304186 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[28\]\[4\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[28\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304202 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[57\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304202 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[61\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304218 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[21\]\[4\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[21\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304218 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[25\]\[4\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[25\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304233 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[50\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304233 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[54\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304249 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[29\]\[4\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[29\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304249 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[22\]\[4\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[22\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304265 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[58\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304265 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[62\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304281 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[26\]\[4\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[26\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304281 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304281 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[51\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304296 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[30\]\[4\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[30\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304296 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[55\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304311 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[23\]\[4\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[23\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304311 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[59\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304326 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[27\]\[4\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[27\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304326 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[63\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\] " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|free_list\[60\]" {  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 1 1623141304342 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 1 1623141304342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[31\]\[4\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[31\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304342 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[20\]\[5\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[20\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304357 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[24\]\[5\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[24\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304372 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[28\]\[5\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[28\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304388 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[21\]\[5\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[21\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304404 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[25\]\[5\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[25\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304419 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304419 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[29\]\[5\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[29\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304434 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[22\]\[5\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[22\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304450 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[26\]\[5\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[26\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304450 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[30\]\[5\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[30\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304466 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304466 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[23\]\[5\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[23\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304482 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304482 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[27\]\[5\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[27\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304498 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304498 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[31\]\[5\] " "Latch mips_core:MIPS_CORE\|register_Map_Table:REGISTER_MAP_TABLE\|register_Map_Table.MapTable\[31\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0 " "Ports D and ENA on the latch are fed by the same signal mips_core:MIPS_CORE\|decoder:DECODER\|WideOr0" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/decoder.sv" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 3 1623141304514 ""}  } { { "mips_core/register_map_table.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_core/register_map_table.sv" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 3 1623141304514 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623141307923 "|mips_cpu|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623141307923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623141308213 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3640 " "3640 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1623141314902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.map.smsg " "Generated suppressed messages file C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141315325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623141315865 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623141315865 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mips_cpu.sv" "" { Text "C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/mips_cpu.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1623141316410 "|mips_cpu|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1623141316410 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7881 " "Implemented 7881 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623141316427 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623141316427 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1623141316427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7372 " "Implemented 7372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623141316427 ""} { "Info" "ICUT_CUT_TM_RAMS" "398 " "Implemented 398 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1623141316427 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1623141316427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623141316427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 364 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 364 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5006 " "Peak virtual memory: 5006 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623141316538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 08 01:35:16 2021 " "Processing ended: Tue Jun 08 01:35:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623141316538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623141316538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623141316538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623141316538 ""}
