[
    {
        "dut": ["synthetic_nonlinear"],
        "dim": [64],
        "kernel_size": [5],
        "ch": [8],
        "simd": [8],
        "pe": [8],
        "parallel_window": [1],

        "lb_num_layers": [1],
        "rb_num_layers": [4],

        "board": ["RFSoC2x2"],
        "synth_clk_period_ns": [10],

        "rtlsim_n": [5],

        "live_fifo_sizing": [True],
        "generate_outputs": [["bitfile", "pynq_driver", "deployment_package"]]
    },
    {
        "dut": ["synthetic_nonlinear"],
        "dim": [64],
        "kernel_size": [5],
        "ch": [8],
        "simd": [8],
        "pe": [8],
        "parallel_window": [1],

        "lb_num_layers": [1],
        "rb_num_layers": [4],

        "board": ["RFSoC2x2"],
        "synth_clk_period_ns": [10],

        "rtlsim_batch_size": [5],

        "auto_fifo_depths": [True],
        "auto_fifo_strategy": ["characterize"],
        "characteristic_function_strategy": ["analytical", "rtlsim"],

        "generate_outputs": [["stitched_ip", "rtlsim_performance", "bitfile", "pynq_driver", "deployment_package"]]
    },
    {
        "dut": ["synthetic_nonlinear"],
        "dim": [64],
        "kernel_size": [5],
        "ch": [8],
        "simd": [8],
        "pe": [8],
        "parallel_window": [1],

        "lb_num_layers": [1],
        "rb_num_layers": [4],

        "board": ["RFSoC2x2"],
        "synth_clk_period_ns": [10],

        "rtlsim_batch_size": [5],

        "auto_fifo_depths": [True],
        "auto_fifo_strategy": ["largefifo_rtlsim"],

        "fifosim_n_inferences": [2],
        "generate_outputs": [["stitched_ip", "rtlsim_performance", "bitfile", "pynq_driver", "deployment_package"]]
    }
]