[
	{
		"original_line": "parameter integer seed1 = 0 from [0:inf);", 
		"bug_line": "parameter integer seed1 == 0 from [0:inf);",
		"error_description": "Used '==' assignment operator instead of '=' for parameter initialization, which is invalid syntax in VerilogA."
	},
	{
		"original_line": "   endfunction", 
		"bug_line": "   endfunctio",
		"error_description": "Misspelled 'endfunction' keyword as 'endfunctio' (missing terminal 'n'), causing unterminated function definition"
	},
	{
		"original_line": "inout vp, vn;", 
		"bug_line": "inout vp, vn",
		"error_description": "Missing semicolon at end of port declaration statement, causing syntax error due to unterminated declaration."
	},
	{
		"original_line": "   integer iseed1, iseed2;", 
		"bug_line": "   integer iseed1 iseed2;",
		"error_description": "Missing comma between variable declarations causes syntax error. The comma separator between 'iseed1' and 'iseed2' is required in multi-variable declarations."
	},
	{
		"original_line": "    v2 = abs($random(iseed2)/`MAXINT);", 
		"bug_line": "    v2 = abs($random(iseed2)/`MAXINT;",
		"error_description": "Missing closing parenthesis for the abs function call, leaving unterminated parentheses."
	},
	{
		"original_line": "	 iseed1 = seed1;", 
		"bug_line": "	 iseed1 = (seed1;",
		"error_description": "Unmatched opening parenthesis without closing parenthesis in the assignment expression."
	},
	{
		"original_line": "parameter real c_dev = 1K from (0:inf);", 
		"bug_line": "parameter real c_dev = 1K from (0:inf;",
		"error_description": "Missing closing parenthesis ')' in range constraint for parameter declaration"
	},
	{
		"original_line": "	 if (show_val == 1) $strobe("capacitance of %M = %e \n",c);", 
		"bug_line": "	 if (show_val == 1) $strobe("capacitance of %M = %e \n",c)",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "	 c = c_mean + c_dev * gasdev(v1, v2);", 
		"bug_line": "	 c = c_mean + c_dev * gasdev(v1, v2)",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as all statements in Verilog-A must be properly terminated."
	},
	{
		"original_line": "	 c = c_mean + c_dev * gasdev(v1, v2);", 
		"bug_line": "	 c = c_mean + c_dev * gasdev(v1, v2;",
		"error_description": "Missing closing parenthesis for function call. The 'gasdev' function requires two arguments and must be closed with ')' after the arguments."
	},
	{
		"original_line": " c = c_mean + c_dev * gasdev(v1, v2);", 
		"bug_line": " c = c_mean + c_dev * gasdev(v1, v2)",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "electrical vp, vn;", 
		"bug_line": "electrical vp vn;",
		"error_description": "Missing comma between port identifiers in discipline declaration. VerilogA requires commas to separate multiple ports in type declarations."
	},
	{
		"original_line": "v1 = abs($random(iseed1)/`MAXINT);", 
		"bug_line": "v1 = abs($random(iseed1)/`MAXINT;",
		"error_description": "Missing closing parenthesis for the abs function call"
	},
	{
		"original_line": "parameter integer seed2 = 13 from [0:inf);", 
		"bug_line": "parameter integer seed2 = 13 from [0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration. Verilog-A requires each parameter statement to terminate with a semicolon."
	},
	{
		"original_line": "    v1 = abs($random(iseed1)/`MAXINT);", 
		"bug_line": "    v1 = abs($random(iseed1)/`MAXINT)",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as statements must be properly terminated in VerilogA."
	},
	{
		"original_line": "           real c,v1,v2;", 
		"bug_line": "           reel c,v1,v2;",
		"error_description": "Misspelled keyword 'real' as 'reel' (invalid data type)"
	},
	{
		"original_line": "module untrimmed_cap(vp, vn);", 
		"bug_line": "module untrimmed_cap(vp, vn)",
		"error_description": "Missing semicolon at the end of module declaration. VerilogA requires semicolons to terminate module declarations."
	},
	{
		"original_line": "parameter real c_dev = 1K from (0:inf);", 
		"bug_line": "parameter real c_dev 1K from (0:inf);",
		"error_description": "Missing assignment operator '=' between parameter name and default value"
	},
	{
		"original_line": "	 iseed2 = seed2;", 
		"bug_line": "	 iseed2 = seed2)",
		"error_description": "Unmatched closing parenthesis without corresponding opening parenthesis, creating invalid syntax"
	},
	{
		"original_line": "module untrimmed_cap(vp, vn);", 
		"bug_line": "module untrimmed_cap(vp, vn)",
		"error_description": "Missing semicolon at the end of the module declaration line"
	}
]