{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1430908805296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1430908805299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  6 13:40:04 2015 " "Processing started: Wed May  6 13:40:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1430908805299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1430908805299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1430908805301 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1430908805826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_infer_instr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_infer_instr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_infer_instr-rtl " "Found design unit 1: ram_infer_instr-rtl" {  } { { "ram_infer_instr.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/ram_infer_instr.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430908806857 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_infer_instr " "Found entity 1: ram_infer_instr" {  } { { "ram_infer_instr.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/ram_infer_instr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430908806857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430908806857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_infer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_infer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_infer-rtl " "Found design unit 1: ram_infer-rtl" {  } { { "ram_infer.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/ram_infer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430908806860 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_infer " "Found entity 1: ram_infer" {  } { { "ram_infer.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/ram_infer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430908806860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430908806860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab2-bhv " "Found design unit 1: lab2-bhv" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/lab2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430908806862 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Found entity 1: lab2" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/lab2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430908806862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430908806862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpuArch " "Found design unit 1: cpu-cpuArch" {  } { { "cpu.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/cpu.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430908806865 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/cpu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430908806865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430908806865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-conArch " "Found design unit 1: controller-conArch" {  } { { "controller.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1430908806868 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1430908806868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1430908806868 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "led_0 lab2.vhd(95) " "VHDL error at lab2.vhd(95): object \"led_0\" is used but not declared" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/lab2.vhd" 95 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1 1430908806870 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out led_0 lab2.vhd(95) " "VHDL error at lab2.vhd(95): cannot associate formal port \"led_0\" of mode \"out\" with an expression" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/lab2.vhd" 95 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1 1430908806870 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "led_5 lab2.vhd(95) " "VHDL error at lab2.vhd(95): object \"led_5\" is used but not declared" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/lab2.vhd" 95 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1 1430908806870 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out led_5 lab2.vhd(95) " "VHDL error at lab2.vhd(95): cannot associate formal port \"led_5\" of mode \"out\" with an expression" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/lab2.vhd" 95 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1 1430908806871 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "led_6 lab2.vhd(95) " "VHDL error at lab2.vhd(95): object \"led_6\" is used but not declared" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/lab2.vhd" 95 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1 1430908806871 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out led_6 lab2.vhd(95) " "VHDL error at lab2.vhd(95): cannot associate formal port \"led_6\" of mode \"out\" with an expression" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/lab2.vhd" 95 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1 1430908806871 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "led_7 lab2.vhd(95) " "VHDL error at lab2.vhd(95): object \"led_7\" is used but not declared" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/lab2.vhd" 95 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1 1430908806871 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out led_7 lab2.vhd(95) " "VHDL error at lab2.vhd(95): cannot associate formal port \"led_7\" of mode \"out\" with an expression" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/lab2.vhd" 95 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1 1430908806871 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "led_8 lab2.vhd(95) " "VHDL error at lab2.vhd(95): object \"led_8\" is used but not declared" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/lab2.vhd" 95 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1 1430908806872 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out led_8 lab2.vhd(95) " "VHDL error at lab2.vhd(95): cannot associate formal port \"led_8\" of mode \"out\" with an expression" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/lab2.vhd" 95 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1 1430908806872 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "led_9 lab2.vhd(95) " "VHDL error at lab2.vhd(95): object \"led_9\" is used but not declared" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/lab2.vhd" 95 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1 1430908806872 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out led_9 lab2.vhd(95) " "VHDL error at lab2.vhd(95): cannot associate formal port \"led_9\" of mode \"out\" with an expression" {  } { { "lab2.vhd" "" { Text "/home/kyriakos/git/vlsi/Lab2_Processor/quartus/lab2.vhd" 95 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1 1430908806872 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1430908807196 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May  6 13:40:07 2015 " "Processing ended: Wed May  6 13:40:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1430908807196 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1430908807196 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1430908807196 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1430908807196 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus II Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1430908807345 ""}
