,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - FLOAT,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - FLOAT,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - FLOAT,Speedup w/ templated loop iteration count (known at compile-time) - FLOAT,Speedup using CPU vectorization - FLOAT,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - DOUBLE,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - DOUBLE,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - DOUBLE,Speedup w/ templated loop iteration count (known at compile-time) - DOUBLE,Speedup using CPU vectorization - DOUBLE,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - HALF,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - HALF,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - HALF,Speedup w/ templated loop iteration count (known at compile-time) - HALF,Speedup using CPU vectorization - HALF,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - All Runs,Speedup w/ templated loop iteration count (known at compile-time) - All Runs,Speedup using half-precision relative to float,Speedup using double-precision relative to float (actually slowdown),
Average Speedup,1.11814,1.40384,1.49711,1.50363,1.44261,1.4715,1.44123,1.39857,1.36588,1.3592,1.36732,1.35733,1.35883,1.35975,0.994322,1.01636,1.08021,1.11882,1.2066,1.26457,1.30794,1.33867,1.34743,1.35559,1.3593,1.36285,1.35359,1.34532,1.40384,1.50363,1.4715,1.20174,1.27486,1.30799,1.31281,1.40668,1.0264,1.2519,1.8049,1.16412,1.56774,1.64354,1.61354,1.48983,1.47843,1.41258,1.38419,1.39534,1.40231,1.39827,1.39302,1.3934,1.38858,1.05419,1.06254,1.12002,1.15069,1.2296,1.28061,1.3222,1.35459,1.36042,1.36425,1.36243,1.3604,1.35046,1.34271,1.56774,1.61354,1.47843,1.47481,1.41069,1.39444,1.316,1.46116,1.03454,1.27074,1.26115,1.46097,1.54469,1.54033,1.47722,1.40465,1.36694,1.29952,1.27617,1.23898,1.22119,1.20653,1.18291,1.17752,1.17188,0.964986,0.972396,1.07089,1.11706,1.20632,1.26582,1.31054,1.34437,1.35195,1.35865,1.36188,1.3648,1.35535,1.34726,1.54469,1.47722,1.36694,1.00127,0.996397,1.03282,1.15945,1.1843,1.03645,1.22983,2.81889,1.11814,1.40384,1.49711,1.50363,1.44261,1.4715,1.44123,1.39857,1.36588,1.3592,1.36732,1.35733,1.35883,1.35975,1.34671,1.38575,1.40983,1.41615,1.39398,1.39535,1.37736,1.36864,1.37367,1.37748,1.3767,1.37511,1.37595,1.37416,1.37716,1.38553,1.39024,1.38705,1.37878,1.37289,1.35924,1.35239,1.34128,1.33391,1.32688,1.31679,1.31181,1.30674,0.994322,1.01636,1.08021,1.11882,1.2066,1.26457,1.30794,1.33867,1.34743,1.35559,1.3593,1.36285,1.35359,1.34532,1.32591,1.30997,1.30556,1.30207,1.31487,1.32591,1.33761,1.34869,1.35123,1.35321,1.35285,1.35228,1.3478,1.34401,1.33094,1.31924,1.31758,1.31564,1.32315,1.33021,1.33732,1.34409,1.34594,1.34787,1.34905,1.35025,1.34761,1.3451,1.03246,1.25083,1.21022,0.54101,
Median Speedup,1.11814,1.40384,1.68367,1.60343,1.52319,1.56956,1.52319,1.39142,1.25966,1.27936,1.29907,1.27936,1.29907,1.33538,0.994322,1.01636,1.03839,1.12316,1.20792,1.22128,1.23464,1.39422,1.41746,1.42326,1.41746,1.40969,1.40192,1.39915,1.40384,1.60343,1.56956,1.20174,1.27326,1.33538,1.25966,1.3717,1.01045,1.17477,1.76231,1.16412,1.56774,1.79514,1.65933,1.52353,1.4725,1.42146,1.30347,1.42146,1.44327,1.42146,1.38964,1.39795,1.37789,1.05419,1.06254,1.07088,1.15294,1.23499,1.23885,1.24271,1.38919,1.40701,1.40289,1.39876,1.37148,1.34421,1.34113,1.56774,1.65933,1.4725,1.47481,1.41145,1.37789,1.35782,1.42146,1.01183,1.09618,1.21631,1.46097,1.54469,1.53162,1.4963,1.46097,1.37442,1.28788,1.23312,1.17836,1.14638,1.1144,1.11356,1.11278,1.11275,0.964986,0.972396,0.979806,1.11769,1.25557,1.26172,1.26788,1.41559,1.41256,1.41578,1.41256,1.40476,1.39695,1.39556,1.54469,1.4963,1.37442,1.00127,1.0007,1.06049,1.11278,1.11273,1.00267,1.09205,3.13222,1.11814,1.40384,1.68367,1.60343,1.52319,1.56956,1.52319,1.39142,1.25966,1.27936,1.29907,1.27936,1.29907,1.33538,1.29907,1.33538,1.3717,1.37425,1.3717,1.37425,1.3717,1.33538,1.3717,1.37425,1.3717,1.36476,1.3717,1.36476,1.3717,1.37425,1.3768,1.37425,1.3717,1.36476,1.35782,1.34657,1.33532,1.33062,1.32591,1.31249,1.29907,1.29347,0.994322,1.01636,1.03839,1.12316,1.20792,1.22128,1.23464,1.39422,1.41746,1.42326,1.41746,1.40969,1.40192,1.39915,1.39639,1.3194,1.24241,1.24256,1.24271,1.31955,1.39639,1.39915,1.40192,1.40034,1.39876,1.39758,1.39639,1.3703,1.34421,1.34113,1.33805,1.30297,1.33805,1.34113,1.34421,1.3703,1.39639,1.39758,1.39639,1.39667,1.39639,1.39528,1.00767,1.1144,1.15221,0.512336,