Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot top_func_synth xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-4940] 'dbg_hub_cv' remains a black box since it has no binding entity [C:/Users/danie/w5500StateMachine/w5500StateMachine.sim/sim_1/synth/func/xsim/top_func_synth.vhd:13996]
WARNING: [VRFC 10-4940] 'u_ila_0_cv' remains a black box since it has no binding entity [C:/Users/danie/w5500StateMachine/w5500StateMachine.sim/sim_1/synth/func/xsim/top_func_synth.vhd:14097]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(1,9)(1,7)(1,4)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101110001010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000101")(0,7)\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100000000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001011000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001100000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111010101011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000001000100")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111000101111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010001010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011111011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000101...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111010001001100...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000111110001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010101111111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001101000011010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011111000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111010111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101111111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111101000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111101011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111101010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111111010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111011101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101110011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011111111111011...]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110001000100010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111001011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000100000011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000100100001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000100100001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000001010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100000100000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000001010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010101110110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101110111111101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000111110001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000101100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100111101001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000111011101111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000101100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001100100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001000101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101011110010000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111010101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010101000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101110001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001000101001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000100010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000100000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010001000001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101000101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101110010100001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100110111011000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111111100000000...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000000110010101100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111101111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000001100111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001111101100110000...]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit_xpm_cdc_sync_rst [axis_data_fifo_8bit_xpm_cdc_sync...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110101010000101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011111111110000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001110000000")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011010101110101")(0...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(dob_reg=1,read_width_a...]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit_xpm_memory_base [axis_data_fifo_8bit_xpm_memory_b...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000011101111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010101110101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011111101")(0...]
Compiling architecture structure of entity xil_defaultlib.\axis_data_fifo_8bit_xpm_counter_updn__parameterized0\ [\axis_data_fifo_8bit_xpm_counter...]
Compiling architecture structure of entity xil_defaultlib.\axis_data_fifo_8bit_xpm_counter_updn__parameterized1\ [\axis_data_fifo_8bit_xpm_counter...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit_xpm_fifo_reg_bit [axis_data_fifo_8bit_xpm_fifo_reg...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111111111110000...]
Compiling architecture structure of entity xil_defaultlib.\axis_data_fifo_8bit_xpm_counter_updn__parameterized0_0\ [\axis_data_fifo_8bit_xpm_counter...]
Compiling architecture structure of entity xil_defaultlib.\axis_data_fifo_8bit_xpm_counter_updn__parameterized1_1\ [\axis_data_fifo_8bit_xpm_counter...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit_xpm_fifo_rst [axis_data_fifo_8bit_xpm_fifo_rst...]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit_xpm_fifo_base [axis_data_fifo_8bit_xpm_fifo_bas...]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit_xpm_fifo_axis [axis_data_fifo_8bit_xpm_fifo_axi...]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit_axis_data_fifo_v2_0_11_top [axis_data_fifo_8bit_axis_data_fi...]
Compiling architecture structure of entity xil_defaultlib.axis_data_fifo_8bit [axis_data_fifo_8bit_default]
Compiling architecture structure of entity xil_defaultlib.w5500_axi_data_streamer [w5500_axi_data_streamer_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011101110001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000010001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000011111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001000110010001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010101011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111100100010001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001100001100001011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101011")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111100001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100001100000011...]
Compiling architecture structure of entity xil_defaultlib.w5500_state_machine [w5500_state_machine_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000011100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110110011001100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100100101011101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111000111111110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture fdpe_v of entity unisim.FDPE [\FDPE(init='0')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000000010")(0...]
Compiling architecture structure of entity xil_defaultlib.transceive_unit [transceive_unit_default]
Compiling architecture structure of entity xil_defaultlib.top
Built simulation snapshot top_func_synth
