Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 14 07:03:05 2022
| Host         : TACO-SUGO-KAWAII running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_SLAVE_control_sets_placed.rpt
| Design       : TOP_SLAVE
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             109 |           31 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------+-----------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |        Enable Signal       |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+----------------------------+-----------------------------------------+------------------+----------------+--------------+
|  slave/sl_ctrl_0/next_state  |                            |                                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | slave/sl_ctrl_0/next_state | sc/FSM_sequential_state_count_reg[0]_1  |                1 |              1 |         1.00 |
|  vga/clk_wiz_0_inst/CLK_BUFG |                            | db1/rst_db                              |                2 |              2 |         1.00 |
|  sc/E[0]                     |                            |                                         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG               | slave/sl_ctrl_0/next_data  | sc/FSM_sequential_state_count_reg[0]_1  |                1 |              2 |         2.00 |
|  vga/clk_wiz_0_inst/CLK_BUFG |                            |                                         |                5 |             10 |         2.00 |
|  vga/clk_wiz_0_inst/CLK_BUFG | vga/vga_inst/line_cnt      | vga/vga_inst/line_cnt[9]_i_1_n_0        |                3 |             10 |         3.33 |
|  vga/clk_wiz_0_inst/CLK_BUFG |                            | vga/vga_inst/pixel_cnt[9]_i_1_n_0       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG               |                            | db1/rst_db                              |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG               |                            |                                         |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG               |                            | slave/sl_ctrl_0/cnt_0/count[26]_i_1_n_0 |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG               |                            | sc/FSM_sequential_state_count_reg[1]_0  |               14 |             56 |         4.00 |
+------------------------------+----------------------------+-----------------------------------------+------------------+----------------+--------------+


