<HTML>
<HEAD>
<TITLE>Lattice TCL Log</TITLE>
<link href="file:///G:/lattice/radiant/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///G:/lattice/radiant/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<HTML>
<HEAD>
<TITLE>Lattice TCL Log</TITLE>
<link href="file:///G:/lattice/radiant/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///G:/lattice/radiant/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
</HEAD>
<PRE><A name="pn220205152559"></A><B><U><big>pn220205152559</big></U></B>
#Start recording tcl command: 2/5/2022 11:41:09
#Project Location: C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS; Project name: DDS_simple
prj_create -name "DDS_simple" -impl "DDS_simple" -dev iCE40UP5K-SG48I -performance "High-Performance_1.2V" -synthesis "synplify"
prj_add_source "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/source/DDS_simple.ldc" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/source/DDS_simple.pdc"
file copy -force -- "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/source/acculator.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/source/bcd_8421.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/source/key_filter.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/source/OLED12864.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/source/pwm_adc.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source"
file copy -force -- "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/source/raw_DDS.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/source/state_fsm.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/source/tb_top.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/source/top.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/source/user_rom8x2k.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source"
file copy -force -- "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/source/wave_sel.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source"
prj_add_source "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source/acculator.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source/bcd_8421.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source/key_filter.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source/OLED12864.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source/pwm_adc.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source/raw_DDS.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source/state_fsm.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source/tb_top.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source/top.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source/user_rom8x2k.v" "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source/wave_sel.v"
prj_save 
prj_run Synthesis -impl DDS_simple
prj_add_source "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/pll_sys/pll_sys.ipx"
prj_run Synthesis -impl DDS_simple
prj_syn_sim_source -src "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple/source/tb_top.v" SimulateOnly
prj_run Synthesis -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Map -impl DDS_simple
prj_run PAR -impl DDS_simple
prj_run Export -impl DDS_simple
launch_synplify_prj
prj_set_strategy_value -strategy Strategy1 bit_out_format=rbt
prj_run Export -impl DDS_simple
#Stop recording: 2/5/2022 15:25:59



<A name="pn220207154441"></A><B><U><big>pn220207154441</big></U></B>
#Start recording tcl command: 2/7/2022 12:27:58
#Project Location: C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS; Project name: DDS_simple
prj_open "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple.rdf"
prj_run Export -impl DDS_simple
#Stop recording: 2/7/2022 15:44:41



<A name="pn220207224716"></A><B><U><big>pn220207224716</big></U></B>
#Start recording tcl command: 2/7/2022 20:51:10
#Project Location: C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS; Project name: DDS_simple
prj_open "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple.rdf"
#Stop recording: 2/7/2022 22:47:16



<A name="pn220209004536"></A><B><U><big>pn220209004536</big></U></B>
#Start recording tcl command: 2/8/2022 14:26:48
#Project Location: C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS; Project name: DDS_simple
prj_open "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple.rdf"
prj_run Synthesis -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Map -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Synthesis -impl DDS_simple
launch_synplify_prj
prj_run Map -impl DDS_simple
prj_run PAR -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
launch_synplify_prj
prj_run PAR -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Map -impl DDS_simple
prj_run PAR -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Map -impl DDS_simple
prj_run PAR -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Synthesis -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
#Stop recording: 2/9/2022 00:45:36



<A name="pn220209231001"></A><B><U><big>pn220209231001</big></U></B>
#Start recording tcl command: 2/9/2022 10:53:28
#Project Location: C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS; Project name: DDS_simple
prj_open "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple.rdf"
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
#Stop recording: 2/9/2022 23:10:01



<A name="pn220211004719"></A><B><U><big>pn220211004719</big></U></B>
#Start recording tcl command: 2/10/2022 17:11:17
#Project Location: C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS; Project name: DDS_simple
prj_open "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple.rdf"
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
prj_run Export -impl DDS_simple
#Stop recording: 2/11/2022 00:47:19



<A name="pn220211231157"></A><B><U><big>pn220211231157</big></U></B>
#Start recording tcl command: 2/11/2022 17:39:22
#Project Location: C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS; Project name: DDS_simple
prj_open "C:/Users/11091/Desktop/FPGA_Active_By_yinghe/my_prj/simple_DDS/DDS/DDS_simple.rdf"
launch_synplify_prj
#Stop recording: 2/11/2022 23:11:57



</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#pn220205152559>pn220205152559</A></LI>
<LI><A href=#pn220207154441>pn220207154441</A></LI>
<LI><A href=#pn220207224716>pn220207224716</A></LI>
<LI><A href=#pn220209004536>pn220209004536</A></LI>
<LI><A href=#pn220209231001>pn220209231001</A></LI>
<LI><A href=#pn220211004719>pn220211004719</A></LI>
<LI><A href=#pn220211231157>pn220211231157</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

