{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608845672330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608845672331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 16:34:32 2020 " "Processing started: Thu Dec 24 16:34:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608845672331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608845672331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta system_top -c system_top " "Command: quartus_sta system_top -c system_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608845672331 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608845672368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608845673623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608845673623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845673680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845673680 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608845675712 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1608845675712 ""}
{ "Info" "ISTA_SDC_FOUND" "system_constr.sdc " "Reading SDC File: 'system_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608845675850 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 11 -multiply_by 98 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 11 -multiply_by 98 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608845675854 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608845675854 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845675854 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1608845675855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 49 hdmi_i2c_sda port " "Ignored filter at system_constr.sdc(49): hdmi_i2c_sda could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hdmi_i2c_sda\}\]  " "set_false_path -from * -to \[get_ports \{hdmi_i2c_sda\}\] " {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845675857 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 50 hdmi_i2c_scl port " "Ignored filter at system_constr.sdc(50): hdmi_i2c_scl could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hdmi_i2c_scl\}\] " "set_false_path -from * -to \[get_ports \{hdmi_i2c_scl\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845675857 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_constr.sdc 59 usb_rst port " "Ignored filter at system_constr.sdc(59): usb_rst could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 59 Argument <to> is an empty collection " "Ignored set_false_path at system_constr.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{usb_rst\}\]  " "set_false_path -from * -to \[get_ports \{usb_rst\}\] " {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845675858 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_constr.sdc 107 Argument <from> is an empty collection " "Ignored set_false_path at system_constr.sdc(107): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{usb_rst\}\] -to * " "set_false_path -from \[get_ports \{usb_rst\}\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845675859 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/system_constr.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675859 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608845675861 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608845675904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_dmac_constr.sdc 3 *axi_dmac*cdc_sync_stage1* register " "Ignored filter at axi_dmac_constr.sdc(3): *axi_dmac*cdc_sync_stage1* could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_dmac_constr.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at axi_dmac_constr.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to    \[get_registers *axi_dmac*cdc_sync_stage1*\] " "set_false_path -to    \[get_registers *axi_dmac*cdc_sync_stage1*\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845675905 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_dmac_constr.sdc 6 *axi_dmac*bl_mem* register " "Ignored filter at axi_dmac_constr.sdc(6): *axi_dmac*bl_mem* could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_dmac_constr.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at axi_dmac_constr.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *axi_dmac*bl_mem*\] " "set_false_path -from  \[get_registers *axi_dmac*bl_mem*\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845675909 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_dmac_constr.sdc 29 *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2* register " "Ignored filter at axi_dmac_constr.sdc(29): *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2* could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_dmac_constr.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at axi_dmac_constr.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from  \[get_registers *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2*\]  -to \[get_registers *axi_dmac*up_rdata*\] " "set_false_path -from  \[get_registers *axi_dmac*\|*i_request_arb*\|cdc_sync_stage2*\]  -to \[get_registers *axi_dmac*up_rdata*\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845675931 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_dmac_constr.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675931 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608845675936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "axi_hdmi_tx_constr.sdc 10 *ad_rst_sync_m1 register " "Ignored filter at axi_hdmi_tx_constr.sdc(10): *ad_rst_sync_m1 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path axi_hdmi_tx_constr.sdc 10 Argument <to> is an empty collection " "Ignored set_false_path at axi_hdmi_tx_constr.sdc(10): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from \[get_registers *up_core_preset*\]                                    -to \[get_registers *ad_rst_sync_m1\] " "set_false_path  -from \[get_registers *up_core_preset*\]                                    -to \[get_registers *ad_rst_sync_m1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845675945 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/axi_hdmi_tx_constr.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845675945 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608845675946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1608845675979 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608845675979 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608845676569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676668 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676670 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676670 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1608845676673 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608845676674 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676683 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676685 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676686 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676686 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676688 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676688 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676689 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676689 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676690 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676690 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676691 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676691 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676691 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676692 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676693 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676693 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676694 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676694 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676694 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676696 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676696 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676700 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676700 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676702 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676702 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676702 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676703 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676703 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676704 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676704 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676705 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676705 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676705 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676706 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676706 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676707 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676709 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 96 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(96): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676711 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676711 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676711 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608845676711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676712 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676712 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676712 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676712 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676712 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676712 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676713 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676713 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676713 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676713 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676714 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676714 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676714 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676714 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676715 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676715 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676716 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676716 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676716 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676716 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676717 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676717 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676717 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676718 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676718 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676718 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676719 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676719 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676719 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676719 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676720 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676720 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676720 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676720 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676721 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676721 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676721 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676722 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676722 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676722 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676722 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676723 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676723 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676723 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676724 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676724 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676724 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676725 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676725 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676725 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676725 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676726 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676726 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676726 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676726 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676727 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676727 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676727 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676728 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676728 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676728 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 57 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(57): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676729 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 58 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(58): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676729 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 59 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(59): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676729 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676730 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 61 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(61): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676730 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676730 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 63 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(63): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676730 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676731 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 65 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(65): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676731 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676731 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO00 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO00 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676731 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676732 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676732 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676732 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676732 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676732 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676733 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676733 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676733 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676733 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676734 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676734 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO42 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO42 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676734 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO42\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO42\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676735 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676735 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO43 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO43 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676735 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO43\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO43\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676735 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676735 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676735 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676736 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676736 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676736 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676736 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676737 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 87 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(87): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 87 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(87): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676737 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676737 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 89 hps_io_hps_io_gpio_inst_GPIO55 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(89): hps_io_hps_io_gpio_inst_GPIO55 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 89 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676737 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO55\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO55\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676738 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 91 hps_io_hps_io_gpio_inst_GPIO56 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(91): hps_io_hps_io_gpio_inst_GPIO56 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 91 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676738 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO56\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO56\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676738 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 93 hps_io_hps_io_gpio_inst_GPIO57 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(93): hps_io_hps_io_gpio_inst_GPIO57 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 93 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676739 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO57\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO57\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676739 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 95 hps_io_hps_io_gpio_inst_GPIO58 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(95): hps_io_hps_io_gpio_inst_GPIO58 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 95 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(95): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676739 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO58\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO58\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676740 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 97 hps_io_hps_io_gpio_inst_GPIO59 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(97): hps_io_hps_io_gpio_inst_GPIO59 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 97 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676740 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO59\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO59\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676740 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 99 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(99): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 99 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(99): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676741 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 100 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(100): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676741 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 101 hps_io_hps_io_gpio_inst_GPIO65 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(101): hps_io_hps_io_gpio_inst_GPIO65 could not be matched with a port" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 101 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] -to *" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676742 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO65\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO65\]" {  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608845676742 ""}  } { { "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/system_bd_sys_hps_hps_io_border.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1608845676742 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_clock_mon_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_clock_mon_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608845676742 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_rst_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_rst_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608845676745 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_cntrl_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_cntrl_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608845676804 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_status_constr.sdc " "Reading SDC File: '/home/soceds/datastorm_daq/hdl/projects/arrow_ghrd/tei0022/complete_design/ghrd/db/ip/system_bd/submodules/up_xfer_status_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1608845676808 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845676853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845676853 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845676853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845676853 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845676853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845676853 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845676897 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608845676897 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845677207 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608845677207 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845677224 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608845677224 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT = ../../scripts/adi_tquest.tcl" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT = ../../scripts/adi_tquest.tcl" 0 0 "Timing Analyzer" 0 0 1608845677226 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608845677227 ""}
{ "Info" "0" "" "Using custom scripts: ../../scripts/adi_tquest.tcl" {  } {  } 0 0 "Using custom scripts: ../../scripts/adi_tquest.tcl" 0 0 "Timing Analyzer" 0 0 1608845677227 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608845677250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.747 " "Worst-case setup slack is 0.747" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.747               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.935               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.935               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.191               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    2.191               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.086               0.000 altera_reserved_tck  " "   11.086               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845677528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.188               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.362               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.403               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.750               0.000 altera_reserved_tck  " "    0.750               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845677592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.373 " "Worst-case recovery slack is 2.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.373               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.373               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.839               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.839               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.893               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    6.893               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.169               0.000 altera_reserved_tck  " "   14.169               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845677610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.593 " "Worst-case removal slack is 0.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.593               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.593               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    1.109               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.277               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.277               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.378               0.000 altera_reserved_tck  " "    1.378               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845677629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.640               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.656               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.656               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.743               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.743               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.370               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.370               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.708               0.000 altera_reserved_tck  " "   15.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845677638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845677638 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845677838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845677838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845677838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845677838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.290 ns " "Worst Case Available Settling Time: 7.290 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845677838 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845677838 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845677838 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608845677959 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608845678601 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.935 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.935" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680035 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680035 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680078 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680078 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.839 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680117 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680117 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680167 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680167 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680167 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608845680256 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1608845680256 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  0.823  0.799" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  0.823  0.799" 0 0 "Timing Analyzer" 0 0 1608845680256 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.239     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  4.239     --" 0 0 "Timing Analyzer" 0 0 1608845680257 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  1.935  0.188" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  1.935  0.188" 0 0 "Timing Analyzer" 0 0 1608845680257 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.839  0.593" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.839  0.593" 0 0 "Timing Analyzer" 0 0 1608845680257 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.782  0.428" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.782  0.428" 0 0 "Timing Analyzer" 0 0 1608845680257 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.661  0.661" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.661  0.661" 0 0 "Timing Analyzer" 0 0 1608845680257 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.272  0.225" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.272  0.225" 0 0 "Timing Analyzer" 0 0 1608845680257 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.277  0.277" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.277  0.277" 0 0 "Timing Analyzer" 0 0 1608845680257 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.747 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.747" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680441 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680441 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680441 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.747  " "Path #1: Setup slack is 0.747 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67 " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.449      9.449  R        clock network delay " "     9.449      9.449  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.449      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67 " "     9.449      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_hs_count\[15\]_OTERM67" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.449      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[15\]_NEW_REG66\|q " "     9.449      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_hs_count\[15\]_NEW_REG66\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.486      1.037 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[3\]_NEW46\|datac " "    10.486      1.037 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[3\]_NEW46\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.050      0.564 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[3\]_NEW46\|combout " "    11.050      0.564 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[3\]_NEW46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.034      0.984 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~8\|datac " "    12.034      0.984 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.546      0.512 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~8\|combout " "    12.546      0.512 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.165      0.619 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~11\|dataa " "    13.165      0.619 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~11\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.876      0.711 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~11\|combout " "    13.876      0.711 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.141      0.265 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~13\|dataa " "    14.141      0.265 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~13\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.828      0.687 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~13\|combout " "    14.828      0.687 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.828      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[15\]_NEW_REG72\|d " "    14.828      0.000 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[15\]_NEW_REG72\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.139      0.311 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73 " "    15.139      0.311 FF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.319      7.585  R        clock network delay " "    14.319      7.585  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.056      1.737           clock pessimism removed " "    16.056      1.737           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.886     -0.170           clock uncertainty " "    15.886     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.886      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73 " "    15.886      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.139 " "Data Arrival Time  :    15.139" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.886 " "Data Required Time :    15.886" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.747  " "Slack              :     0.747 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680442 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680442 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.935 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.935" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680444 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.935  " "Path #1: Setup slack is 1.935 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032      3.032  R        clock network delay " "     3.032      3.032  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     3.032      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.228 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     3.260      0.228 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.260      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     3.260      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.640      0.380 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     3.640      0.380 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.885      1.885  R        clock network delay " "     4.885      1.885  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.635      0.750           clock pessimism removed " "     5.635      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.575     -0.060           clock uncertainty " "     5.575     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     5.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.640 " "Data Arrival Time  :     3.640" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.575 " "Data Required Time :     5.575" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.935  " "Slack              :     1.935 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680444 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680444 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.191 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.191" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680486 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.191  " "Path #1: Setup slack is 2.191 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1549 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1549" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter\|last_dest_id\[0\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter\|last_dest_id\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.435      4.435  R        clock network delay " "     4.435      4.435  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.435      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1549 " "     4.435      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_1549" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.728      0.293 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|awaddr\[5\] " "     4.728      0.293 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|awaddr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.495      0.767 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_agent\|align_address_to_size\|out_data\[5\]~3\|datac " "     5.495      0.767 FF    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_agent\|align_address_to_size\|out_data\[5\]~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.177      0.682 FF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_agent\|align_address_to_size\|out_data\[5\]~3\|combout " "     6.177      0.682 FF  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_agent\|align_address_to_size\|out_data\[5\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.006      0.829 FF    IC  i_system_bd\|mm_interconnect_0\|router\|Equal1~3_RESYN706\|datab " "     7.006      0.829 FF    IC  i_system_bd\|mm_interconnect_0\|router\|Equal1~3_RESYN706\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.682      0.676 FR  CELL  i_system_bd\|mm_interconnect_0\|router\|Equal1~3_RESYN706\|combout " "     7.682      0.676 FR  CELL  i_system_bd\|mm_interconnect_0\|router\|Equal1~3_RESYN706\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.302      0.620 RR    IC  i_system_bd\|mm_interconnect_0\|router\|Equal1~3\|dataf " "     8.302      0.620 RR    IC  i_system_bd\|mm_interconnect_0\|router\|Equal1~3\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.403      0.101 RR  CELL  i_system_bd\|mm_interconnect_0\|router\|Equal1~3\|combout " "     8.403      0.101 RR  CELL  i_system_bd\|mm_interconnect_0\|router\|Equal1~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.716      0.313 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|suppress_change_dest_id~0\|dataa " "     8.716      0.313 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|suppress_change_dest_id~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.429      0.713 RR  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|suppress_change_dest_id~0\|combout " "     9.429      0.713 RR  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|suppress_change_dest_id~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.716      0.287 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|cmd_src_valid\[0\]~1\|datac " "     9.716      0.287 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|cmd_src_valid\[0\]~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.194      0.478 RR  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|cmd_src_valid\[0\]~1\|combout " "    10.194      0.478 RR  CELL  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|cmd_src_valid\[0\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.905      0.711 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|last_dest_id\[0\]\|ena " "    10.905      0.711 RR    IC  i_system_bd\|mm_interconnect_0\|sys_hps_h2f_lw_axi_master_wr_limiter\|last_dest_id\[0\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.729      0.824 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter\|last_dest_id\[0\] " "    11.729      0.824 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter\|last_dest_id\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.513      3.513  R        clock network delay " "    13.513      3.513  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.980      0.467           clock pessimism removed " "    13.980      0.467           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.920     -0.060           clock uncertainty " "    13.920     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.920      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter\|last_dest_id\[0\] " "    13.920      0.000     uTsu  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter\|last_dest_id\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.729 " "Data Arrival Time  :    11.729" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.920 " "Data Required Time :    13.920" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.191  " "Slack              :     2.191 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680486 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680486 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.086 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.086" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680491 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.086  " "Path #1: Setup slack is 11.086 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      3.242  R        clock network delay " "     3.242      3.242  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\] " "     3.242      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.242      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]\|q " "     3.242      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.082      1.840 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataf " "     5.082      1.840 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.188      0.106 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout " "     5.188      0.106 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.470      0.282 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datab " "     5.470      0.282 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.156      0.686 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout " "     6.156      0.686 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.942      0.786 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae " "     6.942      0.786 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.225      0.283 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     7.225      0.283 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.225      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     7.225      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.531      0.306 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     7.531      0.306 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.868      2.202  F        clock network delay " "    18.868      2.202  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.927      0.059           clock pessimism removed " "    18.927      0.059           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.617     -0.310           clock uncertainty " "    18.617     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.617      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.617      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.531 " "Data Arrival Time  :     7.531" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.617 " "Data Required Time :    18.617" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.086  " "Slack              :    11.086 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680491 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680491 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680494 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.188  " "Path #1: Hold slack is 0.188 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.958      1.958  R        clock network delay " "     1.958      1.958  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.958      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     1.958      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.993      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     1.993      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.993      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     1.993      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.836      0.843 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.836      0.843 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.476      3.476  R        clock network delay " "     3.476      3.476  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648     -0.828           clock pessimism removed " "     2.648     -0.828           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648      0.000           clock uncertainty " "     2.648      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.648      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.648      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.836 " "Data Arrival Time  :     2.836" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.648 " "Data Required Time :     2.648" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.188  " "Slack              :     0.188 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680494 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680494 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.362 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.362" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680500 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680500 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.362  " "Path #1: Hold slack is 0.362 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[0\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[0\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.496      7.496  R        clock network delay " "     7.496      7.496  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.496      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[0\] " "     7.496      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.496      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[0\]\|q " "     7.496      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.779      1.283 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[0\] " "     8.779      1.283 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.851      0.072 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[0\] " "     8.851      0.072 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.814      9.814  R        clock network delay " "     9.814      9.814  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.489     -1.325           clock pessimism removed " "     8.489     -1.325           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.489      0.000           clock uncertainty " "     8.489      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.489      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[0\] " "     8.489      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.851 " "Data Arrival Time  :     8.851" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.489 " "Data Required Time :     8.489" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.362  " "Slack              :     0.362 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680501 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680542 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.403  " "Path #1: Hold slack is 0.403 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[43\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[43\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_0aj1:auto_generated\|ram_block1a16~porta_datain_reg6 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_0aj1:auto_generated\|ram_block1a16~porta_datain_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.591      3.591  R        clock network delay " "     3.591      3.591  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.591      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[43\] " "     3.591      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[43\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.650      0.059 RR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a16\|portbdataout\[7\] " "     3.650      0.059 RR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a16\|portbdataout\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.460      0.810 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a16\|portadatain\[6\] " "     4.460      0.810 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a16\|portadatain\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.528      0.068 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_0aj1:auto_generated\|ram_block1a16~porta_datain_reg6 " "     4.528      0.068 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_0aj1:auto_generated\|ram_block1a16~porta_datain_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.156      4.156  R        clock network delay " "     4.156      4.156  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.125     -0.031           clock pessimism removed " "     4.125     -0.031           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.125      0.000           clock uncertainty " "     4.125      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.125      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_0aj1:auto_generated\|ram_block1a16~porta_datain_reg6 " "     4.125      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_0aj1:auto_generated\|ram_block1a16~porta_datain_reg6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.528 " "Data Arrival Time  :     4.528" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.125 " "Data Required Time :     4.125" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.403  " "Slack              :     0.403 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680542 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680542 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.750 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.750" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680546 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680546 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.750  " "Path #1: Hold slack is 0.750 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write " "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.036      3.036  R        clock network delay " "     3.036      3.036  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.036      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write " "     3.036      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.036      0.000 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write\|q " "     3.036      0.000 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.346      0.310 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write~0\|dataf " "     3.346      0.310 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.414      0.068 FR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write~0\|combout " "     3.414      0.068 FR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.668      0.254 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write\|asdata " "     3.668      0.254 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.003      0.335 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write " "     4.003      0.335 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.445      3.445  R        clock network delay " "     3.445      3.445  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.253     -0.192           clock pessimism removed " "     3.253     -0.192           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.253      0.000           clock uncertainty " "     3.253      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.253      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write " "     3.253      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.003 " "Data Arrival Time  :     4.003" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.253 " "Data Required Time :     3.253" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.750  " "Slack              :     0.750 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680547 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680547 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.373 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.373" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680551 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680551 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.373  " "Path #1: Recovery slack is 2.373 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.436      9.436  R        clock network delay " "     9.436      9.436  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.436      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     9.436      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.436      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     9.436      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.297      2.861 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_xfer_toggle\|clrn " "    12.297      2.861 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_xfer_toggle\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.982      0.685 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "    12.982      0.685 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.200      7.466  R        clock network delay " "    14.200      7.466  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.525      1.325           clock pessimism removed " "    15.525      1.325           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.355     -0.170           clock uncertainty " "    15.355     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.355      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "    15.355      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.982 " "Data Arrival Time  :    12.982" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.355 " "Data Required Time :    15.355" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.373  " "Slack              :     2.373 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680552 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680552 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.839 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.839" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680553 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680553 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.839  " "Path #1: Recovery slack is 3.839 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      3.946  R        clock network delay " "     3.946      3.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.946      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     3.946      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.995      0.049 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     3.995      0.049 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.118      0.123 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     4.118      0.123 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.736      0.618 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     4.736      0.618 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.885      1.885  R        clock network delay " "     7.885      1.885  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.635      0.750           clock pessimism removed " "     8.635      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.575     -0.060           clock uncertainty " "     8.575     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     8.575      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.736 " "Data Arrival Time  :     4.736" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.575 " "Data Required Time :     8.575" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.839  " "Slack              :     3.839 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680554 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680554 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.893 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.893" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680563 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.893  " "Path #1: Recovery slack is 6.893 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.139      4.139  R        clock network delay " "     4.139      4.139  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.139      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     4.139      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.139      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     4.139      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.962      1.823 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m1\|clrn " "     5.962      1.823 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.640      0.678 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1 " "     6.640      0.678 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.562      3.562  R        clock network delay " "    13.562      3.562  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.593      0.031           clock pessimism removed " "    13.593      0.031           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.533     -0.060           clock uncertainty " "    13.533     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.533      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1 " "    13.533      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.640 " "Data Arrival Time  :     6.640" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.533 " "Data Required Time :    13.533" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.893  " "Slack              :     6.893 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680563 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680563 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.169 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.169" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680566 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.169  " "Path #1: Recovery slack is 14.169 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.259      3.259  R        clock network delay " "     3.259      3.259  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.259      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     3.259      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.259      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     3.259      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.324      1.065 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     4.324      1.065 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.064      0.740 RF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "     5.064      0.740 RF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.484      2.818  F        clock network delay " "    19.484      2.818  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.543      0.059           clock pessimism removed " "    19.543      0.059           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.233     -0.310           clock uncertainty " "    19.233     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.233      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    19.233      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.064 " "Data Arrival Time  :     5.064" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.233 " "Data Required Time :    19.233" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.169  " "Slack              :    14.169 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680566 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680566 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.593 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680568 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.593  " "Path #1: Removal slack is 0.593 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.948      1.948  R        clock network delay " "     1.948      1.948  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.948      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     1.948      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.974      0.026 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     1.974      0.026 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.232      0.258 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     2.232      0.258 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.680      0.448 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     2.680      0.448 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.837      2.837  R        clock network delay " "     2.837      2.837  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087     -0.750           clock pessimism removed " "     2.087     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087      0.000           clock uncertainty " "     2.087      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     2.087      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.680 " "Data Arrival Time  :     2.680" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.087 " "Data Required Time :     2.087" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.593  " "Slack              :     0.593 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680568 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680568 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.109 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.109" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680578 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.109  " "Path #1: Removal slack is 1.109 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.540      3.540  R        clock network delay " "     3.540      3.540  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.540      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     3.540      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.540      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     3.540      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.625      1.085 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn " "     4.625      1.085 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.228      0.603 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     5.228      0.603 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.150      4.150  R        clock network delay " "     4.150      4.150  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.119     -0.031           clock pessimism removed " "     4.119     -0.031           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.119      0.000           clock uncertainty " "     4.119      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.119      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     4.119      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.228 " "Data Arrival Time  :     5.228" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.119 " "Data Required Time :     4.119" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.109  " "Slack              :     1.109 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680578 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680578 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.277 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.277" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680582 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680582 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.277  " "Path #1: Removal slack is 1.277 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.569      7.569  R        clock network delay " "     7.569      7.569  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.569      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     7.569      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.569      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     7.569      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.313      0.744 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[166\]\|clrn " "     8.313      0.744 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[166\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.935      0.622 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\] " "     8.935      0.622 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.419      9.419  R        clock network delay " "     9.419      9.419  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.658     -1.761           clock pessimism removed " "     7.658     -1.761           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.658      0.000           clock uncertainty " "     7.658      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.658      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\] " "     7.658      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.935 " "Data Arrival Time  :     8.935" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.658 " "Data Required Time :     7.658" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.277  " "Slack              :     1.277 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680583 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680583 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.378 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.378  " "Path #1: Removal slack is 1.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.042      3.042  R        clock network delay " "     3.042      3.042  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.042      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     3.042      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.042      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     3.042      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.929      0.887 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     3.929      0.887 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.565      0.636 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     4.565      0.636 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.246      3.246  R        clock network delay " "     3.246      3.246  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.187     -0.059           clock pessimism removed " "     3.187     -0.059           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.187      0.000           clock uncertainty " "     3.187      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.187      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     3.187      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.565 " "Data Arrival Time  :     4.565" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.187 " "Data Required Time :     3.187" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.378  " "Slack              :     1.378 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845680585 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845680585 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608845680588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608845680660 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608845695809 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845696903 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845696903 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845696904 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845696904 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845696904 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845696904 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845696942 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608845696942 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845696974 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608845696974 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845696990 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608845696990 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.561 " "Worst-case setup slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.908               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.908               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.031               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    2.031               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.355               0.000 altera_reserved_tck  " "   11.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845697227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.121               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.228               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.357               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747               0.000 altera_reserved_tck  " "    0.747               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845697305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.496 " "Worst-case recovery slack is 2.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.496               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.496               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.037               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.037               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.992               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    6.992               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.488               0.000 altera_reserved_tck  " "   14.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845697351 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.564               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    1.003               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.224               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.224               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279               0.000 altera_reserved_tck  " "    1.279               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845697395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.649               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.670               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.689               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.689               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.332               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.332               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.683               0.000 altera_reserved_tck  " "   15.683               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845697432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845697432 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845697593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845697593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845697593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845697593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.425 ns " "Worst Case Available Settling Time: 7.425 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845697593 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845697593 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845697593 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608845697755 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608845698358 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.908 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.908" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699601 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845699601 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699671 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699671 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845699671 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.037 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699742 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699742 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845699742 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699818 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845699818 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845699818 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608845699934 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1608845699934 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.809   0.79" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.809   0.79" 0 0 "Timing Analyzer" 0 0 1608845699935 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.275     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  4.275     --" 0 0 "Timing Analyzer" 0 0 1608845699935 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.908  0.228" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.908  0.228" 0 0 "Timing Analyzer" 0 0 1608845699935 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.037  0.564" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  4.037  0.564" 0 0 "Timing Analyzer" 0 0 1608845699935 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.838  0.433" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.838  0.433" 0 0 "Timing Analyzer" 0 0 1608845699935 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.641  0.641" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.641  0.641" 0 0 "Timing Analyzer" 0 0 1608845699936 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.288  0.241" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.288  0.241" 0 0 "Timing Analyzer" 0 0 1608845699936 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.305  0.305" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.305  0.305" 0 0 "Timing Analyzer" 0 0 1608845699936 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.561 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.561" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700191 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700191 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700191 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.561  " "Path #1: Setup slack is 0.561 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[96\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[96\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.562      9.562  R        clock network delay " "     9.562      9.562  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.562      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[96\] " "     9.562      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[96\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.562      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[96\]\|q " "     9.562      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[96\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.903      0.341 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~49\|datac " "     9.903      0.341 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~49\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.061      1.158 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~49\|cout " "    11.061      1.158 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~49\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.061      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~45\|cin " "    11.061      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~45\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.061      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~45\|cout " "    11.061      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~45\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.061      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~41\|cin " "    11.061      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~41\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.118      0.057 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~41\|cout " "    11.118      0.057 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~41\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.118      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~37\|cin " "    11.118      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~37\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.118      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~37\|cout " "    11.118      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~37\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.118      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~33\|cin " "    11.118      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~33\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.175      0.057 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~33\|cout " "    11.175      0.057 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~33\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.175      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~61\|cin " "    11.175      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~61\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.175      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~61\|cout " "    11.175      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~61\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.175      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~57\|cin " "    11.175      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~57\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.634      0.459 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~57\|sumout " "    11.634      0.459 RF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Add1~57\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.441      0.807 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~10\|datad " "    12.441      0.807 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.121      0.680 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~10\|combout " "    13.121      0.680 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.896      0.775 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~11\|datae " "    13.896      0.775 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~11\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.171      0.275 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~11\|combout " "    14.171      0.275 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.373      0.202 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~13\|dataa " "    14.373      0.202 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~13\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.128      0.755 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~13\|combout " "    15.128      0.755 FR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|LessThan1~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.128      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[15\]_NEW_REG72\|d " "    15.128      0.000 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|hdmi_vs_count\[15\]_NEW_REG72\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.473      0.345 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73 " "    15.473      0.345 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.535      7.801  R        clock network delay " "    14.535      7.801  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.204      1.669           clock pessimism removed " "    16.204      1.669           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.034     -0.170           clock uncertainty " "    16.034     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.034      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73 " "    16.034      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_vs_count\[15\]_OTERM73" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.473 " "Data Arrival Time  :    15.473" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.034 " "Data Required Time :    16.034" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.561  " "Slack              :     0.561 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700192 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700192 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.908 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.908" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700194 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.908  " "Path #1: Setup slack is 1.908 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      3.099  R        clock network delay " "     3.099      3.099  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     3.099      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.222 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     3.321      0.222 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.321      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     3.321      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.728      0.407 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     3.728      0.407 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.946      1.946  R        clock network delay " "     4.946      1.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.696      0.750           clock pessimism removed " "     5.696      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.636     -0.060           clock uncertainty " "     5.636     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     5.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.728 " "Data Arrival Time  :     3.728" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.636 " "Data Required Time :     5.636" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.908  " "Slack              :     1.908 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700194 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700194 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.031 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.031" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700241 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700241 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700241 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.031  " "Path #1: Setup slack is 2.031 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "From Node    : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|up_rdata\[0\] " "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|up_rdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.423      6.423  R        clock network delay " "     6.423      6.423  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.423      0.000     uTco  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "     6.423      0.000     uTco  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.671      0.248 RF  CELL  i_system_bd\|axi_dmac_0\|i_regmap\|i_regmap_request\|i_transfer_lenghts_fifo\|ram_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[0\] " "     6.671      0.248 RF  CELL  i_system_bd\|axi_dmac_0\|i_regmap\|i_regmap_request\|i_transfer_lenghts_fifo\|ram_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.196      0.525 FF    IC  i_system_bd\|axi_dmac_0\|i_regmap\|i_regmap_request\|Selector31~0\|datac " "     7.196      0.525 FF    IC  i_system_bd\|axi_dmac_0\|i_regmap\|i_regmap_request\|Selector31~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.836      0.640 FF  CELL  i_system_bd\|axi_dmac_0\|i_regmap\|i_regmap_request\|Selector31~0\|combout " "     7.836      0.640 FF  CELL  i_system_bd\|axi_dmac_0\|i_regmap\|i_regmap_request\|Selector31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.071      0.235 FF    IC  i_system_bd\|axi_dmac_0\|i_regmap\|i_regmap_request\|Selector31~6\|datad " "     8.071      0.235 FF    IC  i_system_bd\|axi_dmac_0\|i_regmap\|i_regmap_request\|Selector31~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.833      0.762 FF  CELL  i_system_bd\|axi_dmac_0\|i_regmap\|i_regmap_request\|Selector31~6\|combout " "     8.833      0.762 FF  CELL  i_system_bd\|axi_dmac_0\|i_regmap\|i_regmap_request\|Selector31~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.056      0.223 FF    IC  i_system_bd\|axi_dmac_0\|i_regmap\|Selector31~0\|dataf " "     9.056      0.223 FF    IC  i_system_bd\|axi_dmac_0\|i_regmap\|Selector31~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.150      0.094 FF  CELL  i_system_bd\|axi_dmac_0\|i_regmap\|Selector31~0\|combout " "     9.150      0.094 FF  CELL  i_system_bd\|axi_dmac_0\|i_regmap\|Selector31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.867      0.717 FF    IC  i_system_bd\|axi_dmac_0\|i_regmap\|Selector31~11\|datac " "     9.867      0.717 FF    IC  i_system_bd\|axi_dmac_0\|i_regmap\|Selector31~11\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.502      0.635 FF  CELL  i_system_bd\|axi_dmac_0\|i_regmap\|Selector31~11\|combout " "    10.502      0.635 FF  CELL  i_system_bd\|axi_dmac_0\|i_regmap\|Selector31~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.870      0.368 FF    IC  i_system_bd\|axi_dmac_0\|i_regmap\|Selector31~3\|datad " "    10.870      0.368 FF    IC  i_system_bd\|axi_dmac_0\|i_regmap\|Selector31~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.626      0.756 FF  CELL  i_system_bd\|axi_dmac_0\|i_regmap\|Selector31~3\|combout " "    11.626      0.756 FF  CELL  i_system_bd\|axi_dmac_0\|i_regmap\|Selector31~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.626      0.000 FF    IC  i_system_bd\|axi_dmac_0\|i_regmap\|up_rdata\[0\]\|d " "    11.626      0.000 FF    IC  i_system_bd\|axi_dmac_0\|i_regmap\|up_rdata\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.943      0.317 FF  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|up_rdata\[0\] " "    11.943      0.317 FF  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|up_rdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.540      3.540  R        clock network delay " "    13.540      3.540  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.034      0.494           clock pessimism removed " "    14.034      0.494           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.974     -0.060           clock uncertainty " "    13.974     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.974      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|up_rdata\[0\] " "    13.974      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_regmap:i_regmap\|up_rdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.943 " "Data Arrival Time  :    11.943" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.974 " "Data Required Time :    13.974" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.031  " "Slack              :     2.031 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700242 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700242 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.355 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.355" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700245 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700245 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.355  " "Path #1: Setup slack is 11.355 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.137      3.137  R        clock network delay " "     3.137      3.137  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.137      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\] " "     3.137      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.137      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]\|q " "     3.137      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.887      1.750 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataf " "     4.887      1.750 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.002      0.115 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout " "     5.002      0.115 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.266      0.264 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datab " "     5.266      0.264 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.042      0.776 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout " "     6.042      0.776 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.760      0.718 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae " "     6.760      0.718 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.070      0.310 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     7.070      0.310 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.070      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     7.070      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.388      0.318 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     7.388      0.318 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.997      2.331  F        clock network delay " "    18.997      2.331  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.053      0.056           clock pessimism removed " "    19.053      0.056           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.743     -0.310           clock uncertainty " "    18.743     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.743      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.743      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.388 " "Data Arrival Time  :     7.388" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.743 " "Data Required Time :    18.743" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.355  " "Slack              :    11.355 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700246 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.121 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.121" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700253 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700253 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.121  " "Path #1: Hold slack is 0.121 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[0\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[0\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.685      7.685  R        clock network delay " "     7.685      7.685  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.685      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[0\] " "     7.685      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d1\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.685      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[0\]\|q " "     7.685      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|data_d1\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.851      1.166 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[0\] " "     8.851      1.166 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cb\|Mult2~8\|ax\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.927      0.076 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[0\] " "     8.927      0.076 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.035     10.035  R        clock network delay " "    10.035     10.035  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.806     -1.229           clock pessimism removed " "     8.806     -1.229           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.806      0.000           clock uncertainty " "     8.806      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.806      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[0\] " "     8.806      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cb\|data_d2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.927 " "Data Arrival Time  :     8.927" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.806 " "Data Required Time :     8.806" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.121  " "Slack              :     0.121 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700254 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700254 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700256 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.228  " "Path #1: Hold slack is 0.228 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      2.037  R        clock network delay " "     2.037      2.037  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     2.037      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.072      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     2.072      0.035 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.072      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     2.072      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.950      0.878 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.950      0.878 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.544      3.544  R        clock network delay " "     3.544      3.544  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722     -0.822           clock pessimism removed " "     2.722     -0.822           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.000           clock uncertainty " "     2.722      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     2.722      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.950 " "Data Arrival Time  :     2.950" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.722 " "Data Required Time :     2.722" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.228  " "Slack              :     0.228 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700256 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700256 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.357 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700305 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700305 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.357  " "Path #1: Hold slack is 0.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[30\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_0aj1:auto_generated\|ram_block1a0~porta_datain_reg16 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_0aj1:auto_generated\|ram_block1a0~porta_datain_reg16" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.761      3.761  R        clock network delay " "     3.761      3.761  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.761      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[30\] " "     3.761      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[30\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.851      0.090 RR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[26\] " "     3.851      0.090 RR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.570      0.719 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[16\] " "     4.570      0.719 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_mem\|m_ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.626      0.056 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_0aj1:auto_generated\|ram_block1a0~porta_datain_reg16 " "     4.626      0.056 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_0aj1:auto_generated\|ram_block1a0~porta_datain_reg16" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.297      4.297  R        clock network delay " "     4.297      4.297  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.269     -0.028           clock pessimism removed " "     4.269     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.269      0.000           clock uncertainty " "     4.269      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.269      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_0aj1:auto_generated\|ram_block1a0~porta_datain_reg16 " "     4.269      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_0aj1:auto_generated\|ram_block1a0~porta_datain_reg16" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.626 " "Data Arrival Time  :     4.626" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.269 " "Data Required Time :     4.269" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.357  " "Slack              :     0.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700306 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700306 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.747 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.747" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700310 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.747  " "Path #1: Hold slack is 0.747 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write " "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.951      2.951  R        clock network delay " "     2.951      2.951  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.951      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write " "     2.951      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.951      0.000 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write\|q " "     2.951      0.000 FF  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.229      0.278 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write~0\|dataf " "     3.229      0.278 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.303      0.074 FR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write~0\|combout " "     3.303      0.074 FR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.531      0.228 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write\|asdata " "     3.531      0.228 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|write\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.901      0.370 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write " "     3.901      0.370 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.336      3.336  R        clock network delay " "     3.336      3.336  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.154     -0.182           clock pessimism removed " "     3.154     -0.182           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.154      0.000           clock uncertainty " "     3.154      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.154      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write " "     3.154      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|write" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.901 " "Data Arrival Time  :     3.901" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.154 " "Data Required Time :     3.154" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.747  " "Slack              :     0.747 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700310 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700310 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.496 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.496" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700316 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.496  " "Path #1: Recovery slack is 2.496 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.546      9.546  R        clock network delay " "     9.546      9.546  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.546      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     9.546      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.546      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     9.546      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.284      2.738 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_xfer_toggle\|clrn " "    12.284      2.738 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_xfer_toggle\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.962      0.678 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "    12.962      0.678 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.399      7.665  R        clock network delay " "    14.399      7.665  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.628      1.229           clock pessimism removed " "    15.628      1.229           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.458     -0.170           clock uncertainty " "    15.458     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.458      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "    15.458      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.962 " "Data Arrival Time  :    12.962" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.458 " "Data Required Time :    15.458" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.496  " "Slack              :     2.496 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700316 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700316 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.037 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.037  " "Path #1: Recovery slack is 4.037 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      3.799  R        clock network delay " "     3.799      3.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     3.799      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.850      0.051 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     3.850      0.051 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.974      0.124 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     3.974      0.124 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.599      0.625 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     4.599      0.625 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.946      1.946  R        clock network delay " "     7.946      1.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.696      0.750           clock pessimism removed " "     8.696      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.636     -0.060           clock uncertainty " "     8.636     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     8.636      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.599 " "Data Arrival Time  :     4.599" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.636 " "Data Required Time :     8.636" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.037  " "Slack              :     4.037 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700318 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.992 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.992" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.992  " "Path #1: Recovery slack is 6.992 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.221      4.221  R        clock network delay " "     4.221      4.221  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.221      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     4.221      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.221      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     4.221      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.978      1.757 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m1\|clrn " "     5.978      1.757 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.647      0.669 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1 " "     6.647      0.669 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.671      3.671  R        clock network delay " "    13.671      3.671  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.699      0.028           clock pessimism removed " "    13.699      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.639     -0.060           clock uncertainty " "    13.639     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.639      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1 " "    13.639      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.647 " "Data Arrival Time  :     6.647" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.639 " "Data Required Time :    13.639" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.992  " "Slack              :     6.992 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700330 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.488 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.488" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700333 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.488  " "Path #1: Recovery slack is 14.488 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.143      3.143  R        clock network delay " "     3.143      3.143  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.143      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     3.143      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.143      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     3.143      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.166      1.023 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     4.166      1.023 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.844      0.678 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "     4.844      0.678 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.586      2.920  F        clock network delay " "    19.586      2.920  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.642      0.056           clock pessimism removed " "    19.642      0.056           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.332     -0.310           clock uncertainty " "    19.332     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.332      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    19.332      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.844 " "Data Arrival Time  :     4.844" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.332 " "Data Required Time :    19.332" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.488  " "Slack              :    14.488 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700333 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700333 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.564 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.564" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.564  " "Path #1: Removal slack is 0.564 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.081      2.081  R        clock network delay " "     2.081      2.081  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.081      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32 " "     2.081      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_32" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.138      0.057 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[2\] " "     2.138      0.057 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.240      0.102 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[3\].read_fifo\|rstn " "     2.240      0.102 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[3\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.691      0.451 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "     2.691      0.451 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.877      2.877  R        clock network delay " "     2.877      2.877  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127     -0.750           clock pessimism removed " "     2.127     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000           clock uncertainty " "     2.127      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.127      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF " "     2.127      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[3\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.691 " "Data Arrival Time  :     2.691" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.127 " "Data Required Time :     2.127" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.564  " "Slack              :     0.564 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700336 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.003 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.003" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700349 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700349 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.003  " "Path #1: Removal slack is 1.003 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.626      3.626  R        clock network delay " "     3.626      3.626  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.626      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     3.626      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.626      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     3.626      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.595      0.969 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn " "     4.595      0.969 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.228      0.633 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     5.228      0.633 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.253      4.253  R        clock network delay " "     4.253      4.253  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.225     -0.028           clock pessimism removed " "     4.225     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.225      0.000           clock uncertainty " "     4.225      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.225      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     4.225      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.228 " "Data Arrival Time  :     5.228" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.225 " "Data Required Time :     4.225" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.003  " "Slack              :     1.003 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700350 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700350 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.224 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.224" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700357 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.224  " "Path #1: Removal slack is 1.224 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.776      7.776  R        clock network delay " "     7.776      7.776  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.776      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     7.776      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.776      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     7.776      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.469      0.693 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[166\]\|clrn " "     8.469      0.693 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[166\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.091      0.622 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\] " "     9.091      0.622 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.536      9.536  R        clock network delay " "     9.536      9.536  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.867     -1.669           clock pessimism removed " "     7.867     -1.669           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.867      0.000           clock uncertainty " "     7.867      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.867      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\] " "     7.867      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.091 " "Data Arrival Time  :     9.091" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.867 " "Data Required Time :     7.867" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.224  " "Slack              :     1.224 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700357 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700357 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.279 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.279" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700360 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.279  " "Path #1: Removal slack is 1.279 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.915      2.915  R        clock network delay " "     2.915      2.915  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.915      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     2.915      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.915      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     2.915      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.756      0.841 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     3.756      0.841 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.359      0.603 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     4.359      0.603 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.137      3.137  R        clock network delay " "     3.137      3.137  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.080     -0.057           clock pessimism removed " "     3.080     -0.057           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.080      0.000           clock uncertainty " "     3.080      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.080      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     3.080      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.359 " "Data Arrival Time  :     4.359" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.080 " "Data Required Time :     3.080" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.279  " "Slack              :     1.279 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845700360 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845700360 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608845700364 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608845700720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608845712012 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845712983 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845712983 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845712983 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845712983 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845712983 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845712983 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845713023 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608845713023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845713056 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608845713057 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845713076 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608845713076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.610 " "Worst-case setup slack is 2.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.886               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.886               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.226               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    6.226               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.379               0.000 altera_reserved_tck  " "   14.379               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845713188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.142               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.182               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 altera_reserved_tck  " "    0.260               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845713298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.344 " "Worst-case recovery slack is 4.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.344               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.344               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.727               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.727               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.470               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    8.470               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.939               0.000 altera_reserved_tck  " "   15.939               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845713371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.459 " "Worst-case removal slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.459               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 altera_reserved_tck  " "    0.509               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.526               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845713443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.133               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.133               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.141               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.254               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.254               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.896               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.896               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.762               0.000 altera_reserved_tck  " "   15.762               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845713507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845713507 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845713681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845713681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845713681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845713681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.635 ns " "Worst Case Available Settling Time: 10.635 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845713681 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845713681 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845713681 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608845713937 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608845714553 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716028 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716028 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716127 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716127 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716227 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716327 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716327 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716327 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608845716455 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1608845716455 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.909   0.88" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.909   0.88" 0 0 "Timing Analyzer" 0 0 1608845716456 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.469     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  4.469     --" 0 0 "Timing Analyzer" 0 0 1608845716456 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.61  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.61  0.084" 0 0 "Timing Analyzer" 0 0 1608845716456 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  4.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  4.727  0.497" 0 0 "Timing Analyzer" 0 0 1608845716456 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.956  0.645" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.956  0.645" 0 0 "Timing Analyzer" 0 0 1608845716456 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.835  0.835" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.835  0.835" 0 0 "Timing Analyzer" 0 0 1608845716456 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.499  0.452" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.499  0.452" 0 0 "Timing Analyzer" 0 0 1608845716456 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.442  0.442" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.442  0.442" 0 0 "Timing Analyzer" 0 0 1608845716456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716736 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716736 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.610  " "Path #1: Setup slack is 2.610 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      1.632  R        clock network delay " "     1.632      1.632  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     1.632      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.089 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     1.721      0.089 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     1.721      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.860      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     1.860      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.780      0.780  R        clock network delay " "     3.780      0.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.530      0.750           clock pessimism removed " "     4.530      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.470     -0.060           clock uncertainty " "     4.470     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     4.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.860 " "Data Arrival Time  :     1.860" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.470 " "Data Required Time :     4.470" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.610  " "Slack              :     2.610 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716737 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716737 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.886 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.886" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716743 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.886  " "Path #1: Setup slack is 3.886 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[22\]~_Duplicate_1 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[22\]~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.063      4.063  R        clock network delay " "     4.063      4.063  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.063      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\] " "     4.063      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[233\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.063      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[233\]\|q " "     4.063      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[233\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.836      0.773 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Mux1~0\|datab " "     4.836      0.773 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Mux1~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.056      0.220 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Mux1~0\|combout " "     5.056      0.220 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|Mux1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.562      1.506 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Y\|Mult0~8\|ax\[6\] " "     6.562      1.506 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Y\|Mult0~8\|ax\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.698      0.136 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[22\]~_Duplicate_1 " "     6.698      0.136 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[22\]~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.237      3.503  R        clock network delay " "    10.237      3.503  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.754      0.517           clock pessimism removed " "    10.754      0.517           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.584     -0.170           clock uncertainty " "    10.584     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.584      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[22\]~_Duplicate_1 " "    10.584      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|hdmi_data\[22\]~_Duplicate_1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.698 " "Data Arrival Time  :     6.698" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.584 " "Data Required Time :    10.584" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.886  " "Slack              :     3.886 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716743 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716743 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.226 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.226" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716786 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.226  " "Path #1: Setup slack is 6.226 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1730 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1730" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\] " "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.033      2.033  R        clock network delay " "     2.033      2.033  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.033      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1730 " "     2.033      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1730" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.164      0.131 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[66\] " "     2.164      0.131 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[66\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.309      1.145 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|datac " "     3.309      1.145 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      0.199 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|combout " "     3.508      0.199 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.264      0.756 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|dataf " "     4.264      0.756 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.305      0.041 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|combout " "     4.305      0.041 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.115      0.810 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|datac " "     5.115      0.810 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.274      0.159 FR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|combout " "     5.274      0.159 FR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.274      0.000 RR    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter\[3\]\|d " "     5.274      0.000 RR    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.403      0.129 RR  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\] " "     5.403      0.129 RR  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.499      1.499  R        clock network delay " "    11.499      1.499  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.689      0.190           clock pessimism removed " "    11.689      0.190           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.629     -0.060           clock uncertainty " "    11.629     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.629      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\] " "    11.629      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.403 " "Data Arrival Time  :     5.403" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.629 " "Data Required Time :    11.629" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.226  " "Slack              :     6.226 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716786 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716786 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.379 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.379" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716789 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716789 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716789 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.379  " "Path #1: Setup slack is 14.379 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.311      1.311  R        clock network delay " "     1.311      1.311  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.311      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\] " "     1.311      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.311      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]\|q " "     1.311      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.264      0.953 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataf " "     2.264      0.953 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.307      0.043 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout " "     2.307      0.043 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.422      0.115 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datab " "     2.422      0.115 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.645      0.223 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout " "     2.645      0.223 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.060      0.415 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae " "     3.060      0.415 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.147      0.087 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     3.147      0.087 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.147      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     3.147      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.276      0.129 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     3.276      0.129 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.947      1.281  F        clock network delay " "    17.947      1.281  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.965      0.018           clock pessimism removed " "    17.965      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.655     -0.310           clock uncertainty " "    17.655     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.655      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    17.655      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.276 " "Data Arrival Time  :     3.276" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.655 " "Data Required Time :    17.655" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.379  " "Slack              :    14.379 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716790 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716790 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716793 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.084  " "Path #1: Hold slack is 0.084 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.781      0.781  R        clock network delay " "     0.781      0.781  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.781      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     0.781      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.793      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     0.793      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.793      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     0.793      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.094      0.301 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.094      0.301 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.784      1.784  R        clock network delay " "     1.784      1.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010     -0.774           clock pessimism removed " "     1.010     -0.774           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010      0.000           clock uncertainty " "     1.010      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.010      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.010      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.094 " "Data Arrival Time  :     1.094" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.010 " "Data Required Time :     1.010" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.084  " "Slack              :     0.084 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716793 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716793 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.142 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.142" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716838 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.142  " "Path #1: Hold slack is 0.142 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data1\[95\] " "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data1\[95\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_dmac_0_s_axi_agent\|altera_avalon_sc_fifo:read_rsp_fifo\|mem\[0\]\[95\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_dmac_0_s_axi_agent\|altera_avalon_sc_fifo:read_rsp_fifo\|mem\[0\]\[95\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.455      1.455  R        clock network delay " "     1.455      1.455  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.455      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data1\[95\] " "     1.455      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_005\|altera_avalon_st_pipeline_base:core\|data1\[95\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.455      0.000 RR  CELL  i_system_bd\|mm_interconnect_0\|agent_pipeline_005\|core\|data1\[95\]\|q " "     1.455      0.000 RR  CELL  i_system_bd\|mm_interconnect_0\|agent_pipeline_005\|core\|data1\[95\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.610      0.155 RR    IC  i_system_bd\|mm_interconnect_0\|axi_dmac_0_s_axi_agent\|read_rsp_fifo\|mem\[0\]\[95\]~feeder\|datab " "     1.610      0.155 RR    IC  i_system_bd\|mm_interconnect_0\|axi_dmac_0_s_axi_agent\|read_rsp_fifo\|mem\[0\]\[95\]~feeder\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.781      0.171 RR  CELL  i_system_bd\|mm_interconnect_0\|axi_dmac_0_s_axi_agent\|read_rsp_fifo\|mem\[0\]\[95\]~feeder\|combout " "     1.781      0.171 RR  CELL  i_system_bd\|mm_interconnect_0\|axi_dmac_0_s_axi_agent\|read_rsp_fifo\|mem\[0\]\[95\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.781      0.000 RR    IC  i_system_bd\|mm_interconnect_0\|axi_dmac_0_s_axi_agent\|read_rsp_fifo\|mem\[0\]\[95\]\|d " "     1.781      0.000 RR    IC  i_system_bd\|mm_interconnect_0\|axi_dmac_0_s_axi_agent\|read_rsp_fifo\|mem\[0\]\[95\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.806      0.025 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_dmac_0_s_axi_agent\|altera_avalon_sc_fifo:read_rsp_fifo\|mem\[0\]\[95\] " "     1.806      0.025 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_dmac_0_s_axi_agent\|altera_avalon_sc_fifo:read_rsp_fifo\|mem\[0\]\[95\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.671      1.671  R        clock network delay " "     1.671      1.671  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.664     -0.007           clock pessimism removed " "     1.664     -0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.664      0.000           clock uncertainty " "     1.664      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.664      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_dmac_0_s_axi_agent\|altera_avalon_sc_fifo:read_rsp_fifo\|mem\[0\]\[95\] " "     1.664      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:axi_dmac_0_s_axi_agent\|altera_avalon_sc_fifo:read_rsp_fifo\|mem\[0\]\[95\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.806 " "Data Arrival Time  :     1.806" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.664 " "Data Required Time :     1.664" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.142  " "Slack              :     0.142 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716839 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716839 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716845 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716845 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716845 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.182  " "Path #1: Hold slack is 0.182 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d1\[4\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d1\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[4\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.289      3.289  R        clock network delay " "     3.289      3.289  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.289      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d1\[4\] " "     3.289      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d1\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.289      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Y\|data_d1\[4\]\|q " "     3.289      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Y\|data_d1\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.682      0.393 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Y\|Mult2~8\|ax\[4\] " "     3.682      0.393 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Y\|Mult2~8\|ax\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.731      0.049 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[4\] " "     3.731      0.049 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.237      4.237  R        clock network delay " "     4.237      4.237  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.549     -0.688           clock pessimism removed " "     3.549     -0.688           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.549      0.000           clock uncertainty " "     3.549      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.549      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[4\] " "     3.549      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\|data_d2\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.731 " "Data Arrival Time  :     3.731" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.549 " "Data Required Time :     3.549" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.182  " "Slack              :     0.182 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716846 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716846 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.260 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.260" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716850 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.260  " "Path #1: Hold slack is 0.260 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|tck_t_dav " "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|td_shift\[0\] " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|td_shift\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.264      1.264  R        clock network delay " "     1.264      1.264  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.264      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|tck_t_dav " "     1.264      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|tck_t_dav" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.264      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|tck_t_dav\|q " "     1.264      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|tck_t_dav\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.501      0.237 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|td_shift~2\|datab " "     1.501      0.237 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|td_shift~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.674      0.173 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|td_shift~2\|combout " "     1.674      0.173 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|td_shift~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.674      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|td_shift\[0\]\|d " "     1.674      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|td_shift\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.699      0.025 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|td_shift\[0\] " "     1.699      0.025 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|td_shift\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.485      1.485  R        clock network delay " "     1.485      1.485  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.439     -0.046           clock pessimism removed " "     1.439     -0.046           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.439      0.000           clock uncertainty " "     1.439      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.439      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|td_shift\[0\] " "     1.439      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|td_shift\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.699 " "Data Arrival Time  :     1.699" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.439 " "Data Required Time :     1.439" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.260  " "Slack              :     0.260 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716850 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716850 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.344 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.344" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716856 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716856 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.344  " "Path #1: Recovery slack is 4.344 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.066      4.066  R        clock network delay " "     4.066      4.066  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.066      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     4.066      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.066      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     4.066      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.793      1.727 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_xfer_toggle\|clrn " "     5.793      1.727 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_xfer_toggle\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.024      0.231 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "     6.024      0.231 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.021      3.287  R        clock network delay " "    10.021      3.287  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.538      0.517           clock pessimism removed " "    10.538      0.517           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.368     -0.170           clock uncertainty " "    10.368     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.368      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "    10.368      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.024 " "Data Arrival Time  :     6.024" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.368 " "Data Required Time :    10.368" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.344  " "Slack              :     4.344 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716857 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716857 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.727 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.727  " "Path #1: Recovery slack is 4.727 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      2.405  R        clock network delay " "     2.405      2.405  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     2.405      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.440      0.035 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     2.440      0.035 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.487      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     2.487      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.743      0.256 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     2.743      0.256 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.780      0.780  R        clock network delay " "     6.780      0.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.530      0.750           clock pessimism removed " "     7.530      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.470     -0.060           clock uncertainty " "     7.470     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     7.470      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.743 " "Data Arrival Time  :     2.743" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.470 " "Data Required Time :     7.470" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.727  " "Slack              :     4.727 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716859 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716859 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.470 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716869 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716869 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.470  " "Path #1: Recovery slack is 8.470 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.722      1.722  R        clock network delay " "     1.722      1.722  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.722      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.722      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.722      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.722      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.742      1.020 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m1\|clrn " "     2.742      1.020 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.970      0.228 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1 " "     2.970      0.228 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.493      1.493  R        clock network delay " "    11.493      1.493  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.500      0.007           clock pessimism removed " "    11.500      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.440     -0.060           clock uncertainty " "    11.440     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.440      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1 " "    11.440      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.970 " "Data Arrival Time  :     2.970" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.440 " "Data Required Time :    11.440" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.470  " "Slack              :     8.470 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716870 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716870 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.939 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.939" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716872 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716872 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716872 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.939  " "Path #1: Recovery slack is 15.939 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.320      1.320  R        clock network delay " "     1.320      1.320  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.320      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.320      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.320      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.320      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.857      0.537 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     1.857      0.537 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.088      0.231 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "     2.088      0.231 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.319      1.653  F        clock network delay " "    18.319      1.653  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.337      0.018           clock pessimism removed " "    18.337      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.027     -0.310           clock uncertainty " "    18.027     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.027      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    18.027      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.088 " "Data Arrival Time  :     2.088" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.027 " "Data Required Time :    18.027" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.939  " "Slack              :    15.939 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716873 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716873 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.459 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.459" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716885 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.459  " "Path #1: Removal slack is 0.459 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.491      1.491  R        clock network delay " "     1.491      1.491  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.491      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.491      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.491      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.491      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.971      0.480 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn " "     1.971      0.480 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.181      0.210 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     2.181      0.210 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.729      1.729  R        clock network delay " "     1.729      1.729  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.722     -0.007           clock pessimism removed " "     1.722     -0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.722      0.000           clock uncertainty " "     1.722      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.722      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     1.722      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.181 " "Data Arrival Time  :     2.181" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.722 " "Data Required Time :     1.722" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.459  " "Slack              :     0.459 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716885 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716885 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716886 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716886 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.497  " "Path #1: Removal slack is 0.497 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.016      1.016  R        clock network delay " "     1.016      1.016  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.016      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     1.016      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.031      0.015 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     1.031      0.015 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.131      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     1.131      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.339      0.208 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     1.339      0.208 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.592      1.592  R        clock network delay " "     1.592      1.592  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842     -0.750           clock pessimism removed " "     0.842     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842      0.000           clock uncertainty " "     0.842      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.842      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     0.842      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.339 " "Data Arrival Time  :     1.339" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.842 " "Data Required Time :     0.842" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.497  " "Slack              :     0.497 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716887 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716887 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.509 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.509" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716889 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.509  " "Path #1: Removal slack is 0.509 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      1.190  R        clock network delay " "     1.190      1.190  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     1.190      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.190      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     1.190      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.578      0.388 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     1.578      0.388 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.812      0.234 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.812      0.234 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.321      1.321  R        clock network delay " "     1.321      1.321  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.303     -0.018           clock pessimism removed " "     1.303     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.303      0.000           clock uncertainty " "     1.303      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.303      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.303      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.812 " "Data Arrival Time  :     1.812" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.303 " "Data Required Time :     1.303" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.509  " "Slack              :     0.509 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716889 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716889 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.526 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.526" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716895 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716895 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.526  " "Path #1: Removal slack is 0.526 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      3.334  R        clock network delay " "     3.334      3.334  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     3.334      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     3.334      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.682      0.348 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[166\]\|clrn " "     3.682      0.348 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[166\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.888      0.206 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\] " "     3.888      0.206 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.059      4.059  R        clock network delay " "     4.059      4.059  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.362     -0.697           clock pessimism removed " "     3.362     -0.697           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.362      0.000           clock uncertainty " "     3.362      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.362      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\] " "     3.362      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.888 " "Data Arrival Time  :     3.888" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.362 " "Data Required Time :     3.362" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.526  " "Slack              :     0.526 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845716896 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845716896 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608845716901 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845717833 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845717833 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845717833 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845717833 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845717833 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845717833 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845717872 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608845717872 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845717906 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608845717906 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845717921 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608845717921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.610 " "Worst-case setup slack is 2.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.610               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.204               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.204               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.567               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    6.567               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.638               0.000 altera_reserved_tck  " "   14.638               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845718062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.110               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.125               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 altera_reserved_tck  " "    0.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845718199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.609 " "Worst-case recovery slack is 4.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.609               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.609               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.825               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    4.825               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.623               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    8.623               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.042               0.000 altera_reserved_tck  " "   16.042               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845718297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.395 " "Worst-case removal slack is 0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    0.395               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 altera_reserved_tck  " "    0.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.473               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845718396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.561 " "Worst-case minimum pulse width slack is 0.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.561               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.137               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.137               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.144               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.144               0.000 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.254               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.254               0.000 i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.897               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk  " "    3.897               0.000 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.783               0.000 altera_reserved_tck  " "   15.783               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608845718493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845718493 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 22 synchronizer chains. " "Report Metastability: Found 22 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845718650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 22 " "Number of Synchronizer Chains Found: 22" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845718650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845718650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845718650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.875 ns " "Worst Case Available Settling Time: 10.875 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845718650 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608845718650 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845718650 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1608845719018 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608845719613 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721455 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845721455 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721580 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845721580 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721698 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721698 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845721698 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721819 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845721819 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845721819 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1608845721981 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1608845721982 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.872  0.905" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.872  0.905" 0 0 "Timing Analyzer" 0 0 1608845721982 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.482     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  4.482     --" 0 0 "Timing Analyzer" 0 0 1608845721982 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.61  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.61  0.077" 0 0 "Timing Analyzer" 0 0 1608845721982 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  4.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  4.825  0.473" 0 0 "Timing Analyzer" 0 0 1608845721982 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.953  0.673" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.953  0.673" 0 0 "Timing Analyzer" 0 0 1608845721982 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|   0.84   0.84" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|   0.84   0.84" 0 0 "Timing Analyzer" 0 0 1608845721982 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.499  0.452" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.499  0.452" 0 0 "Timing Analyzer" 0 0 1608845721982 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.456  0.456" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.456  0.456" 0 0 "Timing Analyzer" 0 0 1608845721983 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722312 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.610  " "Path #1: Setup slack is 2.610 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      1.614  R        clock network delay " "     1.614      1.614  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF " "     1.614      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_RDEN_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.083 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden " "     1.697      0.083 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|rden" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.697      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable " "     1.697      0.000 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[7\].read_fifo\|readenable" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.836      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     1.836      0.139 RR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.000      3.000           latch edge time " "     3.000      3.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.756      0.756  R        clock network delay " "     3.756      0.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.506      0.750           clock pessimism removed " "     4.506      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.446     -0.060           clock uncertainty " "     4.446     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF " "     4.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[7\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.836 " "Data Arrival Time  :     1.836" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.446 " "Data Required Time :     4.446" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.610  " "Slack              :     2.610 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722312 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722312 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.204 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.204" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.204  " "Path #1: Setup slack is 4.204 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[0\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_3\[23\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_3\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.186      4.186  R        clock network delay " "     4.186      4.186  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.186      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[0\] " "     4.186      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.505      2.319 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_3\[23\] " "     6.505      2.319 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_3\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.198      3.464  R        clock network delay " "    10.198      3.464  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.879      0.681           clock pessimism removed " "    10.879      0.681           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.709     -0.170           clock uncertainty " "    10.709     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.709      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_3\[23\] " "    10.709      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_3\[23\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.505 " "Data Arrival Time  :     6.505" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.709 " "Data Required Time :    10.709" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.204  " "Slack              :     4.204 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722318 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.567 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.567" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.567  " "Path #1: Setup slack is 6.567 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1730 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1730" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\] " "To Node      : system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.023      2.023  R        clock network delay " "     2.023      2.023  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.023      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1730 " "     2.023      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1730" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.156      0.133 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[66\] " "     2.156      0.133 RF  CELL  i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_data_0\[66\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.994 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|datac " "     3.150      0.994 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.349      0.199 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|combout " "     3.349      0.199 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.997      0.648 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|dataf " "     3.997      0.648 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.038      0.041 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|combout " "     4.038      0.041 FF  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_src_dma_mm\|id~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.737      0.699 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|datac " "     4.737      0.699 FF    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.895      0.158 FR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|combout " "     4.895      0.158 FR  CELL  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.895      0.000 RR    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter\[3\]\|d " "     4.895      0.000 RR    IC  i_system_bd\|axi_dmac_0\|i_transfer\|i_request_arb\|i_store_and_forward\|src_beat_counter\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.020      0.125 RR  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\] " "     5.020      0.125 RR  CELL  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.456      1.456  R        clock network delay " "    11.456      1.456  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.647      0.191           clock pessimism removed " "    11.647      0.191           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.587     -0.060           clock uncertainty " "    11.587     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.587      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\] " "    11.587      0.000     uTsu  system_bd:i_system_bd\|axi_dmac:axi_dmac_0\|axi_dmac_transfer:i_transfer\|dmac_request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|src_beat_counter\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.020 " "Data Arrival Time  :     5.020" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.587 " "Data Required Time :    11.587" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.567  " "Slack              :     6.567 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722361 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722361 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.638 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.638" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722365 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.638  " "Path #1: Setup slack is 14.638 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.228      1.228  R        clock network delay " "     1.228      1.228  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.228      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\] " "     1.228      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.228      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]\|q " "     1.228      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irsr_reg\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.061      0.833 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataf " "     2.061      0.833 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.105      0.044 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout " "     2.105      0.044 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.207      0.102 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datab " "     2.207      0.102 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.431      0.224 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout " "     2.431      0.224 RF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.792      0.361 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae " "     2.792      0.361 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.875      0.083 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout " "     2.875      0.083 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.875      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     2.875      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.001      0.126 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     3.001      0.126 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.932      1.266  F        clock network delay " "    17.932      1.266  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.949      0.017           clock pessimism removed " "    17.949      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.639     -0.310           clock uncertainty " "    17.639     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.639      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    17.639      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.001 " "Data Arrival Time  :     3.001" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.639 " "Data Required Time :    17.639" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.638  " "Slack              :    14.638 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722365 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722365 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722369 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722369 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.077  " "Path #1: Hold slack is 0.077 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.762      0.762  R        clock network delay " "     0.762      0.762  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.762      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF " "     0.762      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|lfifo~LFIFO_OUT_OCT_LFIFO_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.774      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo " "     0.774      0.012 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|lfifo\|octlfifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.774      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol " "     0.774      0.000 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|os_oct_ddio_oe\|octreadcontrol" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.064      0.290 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     1.064      0.290 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.760      1.760  R        clock network delay " "     1.760      1.760  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987     -0.773           clock pessimism removed " "     0.987     -0.773           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987      0.000           clock uncertainty " "     0.987      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.987      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF " "     0.987      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|os_oct_ddio_oe~DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.064 " "Data Arrival Time  :     1.064" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.987 " "Data Required Time :     0.987" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.077  " "Slack              :     0.077 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722370 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722370 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.110 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722376 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722376 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722376 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.110  " "Path #1: Hold slack is 0.110 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[1\] " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[1\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.230      3.230  R        clock network delay " "     3.230      3.230  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.230      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[1\] " "     3.230      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d1\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.230      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|data_d1\[1\]\|q " "     3.230      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|data_d1\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.570      0.340 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|Mult2~8\|ax\[1\] " "     3.570      0.340 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_tx_core\|i_csc_RGB2CrYCb\|j_csc_1_Cr\|Mult2~8\|ax\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.632      0.062 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[1\] " "     3.632      0.062 RR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.186      4.186  R        clock network delay " "     4.186      4.186  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.522     -0.664           clock pessimism removed " "     3.522     -0.664           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.522      0.000           clock uncertainty " "     3.522      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.522      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[1\] " "     3.522      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\|data_d2\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.632 " "Data Arrival Time  :     3.632" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.522 " "Data Required Time :     3.522" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.110  " "Slack              :     0.110 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722377 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722377 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.125 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.125" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722418 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.125  " "Path #1: Hold slack is 0.125 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\|mem\[0\]\[5\] " "From Node    : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\|mem\[0\]\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_009\|altera_avalon_st_pipeline_base:core\|data0\[5\] " "To Node      : system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_009\|altera_avalon_st_pipeline_base:core\|data0\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.370      1.370  R        clock network delay " "     1.370      1.370  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.370      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\|mem\[0\]\[5\] " "     1.370      0.000     uTco  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\|mem\[0\]\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.370      0.000 RR  CELL  i_system_bd\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rdata_fifo\|mem\[0\]\[5\]\|q " "     1.370      0.000 RR  CELL  i_system_bd\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rdata_fifo\|mem\[0\]\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.564      0.194 RR    IC  i_system_bd\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rdata_fifo\|out_data\[5\]~5\|datac " "     1.564      0.194 RR    IC  i_system_bd\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rdata_fifo\|out_data\[5\]~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.700      0.136 RR  CELL  i_system_bd\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rdata_fifo\|out_data\[5\]~5\|combout " "     1.700      0.136 RR  CELL  i_system_bd\|mm_interconnect_0\|jtag_uart_avalon_jtag_slave_agent_rdata_fifo\|out_data\[5\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.700      0.000 RR    IC  i_system_bd\|mm_interconnect_0\|agent_pipeline_009\|core\|data0\[5\]\|d " "     1.700      0.000 RR    IC  i_system_bd\|mm_interconnect_0\|agent_pipeline_009\|core\|data0\[5\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.724      0.024 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_009\|altera_avalon_st_pipeline_base:core\|data0\[5\] " "     1.724      0.024 RR  CELL  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_009\|altera_avalon_st_pipeline_base:core\|data0\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.607      1.607  R        clock network delay " "     1.607      1.607  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.599     -0.008           clock pessimism removed " "     1.599     -0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.599      0.000           clock uncertainty " "     1.599      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.599      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_009\|altera_avalon_st_pipeline_base:core\|data0\[5\] " "     1.599      0.000      uTh  system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_009\|altera_avalon_st_pipeline_base:core\|data0\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.724 " "Data Arrival Time  :     1.724" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.599 " "Data Required Time :     1.599" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.125  " "Slack              :     0.125 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722418 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722418 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722422 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722422 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722422 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.228  " "Path #1: Hold slack is 0.228 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "From Node    : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.087      1.087  R        clock network delay " "     1.087      1.087  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.087      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     1.087      0.000     uTco  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.087      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|q " "     1.087      0.000 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.358      0.271 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~1\|datae " "     1.358      0.271 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~1\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.430      0.072 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~1\|combout " "     1.430      0.072 RR  CELL  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.430      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|d " "     1.430      0.000 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|state\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.454      0.024 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     1.454      0.024 RR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.286      1.286  R        clock network delay " "     1.286      1.286  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.226     -0.060           clock pessimism removed " "     1.226     -0.060           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.226      0.000           clock uncertainty " "     1.226      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.226      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state " "     1.226      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|state" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.454 " "Data Arrival Time  :     1.454" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.226 " "Data Required Time :     1.226" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.228  " "Slack              :     0.228 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722423 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722423 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.609 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.609" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722429 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.609  " "Path #1: Recovery slack is 4.609 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.970      3.970  R        clock network delay " "     3.970      3.970  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.970      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     3.970      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.970      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     3.970      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.454      1.484 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_xfer_toggle\|clrn " "     5.454      1.484 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_xfer_toggle\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.670      0.216 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "     5.670      0.216 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      6.734           latch edge time " "     6.734      6.734           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.956      3.222  R        clock network delay " "     9.956      3.222  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.449      0.493           clock pessimism removed " "    10.449      0.493           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.279     -0.170           clock uncertainty " "    10.279     -0.170           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.279      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle " "    10.279      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_xfer_toggle" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.670 " "Data Arrival Time  :     5.670" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.279 " "Data Required Time :    10.279" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.609  " "Slack              :     4.609 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722429 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722429 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.825 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722431 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.825  " "Path #1: Recovery slack is 4.825 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.286      2.286  R        clock network delay " "     2.286      2.286  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.286      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42 " "     2.286      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_42" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.325      0.039 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\] " "     2.325      0.039 RR  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.372      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn " "     2.372      0.047 RR    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[5\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.621      0.249 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     2.621      0.249 RF  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.000      6.000           latch edge time " "     6.000      6.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.756      0.756  R        clock network delay " "     6.756      0.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.506      0.750           clock pessimism removed " "     7.506      0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.446     -0.060           clock uncertainty " "     7.446     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF " "     7.446      0.000     uTsu  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[5\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.621 " "Data Arrival Time  :     2.621" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.446 " "Data Required Time :     7.446" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.825  " "Slack              :     4.825 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722431 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722431 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.623 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.623" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722442 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.623  " "Path #1: Recovery slack is 8.623 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.675      1.675  R        clock network delay " "     1.675      1.675  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.675      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.675      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.675      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.675      0.000 FF  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.564      0.889 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m1\|clrn " "     2.564      0.889 FF    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m1\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.777      0.213 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1 " "     2.777      0.213 FR  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.452      1.452  R        clock network delay " "    11.452      1.452  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.460      0.008           clock pessimism removed " "    11.460      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.400     -0.060           clock uncertainty " "    11.400     -0.060           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.400      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1 " "    11.400      0.000     uTsu  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.777 " "Data Arrival Time  :     2.777" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.400 " "Data Required Time :    11.400" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.623  " "Slack              :     8.623 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722442 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722442 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.042 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.042" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722445 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.042  " "Path #1: Recovery slack is 16.042 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.231      1.231  R        clock network delay " "     1.231      1.231  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.231      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.231      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.231      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.231      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.701      0.470 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     1.701      0.470 FF    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.917      0.216 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "     1.917      0.216 FR  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.252      1.586  F        clock network delay " "    18.252      1.586  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.269      0.017           clock pessimism removed " "    18.269      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.959     -0.310           clock uncertainty " "    17.959     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.959      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate " "    17.959      0.000     uTsu  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.917 " "Data Arrival Time  :     1.917" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.959 " "Data Required Time :    17.959" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.042  " "Slack              :    16.042 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722445 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722445 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.395 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.395" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\] " "-to_clock \[get_clocks \{i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.395  " "Path #1: Removal slack is 0.395 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Launch Clock : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk " "Latch Clock  : i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user1_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.447      1.447  R        clock network delay " "     1.447      1.447  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.447      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst " "     1.447      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_vdma_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.447      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q " "     1.447      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_vdma_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.873      0.426 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn " "     1.873      0.426 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_vdma\|vdma_fs_toggle_m2\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.069      0.196 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     2.069      0.196 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.682      1.682  R        clock network delay " "     1.682      1.682  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.674     -0.008           clock pessimism removed " "     1.674     -0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.674      0.000           clock uncertainty " "     1.674      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.674      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2 " "     1.674      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|axi_hdmi_tx_vdma:i_vdma\|vdma_fs_toggle_m2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.069 " "Data Arrival Time  :     2.069" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.674 " "Data Required Time :     1.674" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.395  " "Slack              :     0.395 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722456 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.446 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.446" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.446  " "Path #1: Removal slack is 0.446 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[4\] " "To Node      : system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.038      1.038  R        clock network delay " "     1.038      1.038  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.038      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.038      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.038      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.038      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.629      0.591 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|count\[4\]\|clrn " "     1.629      0.591 RR    IC  i_system_bd\|jtag_uart\|system_bd_jtag_uart_alt_jtag_atlantic\|count\[4\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.825      0.196 RF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[4\] " "     1.825      0.196 RF  CELL  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.397      1.397  R        clock network delay " "     1.397      1.397  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.379     -0.018           clock pessimism removed " "     1.379     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.379      0.000           clock uncertainty " "     1.379      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.379      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[4\] " "     1.379      0.000      uTh  system_bd:i_system_bd\|system_bd_jtag_uart:jtag_uart\|alt_jtag_atlantic:system_bd_jtag_uart_alt_jtag_atlantic\|count\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.825 " "Data Arrival Time  :     1.825" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.379 " "Data Required Time :     1.379" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.446  " "Slack              :     0.446 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722459 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722464 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.473  " "Path #1: Removal slack is 0.473 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "From Node    : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\] " "To Node      : system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.267      3.267  R        clock network delay " "     3.267      3.267  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.267      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst " "     3.267      0.000     uTco  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|ad_rst:i_core_rst_reg\|rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.267      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q " "     3.267      0.000 RR  CELL  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_core_rst_reg\|rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.570      0.303 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[166\]\|clrn " "     3.570      0.303 RR    IC  i_system_bd\|axi_hdmi_tx_0\|i_up\|i_xfer_cntrl\|d_data_cntrl_int\[166\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.763      0.193 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\] " "     3.763      0.193 RF  CELL  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.965      3.965  R        clock network delay " "     3.965      3.965  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.290     -0.675           clock pessimism removed " "     3.290     -0.675           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.290      0.000           clock uncertainty " "     3.290      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.290      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\] " "     3.290      0.000      uTh  system_bd:i_system_bd\|axi_hdmi_tx:axi_hdmi_tx_0\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\|d_data_cntrl_int\[166\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.763 " "Data Arrival Time  :     3.763" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.290 " "Data Required Time :     3.290" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.473  " "Slack              :     0.473 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722464 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722464 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\] " "-to_clock \[get_clocks \{system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722466 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.473  " "Path #1: Removal slack is 0.473 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "From Node    : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "To Node      : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Launch Clock : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "Latch Clock  : system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Hold End    : 1 " "Multicycle - Hold End    : 1" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.974      0.974  R        clock network delay " "     0.974      0.974  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.974      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35 " "     0.974      0.000     uTco  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hphy_inst~FF_35" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.991      0.017 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\] " "     0.991      0.017 FF  CELL  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|hphy_inst\|phyddiodqslogicfiforeset\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn " "     1.091      0.100 FF    IC  i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|input_path_gen\[0\].read_fifo\|rstn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.293      0.202 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     1.293      0.202 FR  CELL  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.570      1.570  R        clock network delay " "     1.570      1.570  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820     -0.750           clock pessimism removed " "     0.820     -0.750           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820      0.000           clock uncertainty " "     0.820      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.820      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF " "     0.820      0.000      uTh  system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|input_path_gen\[0\].read_fifo~READ_ADDRESS_DFF" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.293 " "Data Arrival Time  :     1.293" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.820 " "Data Required Time :     0.820" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.473  " "Slack              :     0.473 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1608845722466 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845722466 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608845725666 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608845725668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845726019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608845726019 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845726800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845726800 "|system_top|usb1_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fmc_scl " "Node: fmc_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 fmc_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by fmc_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845726800 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845726800 "|system_top|fmc_scl"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hps_scl " "Node: hps_scl was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 hps_scl " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by hps_scl" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608845726801 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1608845726801 "|system_top|hps_scl"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: i_system_bd\|hdmi_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608845726842 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1608845726842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608845726878 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608845726878 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1608845726894 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1608845726894 ""}
{ "Error" "0" "" "File not found: ../../scripts/adi_tquest.tcl" {  } {  } 0 0 "File not found: ../../scripts/adi_tquest.tcl" 0 0 "Timing Analyzer" 0 0 1608845726897 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Timing Analyzer 1  239 s Quartus Prime " "Quartus Prime Timing Analyzer was unsuccessful. 1 error, 239 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1863 " "Peak virtual memory: 1863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608845727517 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 24 16:35:27 2020 " "Processing ended: Thu Dec 24 16:35:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608845727517 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608845727517 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608845727517 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608845727517 ""}
