 
****************************************
Report : area
Design : cv32e40p_core
Version: U-2022.12-SP1
Date   : Sun Jul  9 21:43:23 2023
****************************************

Library(s) Used:

    GF22FDX_6P75T_104CPP_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /usr/local/packages/ip/gerstl-gf/lib/GF22FDX_6P75T_104CPP/rel_04252023_GF22FDX_6P75T_104CPP_0v10_ut/GF22FDX_6P75T_104CPP/0v10_ut/db/GF22FDX_6P75T_104CPP_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                        11424
Number of nets:                         35310
Number of cells:                        24727
Number of combinational cells:          22397
Number of sequential cells:              2258
Number of macros/black boxes:               0
Number of buf/inv:                       4733
Number of references:                      11

Combinational area:               7368.023653
Buf/Inv area:                      747.152630
Noncombinational area:            3677.974685
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 11045.998338
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cv32e40p_core                     11045.9983    100.0     4.5490     0.0000  0.0000  cv32e40p_core
cs_registers_i                     1382.4346     12.5   496.9037   753.1056  0.0000  cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_PULP_XPULP0_PULP_CLUSTER0_DEBUG_TRIGGER_EN1
cs_registers_i/add_1352              38.8066      0.4    38.8066     0.0000  0.0000  H8701276760374448268_DW01_inc_2_DW01_inc_5
cs_registers_i/add_1352_G3           38.8066      0.4    38.8066     0.0000  0.0000  H8701276760374448268_DW01_inc_1_DW01_inc_4
cs_registers_i/add_1352_G4           38.8066      0.4    38.8066     0.0000  0.0000  H8701276760374448268_DW01_inc_0_DW01_inc_3
cs_registers_i/eq_1272               16.0056      0.1    16.0056     0.0000  0.0000  H8701276760374448268_DW01_cmp6_0
ex_stage_i                         4074.0711     36.9    27.0691    11.4005  0.0000  cv32e40p_ex_stage_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
ex_stage_i/alu_i                   1309.7074     11.9   675.4363     0.0000  0.0000  cv32e40p_alu
ex_stage_i/alu_i/add_168             38.8066      0.4    38.8066     0.0000  0.0000  cv32e40p_alu_DW01_add_2_DW01_add_3
ex_stage_i/alu_i/add_186             34.8192      0.3    34.8192     0.0000  0.0000  cv32e40p_alu_DW01_add_1_DW01_add_2
ex_stage_i/alu_i/alu_div_i          416.0333      3.8   119.6770   174.2645  0.0000  cv32e40p_alu_div
ex_stage_i/alu_i/alu_div_i/add_109    35.4931     0.3    35.4931     0.0000  0.0000  cv32e40p_alu_div_DW01_add_0_DW01_add_4
ex_stage_i/alu_i/alu_div_i/r76       23.3064      0.2    23.3064     0.0000  0.0000  cv32e40p_alu_div_DW01_cmp6_0_DW01_cmp6_6
ex_stage_i/alu_i/alu_div_i/sub_102    24.2050     0.2    24.2050     0.0000  0.0000  cv32e40p_alu_div_DW01_sub_1_DW01_sub_4
ex_stage_i/alu_i/alu_div_i/sub_109    39.0874     0.4    39.0874     0.0000  0.0000  cv32e40p_alu_div_DW01_sub_0_DW01_sub_3
ex_stage_i/alu_i/eq_343              16.0056      0.1    16.0056     0.0000  0.0000  cv32e40p_alu_DW01_cmp6_4_DW01_cmp6_5
ex_stage_i/alu_i/ff_one_i            12.1306      0.1    12.1306     0.0000  0.0000  cv32e40p_ff_one
ex_stage_i/alu_i/popcnt_i            37.8518      0.3    37.8518     0.0000  0.0000  cv32e40p_popcnt
ex_stage_i/alu_i/sll_812             11.8498      0.1    11.8498     0.0000  0.0000  cv32e40p_alu_DW01_ash_1_DW01_ash_2
ex_stage_i/alu_i/sll_813             66.7742      0.6    66.7742     0.0000  0.0000  cv32e40p_alu_DW01_ash_0_DW01_ash_1
ex_stage_i/mult_i                  2725.8942     24.7   146.2968     6.5146  0.0000  cv32e40p_mult
ex_stage_i/mult_i/add_0_root_add_0_root_add_111_2    37.8518     0.3   37.8518    0.0000 0.0000 cv32e40p_mult_DW01_add_15_DW01_add_48
ex_stage_i/mult_i/add_0_root_add_0_root_add_224_2    35.5493     0.3   35.5493    0.0000 0.0000 cv32e40p_mult_DW01_add_8_DW01_add_41
ex_stage_i/mult_i/add_0_root_add_0_root_add_271_4    35.4931     0.3   35.4931    0.0000 0.0000 cv32e40p_mult_DW01_add_0_DW01_add_33
ex_stage_i/mult_i/add_0_root_add_0_root_add_305_2    35.5493     0.3   35.5493    0.0000 0.0000 cv32e40p_mult_DW01_add_11_DW01_add_44
ex_stage_i/mult_i/add_1_root_add_0_root_add_111_2    36.2232     0.3   36.2232    0.0000 0.0000 cv32e40p_mult_DW01_add_16_DW01_add_49
ex_stage_i/mult_i/add_1_root_add_0_root_add_224_2    35.6054     0.3   35.6054    0.0000 0.0000 cv32e40p_mult_DW01_add_10_DW01_add_43
ex_stage_i/mult_i/add_1_root_add_0_root_add_271_4    35.4931     0.3   35.4931    0.0000 0.0000 cv32e40p_mult_DW01_add_1_DW01_add_34
ex_stage_i/mult_i/add_1_root_add_0_root_add_305_2    35.6054     0.3   35.6054    0.0000 0.0000 cv32e40p_mult_DW01_add_12_DW01_add_45
ex_stage_i/mult_i/add_2_root_add_271_4    22.1270     0.2   22.1270    0.0000 0.0000 cv32e40p_mult_DW01_add_3_DW01_add_36
ex_stage_i/mult_i/add_3_root_add_271_4    21.0038     0.2   21.0038    0.0000 0.0000 cv32e40p_mult_DW01_add_2_DW01_add_35
ex_stage_i/mult_i/mult_110          368.7466      3.3   347.9112     0.0000  0.0000  cv32e40p_mult_DW02_mult_7_DW02_mult_8
ex_stage_i/mult_i/mult_110/CHN_CH11_CHNA_FS_1    20.8354     0.2   20.8354    0.0000 0.0000 cv32e40p_mult_DW01_add_17_DW01_add_50
ex_stage_i/mult_i/mult_224          651.0629      5.9   651.0629     0.0000  0.0000  cv32e40p_mult_DW02_mult_4_DW02_mult_5
ex_stage_i/mult_i/mult_266          103.4467      0.9    92.7202     0.0000  0.0000  cv32e40p_mult_DW02_mult_0_DW02_mult_1
ex_stage_i/mult_i/mult_266/CHN_CH11_CHNA_FS_1    10.7266     0.1   10.7266    0.0000 0.0000 cv32e40p_mult_DW01_add_4_DW01_add_37
ex_stage_i/mult_i/mult_267          103.4467      0.9    92.7202     0.0000  0.0000  cv32e40p_mult_DW02_mult_1_DW02_mult_2
ex_stage_i/mult_i/mult_267/CHN_CH11_CHNA_FS_1    10.7266     0.1   10.7266    0.0000 0.0000 cv32e40p_mult_DW01_add_5_DW01_add_38
ex_stage_i/mult_i/mult_268          103.4467      0.9    92.7202     0.0000  0.0000  cv32e40p_mult_DW02_mult_2_DW02_mult_3
ex_stage_i/mult_i/mult_268/CHN_CH11_CHNA_FS_1    10.7266     0.1   10.7266    0.0000 0.0000 cv32e40p_mult_DW01_add_6_DW01_add_39
ex_stage_i/mult_i/mult_269          103.4467      0.9    92.7202     0.0000  0.0000  cv32e40p_mult_DW02_mult_3_DW02_mult_4
ex_stage_i/mult_i/mult_269/CHN_CH11_CHNA_FS_1    10.7266     0.1   10.7266    0.0000 0.0000 cv32e40p_mult_DW01_add_7_DW01_add_40
ex_stage_i/mult_i/mult_299          365.8824      3.3   348.1359     0.0000  0.0000  cv32e40p_mult_DW02_mult_5_DW02_mult_6
ex_stage_i/mult_i/mult_299/CHN_CH11_CHNA_FS_1    17.7466     0.2   17.7466    0.0000 0.0000 cv32e40p_mult_DW01_add_13_DW01_add_46
ex_stage_i/mult_i/mult_300          365.9947      3.3   348.2482     0.0000  0.0000  cv32e40p_mult_DW02_mult_6_DW02_mult_7
ex_stage_i/mult_i/mult_300/CHN_CH11_CHNA_FS_1    17.7466     0.2   17.7466    0.0000 0.0000 cv32e40p_mult_DW01_add_14_DW01_add_47
ex_stage_i/mult_i/sll_98             15.5002      0.1    15.5002     0.0000  0.0000  cv32e40p_mult_DW01_ash_0
ex_stage_i/mult_i/sra_114            61.6075      0.6    61.6075     0.0000  0.0000  cv32e40p_mult_DW_rash_1
id_stage_i                         4272.2036     38.7   335.8930   448.2130  0.0000  cv32e40p_id_stage_PULP_XPULP0_PULP_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_PULP_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1
id_stage_i/add_569                   34.3699      0.3    34.3699     0.0000  0.0000  H3131369883953249684_DW01_add_1_DW01_add_6
id_stage_i/add_570                   34.3699      0.3    34.3699     0.0000  0.0000  H3131369883953249684_DW01_add_0_DW01_add_5
id_stage_i/controller_i             108.2765      1.0    85.3070    22.9694  0.0000  cv32e40p_controller_PULP_CLUSTER0_PULP_XPULP0
id_stage_i/decoder_i                 75.3106      0.7    75.3106     0.0000  0.0000  cv32e40p_decoder_PULP_XPULP0_PULP_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_PULP_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1
id_stage_i/int_controller_i          54.5314      0.5    21.9586    32.5728  0.0000  cv32e40p_int_controller_PULP_SECURE0
id_stage_i/r152                      35.4931      0.3    35.4931     0.0000  0.0000  H3131369883953249684_DW01_add_2_DW01_add_7
id_stage_i/register_file_i         3145.7463     28.5  1530.1354  1615.6109  0.0000  cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_PULP_ZFINX0
if_stage_i                         1069.0618      9.7   118.0483   109.1189  0.0000  cv32e40p_if_stage_PULP_XPULP0_PULP_OBI0_PULP_SECURE0_FPU0
if_stage_i/add_166                   19.4875      0.2    19.4875     0.0000  0.0000  cv32e40p_if_stage_PULP_XPULP0_PULP_OBI0_PULP_SECURE0_FPU0_DW01_add_0_DW01_add_8
if_stage_i/aligner_i                279.5645      2.5   103.2221   136.8058  0.0000  cv32e40p_aligner
if_stage_i/aligner_i/add_63          20.0491      0.2    20.0491     0.0000  0.0000  cv32e40p_aligner_DW01_add_1_DW01_add_10
if_stage_i/aligner_i/add_64          19.4875      0.2    19.4875     0.0000  0.0000  cv32e40p_aligner_DW01_add_0_DW01_add_9
if_stage_i/compressed_decoder_i      51.9480      0.5    51.9480     0.0000  0.0000  cv32e40p_compressed_decoder_FPU0
if_stage_i/prefetch_buffer_i        490.8946      4.4    13.1414     0.0000  0.0000  cv32e40p_prefetch_buffer_PULP_OBI0_PULP_XPULP0
if_stage_i/prefetch_buffer_i/fifo_i   157.9781     1.4   47.2306   110.7475  0.0000  cv32e40p_fifo_0_32_2
if_stage_i/prefetch_buffer_i/instruction_obi_i   192.9096     1.7   69.1330  123.7766 0.0000 cv32e40p_obi_interface_TRANS_STABLE0
if_stage_i/prefetch_buffer_i/prefetch_controller_i   126.8654     1.1   47.2306   60.2597 0.0000 cv32e40p_prefetch_controller_PULP_OBI0_PULP_XPULP0_DEPTH2
if_stage_i/prefetch_buffer_i/prefetch_controller_i/add_138    19.3752     0.2   19.3752    0.0000 0.0000 cv32e40p_prefetch_controller_PULP_OBI0_PULP_XPULP0_DEPTH2_DW01_add_0_DW01_add_11
load_store_unit_i                   238.0622      2.2   124.3944    68.4029  0.0000  cv32e40p_load_store_unit_PULP_OBI0
load_store_unit_i/add_346_aco        35.6054      0.3    35.6054     0.0000  0.0000  cv32e40p_load_store_unit_PULP_OBI0_DW01_add_0_DW01_add_12
load_store_unit_i/data_obi_i          0.0000      0.0     0.0000     0.0000  0.0000  cv32e40p_obi_interface_TRANS_STABLE1
load_store_unit_i/mult_add_346_aco     9.6595     0.1     9.6595     0.0000  0.0000  cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0
sleep_unit_i                          5.6160      0.1     1.4040     3.2573  0.0000  cv32e40p_sleep_unit_PULP_CLUSTER0
sleep_unit_i/core_clock_gate_i        0.9547      0.0     0.0000     0.9547  0.0000  cv32e40p_clock_gate
--------------------------------  ----------  -------  ---------  ---------  ------  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                  7368.0237  3677.9747  0.0000

1
