
*** Running vivado
    with args -log design_multi_axi_bram_ctrl_0_bram_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_multi_axi_bram_ctrl_0_bram_0_0.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_multi_axi_bram_ctrl_0_bram_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_multi_axi_bram_ctrl_0_bram_0_0, cache-ID = cd4f37a516bac490.
INFO: [Common 17-206] Exiting Vivado at Tue Feb  4 18:59:01 2020...
