============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           May 03 2024  07:02:50 pm
  Module:                 bist_controller
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin current_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) current_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) current_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      57            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      57            0     
                                              
             Setup:-       4                  
     Required Time:=      53                  
      Launch Clock:-       0                  
         Data Path:-      51                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  current_reg[0]/CLK -       -      R     (arrival)                    1    -     0     0       0    (-,-) 
  current_reg[0]/Q   -       CLK->Q F     DFFHQx4_ASAP7_75t_SL         4  3.9     8    35      35    (-,-) 
  g105__5107/Y       -       A->Y   R     NAND2x1p5_ASAP7_75t_L        1  1.0     9     7      42    (-,-) 
  g104__2398/Y       -       B->Y   F     O2A1O1Ixp5_ASAP7_75t_SL      1  1.0    15     8      51    (-,-) 
  current_reg[0]/D   -       -      F     DFFHQx4_ASAP7_75t_SL         1    -     -     0      51    (-,-) 
#----------------------------------------------------------------------------------------------------------

