standard
***Report Model: test_case Device: PH1P35MDG324***

Design Statistics
#IO                       232   out of    160  145.00%
  #input                  208
  #output                  24
  #inout                    0
#lut                      422
  #lut1                     2
  #lut2                    70
  #lut3                    93
  #lut4                    33
  #lut5                    37
  #lut6                   187
#reg                      440
  #slice reg              440   out of  42432    1.04%
  #pad reg                  0

Utilization Statistics
#slice*                   365   out of  21216    1.72%
  #used ram                16
    #dram lut               0
    #shifter lut           16
  #used logic             349
    #with luts*           212
    #with adder            95
    #reg only*             42
#f7mux                      0   out of  10608    0.00%
#f8mux                      0   out of   5304    0.00%
#eram                      14   out of    108   12.96%
  #eram20k                 14
  #fifo20k                  0
#dsp                        0   out of     40    0.00%
#shifter                    2
#ddr_byte                   0   out of     12    0.00%
#mipi_tx                    0   out of      2    0.00%
#mipi_rx                    0   out of      2    0.00%
#pad                        0   out of    160    0.00%
#pll                        0   out of      6    0.00%
#gclk                       0   out of     32    0.00%
#lclk                       0   out of     12    0.00%
#sclk                       0   out of     48    0.00%
#mlclk                      0   out of      6    0.00%
#ioclk                      0   out of     18    0.00%

* Note! The LUT and Slice count after Optimize-Gate is not the final value, Run Optimize-place for a more realistic count.

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                  |Module                 |logic lut |ripple  |seq     |eram    |dsp     |dram lut |shifter lut |f7mux   |f8mux   |pll     |ddr     |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                       |test_case              |212       |95      |440     |14      |0       |0        |16          |0       |0       |0       |0       |
|  wrapper_cwc_top                         |top_cwc_hub            |212       |95      |440     |14      |0       |0        |16          |0       |0       |0       |0       |
|    U_cwc                                 |anlogic01_cwc          |177       |95      |358     |0       |0       |0        |0           |0       |0       |0       |0       |
|      U_cwc_bus_top                       |anlogic02_cwc_bus_top  |0         |0       |68      |0       |0       |0        |0           |0       |0       |0       |0       |
|        CWC_BUS_DETECTOR[0]$U_cwc_bus_det |anlogic03_cwc_bus_det  |0         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0       |
|        CWC_BUS_DETECTOR[1]$U_cwc_bus_det |anlogic03_cwc_bus_det  |0         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0       |
|        CWC_BUS_DETECTOR[3]$U_cwc_bus_det |anlogic03_cwc_bus_det  |0         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0       |
|        CWC_BUS_DETECTOR[5]$U_cwc_bus_det |anlogic03_cwc_bus_det  |0         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0       |
|        CWC_BUS_DETECTOR[6]$U_cwc_bus_det |anlogic03_cwc_bus_det  |0         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0       |
|        CWC_BUS_DETECTOR[9]$U_cwc_bus_det |anlogic03_cwc_bus_det  |0         |0       |2       |0       |0       |0        |0           |0       |0       |0       |0       |
|        CWC_BUS_DETECTOR[2]$U_cwc_bus_det |anlogic03_cwc_bus_det  |0         |0       |14      |0       |0       |0        |0           |0       |0       |0       |0       |
|        CWC_BUS_DETECTOR[4]$U_cwc_bus_det |anlogic03_cwc_bus_det  |0         |0       |14      |0       |0       |0        |0           |0       |0       |0       |0       |
|        CWC_BUS_DETECTOR[7]$U_cwc_bus_det |anlogic03_cwc_bus_det  |0         |0       |14      |0       |0       |0        |0           |0       |0       |0       |0       |
|        CWC_BUS_DETECTOR[8]$U_cwc_bus_det |anlogic03_cwc_bus_det  |0         |0       |14      |0       |0       |0        |0           |0       |0       |0       |0       |
|      U_emb_ctrl                          |anlogic04_cwc_emb_ctrl |43        |32      |51      |0       |0       |0        |0           |0       |0       |0       |0       |
|    U_cwc_ram                             |anlogic05_cwc_ram      |17        |0       |1       |14      |0       |0        |0           |0       |0       |0       |0       |
|    pipe_watch                            |anlogic06_pipe         |16        |0       |77      |0       |0       |0        |16          |0       |0       |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
