
simple_monitor.elf:     file format elf32-littlearm

SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
08000188 l    d  .text	00000000 .text
08006bbc l    d  .rodata	00000000 .rodata
080172cc l    d  .init_array	00000000 .init_array
080172d4 l    d  .fini_array	00000000 .fini_array
20000000 l    d  .data	00000000 .data
10000000 l    d  .ccmram	00000000 .ccmram
20000a3c l    d  .bss	00000000 .bss
20001c88 l    d  ._user_heap_stack	00000000 ._user_heap_stack
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
08017d14 l    d  .parsetable	00000000 .parsetable
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 Drivers/CMSIS/Device/ST/STM32F3xx/Source/Templates/gcc/startup_stm32f303xc.o
f1e0f85f l       *ABS*	00000000 BootRAM
08004e78 l       .text	00000000 LoopCopyDataInit
08004e70 l       .text	00000000 CopyDataInit
08004e8c l       .text	00000000 LoopFillZerobss
08004e86 l       .text	00000000 FillZerobss
08004e9e l       .text	00000000 LoopForever
08004eb8 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 crtstuff.c
08006ba4 l     O .text	00000000 __EH_FRAME_BEGIN__
08000188 l     F .text	00000000 __do_global_dtors_aux
20000a3c l       .bss	00000000 completed.8108
080172d4 l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
080001ac l     F .text	00000000 frame_dummy
20000a40 l       .bss	00000000 object.8113
080172d0 l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 mycode.o
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 simpletask.c
20000a58 l     O .bss	00000004 count
00000000 l    df *ABS*	00000000 monitor.c
00000000 l    df *ABS*	00000000 parser.c
20000004 l     O .data	00000004 buf.5804
20000008 l     O .data	00000004 printPrompt.5805
08006eff l     O .rodata	00000006 __FUNCTION__.5819
20000a5c l     O .bss	00000004 count.5802
20000a60 l     O .bss	00000004 saved.5803
00000000 l    df *ABS*	00000000 dump.c
20000010 l     O .data	00000004 count.5233
20000a64 l     O .bss	00000004 address.5232
00000000 l    df *ABS*	00000000 syscall.c
20000a68 l     O .bss	00000004 heap_end.5745
00000000 l    df *ABS*	00000000 terminal.c
08000954 l     F .text	00000080 USBD_CDC_DataIn
20000a6c l     O .bss	00000124 TerminalState
00000000 l    df *ABS*	00000000 decoder.c
00000000 l    df *ABS*	00000000 printf_stdarg.c
0800106c l     F .text	00000028 printchar
08001094 l     F .text	00000086 prints
0800111a l     F .text	000000a6 printi
080011c0 l     F .text	00000120 print
00000000 l    df *ABS*	00000000 mytest.c
00000000 l    df *ABS*	00000000 system_stm32f3xx.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_rcc.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal.c
20000b90 l     O .bss	00000004 uwTick
00000000 l    df *ABS*	00000000 stm32f3xx_hal_cortex.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_gpio.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_pcd.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_pcd_ex.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_i2c.c
08002ea0 l     F .text	0000002a I2C_TransferConfig
08002ecc l     F .text	00000090 I2C_IsAcknowledgeFailed
08002f5c l     F .text	00000068 I2C_WaitOnFlagUntilTimeout
08002fc4 l     F .text	00000054 I2C_WaitOnTXISFlagUntilTimeout
08003018 l     F .text	00000064 I2C_RequestMemoryWrite
0800307c l     F .text	00000062 I2C_RequestMemoryRead
080030de l     F .text	00000050 I2C_WaitOnSTOPFlagUntilTimeout
00000000 l    df *ABS*	00000000 stm32f3xx_hal_spi.c
080033f2 l     F .text	0000008c SPI_WaitFlagStateUntilTimeout
0800347e l     F .text	0000009c SPI_WaitFifoStateUntilTimeout
0800351a l     F .text	00000042 SPI_EndRxTxTransaction
00000000 l    df *ABS*	00000000 usbd_core.c
00000000 l    df *ABS*	00000000 usbd_ctlreq.c
20000b94 l     O .bss	00000001 cfgidx.10121
00000000 l    df *ABS*	00000000 usbd_ioreq.c
00000000 l    df *ABS*	00000000 usbd_cdc.c
08003ed8 l     F .text	00000012 USBD_CDC_DataIn
08003eea l     F .text	00000028 USBD_CDC_EP0_RxReady
08003f14 l     F .text	0000000c USBD_CDC_GetFSCfgDesc
08003f20 l     F .text	0000000c USBD_CDC_GetHSCfgDesc
08003f2c l     F .text	0000000c USBD_CDC_GetOtherSpeedCfgDesc
08003f44 l     F .text	0000002e USBD_CDC_DataOut
08003f72 l     F .text	0000005a USBD_CDC_Setup
08003fcc l     F .text	0000003a USBD_CDC_DeInit
08004006 l     F .text	00000086 USBD_CDC_Init
20000094 l     O .data	0000000a USBD_CDC_DeviceQualifierDesc
00000000 l    df *ABS*	00000000 usbd_conf.c
20000b98 l     O .bss	00000230 mem.10338
00000000 l    df *ABS*	00000000 usbd_desc.c
08004348 l     F .text	00000028 IntToUnicode
00000000 l    df *ABS*	00000000 usbd_cdc_interface.c
08004420 l     F .text	00000004 CDC_Itf_DeInit
08004424 l     F .text	00000020 CDC_Itf_Receive
08004444 l     F .text	00000018 CDC_Itf_Init
0800445c l     F .text	00000058 CDC_Itf_Control
00000000 l    df *ABS*	00000000 stm32f3_discovery.c
080044b4 l     F .text	00000080 SPIx_Init
08004534 l     F .text	00000040 SPIx_WriteRead
08004574 l     F .text	0000006c I2Cx_Init
20000dc8 l     O .bss	00000060 SpiHandle
20000e28 l     O .bss	00000038 I2cHandle
00000000 l    df *ABS*	00000000 stm32f3_discovery_accelerometer.c
20000e60 l     O .bss	00000004 AccelerometerDrv
00000000 l    df *ABS*	00000000 stm32f3_discovery_gyroscope.c
20000e64 l     O .bss	00000004 GyroscopeDrv
00000000 l    df *ABS*	00000000 lsm303dlhc.c
00000000 l    df *ABS*	00000000 l3gd20.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 setvbuf.c
00000000 l    df *ABS*	00000000 strcasecmp.c
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtok.c
00000000 l    df *ABS*	00000000 strtok_r.c
00000000 l    df *ABS*	00000000 strtoul.c
00000000 l    df *ABS*	00000000 __call_atexit.c
0800543c l     F .text	00000014 register_fini
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
080055e8 l     F .text	000000f0 __sinit.part.1
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 /usr/local/bin/../lib/gcc/arm-none-eabi/4.9.3/armv7e-m/softfp/crti.o
00000000 l    df *ABS*	00000000 /usr/local/bin/../lib/gcc/arm-none-eabi/4.9.3/armv7e-m/softfp/crtn.o
00000000 l    df *ABS*	00000000 STM32F30x_decoder.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 impure.c
20000200 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 
00000400 l       *ABS*	00000000 _Min_Stack_Size
00000000 l       *UND*	00000000 HAL_DMA_Start_IT
080172d8 l       .fini_array	00000000 __fini_array_end
20000a3c l       .bss	00000000 __bss_start__
20001c88 l       .bss	00000000 __bss_end__
00000200 l       *ABS*	00000000 _Min_Heap_Size
00000000 l       *UND*	00000000 HAL_DMA_Abort
00000000 l       *UND*	00000000 software_init_hook
080172d4 l       .fini_array	00000000 __fini_array_start
080172d4 l       .init_array	00000000 __init_array_end
00000000 l       *UND*	00000000 hardware_init_hook
080172cc l       .init_array	00000000 __preinit_array_end
00000000 l       *UND*	00000000 __stack
080172cc l       .init_array	00000000 __init_array_start
00000000 l       *UND*	00000000 _exit
080172cc l       .init_array	00000000 __preinit_array_start
08004eb8  w    F .text	00000002 RTC_Alarm_IRQHandler
08012168 g     O .rodata	00000010 RTC_BKP19R_fields
08017118 g     O .rodata	00000010 APBAHBPrescTable
080082dc g     O .rodata	00000058 TIM2_SR_fields
0800f7f0 g     O .rodata	00000108 CAN_F10R1_fields
08012fe8 g     O .rodata	00000010 TIM16_DMAR_fields
08004fb4 g     F .text	00000014 putchar
08004eb8  w    F .text	00000002 TIM8_TRG_COM_IRQHandler
08011d58 g     O .rodata	00000010 I2C1_RXDR_fields
08004a40 g     F .text	0000001e LSM303DLHC_AccFilterCmd
08004eb8  w    F .text	00000002 TIM8_CC_IRQHandler
08012338 g     O .rodata	00000038 TIM6_CR1_fields
08007f18 g     O .rodata	00000050 I2C1_ICR_fields
0800094c g     F .text	00000004 _isatty_r
20000e9c g     O .bss	00000050 input_b
08012028 g     O .rodata	00000010 TIM2_PSC_fields
08008b34 g     O .rodata	00000030 TIM17_CCMR1_Output_fields
08005170 g     F .text	000000ba strcpy
080125c8 g     O .rodata	00000058 COMP_COMP5_CSR_fields
0800e074 g     O .rodata	00000010 I2C1_TXDR_fields
08004fc8 g     F .text	0000005c _puts_r
080043e8 g     F .text	0000001c USBD_VCP_ConfigStrDescriptor
0800a12c g     O .rodata	00000108 CAN_F19R1_fields
08000cf8 g     F .text	0000003c DecodeWriteRegister
08002d52 g     F .text	000000c8 HAL_PCD_EP_ClrStall
0800f444 g     O .rodata	00000010 TIM16_CCR1_fields
08004eb8  w    F .text	00000002 DebugMon_Handler
08000950 g     F .text	00000004 _lseek_r
0800e8a4 g     O .rodata	00000028 FPU_MVFR1_fields
080041e0 g     F .text	0000001a HAL_PCD_ResetCallback
08002e4e g     F .text	0000002e PCD_WritePMA
08013298 g     O .rodata	00000108 CAN_F22R1_fields
0800851c g     O .rodata	000000e8 CAN_FA1R_fields
20000f3c g     O .bss	00000224 hUSBDDevice
0800a33c g     O .rodata	00000050 TIM2_SMCR_fields
08017d2c g     O .parsetable	0000000c CmdTestE
08008adc g     O .rodata	00000028 NVIC_IPR1_fields
0800e574 g     O .rodata	00000108 CAN_F14R1_fields
0800f7e0 g     O .rodata	00000010 TIM8_PSC_fields
0800d874 g     O .rodata	00000038 TIM15_EGR_fields
080009d4 g     F .text	00000054 CmdStats
08004d34 g     F .text	0000002e L3GD20_FilterConfig
08002e1a g     F .text	00000034 HAL_PCDEx_PMAConfig
08010224 g     O .rodata	000000fc TIM2_registers
08011a0c g     O .rodata	00000060 TIM15_DIER_fields
080093b0 g     O .rodata	00000010 DMA1_CMAR3_fields
08009bc4 g     O .rodata	00000108 GPIOA_BSRR_fields
08016c68 g     O .rodata	00000068 DMA1_CCR7_fields
080023d4 g     F .text	000001b0 HAL_PCD_EP_Close
0800ea24 g     O .rodata	00000010 TSC_IOG6CR_fields
080093c0 g     O .rodata	00000030 ADC1_SQR1_fields
08009280 g     O .rodata	000000e8 CAN_FS1R_fields
0800f37c g     O .rodata	00000038 TIM1_CCMR2_Input_fields
08007ad8 g     O .rodata	00000018 RTC_SHIFTR_fields
080012e0 g     F .text	0000001c printf
08004cb8 g     F .text	00000040 L3GD20_EnableIT
080121c0 g     O .rodata	00000030 CAN_TI1R_fields
08003916 g     F .text	00000016 USBD_SetClassConfig
0800ef9c g     O .rodata	00000028 NVIC_IPR14_fields
08004eb8  w    F .text	00000002 TIM1_CC_IRQHandler
08001d80 g     F .text	00000060 HAL_NVIC_SetPriority
0800a914 g     O .rodata	00000150 ADC1_registers
080041c8 g     F .text	00000010 HAL_PCD_DataInStageCallback
08012178 g     O .rodata	00000020 TIM2_CR2_fields
0800eecc g     O .rodata	00000010 Flash_WRPR_fields
08006808 g     F .text	00000020 __sseek
080056d8 g     F .text	0000000a __sinit
08009e7c g     O .rodata	00000068 DMA1_CCR2_fields
08006830 g     F .text	000000a8 __swbuf_r
08004eb8  w    F .text	00000002 HardFault_Handler
080086dc g     O .rodata	00000108 TSC_IOHCR_fields
0800df24 g     O .rodata	00000028 CRC_CR_fields
080086bc g     O .rodata	00000010 NVIC_ISER0_fields
08006364 g     F .text	00000002 __malloc_unlock
08010d38 g     O .rodata	00000010 TIM15_ARR_fields
08012c28 g     O .rodata	00000010 RTC_BKP24R_fields
0800e47c g     O .rodata	00000010 TIM1_CCR3_fields
08016ce8 g     O .rodata	00000010 TIM1_DMAR_fields
08009b3c g     O .rodata	00000010 TIM15_CCR1_fields
08004eb8  w    F .text	00000002 USB_HP_IRQHandler
08012000 g     O .rodata	00000018 USART1_RTOR_fields
0800c548 g     O .rodata	00000078 RCC_AHBENR_fields
0800fcf4 g     O .rodata	00000020 TIM2_CNT_fields
08010c20 g     O .rodata	00000090 I2C1_registers
080004fc g     F .text	00000004 SysTick_Handler
0800cdf8 g     O .rodata	00000010 RTC_WPR_fields
08012cb8 g     O .rodata	00000010 RTC_SSR_fields
08001fb8 g     F .text	0000000a HAL_GPIO_WritePin
0800e77c g     O .rodata	00000010 TSC_IOG2CR_fields
080040e4 g     F .text	00000026 USBD_CDC_ReceivePacket
08004eb8  w    F .text	00000002 PVD_IRQHandler
080086cc g     O .rodata	00000010 DMA1_CPAR7_fields
08004a06 g     F .text	0000001c LSM303DLHC_AccRebootCmd
0800fd14 g     O .rodata	00000018 TIM6_CNT_fields
08010b68 g     O .rodata	00000080 TIM1_DIER_fields
080041d8 g     F .text	00000008 HAL_PCD_SOFCallback
0800d904 g     O .rodata	00000010 NVIC_ICPR0_fields
08006298 g     F .text	000000c6 memmove
08004eb8  w    F .text	00000002 TAMP_STAMP_IRQHandler
08004724 g     F .text	00000068 GYRO_IO_Init
08012a90 g     O .rodata	00000028 NVIC_IPR2_fields
080172d8 g       *ABS*	00000000 _sidata
08001ca0 g     F .text	00000038 HAL_RCC_GetHCLKFreq
08004eb8  w    F .text	00000002 PendSV_Handler
08017d20 g     O .parsetable	0000000c CmdButtonE
080110bc g     O .rodata	00000010 NVIC_ICPR1_fields
08004eb8  w    F .text	00000002 NMI_Handler
08001de0 g     F .text	00000018 HAL_NVIC_EnableIRQ
080172cc g       .init_array	00000000 __exidx_end
08005298 g     F .text	00000064 __strtok_r
08004eb8  w    F .text	00000002 EXTI3_IRQHandler
08001c34 g     F .text	0000006c HAL_RCC_GetSysClockFreq
08004664 g     F .text	0000001c BSP_LED_Off
08016990 g     O .rodata	00000010 DMA1_CNDTR5_fields
0800c8d0 g     O .rodata	000000a0 TIM8_CCER_fields
0800d158 g     O .rodata	00000108 CAN_F8R2_fields
08017da4 g       .parsetable	00000000 _parsetable_end
08011874 g     O .rodata	00000050 RCC_AHBRSTR_fields
08004ebc g     F .text	0000000c __errno
08008604 g     O .rodata	00000010 RTC_BKP6R_fields
08008c28 g     O .rodata	00000030 CAN_TI2R_fields
08003b18 g     F .text	00000218 USBD_StdDevReq
08003130 g     F .text	00000090 HAL_I2C_Init
08010eb0 g     O .rodata	00000010 NVIC_ISER2_fields
08017d8c g     O .parsetable	0000000c CmdWE
080031c0  w    F .text	00000002 HAL_I2C_MspDeInit
0800bc88 g     O .rodata	00000028 CAN_RDH0R_fields
0800e424 g     O .rodata	00000028 FPU_FPDSCR_fields
08004330 g     F .text	0000000c USBD_VCP_DeviceDescriptor
08001cd8  w    F .text	00000002 HAL_MspInit
0800a014 g     O .rodata	00000108 CAN_F0R2_fields
08007a20 g     O .rodata	00000010 TSC_IOG8CR_fields
080042c8 g     F .text	00000026 USBD_LL_IsStallEP
080124c0 g     O .rodata	00000108 CAN_F0R1_fields
0800d260 g     O .rodata	00000028 TIM15_SMCR_fields
0800427c g     F .text	0000000e USBD_LL_Start
0800487c g     F .text	00000048 COMPASSACCELERO_IO_ITConfig
08004940 g     F .text	00000030 BSP_ACCELERO_Init
0800390c g     F .text	0000000a USBD_Start
08000942 g     F .text	0000000a _fstat_r
08001fc2 g     F .text	00000008 HAL_GPIO_TogglePin
0801120c g     O .rodata	00000050 TIM8_CR1_fields
0800f1a4 g     O .rodata	00000010 Flash_AR_fields
0800b2cc g     O .rodata	00000108 CAN_F2R1_fields
0800e0fc g     O .rodata	00000060 COMP_COMP4_CSR_fields
08009798 g     O .rodata	00000048 GPIOB_AFRH_fields
08006bbc g       .text	00000000 _etext
0800e0b4 g     O .rodata	00000018 EXTI_PR2_fields
0800efdc g     O .rodata	00000030 USB_FS_FNR_fields
20000a3c g       .bss	00000000 _sbss
0800de44 g     O .rodata	00000060 COMP_registers
080110cc g     O .rodata	00000108 CAN_F4R2_fields
0800432c g     F .text	00000002 USBD_static_free
0800d864 g     O .rodata	00000010 DMA1_CMAR1_fields
0800b050 g     O .rodata	00000068 TIM2_DIER_fields
0800bea8 g     O .rodata	00000010 TSC_IOG1CR_fields
08012fa0 g     O .rodata	00000028 TIM17_CCER_fields
08012d98 g     O .rodata	00000010 TIM8_RCR_fields
0800f5cc g     O .rodata	00000018 TIM16_CNT_fields
0800ae48 g     O .rodata	00000108 GPIOB_BSRR_fields
0800c368 g     O .rodata	00000108 CAN_F16R2_fields
08009e0c g     O .rodata	00000020 ADC1_OFR1_fields
08011a6c g     O .rodata	00000108 CAN_F24R2_fields
0800b61c g     O .rodata	00000010 RTC_BKP23R_fields
0800ec44 g     O .rodata	00000010 TIM15_CCR2_fields
08008f98 g     O .rodata	000000a0 ADC1_CFGR_fields
08008a44 g     O .rodata	00000010 RTC_BKP13R_fields
080038fe g     F .text	0000000e USBD_RegisterClass
0800c5d0 g     O .rodata	00000108 CAN_F20R1_fields
0800c470 g     O .rodata	00000068 USART1_ICR_fields
08016fac g     O .rodata	00000108 CAN_F25R2_fields
08012fc8 g     O .rodata	00000010 TSC_IOG4CR_fields
0800c6d8 g     O .rodata	00000108 CAN_F27R2_fields
08016f1c g     O .rodata	00000080 TIM8_SR_fields
08007ec0 g     O .rodata	00000058 USB_FS_ISTR_fields
08010d08 g     O .rodata	00000010 DMA1_CMAR2_fields
080099b8 g     O .rodata	00000010 RTC_BKP26R_fields
0800d8d4 g     O .rodata	00000030 ADC1_SQR2_fields
0800ce08 g     O .rodata	00000018 TIM17_CNT_fields
08009868 g     O .rodata	00000010 WWDG_SR_fields
08001e24 g     F .text	00000188 HAL_GPIO_Init
0800b1d8 g     O .rodata	0000009c EXTI_registers
08003aba g     F .text	00000006 USBD_LL_SetSpeed
2000017c g     O .data	00000004 BUTTON_PORT
08004970 g     F .text	00000010 BSP_ACCELERO_GetXYZ
0800b5fc g     O .rodata	00000010 NVIC_ICTR_fields
080088ec g     O .rodata	00000010 TIM6_ARR_fields
0800bcc0 g     O .rodata	000000b8 CAN_TSR_fields
08000800 g     F .text	000000b4 DumpBuffer
08000500 g     F .text	0000002c CmdCount
0800d0d0 g     O .rodata	00000088 GPIOA_IDR_fields
08007940 g     O .rodata	00000058 USB_FS_USB_EP3R_fields
080041fc g     F .text	00000002 HAL_PCD_ResumeCallback
08000220 g     F .text	00000134 memcpy
08012038 g     O .rodata	00000108 CAN_F7R2_fields
08011c24 g     O .rodata	00000018 TIM1_CNT_fields
0800478c g     F .text	00000044 GYRO_IO_Write
08005034 g     F .text	000000f8 setvbuf
08000354 g     F .text	0000005c CmdLED
0800b46c g     O .rodata	00000080 TIM1_SR_fields
08009ee4 g     O .rodata	00000028 NVIC_IPR13_fields
08008b04 g     O .rodata	00000010 TIM15_PSC_fields
08003d60 g     F .text	000000b2 USBD_StdEPReq
080055dc g     F .text	0000000c _cleanup_r
0800f9b0 g     O .rodata	00000048 GPIOA_AFRH_fields
08010f08 g     O .rodata	00000018 DAC_DHR12RD_fields
080112ac g     O .rodata	00000060 COMP_COMP2_CSR_fields
08010f20 g     O .rodata	00000080 TIM8_DIER_fields
08016cd0 g     O .rodata	00000018 ADC1_DIFSEL_fields
0800469c g     F .text	00000074 BSP_PB_Init
08004eb8  w    F .text	00000002 USB_HP_CAN_TX_IRQHandler
08004eb8  w    F .text	00000002 EXTI0_IRQHandler
080126b0 g     O .rodata	00000018 TIM8_OR_fields
08004eb8  w    F .text	00000002 I2C2_EV_IRQHandler
08008be8 g     O .rodata	00000028 CAN_TDH0R_fields
0800b3e4 g     O .rodata	00000058 USB_FS_USB_EP4R_fields
0800e084 g     O .rodata	00000030 WWDG_registers
08007ca0 g     O .rodata	00000010 TIM17_RCR_fields
08005024 g     F .text	00000010 puts
08003eac g     F .text	00000016 USBD_CtlSendStatus
08004eb8  w    F .text	00000002 FPU_IRQHandler
08001d40  w    F .text	0000001a HAL_Delay
08003d30 g     F .text	00000030 USBD_StdItfReq
0800b3d4 g     O .rodata	00000010 TIM8_CCR4_fields
20000014 g     O .data	00000004 SystemCoreClock
08011c3c g     O .rodata	000000e4 TIM15_registers
08002688 g     F .text	00000182 HAL_PCD_EP_Transmit
080001fc g     F .text	00000012 my_Tick
0800e31c g     O .rodata	00000108 CAN_F3R1_fields
08003ad8 g     F .text	00000028 USBD_ParseSetupRequest
0800f314 g     O .rodata	00000018 TIM2_CCR1_fields
0800c190 g     O .rodata	00000018 DAC_SWTRIGR_fields
08004eb8  w    F .text	00000002 TIM1_UP_TIM16_IRQHandler
0800ace8 g     O .rodata	00000108 CAN_F13R1_fields
08005cd0 g     F .text	00000010 malloc
0800d63c g     O .rodata	00000010 IWDG_RLR_fields
08002e7c g     F .text	00000022 PCD_ReadPMA
080003d8 g     F .text	00000054 CmdGyro
08012c78 g     O .rodata	00000018 CAN_FMR_fields
08016d60 g     O .rodata	0000003c OPAMP_registers
08010a98 g     O .rodata	00000010 DMA1_CNDTR4_fields
08012420 g     O .rodata	00000010 NVIC_IABR1_fields
080122f8 g     O .rodata	00000030 ADC1_2_registers
20000128 g     O .data	0000001c VCP_Desc
08011da8 g     O .rodata	000000d8 EXTI_PR1_fields
08004eb8  w    F .text	00000002 UsageFault_Handler
080105c8 g     O .rodata	00000028 TIM8_CCR5_fields
08004eb8  w    F .text	00000002 ADC1_2_IRQHandler
20000e70 g     O .bss	00000004 __malloc_top_pad
20000eec g     O .bss	00000050 input
0801130c g     O .rodata	00000108 CAN_F4R1_fields
0800efc4 g     O .rodata	00000018 ADC1_TR3_fields
0800b4ec g     O .rodata	00000010 DMA1_CPAR2_fields
08009878 g     O .rodata	00000050 TIM16_DIER_fields
08001fac g     F .text	0000000c HAL_GPIO_ReadPin
0800e054 g     O .rodata	00000010 NVIC_ICER2_fields
08005424 g     F .text	00000018 strtoul
200013dc g     O .bss	00000004 BuffLength
08009858 g     O .rodata	00000010 TIM8_CCR1_fields
200013e0 g     O .bss	0000006c UartHandle
08012878 g     O .rodata	00000108 CAN_F9R2_fields
08010214 g     O .rodata	00000010 DAC_DHR12L2_fields
08005964 g     F .text	00000318 __sfvwrite_r
08003ac0 g     F .text	00000018 USBD_LL_SOF
20000000 g       .data	00000000 _sdata
08004eb8  w    F .text	00000002 SPI1_IRQHandler
0800e48c g     O .rodata	00000030 CAN_TI0R_fields
08004eb8  w    F .text	00000002 CAN_SCE_IRQHandler
080129e8 g     O .rodata	00000050 ADC1_SMPR2_fields
0800f4dc g     O .rodata	00000028 NVIC_IPR4_fields
08000908 g     F .text	00000034 _sbrk_r
08008a1c g     O .rodata	00000028 NVIC_IPR18_fields
0800410c g     F .text	0000009c HAL_PCD_MspInit
08010440 g     O .rodata	00000018 TIM6_DIER_fields
080095e8 g     O .rodata	00000068 TIM1_CCMR1_Output_fields
08016860 g     O .rodata	000000b8 USART1_ISR_fields
08004eb8  w    F .text	00000002 TIM6_DAC_IRQHandler
0800a40c g     O .rodata	00000070 I2C1_CR2_fields
0800e76c g     O .rodata	00000010 TIM8_CCR2_fields
08002cb0 g     F .text	000000a2 HAL_PCD_EP_SetStall
08000af0 g     F .text	0000000a _read_r
08007a88 g     O .rodata	00000050 TIM1_SMCR_fields
0800e984 g     O .rodata	00000038 CAN_ESR_fields
080038d4 g     F .text	0000002a USBD_Init
08011434 g     O .rodata	00000088 GPIOB_BRR_fields
20001164 g     O .bss	00000178 hpcd
08006a40 g     F .text	00000084 _fclose_r
0800f454 g     O .rodata	00000020 ADC1_OFR2_fields
08008b64 g     O .rodata	00000018 TIM2_ARR_fields
08004818 g     F .text	00000064 COMPASSACCELERO_IO_Init
20000e6c g     O .bss	00000004 __malloc_max_sbrked_mem
08013040 g     O .rodata	00000108 CAN_F9R1_fields
0800f1b4 g     O .rodata	00000040 RTC_DR_fields
08011b8c g     O .rodata	00000010 TIM1_CCR1_fields
08001df8 g     F .text	0000002c HAL_SYSTICK_Config
08010980 g     O .rodata	00000010 Flash_OPTKEYR_fields
0800ba88 g     O .rodata	00000020 ADC1_OFR4_fields
20001160 g     O .bss	00000004 USBDDataIn
08004eb8  w    F .text	00000002 TIM8_UP_IRQHandler
20000144 g     O .data	0000001a USBD_StringSerial
0800bfd0 g     O .rodata	00000108 CAN_F25R1_fields
08012dd8 g     O .rodata	00000020 SPI1_I2SPR_fields
080104d0 g     O .rodata	00000010 ADC1_JDR1_fields
080110ac g     O .rodata	00000010 IWDG_KR_fields
08012370 g     O .rodata	00000058 USB_FS_USB_EP0R_fields
080048c4 g     F .text	0000003c COMPASSACCELERO_IO_Write
0800e78c g     O .rodata	00000108 CAN_F23R2_fields
0800e4ec g     O .rodata	00000048 CRC_registers
0800ac40 g     O .rodata	000000a8 USART1_CR1_fields
0800b65c g     O .rodata	00000264 RTC_registers
0800bda0 g     O .rodata	00000108 CAN_F5R2_fields
0800aa64 g     O .rodata	00000030 TIM17_CR2_fields
080172cc g       .init_array	00000000 __exidx_start
0800a31c g     O .rodata	00000020 TIM16_CCMR1_Input_fields
08008f08 g     O .rodata	00000010 Flash_KEYR_fields
08004bc6 g     F .text	0000001c LSM303DLHC_AccZClickITConfig
0800ee54 g     O .rodata	00000068 TIM8_CCMR2_Output_fields
08009768 g     O .rodata	00000030 PWR_CSR_fields
080119f4 g     O .rodata	00000018 RTC_ALRMASSR_fields
200000a0 g     O .data	00000043 USBD_CDC_OtherSpeedCfgDesc
08012140 g     O .rodata	00000028 SYSCFG_EXTICR4_fields
0800af68 g     O .rodata	00000010 NVIC_IABR0_fields
080172c4 g     O .rodata	00000004 _global_impure_ptr
0800b118 g     O .rodata	00000048 FPU_MVFR0_fields
08010bf8 g     O .rodata	00000010 TIM16_RCR_fields
080063c0 g     F .text	000003ec _realloc_r
08004ec8 g     F .text	00000050 __libc_init_array
08003e9a g     F .text	00000012 USBD_CtlContinueRx
08012018 g     O .rodata	00000010 RTC_BKP12R_fields
080083ec g     O .rodata	00000018 USART1_GTPR_fields
0800209c g     F .text	00000338 HAL_PCD_EP_Open
08004eb8  w    F .text	00000002 DMA2_Channel2_IRQHandler
08004eb8  w    F .text	00000002 DMA1_Channel4_IRQHandler
08009660 g     O .rodata	00000018 TIM1_OR_fields
08007998 g     O .rodata	00000088 GPIOB_PUPDR_fields
0800280a g     F .text	000004a6 HAL_PCD_IRQHandler
08000568 g     F .text	00000020 CmdR
08012cc8 g     O .rodata	00000010 TIM1_CCR4_fields
0800d82c g     O .rodata	00000028 CAN_TDL1R_fields
08011284 g     O .rodata	00000028 NVIC_IPR7_fields
08004d62 g     F .text	0000002e L3GD20_FilterCmd
08011d68 g     O .rodata	00000010 TIM17_DMAR_fields
080031c2 g     F .text	0000002e HAL_I2C_DeInit
08010428 g     O .rodata	00000018 TIM15_CNT_fields
0800355e g     F .text	000000a6 HAL_SPI_Init
0800a5d4 g     O .rodata	00000010 RTC_BKP10R_fields
0800b0b8 g     O .rodata	00000050 CAN_MSR_fields
0800f06c g     O .rodata	000000a8 RCC_registers
08006ba4 g     F .text	00000000 _init
0800bd78 g     O .rodata	00000028 CAN_TDL0R_fields
0800e44c g     O .rodata	00000010 DAC_DHR8R2_fields
0800f9f8 g     O .rodata	00000098 RCC_APB1RSTR_fields
080049c4 g     F .text	00000010 BSP_GYRO_GetXYZ
0800a11c g     O .rodata	00000010 RTC_BKP0R_fields
0800fda4 g     O .rodata	00000438 CAN_registers
08017d14 g       .parsetable	00000000 _parsetable_start
0800bbf8 g     O .rodata	00000068 DMA1_CCR5_fields
0800b2bc g     O .rodata	00000010 RTC_BKP8R_fields
0800a83c g     O .rodata	000000d8 TSC_registers
0800e15c g     O .rodata	00000038 TIM2_CCMR2_Input_fields
080042ac g     F .text	0000000e USBD_LL_StallEP
08009238 g     O .rodata	00000010 NVIC_ICER1_fields
08011d78 g     O .rodata	00000030 TIM16_EGR_fields
08017d74 g     O .parsetable	0000000c CmdRE
0800355c  w    F .text	00000002 HAL_SPI_MspInit
08010320 g     O .rodata	00000108 CAN_F8R1_fields
08004eb8  w    F .text	00000002 USART3_IRQHandler
0800d6fc g     O .rodata	00000108 CAN_F21R1_fields
0800adf0 g     O .rodata	00000058 RCC_CSR_fields
08004370 g     F .text	00000040 USBD_VCP_SerialStrDescriptor
0800dc6c g     O .rodata	00000088 GPIOA_OTYPER_fields
08012ff8 g     O .rodata	00000018 DAC_DHR12LD_fields
08009ccc g     O .rodata	00000038 TIM16_SR_fields
0800fa90 g     O .rodata	00000144 TIM1_registers
080056ec g     F .text	0000002c __libc_fini_array
08012670 g     O .rodata	00000040 ADC1_JSQR_fields
20001c88 g       .bss	00000000 _ebss
080012fc g     F .text	00000030 CmdTest
08004900 g     F .text	00000040 COMPASSACCELERO_IO_Read
200001d0 g     O .data	0000002c L3gd20Drv
0800e1bc g     O .rodata	00000058 FPU_CPACR_fields
08004eb8  w    F .text	00000002 DMA1_Channel7_IRQHandler
0800e694 g     O .rodata	00000028 CAN_TDL2R_fields
080032e8 g     F .text	00000104 HAL_I2C_Mem_Read
08009368 g     O .rodata	00000048 GPIOA_AFRL_fields
08004e68  w    F .text	00000038 Reset_Handler
20000018 g     O .data	00000043 USBD_CDC_CfgFSDesc
08016b20 g     O .rodata	00000010 RTC_BKP29R_fields
08004980 g     F .text	00000044 BSP_GYRO_Init
080090f0 g     O .rodata	00000028 NVIC_IPR0_fields
0800d944 g     O .rodata	00000088 GPIOA_ODR_fields
0800b4fc g     O .rodata	00000028 NVIC_IPR15_fields
08009650 g     O .rodata	00000010 TIM1_CCR2_fields
0800aac8 g     O .rodata	000000d8 EXTI_RTSR1_fields
0800bbe8 g     O .rodata	00000010 DAC_DOR2_fields
0800d854 g     O .rodata	00000010 CRC_DR_fields
08009150 g     O .rodata	00000088 GPIOB_OSPEEDR_fields
08017d68 g     O .parsetable	0000000c CmdLEDE
08004eb8  w    F .text	00000002 UART5_IRQHandler
08000dc0 g     F .text	0000003c DecodePeripheral
08011d30 g     O .rodata	00000028 SYSCFG_EXTICR1_fields
08007db8 g     O .rodata	00000108 CAN_F11R2_fields
08004eb8  w    F .text	00000002 ADC3_IRQHandler
0800d64c g     O .rodata	00000040 RTC_TSTR_fields
0800e934 g     O .rodata	00000050 TIM2_CR1_fields
08001d00 g     F .text	00000024 HAL_Init
0800d318 g     O .rodata	00000108 CAN_F1R2_fields
08006368 g     F .text	00000058 _putc_r
08003e7a g     F .text	00000020 USBD_CtlPrepareRx
0800cea8 g     O .rodata	00000010 RTC_BKP17R_fields
0800fbd4 g     O .rodata	00000028 CAN_RDL1R_fields
0800a5f4 g     O .rodata	00000108 CAN_F23R1_fields
08003606 g     F .text	0000002e HAL_SPI_DeInit
08004eb8  w    F .text	00000002 TIM4_IRQHandler
0800bad0 g     O .rodata	00000108 CAN_F18R1_fields
08012cd8 g     O .rodata	000000a8 USB_FS_registers
08012f90 g     O .rodata	00000010 TIM8_CCR3_fields
08010990 g     O .rodata	00000108 CAN_F13R2_fields
08006d8e g     O .rodata	00000008 LEDs
0800f114 g     O .rodata	00000038 TIM2_CCMR1_Input_fields
08016f9c g     O .rodata	00000010 DAC_DHR12R1_fields
08013258 g     O .rodata	00000030 I2C1_OAR1_fields
08004324 g     F .text	00000008 USBD_static_malloc
08009258 g     O .rodata	00000028 CAN_RF0R_fields
08004eb8  w    F .text	00000002 CAN_RX1_IRQHandler
08004eb8  w    F .text	00000002 DMA2_Channel1_IRQHandler
08009248 g     O .rodata	00000010 RTC_BKP7R_fields
0800dcf4 g     O .rodata	00000018 ADC1_TR1_fields
08012c18 g     O .rodata	00000010 DMA1_CNDTR7_fields
080040b6 g     F .text	0000002e USBD_CDC_TransmitPacket
20000180 g     O .data	00000004 I2cxTimeout
0800bbd8 g     O .rodata	00000010 TSC_IOG5CR_fields
0800c538 g     O .rodata	00000010 DAC_DHR12R2_fields
0800e46c g     O .rodata	00000010 RTC_BKP18R_fields
080001e4 g     F .text	00000016 mytest
0800a5e4 g     O .rodata	00000010 DMA1_CMAR6_fields
0800c500 g     O .rodata	00000038 TIM15_CCMR1_Input_fields
0800042c g     F .text	0000002c CmdButton
00000000  w      *UND*	00000000 __deregister_frame_info
08003ec2 g     F .text	00000016 USBD_CtlReceiveStatus
0800b9e8 g     O .rodata	00000018 TIM2_CCR4_fields
20001c88 g       ._user_heap_stack	00000000 end
20000160 g     O .data	00000008 LineCoding
0800b160 g     O .rodata	00000078 SPI1_CR1_fields
08004eb8  w    F .text	00000002 I2C1_EV_IRQHandler
0800fd2c g     O .rodata	00000078 SPI1_registers
0800428a g     F .text	00000014 USBD_LL_OpenEP
0800f474 g     O .rodata	00000018 TIM8_DCR_fields
08000e40 g     F .text	00000048 DecodePrintRegisters
0800db74 g     O .rodata	00000070 USB_FS_USB_CNTR_fields
0800c100 g     O .rodata	00000090 USART1_registers
08004cf8 g     F .text	0000003c L3GD20_DisableIT
08009678 g     O .rodata	00000010 USART1_TDR_fields
0800f908 g     O .rodata	00000080 RCC_APB1ENR_fields
08003604  w    F .text	00000002 HAL_SPI_MspDeInit
08013288 g     O .rodata	00000010 DMA1_CNDTR2_fields
08010fa0 g     O .rodata	00000078 CAN_IER_fields
08012430 g     O .rodata	00000068 DMA1_CCR1_fields
08012868 g     O .rodata	00000010 NVIC_ICER0_fields
0800d6d4 g     O .rodata	00000010 NVIC_ISER1_fields
080039f4 g     F .text	00000088 USBD_LL_DataInStage
08016b10 g     O .rodata	00000010 RTC_BKP31R_fields
0800db24 g     O .rodata	00000050 TIM1_EGR_fields
08011bbc g     O .rodata	00000068 TIM2_CCMR1_Output_fields
08010d48 g     O .rodata	00000018 DAC_SR_fields
0800ed14 g     O .rodata	00000018 TIM2_CCR2_fields
08004200 g     F .text	0000007c USBD_LL_Init
080111fc g     O .rodata	00000010 RTC_BKP3R_fields
08004648 g     F .text	0000001c BSP_LED_On
08004be2 g     F .text	00000032 L3GD20_Init
08004eb8  w    F .text	00000002 DMA1_Channel6_IRQHandler
08003b00 g     F .text	00000016 USBD_CtlError
2000005c g     O .data	00000038 USBD_CDC
0800392c g     F .text	0000000e USBD_ClrClassConfig
08016918 g     O .rodata	00000010 RTC_BKP5R_fields
08004eb8  w    F .text	00000002 UART4_IRQHandler
08004eb8  w    F .text	00000002 DMA2_Channel4_IRQHandler
0800408c g     F .text	0000000e USBD_CDC_RegisterInterface
080056e4 g     F .text	00000002 __sfp_lock_acquire
08006204 g     F .text	00000092 memchr
080057b4 g     F .text	000001b0 _free_r
08004eb8  w    F .text	00000002 TIM3_IRQHandler
08004eb8  w    F .text	00000002 RCC_IRQHandler
080082b4 g     O .rodata	00000028 RTC_CALR_fields
0800b108 g     O .rodata	00000010 DAC_DHR12L1_fields
080083b4 g     O .rodata	00000038 TIM17_SR_fields
0800da54 g     O .rodata	00000088 GPIOB_OTYPER_fields
08004eb8  w    F .text	00000002 DMA1_Channel1_IRQHandler
08011f08 g     O .rodata	00000010 RTC_BKP9R_fields
08012df8 g     O .rodata	00000108 CAN_F14R2_fields
080041b6 g     F .text	00000012 HAL_PCD_DataOutStageCallback
08004eb8 g       .text	00000002 Default_Handler
20000a38 g     O .data	00000004 __malloc_sbrk_base
080043cc g     F .text	0000001c USBD_VCP_ManufacturerStrDescriptor
0800f3b4 g     O .rodata	00000090 GPIOA_LCKR_fields
0800c2c0 g     O .rodata	00000098 RTC_TAFCR_fields
20000168 g     O .data	00000010 USBD_CDC_fops
08012f00 g     O .rodata	00000090 GPIOA_registers
0800b9c8 g     O .rodata	00000010 NVIC_ISPR2_fields
08004eb8  w    F .text	00000002 USBWakeUp_RMP_IRQHandler
08010468 g     O .rodata	00000068 TIM2_CCMR2_Output_fields
08009548 g     O .rodata	00000090 GPIOB_LCKR_fields
08008f18 g     O .rodata	00000080 TIM8_CR2_fields
08002678 g     F .text	00000010 HAL_PCD_EP_GetRxCount
08008a54 g     O .rodata	00000038 CAN_BTR_fields
08016928 g     O .rodata	00000068 DMA1_CCR4_fields
08009b14 g     O .rodata	00000028 NVIC_IPR10_fields
0800c358 g     O .rodata	00000010 TIM17_ARR_fields
0800c1a8 g     O .rodata	00000108 CAN_F12R2_fields
08010748 g     O .rodata	00000030 USART1_RQR_fields
0800f01c g     O .rodata	00000050 TIM17_DIER_fields
08007c28 g     O .rodata	00000010 RTC_BKP22R_fields
08010778 g     O .rodata	00000028 CAN_TDH2R_fields
0800debc g     O .rodata	00000010 TIM1_RCR_fields
080042ba g     F .text	0000000e USBD_LL_ClearStallEP
08016ef4 g     O .rodata	00000028 NVIC_IPR5_fields
080099c8 g     O .rodata	00000060 Flash_OBR_fields
08004eb8  w    F .text	00000002 EXTI15_10_IRQHandler
0800a38c g     O .rodata	00000020 CAN_TDT1R_fields
08004d90 g     F .text	000000d8 L3GD20_ReadXYZAngRate
0800ea7c g     O .rodata	00000040 RTC_TR_fields
0800f5a4 g     O .rodata	00000028 NVIC_IPR17_fields
0800699c g     F .text	000000a4 __register_exitproc
08009958 g     O .rodata	00000060 Flash_CR_fields
0800b58c g     O .rodata	00000060 SPI1_SR_fields
0800b274 g     O .rodata	00000048 USB_FS_DADDR_fields
0800bc70 g     O .rodata	00000018 EXTI_SWIER2_fields
08002070 g     F .text	0000002c HAL_PCD_SetAddress
0800d8ac g     O .rodata	00000028 NVIC_IPR19_fields
0800c7e0 g     O .rodata	00000010 TIM6_SR_fields
08008414 g     O .rodata	00000108 CAN_F1R1_fields
08010910 g     O .rodata	00000060 DES_registers
08011424 g     O .rodata	00000010 TIM17_PSC_fields
08008334 g     O .rodata	00000028 SYSCFG_EXTICR2_fields
0800ccf0 g     O .rodata	00000010 SPI1_CRCPR_fields
08004a22 g     F .text	0000001e LSM303DLHC_AccFilterConfig
08001968 g     F .text	000002cc HAL_RCC_ClockConfig
08001d5c g     F .text	00000024 HAL_NVIC_SetPriorityGrouping
2000000c g     O .data	00000004 Commands
08012980 g     O .rodata	00000018 ADC1_TR2_fields
20000e74 g     O .bss	00000028 __malloc_current_mallinfo
08004b44 g     F .text	0000001e LSM303DLHC_AccFilterClickCmd
0800e4dc g     O .rodata	00000010 RTC_TSSSR_fields
0800068c g     F .text	0000012c TaskInput
0800bfc0 g     O .rodata	00000010 TIM6_CR2_fields
08010b10 g     O .rodata	00000058 RCC_CR_fields
0800dd0c g     O .rodata	000000e8 CAN_FM1R_fields
0800e894 g     O .rodata	00000010 TIM1_CCR6_fields
0800f504 g     O .rodata	000000a0 USART1_CR2_fields
08010638 g     O .rodata	00000068 TIM1_BDTR_fields
0800512c g     F .text	00000044 strcasecmp
08008164 g     O .rodata	00000010 IWDG_WINR_fields
0800ddf4 g     O .rodata	00000050 ADC1_SMPR1_fields
080047d0 g     F .text	00000048 GYRO_IO_Read
08000214 g     F .text	00000004 my_Init
0800b62c g     O .rodata	00000020 I2C1_OAR2_fields
080126c8 g     O .rodata	00000108 CAN_F26R1_fields
080052fc g     F .text	00000128 _strtoul_r
0800eebc g     O .rodata	00000010 CRC_POL_fields
08016b30 g     O .rodata	00000010 DMA1_CMAR4_fields
08004eb8  w    F .text	00000002 TIM7_IRQHandler
08004c5c g     F .text	0000005c L3GD20_INT1InterruptConfig
080041fa g     F .text	00000002 HAL_PCD_SuspendCallback
080107b0 g     O .rodata	00000010 DMA1_CPAR3_fields
0800c5c0 g     O .rodata	00000010 RTC_BKP14R_fields
08003f38 g     F .text	0000000c USBD_CDC_GetDeviceQualifierDescriptor
0800093c g     F .text	00000006 _close_r
08007878 g     O .rodata	00000010 SPI1_DR_fields
08008ed8 g     O .rodata	00000020 RCC_CFGR2_fields
08008a04 g     O .rodata	00000018 TIM15_DCR_fields
08008b14 g     O .rodata	00000020 Flash_ACR_fields
08016c48 g     O .rodata	00000010 CRC_IDR_fields
200001a4 g     O .data	0000002c Lsm303dlhcDrv
0800b9d8 g     O .rodata	00000010 DMA1_CPAR5_fields
080121f0 g     O .rodata	00000108 CAN_F18R2_fields
080105f0 g     O .rodata	00000048 IWDG_registers
08005288 g     F .text	00000010 strtok
08017d5c g     O .parsetable	0000000c CmdGyroE
080094f8 g     O .rodata	00000010 IWDG_PR_fields
0800ec1c g     O .rodata	00000028 NVIC_IPR11_fields
0800decc g     O .rodata	00000058 COMP_COMP7_CSR_fields
0800827c g     O .rodata	00000028 CAN_RF1R_fields
08000a28 g     F .text	0000007c TerminalInit
080068d8 g     F .text	000000c4 __swsetup_r
0800aab8 g     O .rodata	00000010 TIM8_ARR_fields
08004eb8  w    F .text	00000002 EXTI9_5_IRQHandler
080038ce g     F .text	00000006 HAL_SPI_GetState
0800a724 g     O .rodata	00000010 ADC1_DR_fields
08004eb8  w    F .text	00000002 RTC_WKUP_IRQHandler
08016af8 g     O .rodata	00000018 USART1_BRR_fields
080123c8 g     O .rodata	00000058 TIM15_CCMR1_Output_fields
2000062c g     O .data	00000408 __malloc_av_
0800f274 g     O .rodata	00000090 SYSCFG_CFGR1_fields
08000afa g     F .text	00000010 TerminalReadNonBlock
08013020 g     O .rodata	00000020 CAN_TDT0R_fields
080008b4 g     F .text	00000054 CmdDump
080067ac g     F .text	00000022 __sread
0800d914 g     O .rodata	00000030 TIM16_CCMR1_Output_fields
08010d18 g     O .rodata	00000020 WWDG_CFR_fields
080115d4 g     O .rodata	000002a0 Peripherals
08011e80 g     O .rodata	00000088 GPIOB_ODR_fields
08001d34  w    F .text	0000000c HAL_GetTick
0800eedc g     O .rodata	00000058 USB_FS_USB_EP5R_fields
0800beb8 g     O .rodata	00000108 CAN_F11R1_fields
08006360 g     F .text	00000002 __malloc_lock
080107a0 g     O .rodata	00000010 NVIC_ISPR0_fields
080091d8 g     O .rodata	00000060 ADC1_ISR_fields
080097e0 g     O .rodata	00000050 FPU_FPCCR_fields
08012d80 g     O .rodata	00000018 TSC_ICR_fields
08004a5e g     F .text	000000e6 LSM303DLHC_AccReadXYZ
08009e6c g     O .rodata	00000010 NVIC_IABR2_fields
080055b0 g     F .text	0000002c _fflush_r
08000b0a g     F .text	00000012 TerminalReadAnyNonBlock
080043b0 g     F .text	0000001c USBD_VCP_ProductStrDescriptor
080133a0 g     O .rodata	00000088 GPIOA_PUPDR_fields
08004eb8  w    F .text	00000002 SPI2_IRQHandler
0801125c g     O .rodata	00000010 RTC_BKP21R_fields
08017199 g     O .rodata	00000012 hUSBDDeviceDesc
08007bf8 g     O .rodata	00000030 RTC_TSDR_fields
08000cac g     F .text	0000000c USB_LP_CAN_RX0_IRQHandler
08010dc8 g     O .rodata	00000050 RCC_CFGR3_fields
08004f18 g     F .text	0000009a memset
08004eb8  w    F .text	00000002 MemManage_Handler
0800046c g     F .text	00000090 main
080107c0 g     O .rodata	00000108 TSC_IOSCR_fields
08007704 g     O .rodata	00000174 DMA1_registers
08004710 g     F .text	00000014 BSP_PB_GetState
0800ec64 g     O .rodata	00000028 SYSCFG_EXTICR3_fields
20000e68 g     O .bss	00000004 __malloc_max_total_mem
0800b5ec g     O .rodata	00000010 ADC1_JDR3_fields
0800ec0c g     O .rodata	00000010 SPI1_TXCRCR_fields
08003634 g     F .text	0000029a HAL_SPI_TransmitReceive
20000178 g     O .data	00000004 SpixTimeout
08017d14 g       *ABS*	00000000 _siccmram
08016d08 g     O .rodata	00000058 COMP_COMP3_CSR_fields
0800c8a8 g     O .rodata	00000028 NVIC_IPR9_fields
0800cb34 g     O .rodata	0000003c DBGMCU_registers
080111d4 g     O .rodata	00000028 NVIC_IPR16_fields
0800b8c0 g     O .rodata	00000108 CAN_F2R2_fields
08004eb8  w    F .text	00000002 SVC_Handler
08006828 g     F .text	00000008 __sclose
08004eb8  w    F .text	00000002 DMA2_Channel5_IRQHandler
0800a234 g     O .rodata	000000e8 DMA1_IFCR_fields
08009068 g     O .rodata	00000088 TSC_IOGCSR_fields
08000c3c g     F .text	00000070 TerminalInputBufferWrite
08012fd8 g     O .rodata	00000010 DMA1_CPAR1_fields
0800af50 g     O .rodata	00000018 DES_UID0_fields
08005ce0 g     F .text	00000524 _malloc_r
0800ea34 g     O .rodata	00000048 GPIOB_AFRL_fields
08008c58 g     O .rodata	00000060 ADC1_IER_fields
080095d8 g     O .rodata	00000010 DAC_DHR8R1_fields
080101dc g     O .rodata	00000038 TIM1_CCMR1_Input_fields
08008dd0 g     O .rodata	00000108 TSC_IOASCR_fields
0800a6fc g     O .rodata	00000028 NVIC_IPR20_fields
08003a7c g     F .text	0000003e USBD_LL_Reset
0800fbfc g     O .rodata	00000020 CAN_RDT1R_fields
0800ce20 g     O .rodata	00000088 GPIOA_BRR_fields
080114cc g     O .rodata	00000108 CAN_F20R2_fields
0800dea4 g     O .rodata	00000018 TSC_ISR_fields
00000000  w      *UND*	00000000 __libc_fini
0800052c g     F .text	00000020 TaskCounter
08004318 g     F .text	0000000c USBD_LL_GetRxDataSize
08004eb8  w    F .text	00000002 DMA1_Channel5_IRQHandler
080049d4 g     F .text	00000020 LSM303DLHC_AccInit
08004eb8  w    F .text	00000002 USB_LP_IRQHandler
2000144c g     O .bss	00000800 UserRxBuffer
0800ebc4 g     O .rodata	00000048 SPI1_I2SCFGR_fields
08017148 g     O .rodata	00000004 USBD_LangIDDesc
080093f0 g     O .rodata	00000108 CAN_F15R2_fields
08004eb8  w    F .text	00000002 EXTI4_IRQHandler
08010cb0 g     O .rodata	00000058 USB_FS_USB_EP2R_fields
20000184 g     O .data	00000020 LED_PORT
08008018 g     O .rodata	00000010 TIM8_CCR6_fields
08004b80 g     F .text	00000046 LSM303DLHC_AccClickITEnable
08003994 g     F .text	00000060 USBD_LL_DataOutStage
0800c2b0 g     O .rodata	00000010 RTC_BKP4R_fields
08005718 g     F .text	0000009c _malloc_trim_r
08011d20 g     O .rodata	00000010 TSC_IOG7CR_fields
080082a4 g     O .rodata	00000010 RTC_BKP16R_fields
0800dadc g     O .rodata	00000030 DBGMCU_CR_fields
0800e4bc g     O .rodata	00000020 CAN_RDT0R_fields
08009a28 g     O .rodata	00000010 ADC1_AWD2CR_fields
080127d0 g     O .rodata	00000010 DMA1_CMAR5_fields
0800c0d8 g     O .rodata	00000028 CAN_RDL0R_fields
08013490 g     O .rodata	00000010 DMA1_CPAR4_fields
08011018 g     O .rodata	0000006c TIM6_registers
080003b0 g     F .text	00000028 CmdAccel
0800e1ac g     O .rodata	00000010 RTC_BKP11R_fields
080033ec g     F .text	00000006 HAL_I2C_GetState
0800132c g     F .text	00000068 SystemInit
0800f48c g     O .rodata	00000050 TIM16_BDTR_fields
0800dbf4 g     O .rodata	00000078 RTC_ALRMBR_fields
0800e67c g     O .rodata	00000018 TIM2_DCR_fields
08013438 g     O .rodata	00000058 ADC1_CR_fields
08006bb0 g     F .text	00000000 _fini
0800054c g     F .text	0000001c CmdW
08002064 g     F .text	0000000c HAL_PCD_Start
08004eb8  w    F .text	00000002 TIM1_TRG_COM_TIM17_IRQHandler
0800cb70 g     O .rodata	00000028 EXTI_EMR2_fields
080049f4 g     F .text	00000012 LSM303DLHC_AccReadID
08009140 g     O .rodata	00000010 RTC_WUTR_fields
0800ec54 g     O .rodata	00000010 DMA1_CPAR6_fields
08012660 g     O .rodata	00000010 CRC_INIT_fields
08007f78 g     O .rodata	00000090 RTC_ISR_fields
08008c10 g     O .rodata	00000018 TIM1_DCR_fields
0800867c g     O .rodata	00000040 PWR_CR_fields
0800af78 g     O .rodata	00000038 TIM2_EGR_fields
08005450 g     F .text	0000000c atexit
080127e0 g     O .rodata	00000088 OPAMP_OPAMP1_CR_fields
08009a38 g     O .rodata	00000054 FPU_registers
08008cc8 g     O .rodata	00000108 EXTI_IMR1_fields
08000c04 g     F .text	00000038 _write_r
080096f0 g     O .rodata	00000018 ADC1_SQR4_fields
10000000 g       .ccmram	00000000 _eccmram
08012c38 g     O .rodata	00000030 ADC1_SQR3_fields
08004eb8  w    F .text	00000002 DMA1_Channel3_IRQHandler
080131d0 g     O .rodata	00000088 DBGMCU_APB1FZ_fields
0800e8cc g     O .rodata	00000068 SPI1_CR2_fields
08012ca0 g     O .rodata	00000018 ADC1_CALFACT_fields
08011414 g     O .rodata	00000010 RTC_BKP28R_fields
08001cda  w    F .text	00000024 HAL_InitTick
080098c8 g     O .rodata	00000028 TIM1_CCR5_fields
080042ee g     F .text	0000000e USBD_LL_SetUSBAddress
08012498 g     O .rodata	00000028 NVIC_IPR12_fields
080171ac g     O .rodata	00000010 LED_PIN
20000628 g     O .data	00000004 _impure_ptr
0800e0cc g     O .rodata	00000020 CAN_TDT2R_fields
08010970 g     O .rodata	00000010 ADC1_JDR4_fields
080108c8 g     O .rodata	00000048 TIM15_CR2_fields
0800545c g     F .text	00000154 __sflush_r
08008614 g     O .rodata	00000068 RCC_CFGR_fields
08001d24  w    F .text	00000010 HAL_IncTick
08009038 g     O .rodata	00000030 TIM17_EGR_fields
0800429e g     F .text	0000000e USBD_LL_CloseEP
08004eb8  w    F .text	00000002 ADC4_IRQHandler
080106a0 g     O .rodata	000000a8 RTC_CR_fields
08003e68 g     F .text	00000012 USBD_CtlContinueSendData
08011f18 g     O .rodata	000000e8 DMA1_ISR_fields
08009d04 g     O .rodata	00000108 CAN_F6R1_fields
08004c14 g     F .text	0000001c L3GD20_ReadID
08004eb8  w    F .text	00000002 WWDG_IRQHandler
0800312e  w    F .text	00000002 HAL_I2C_MspInit
08007cb0 g     O .rodata	00000108 EXTI_EMR1_fields
0800c4d8 g     O .rodata	00000028 NVIC_IPR6_fields
080134a0 g     O .rodata	00000018 TIM2_CCR3_fields
08010d60 g     O .rodata	00000068 DMA1_CCR6_fields
0800d9cc g     O .rodata	00000088 GPIOA_MODER_fields
08010e28 g     O .rodata	00000088 OPAMP_OPAMP2_CR_fields
0800f1f4 g     O .rodata	00000080 TIM1_CR2_fields
0800b454 g     O .rodata	00000018 RTC_PRER_fields
080042fc g     F .text	0000000e USBD_LL_Transmit
08004eb8  w    F .text	00000002 TIM2_IRQHandler
08000210 g     F .text	00000004 my_Loop
08012620 g     O .rodata	00000028 TIM16_CCER_fields
08001fca g     F .text	0000009a HAL_PCD_Init
200000e4 g     O .data	00000043 USBD_CDC_CfgHSDesc
0800d6e4 g     O .rodata	00000018 DES_UID1_fields
08017d50 g     O .parsetable	0000000c CmdDecodeE
0800a4cc g     O .rodata	00000108 CAN_F26R2_fields
20000000 g       .data	00000000 myTickCount
0800ed2c g     O .rodata	00000108 CAN_F6R2_fields
0800a734 g     O .rodata	00000108 CAN_F16R1_fields
08008008 g     O .rodata	00000010 RTC_BKP27R_fields
0800e194 g     O .rodata	00000018 EXTI_RTSR2_fields
08012da8 g     O .rodata	00000030 TIM16_CR2_fields
08009b4c g     O .rodata	00000078 RTC_ALRMAR_fields
0801109c g     O .rodata	00000010 TIM1_ARR_fields
08003e12 g     F .text	0000003a USBD_GetString
08004680 g     F .text	0000001c BSP_LED_Toggle
08009f0c g     O .rodata	00000108 CAN_F22R2_fields
08007af0 g     O .rodata	00000108 CAN_F24R1_fields
080041a8 g     F .text	0000000e HAL_PCD_SetupStageCallback
08016b40 g     O .rodata	00000108 CAN_F5R1_fields
08004eb8  w    F .text	00000002 COMP7_IRQHandler
20007fff g       *ABS*	00000000 _estack
08000588 g     F .text	00000104 parse
0800f8f8 g     O .rodata	00000010 RTC_BKP2R_fields
08004eb8  w    F .text	00000002 COMP1_2_3_IRQHandler
0800eabc g     O .rodata	00000108 CAN_F17R1_fields
08004eb8  w    F .text	00000002 EXTI1_IRQHandler
080098f0 g     O .rodata	00000068 TIM8_BDTR_fields
0800f14c g     O .rodata	00000058 USB_FS_USB_EP1R_fields
08007888 g     O .rodata	000000b8 ADC1_2_CSR_fields
0800f00c g     O .rodata	00000010 FPU_FPCAR_fields
20000a3c g       .data	00000000 _edata
0800d420 g     O .rodata	00000144 TIM8_registers
0800b60c g     O .rodata	00000010 RTC_BKP30R_fields
0800ee34 g     O .rodata	00000020 TIM17_CCMR1_Input_fields
10000000 g       .ccmram	00000000 _sccmram
0800e534 g     O .rodata	00000040 TIM16_CR1_fields
08016d9c g     O .rodata	00000108 CAN_F17R2_fields
08009e2c g     O .rodata	00000040 TIM15_CR1_fields
08000e88 g     F .text	000001e4 CmdDecode
0800e0ec g     O .rodata	00000010 TIM15_RCR_fields
0800ba00 g     O .rodata	00000088 GPIOB_IDR_fields
08007a30 g     O .rodata	00000058 TIM1_CCMR3_Output_fields
0800dbe4 g     O .rodata	00000010 TIM8_DMAR_fields
08008b7c g     O .rodata	0000006c Flash_registers
0800cd00 g     O .rodata	00000018 TIM16_DCR_fields
08016ab0 g     O .rodata	00000048 RCC_APB2RSTR_fields
080007b8 g     F .text	00000028 fetch_uint32_arg
08011084 g     O .rodata	00000018 RTC_ALRMBSSR_fields
08010ec0 g     O .rodata	00000048 SYSCFG_RCR_fields
08004eb8  w    F .text	00000002 USART2_IRQHandler
080129a8 g     O .rodata	00000040 TIM17_CR1_fields
0800f60c g     O .rodata	000001d4 NVIC_registers
08004eb8  w    F .text	00000002 COMP4_5_6_IRQHandler
080067d0 g     F .text	00000038 __swrite
08001394 g     F .text	000005d4 HAL_RCC_OscConfig
20000a34 g     O .data	00000004 __malloc_trim_threshold
0800e064 g     O .rodata	00000010 TIM17_CCR1_fields
0800ac10 g     O .rodata	00000030 I2C1_TIMINGR_fields
080114bc g     O .rodata	00000010 USB_FS_BTABLE_fields
0800c880 g     O .rodata	00000028 CAN_TDH1R_fields
0800e6bc g     O .rodata	000000b0 I2C1_CR1_fields
08000000 g     O .isr_vector	00000000 g_pfnVectors
08003e4c g     F .text	0000001c USBD_CtlSendData
080118ec g     O .rodata	00000108 CAN_F15R1_fields
08010c08 g     O .rodata	00000018 ADC1_2_CDR_fields
08005c7c g     F .text	00000052 _fwalk_reent
0800bcb0 g     O .rodata	00000010 TIM6_PSC_fields
08010458 g     O .rodata	00000010 RTC_BKP15R_fields
0800aa94 g     O .rodata	00000024 PWR_registers
08017d38 g     O .parsetable	0000000c CmdCountE
080118c4 g     O .rodata	00000028 Flash_SR_fields
08013010 g     O .rodata	00000010 ADC1_JDR2_fields
0800d81c g     O .rodata	00000010 RTC_BKP20R_fields
200001fc g     O .data	00000004 __ctype_ptr__
0800bc60 g     O .rodata	00000010 DMA1_CNDTR6_fields
08008174 g     O .rodata	00000108 CAN_F19R2_fields
08004eb8  w    F .text	00000002 I2C2_ER_IRQHandler
0800cd18 g     O .rodata	00000048 ADC1_2_CCR_fields
08004eb8  w    F .text	00000002 DMA1_Channel2_IRQHandler
080080b0 g     O .rodata	000000b4 DAC_registers
08013148 g     O .rodata	00000088 GPIOA_OSPEEDR_fields
08016a78 g     O .rodata	00000038 TIM8_CCMR2_Input_fields
080056e8 g     F .text	00000002 __sfp_lock_release
08008028 g     O .rodata	00000050 TIM17_BDTR_fields
0800f5e4 g     O .rodata	00000028 CAN_RDH1R_fields
0800e9bc g     O .rodata	00000068 TIM2_CCER_fields
08012648 g     O .rodata	00000018 DAC_DHR8RD_fields
080007e0 g     F .text	00000020 fetch_string_arg
080045e0 g     F .text	00000068 BSP_LED_Init
0800cfc0 g     O .rodata	00000088 GPIOB_MODER_fields
08017d44 g     O .parsetable	0000000c CmdDumpE
08017138 g     O .rodata	00000010 PLLMULFactorTable
0800afb0 g     O .rodata	000000a0 USART1_CR3_fields
08000d34 g     F .text	00000040 DecodeField
08012198 g     O .rodata	00000028 CAN_RI0R_fields
08004eb8  w    F .text	00000002 TIM8_BRK_IRQHandler
08009830 g     O .rodata	00000028 DBGMCU_APB2FZ_fields
08008ef8 g     O .rodata	00000010 TIM1_PSC_fields
08000dfc g     F .text	00000044 DecodePrintPeripherals
0800cd60 g     O .rodata	00000040 TIM15_CCER_fields
080171bc g     O .rodata	00000101 _ctype_
0800f304 g     O .rodata	00000010 DMA1_CMAR7_fields
0800baa8 g     O .rodata	00000028 CAN_RI1R_fields
08012ab8 g     O .rodata	00000030 SYSCFG_CFGR2_fields
0800c7f0 g     O .rodata	00000090 RCC_CIR_fields
08017d80 g     O .parsetable	0000000c CmdStatsE
08004eb8  w    F .text	00000002 FLASH_IRQHandler
0800cb24 g     O .rodata	00000010 TIM15_DMAR_fields
08012ae8 g     O .rodata	00000018 EXTI_FTSR2_fields
0800cbe8 g     O .rodata	00000108 CAN_F10R2_fields
0800abe8 g     O .rodata	00000028 NVIC_IPR3_fields
08012c90 g     O .rodata	00000010 DMA1_CNDTR1_fields
08009518 g     O .rodata	00000030 I2C1_TIMEOUTR_fields
08008a8c g     O .rodata	00000050 TIM15_BDTR_fields
0800433c g     F .text	0000000c USBD_VCP_LangIDStrDescriptor
200012dc g     O .bss	00000100 USBD_StrDesc
08000b1c g     F .text	000000e8 TerminalOutputBufferWrite
08004eb8  w    F .text	00000002 BusFault_Handler
08004eb8  w    F .text	00000002 USART1_IRQHandler
0800cda0 g     O .rodata	00000058 COMP_COMP1_CSR_fields
08016ea4 g     O .rodata	00000050 TIM8_EGR_fields
08006ac4 g     F .text	000000e0 __smakebuf_r
0800d68c g     O .rodata	00000048 TIM15_SR_fields
0800522c g     F .text	0000005c strlen
0800aba0 g     O .rodata	00000048 RCC_APB2ENR_fields
08004eb8  w    F .text	00000002 SPI3_IRQHandler
20001c4c g     O .bss	0000003c TimHandle
0800ef34 g     O .rodata	00000068 DMA1_CCR3_fields
0800a47c g     O .rodata	00000050 TIM1_CR1_fields
08011b9c g     O .rodata	00000020 IWDG_SR_fields
08012a38 g     O .rodata	00000058 USB_FS_USB_EP6R_fields
0800fc1c g     O .rodata	000000d8 TIM16_registers
08002e9e  w    F .text	00000002 HAL_PCDEx_SetConnectionState
0800ca58 g     O .rodata	000000cc TIM17_registers
080031f0 g     F .text	000000f8 HAL_I2C_Mem_Write
08007664 g     O .rodata	000000a0 TIM1_CCER_fields
0800e214 g     O .rodata	00000108 CAN_F3R2_fields
08009a8c g     O .rodata	00000088 DAC_CR_fields
08004eb8  w    F .text	00000002 I2C1_ER_IRQHandler
08009698 g     O .rodata	00000058 USB_FS_USB_EP7R_fields
0800d288 g     O .rodata	00000090 I2C1_ISR_fields
08007c38 g     O .rodata	00000068 TIM1_CCMR2_Output_fields
08009118 g     O .rodata	00000028 NVIC_IPR8_fields
08017128 g     O .rodata	00000010 PredivFactorTable
08012b00 g     O .rodata	00000010 TSC_IOG3CR_fields
0800430a g     F .text	0000000e USBD_LL_PrepareReceive
0800b64c g     O .rodata	00000010 DMA1_CNDTR3_fields
08004c30 g     F .text	0000002c L3GD20_RebootCmd
080087e4 g     O .rodata	00000108 CAN_F27R1_fields
0800db0c g     O .rodata	00000018 TSC_IER_fields
0800c970 g     O .rodata	000000e8 CAN_FFA1R_fields
0800b43c g     O .rodata	00000018 TIM8_CNT_fields
08012998 g     O .rodata	00000010 ADC1_AWD3CR_fields
00000000  w      *UND*	00000000 _Jv_RegisterClasses
08012c68 g     O .rodata	00000010 RTC_BKP25R_fields
0800df4c g     O .rodata	00000108 TSC_IOCCR_fields
0800ec8c g     O .rodata	00000088 OPAMP_OPAMP3_CR_fields
080040aa g     F .text	0000000c USBD_CDC_SetRxBuffer
080169a0 g     O .rodata	000000d8 EXTI_SWIER1_fields
08007f68 g     O .rodata	00000010 TIM16_ARR_fields
0800d804 g     O .rodata	00000018 DBGMCU_IDCODE_fields
0800f988 g     O .rodata	00000028 EXTI_IMR2_fields
08010e18 g     O .rodata	00000010 TIM6_EGR_fields
0800f36c g     O .rodata	00000010 SPI1_RXCRCR_fields
08016cf8 g     O .rodata	00000010 I2C1_PECR_fields
08002584 g     F .text	000000f4 HAL_PCD_EP_Receive
08016840 g     O .rodata	00000020 ADC1_OFR3_fields
0800a3ac g     O .rodata	00000060 COMP_COMP6_CSR_fields
0800e45c g     O .rodata	00000010 RTC_BKP1R_fields
08010aa8 g     O .rodata	00000068 TIM8_CCMR1_Output_fields
08010538 g     O .rodata	00000090 GPIOB_registers
08000d74 g     F .text	0000004c DecodeRegister
0800cb98 g     O .rodata	00000050 TIM8_SMCR_fields
08000cb8 g     F .text	00000040 DecodeReadRegister
00000000  w      *UND*	00000000 __register_frame_info
0800835c g     O .rodata	00000058 CAN_MCR_fields
08008404 g     O .rodata	00000010 DAC_DOR1_fields
08000aa4 g     F .text	0000004c TerminalRead
0800b524 g     O .rodata	00000068 TSC_CR_fields
08009508 g     O .rodata	00000010 TIM2_DMAR_fields
08008078 g     O .rodata	00000038 TIM8_CCMR1_Input_fields
08004b62 g     F .text	0000001e LSM303DLHC_AccIT1Enable
080088fc g     O .rodata	00000108 CAN_F12R1_fields
08004eb8  w    F .text	00000002 USBWakeUp_IRQHandler
08016c58 g     O .rodata	00000010 TIM16_PSC_fields
08010be8 g     O .rodata	00000010 USART1_RDR_fields
0800f32c g     O .rodata	00000040 RCC_BDCR_fields
0801126c g     O .rodata	00000018 TIM17_DCR_fields
08013428 g     O .rodata	00000010 NVIC_ISPR1_fields
08008cb8 g     O .rodata	00000010 NVIC_ICPR2_fields
08017d14 g     O .parsetable	0000000c CmdAccelE
08012b10 g     O .rodata	00000108 CAN_F21R2_fields
08012328 g     O .rodata	00000010 DES_UID2_fields
0800409a g     F .text	00000010 USBD_CDC_SetTxBuffer
08009708 g     O .rodata	00000060 SYSCFG_registers
0800d048 g     O .rodata	00000088 OPAMP_OPAMP4_CR_fields
08004eb8  w    F .text	00000002 DMA2_Channel3_IRQHandler
0800d564 g     O .rodata	000000d8 EXTI_FTSR1_fields
08004404 g     F .text	0000001c USBD_VCP_InterfaceStrDescriptor
0800ceb8 g     O .rodata	00000108 CAN_F7R1_fields
0800393a g     F .text	0000005a USBD_LL_SetupStage
08000458 g     F .text	00000012 Error_Handler
08011b74 g     O .rodata	00000018 WWDG_CR_fields
08004eb8  w    F .text	00000002 EXTI2_TSC_IRQHandler
08009688 g     O .rodata	00000010 NVIC_STIR_fields
08004eb8  w    F .text	00000002 TIM1_BRK_TIM15_IRQHandler
080104e0 g     O .rodata	00000058 TIM8_CCMR3_Output_fields



Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000a3c 	.word	0x20000a3c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006ba4 	.word	0x08006ba4

080001ac <frame_dummy>:
 80001ac:	4b08      	ldr	r3, [pc, #32]	; (80001d0 <frame_dummy+0x24>)
 80001ae:	b510      	push	{r4, lr}
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4808      	ldr	r0, [pc, #32]	; (80001d4 <frame_dummy+0x28>)
 80001b4:	4908      	ldr	r1, [pc, #32]	; (80001d8 <frame_dummy+0x2c>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	4808      	ldr	r0, [pc, #32]	; (80001dc <frame_dummy+0x30>)
 80001bc:	6803      	ldr	r3, [r0, #0]
 80001be:	b903      	cbnz	r3, 80001c2 <frame_dummy+0x16>
 80001c0:	bd10      	pop	{r4, pc}
 80001c2:	4b07      	ldr	r3, [pc, #28]	; (80001e0 <frame_dummy+0x34>)
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	d0fb      	beq.n	80001c0 <frame_dummy+0x14>
 80001c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80001cc:	4718      	bx	r3
 80001ce:	bf00      	nop
 80001d0:	00000000 	.word	0x00000000
 80001d4:	08006ba4 	.word	0x08006ba4
 80001d8:	20000a40 	.word	0x20000a40
 80001dc:	20000a3c 	.word	0x20000a3c
 80001e0:	00000000 	.word	0x00000000

080001e4 <mytest>:
    .type   mytest, %function   @@ - symbol type (not req)
@@ Declaration : int mytest(int x)
@@ Uses r0 for param 0
@@   r0: x
mytest:
    push {lr}
 80001e4:	b500      	push	{lr}
    push {r1}
 80001e6:	b402      	push	{r1}
    push {r0-r7}
 80001e8:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
    ldr  r0, =0
 80001ea:	480b      	ldr	r0, [pc, #44]	; (8000218 <my_Init+0x4>)
    bl   BSP_LED_Toggle           @@ call BSP function
 80001ec:	f004 fa48 	bl	8004680 <BSP_LED_Toggle>
    pop  {r0-r7}
 80001f0:	bcff      	pop	{r0, r1, r2, r3, r4, r5, r6, r7}
    ldr  r1, =myTickCount
 80001f2:	490a      	ldr	r1, [pc, #40]	; (800021c <my_Init+0x8>)
    ldr  r0, [r1]
 80001f4:	6808      	ldr	r0, [r1, #0]
    pop  {r1} 
 80001f6:	bc02      	pop	{r1}
    pop  {pc}
 80001f8:	bd00      	pop	{pc}
 80001fa:	bf00      	nop

080001fc <my_Tick>:
    .thumb_func             @@ /
    .type   my_Tick, %function   @@ - symbol type (not req)
@@ Declaration : void my_Tick( void )
@@ Uses nothing
my_Tick:
    push {lr}
 80001fc:	b500      	push	{lr}
    push {r0-r1}
 80001fe:	b403      	push	{r0, r1}

    ldr  r1, =myTickCount
 8000200:	4906      	ldr	r1, [pc, #24]	; (800021c <my_Init+0x8>)
    ldr  r0, [r1]
 8000202:	6808      	ldr	r0, [r1, #0]
    add  r0, r0, #1
 8000204:	f100 0001 	add.w	r0, r0, #1
    str  r0, [r1]
 8000208:	6008      	str	r0, [r1, #0]
    pop {r0-r1}
 800020a:	bc03      	pop	{r0, r1}
    pop  {pc}
 800020c:	bd00      	pop	{pc}
 800020e:	bf00      	nop

08000210 <my_Loop>:
    .thumb_func             @@ /
    .type   my_Loop, %function   @@ - symbol type (not req)
@@ Declaration : void my_Loop( void )
@@ Uses nothing
my_Loop:
    push {lr}
 8000210:	b500      	push	{lr}
    pop  {pc}
 8000212:	bd00      	pop	{pc}

08000214 <my_Init>:
    .thumb_func             @@ /
    .type   my_Init, %function   @@ - symbol type (not req)
@@ Declaration : void my_Init( void )
@@ Uses nothing
my_Init:
    push {lr}
 8000214:	b500      	push	{lr}
    pop  {pc}
 8000216:	bd00      	pop	{pc}
@@   r0: x
mytest:
    push {lr}
    push {r1}
    push {r0-r7}
    ldr  r0, =0
 8000218:	00000000 	.word	0x00000000
    bl   BSP_LED_Toggle           @@ call BSP function
    pop  {r0-r7}
    ldr  r1, =myTickCount
 800021c:	20000000 	.word	0x20000000

08000220 <memcpy>:
 8000220:	4684      	mov	ip, r0
 8000222:	ea41 0300 	orr.w	r3, r1, r0
 8000226:	f013 0303 	ands.w	r3, r3, #3
 800022a:	d16d      	bne.n	8000308 <memcpy+0xe8>
 800022c:	3a40      	subs	r2, #64	; 0x40
 800022e:	d341      	bcc.n	80002b4 <memcpy+0x94>
 8000230:	f851 3b04 	ldr.w	r3, [r1], #4
 8000234:	f840 3b04 	str.w	r3, [r0], #4
 8000238:	f851 3b04 	ldr.w	r3, [r1], #4
 800023c:	f840 3b04 	str.w	r3, [r0], #4
 8000240:	f851 3b04 	ldr.w	r3, [r1], #4
 8000244:	f840 3b04 	str.w	r3, [r0], #4
 8000248:	f851 3b04 	ldr.w	r3, [r1], #4
 800024c:	f840 3b04 	str.w	r3, [r0], #4
 8000250:	f851 3b04 	ldr.w	r3, [r1], #4
 8000254:	f840 3b04 	str.w	r3, [r0], #4
 8000258:	f851 3b04 	ldr.w	r3, [r1], #4
 800025c:	f840 3b04 	str.w	r3, [r0], #4
 8000260:	f851 3b04 	ldr.w	r3, [r1], #4
 8000264:	f840 3b04 	str.w	r3, [r0], #4
 8000268:	f851 3b04 	ldr.w	r3, [r1], #4
 800026c:	f840 3b04 	str.w	r3, [r0], #4
 8000270:	f851 3b04 	ldr.w	r3, [r1], #4
 8000274:	f840 3b04 	str.w	r3, [r0], #4
 8000278:	f851 3b04 	ldr.w	r3, [r1], #4
 800027c:	f840 3b04 	str.w	r3, [r0], #4
 8000280:	f851 3b04 	ldr.w	r3, [r1], #4
 8000284:	f840 3b04 	str.w	r3, [r0], #4
 8000288:	f851 3b04 	ldr.w	r3, [r1], #4
 800028c:	f840 3b04 	str.w	r3, [r0], #4
 8000290:	f851 3b04 	ldr.w	r3, [r1], #4
 8000294:	f840 3b04 	str.w	r3, [r0], #4
 8000298:	f851 3b04 	ldr.w	r3, [r1], #4
 800029c:	f840 3b04 	str.w	r3, [r0], #4
 80002a0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002a4:	f840 3b04 	str.w	r3, [r0], #4
 80002a8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002ac:	f840 3b04 	str.w	r3, [r0], #4
 80002b0:	3a40      	subs	r2, #64	; 0x40
 80002b2:	d2bd      	bcs.n	8000230 <memcpy+0x10>
 80002b4:	3230      	adds	r2, #48	; 0x30
 80002b6:	d311      	bcc.n	80002dc <memcpy+0xbc>
 80002b8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002bc:	f840 3b04 	str.w	r3, [r0], #4
 80002c0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002c4:	f840 3b04 	str.w	r3, [r0], #4
 80002c8:	f851 3b04 	ldr.w	r3, [r1], #4
 80002cc:	f840 3b04 	str.w	r3, [r0], #4
 80002d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002d4:	f840 3b04 	str.w	r3, [r0], #4
 80002d8:	3a10      	subs	r2, #16
 80002da:	d2ed      	bcs.n	80002b8 <memcpy+0x98>
 80002dc:	320c      	adds	r2, #12
 80002de:	d305      	bcc.n	80002ec <memcpy+0xcc>
 80002e0:	f851 3b04 	ldr.w	r3, [r1], #4
 80002e4:	f840 3b04 	str.w	r3, [r0], #4
 80002e8:	3a04      	subs	r2, #4
 80002ea:	d2f9      	bcs.n	80002e0 <memcpy+0xc0>
 80002ec:	3204      	adds	r2, #4
 80002ee:	d008      	beq.n	8000302 <memcpy+0xe2>
 80002f0:	07d2      	lsls	r2, r2, #31
 80002f2:	bf1c      	itt	ne
 80002f4:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80002f8:	f800 3b01 	strbne.w	r3, [r0], #1
 80002fc:	d301      	bcc.n	8000302 <memcpy+0xe2>
 80002fe:	880b      	ldrh	r3, [r1, #0]
 8000300:	8003      	strh	r3, [r0, #0]
 8000302:	4660      	mov	r0, ip
 8000304:	4770      	bx	lr
 8000306:	bf00      	nop
 8000308:	2a08      	cmp	r2, #8
 800030a:	d313      	bcc.n	8000334 <memcpy+0x114>
 800030c:	078b      	lsls	r3, r1, #30
 800030e:	d08d      	beq.n	800022c <memcpy+0xc>
 8000310:	f010 0303 	ands.w	r3, r0, #3
 8000314:	d08a      	beq.n	800022c <memcpy+0xc>
 8000316:	f1c3 0304 	rsb	r3, r3, #4
 800031a:	1ad2      	subs	r2, r2, r3
 800031c:	07db      	lsls	r3, r3, #31
 800031e:	bf1c      	itt	ne
 8000320:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000324:	f800 3b01 	strbne.w	r3, [r0], #1
 8000328:	d380      	bcc.n	800022c <memcpy+0xc>
 800032a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800032e:	f820 3b02 	strh.w	r3, [r0], #2
 8000332:	e77b      	b.n	800022c <memcpy+0xc>
 8000334:	3a04      	subs	r2, #4
 8000336:	d3d9      	bcc.n	80002ec <memcpy+0xcc>
 8000338:	3a01      	subs	r2, #1
 800033a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800033e:	f800 3b01 	strb.w	r3, [r0], #1
 8000342:	d2f9      	bcs.n	8000338 <memcpy+0x118>
 8000344:	780b      	ldrb	r3, [r1, #0]
 8000346:	7003      	strb	r3, [r0, #0]
 8000348:	784b      	ldrb	r3, [r1, #1]
 800034a:	7043      	strb	r3, [r0, #1]
 800034c:	788b      	ldrb	r3, [r1, #2]
 800034e:	7083      	strb	r3, [r0, #2]
 8000350:	4660      	mov	r0, ip
 8000352:	4770      	bx	lr

08000354 <CmdLED>:
{
    HAL_IncTick();
}

void CmdLED(int mode)
{
 8000354:	b507      	push	{r0, r1, r2, lr}
  uint32_t led,val;
  int rc;
  if(mode != CMD_INTERACTIVE) {
 8000356:	b9f8      	cbnz	r0, 8000398 <CmdLED+0x44>
    return;
  }

  rc = fetch_uint32_arg(&led);
 8000358:	4668      	mov	r0, sp
 800035a:	f000 fa2d 	bl	80007b8 <fetch_uint32_arg>
  if(rc) {
 800035e:	b108      	cbz	r0, 8000364 <CmdLED+0x10>
    printf("Missing LED index\n");
 8000360:	480f      	ldr	r0, [pc, #60]	; (80003a0 <CmdLED+0x4c>)
 8000362:	e004      	b.n	800036e <CmdLED+0x1a>
    return;
  }
    
  rc = fetch_uint32_arg(&val);
 8000364:	a801      	add	r0, sp, #4
 8000366:	f000 fa27 	bl	80007b8 <fetch_uint32_arg>
  if(rc) {
 800036a:	b118      	cbz	r0, 8000374 <CmdLED+0x20>
    printf("Missing state value, 0 for Off, 1 for On\n");
 800036c:	480d      	ldr	r0, [pc, #52]	; (80003a4 <CmdLED+0x50>)
 800036e:	f004 fe59 	bl	8005024 <puts>
    return;
 8000372:	e011      	b.n	8000398 <CmdLED+0x44>
  }
  
  if((led < 3) || (led > 10)) {
 8000374:	9900      	ldr	r1, [sp, #0]
 8000376:	1ecb      	subs	r3, r1, #3
 8000378:	2b07      	cmp	r3, #7
 800037a:	d903      	bls.n	8000384 <CmdLED+0x30>
    printf("Led index of %u is out of the range (3..10)\n",
 800037c:	480a      	ldr	r0, [pc, #40]	; (80003a8 <CmdLED+0x54>)
 800037e:	f000 ffaf 	bl	80012e0 <printf>
	   (unsigned int)led);
    return;
 8000382:	e009      	b.n	8000398 <CmdLED+0x44>
 8000384:	4a09      	ldr	r2, [pc, #36]	; (80003ac <CmdLED+0x58>)
  }

  led -= 3;
  if(val) {
 8000386:	9901      	ldr	r1, [sp, #4]
    printf("Led index of %u is out of the range (3..10)\n",
	   (unsigned int)led);
    return;
  }

  led -= 3;
 8000388:	9300      	str	r3, [sp, #0]
  if(val) {
    BSP_LED_On(LEDs[led]);
 800038a:	5cd0      	ldrb	r0, [r2, r3]
	   (unsigned int)led);
    return;
  }

  led -= 3;
  if(val) {
 800038c:	b111      	cbz	r1, 8000394 <CmdLED+0x40>
    BSP_LED_On(LEDs[led]);
 800038e:	f004 f95b 	bl	8004648 <BSP_LED_On>
 8000392:	e001      	b.n	8000398 <CmdLED+0x44>
  } else {
    BSP_LED_Off(LEDs[led]);
 8000394:	f004 f966 	bl	8004664 <BSP_LED_Off>
  }

} 
 8000398:	b003      	add	sp, #12
 800039a:	f85d fb04 	ldr.w	pc, [sp], #4
 800039e:	bf00      	nop
 80003a0:	08006bbc 	.word	0x08006bbc
 80003a4:	08006bce 	.word	0x08006bce
 80003a8:	08006bf7 	.word	0x08006bf7
 80003ac:	08006d8e 	.word	0x08006d8e

080003b0 <CmdAccel>:

ADD_CMD("led",CmdLED,"<index> <state> Turn off/on LED")

void CmdAccel(int mode)
{
 80003b0:	b507      	push	{r0, r1, r2, lr}
  int16_t xyz[3];

  if(mode != CMD_INTERACTIVE) {
 80003b2:	b958      	cbnz	r0, 80003cc <CmdAccel+0x1c>
    return;
  }

  BSP_ACCELERO_GetXYZ(xyz);
 80003b4:	4668      	mov	r0, sp
 80003b6:	f004 fadb 	bl	8004970 <BSP_ACCELERO_GetXYZ>

  printf("Accelerometer returns:\n"
 80003ba:	4806      	ldr	r0, [pc, #24]	; (80003d4 <CmdAccel+0x24>)
 80003bc:	f9bd 1000 	ldrsh.w	r1, [sp]
 80003c0:	f9bd 2002 	ldrsh.w	r2, [sp, #2]
 80003c4:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 80003c8:	f000 ff8a 	bl	80012e0 <printf>
	 "   Y: %d\n"
	 "   Z: %d\n",
	 xyz[0],xyz[1],xyz[2]);


}
 80003cc:	b003      	add	sp, #12
 80003ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80003d2:	bf00      	nop
 80003d4:	08006c24 	.word	0x08006c24

080003d8 <CmdGyro>:

ADD_CMD("accel", CmdAccel,"                Read Accelerometer");

void CmdGyro(int mode)
{
 80003d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  float xyz[3];

  if(mode != CMD_INTERACTIVE) {
 80003da:	b9f8      	cbnz	r0, 800041c <CmdGyro+0x44>
    return;
  }

  BSP_GYRO_GetXYZ(xyz);
 80003dc:	a801      	add	r0, sp, #4
 80003de:	f004 faf1 	bl	80049c4 <BSP_GYRO_GetXYZ>

  printf("Gyroscope returns:\n"
	 "   X: %d\n"
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
 80003e2:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8000424 <CmdGyro+0x4c>
 80003e6:	eddd 6a01 	vldr	s13, [sp, #4]
	 (int)(xyz[1]*256),
 80003ea:	ed9d 7a02 	vldr	s14, [sp, #8]
	 (int)(xyz[2]*256));
 80003ee:	eddd 7a03 	vldr	s15, [sp, #12]
    return;
  }

  BSP_GYRO_GetXYZ(xyz);

  printf("Gyroscope returns:\n"
 80003f2:	480d      	ldr	r0, [pc, #52]	; (8000428 <CmdGyro+0x50>)
	 "   X: %d\n"
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
 80003f4:	ee66 6a86 	vmul.f32	s13, s13, s12
	 (int)(xyz[1]*256),
 80003f8:	ee27 7a06 	vmul.f32	s14, s14, s12
	 (int)(xyz[2]*256));
 80003fc:	ee67 7a86 	vmul.f32	s15, s15, s12
    return;
  }

  BSP_GYRO_GetXYZ(xyz);

  printf("Gyroscope returns:\n"
 8000400:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8000404:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8000408:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800040c:	ee16 1a90 	vmov	r1, s13
 8000410:	ee17 2a10 	vmov	r2, s14
 8000414:	ee17 3a90 	vmov	r3, s15
 8000418:	f000 ff62 	bl	80012e0 <printf>
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
	 (int)(xyz[1]*256),
	 (int)(xyz[2]*256));
}
 800041c:	b005      	add	sp, #20
 800041e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000422:	bf00      	nop
 8000424:	43800000 	.word	0x43800000
 8000428:	08006c57 	.word	0x08006c57

0800042c <CmdButton>:

ADD_CMD("gyro", CmdGyro,"                Read Gyroscope");

void CmdButton(int mode)
{
 800042c:	b508      	push	{r3, lr}
  uint32_t button;

  if(mode != CMD_INTERACTIVE) {
 800042e:	b958      	cbnz	r0, 8000448 <CmdButton+0x1c>
    return;
  }

  button = BSP_PB_GetState(BUTTON_USER);
 8000430:	f004 f96e 	bl	8004710 <BSP_PB_GetState>
  
  printf("Button is currently: %s\n",
 8000434:	4b05      	ldr	r3, [pc, #20]	; (800044c <CmdButton+0x20>)
 8000436:	4906      	ldr	r1, [pc, #24]	; (8000450 <CmdButton+0x24>)
 8000438:	2800      	cmp	r0, #0
 800043a:	bf18      	it	ne
 800043c:	4619      	movne	r1, r3
 800043e:	4805      	ldr	r0, [pc, #20]	; (8000454 <CmdButton+0x28>)
	 button ? "Pressed" : "Released");

  return;
}
 8000440:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    return;
  }

  button = BSP_PB_GetState(BUTTON_USER);
  
  printf("Button is currently: %s\n",
 8000444:	f000 bf4c 	b.w	80012e0 <printf>
 8000448:	bd08      	pop	{r3, pc}
 800044a:	bf00      	nop
 800044c:	08006c86 	.word	0x08006c86
 8000450:	08006c8e 	.word	0x08006c8e
 8000454:	08006c97 	.word	0x08006c97

08000458 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8000458:	b508      	push	{r3, lr}
  BSP_LED_On(LED6);
 800045a:	2003      	movs	r0, #3
 800045c:	f004 f8f4 	bl	8004648 <BSP_LED_On>
  /* Infinite loop */
  while(1)
  {
TaskInput();
 8000460:	f000 f914 	bl	800068c <TaskInput>
TaskCounter();
 8000464:	f000 f862 	bl	800052c <TaskCounter>
  }
 8000468:	e7fa      	b.n	8000460 <Error_Handler+0x8>
	...

0800046c <main>:

/* Private function prototypes -----------------------------------------------*/
static void SystemClock_Config(void);

int main(int argc, char **argv)
{
 800046c:	b510      	push	{r4, lr}
 800046e:	b090      	sub	sp, #64	; 0x40
{
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000470:	2301      	movs	r3, #1
 8000472:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000474:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000476:	2300      	movs	r3, #0
 8000478:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800047a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800047e:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000480:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 8000482:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000484:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000488:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800048a:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 800048c:	f000 ff82 	bl	8001394 <HAL_RCC_OscConfig>
 8000490:	bb10      	cbnz	r0, 80004d8 <main+0x6c>
    Error_Handler();
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8000492:	230f      	movs	r3, #15
 8000494:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000496:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 8000498:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800049c:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2)!= HAL_OK)
 800049e:	4621      	mov	r1, r4
 80004a0:	a801      	add	r0, sp, #4
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004a2:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 80004a4:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2)!= HAL_OK)
 80004a6:	f001 fa5f 	bl	8001968 <HAL_RCC_ClockConfig>
 80004aa:	4604      	mov	r4, r0
 80004ac:	b9a0      	cbnz	r0, 80004d8 <main+0x6c>
  uint32_t i;
  uint8_t accelRc, gyroRc;
  /* Configure the system clock */
  SystemClock_Config();

  HAL_Init();
 80004ae:	f001 fc27 	bl	8001d00 <HAL_Init>

  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
 80004b2:	f000 fab9 	bl	8000a28 <TerminalInit>
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
    BSP_LED_Init(LEDs[i]);
 80004b6:	4b0e      	ldr	r3, [pc, #56]	; (80004f0 <main+0x84>)
 80004b8:	5d18      	ldrb	r0, [r3, r4]
  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
 80004ba:	3401      	adds	r4, #1
    BSP_LED_Init(LEDs[i]);
 80004bc:	f004 f890 	bl	80045e0 <BSP_LED_Init>
  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
 80004c0:	2c08      	cmp	r4, #8
 80004c2:	d1f8      	bne.n	80004b6 <main+0x4a>
    BSP_LED_Init(LEDs[i]);
  }

  /* Initialize the pushbutton */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 80004c4:	2000      	movs	r0, #0
 80004c6:	4601      	mov	r1, r0
 80004c8:	f004 f8e8 	bl	800469c <BSP_PB_Init>

  /* Initialize the Accelerometer */
  accelRc = BSP_ACCELERO_Init();
 80004cc:	f004 fa38 	bl	8004940 <BSP_ACCELERO_Init>
  if(accelRc != ACCELERO_OK) {
 80004d0:	b120      	cbz	r0, 80004dc <main+0x70>
    printf("Failed to initialize acceleromter\n");
 80004d2:	4808      	ldr	r0, [pc, #32]	; (80004f4 <main+0x88>)
 80004d4:	f004 fda6 	bl	8005024 <puts>
    Error_Handler();
 80004d8:	f7ff ffbe 	bl	8000458 <Error_Handler>
  }

  /* Initialize the Gyroscope */
  gyroRc = BSP_GYRO_Init();
 80004dc:	f004 fa50 	bl	8004980 <BSP_GYRO_Init>
  if(gyroRc != GYRO_OK) {
 80004e0:	b108      	cbz	r0, 80004e6 <main+0x7a>
    printf("Failed to initialize Gyroscope\n");
 80004e2:	4805      	ldr	r0, [pc, #20]	; (80004f8 <main+0x8c>)
 80004e4:	e7f6      	b.n	80004d4 <main+0x68>
    Error_Handler();
  }

  while(1) {
    TaskInput();
 80004e6:	f000 f8d1 	bl	800068c <TaskInput>
    TaskCounter();
 80004ea:	f000 f81f 	bl	800052c <TaskCounter>
  }
 80004ee:	e7fa      	b.n	80004e6 <main+0x7a>
 80004f0:	08006d8e 	.word	0x08006d8e
 80004f4:	08006cb0 	.word	0x08006cb0
 80004f8:	08006cd2 	.word	0x08006cd2

080004fc <SysTick_Handler>:
  }
}

void SysTick_Handler(void)
{
    HAL_IncTick();
 80004fc:	f001 bc12 	b.w	8001d24 <HAL_IncTick>

08000500 <CmdCount>:
   DESCRIPTION   : fetching the input by user 
   PARAMETERS    : int mode
   RETURNS       : nothing
*/
void CmdCount(int mode)
{
 8000500:	b507      	push	{r0, r1, r2, lr}
int rc;
uint32_t value = 0;            // value entered by user
 8000502:	2300      	movs	r3, #0
 8000504:	9301      	str	r3, [sp, #4]
  if(mode != CMD_INTERACTIVE)
 8000506:	b950      	cbnz	r0, 800051e <CmdCount+0x1e>
 {
    return;
  }
rc = fetch_uint32_arg(&value); // fetching the input
 8000508:	a801      	add	r0, sp, #4
 800050a:	f000 f955 	bl	80007b8 <fetch_uint32_arg>
if(rc)
 800050e:	b118      	cbz	r0, 8000518 <CmdCount+0x18>
{
printf(" Enter value");  
 8000510:	4804      	ldr	r0, [pc, #16]	; (8000524 <CmdCount+0x24>)
 8000512:	f000 fee5 	bl	80012e0 <printf>
return;
 8000516:	e002      	b.n	800051e <CmdCount+0x1e>
}
else
count=value;                   // value stored to count variable
 8000518:	4b03      	ldr	r3, [pc, #12]	; (8000528 <CmdCount+0x28>)
 800051a:	9a01      	ldr	r2, [sp, #4]
 800051c:	601a      	str	r2, [r3, #0]
  }
 800051e:	b003      	add	sp, #12
 8000520:	f85d fb04 	ldr.w	pc, [sp], #4
 8000524:	08006d96 	.word	0x08006d96
 8000528:	20000a58 	.word	0x20000a58

0800052c <TaskCounter>:
   DESCRIPTION   : prints count until zero 
   PARAMETERS    : nothing
   RETURNS       : nothing
*/
void TaskCounter(void)
{
 800052c:	b510      	push	{r4, lr}
if(count!=0)
 800052e:	4c05      	ldr	r4, [pc, #20]	; (8000544 <TaskCounter+0x18>)
 8000530:	6821      	ldr	r1, [r4, #0]
 8000532:	b129      	cbz	r1, 8000540 <TaskCounter+0x14>
{ 
 printf("The counter is %d\n",(unsigned int) count); // prints the count value
 8000534:	4804      	ldr	r0, [pc, #16]	; (8000548 <TaskCounter+0x1c>)
 8000536:	f000 fed3 	bl	80012e0 <printf>
count--;                                             // decrement until zero
 800053a:	6823      	ldr	r3, [r4, #0]
 800053c:	3b01      	subs	r3, #1
 800053e:	6023      	str	r3, [r4, #0]
 8000540:	bd10      	pop	{r4, pc}
 8000542:	bf00      	nop
 8000544:	20000a58 	.word	0x20000a58
 8000548:	08006da3 	.word	0x08006da3

0800054c <CmdW>:
	 (unsigned int)(*((uint32_t *)addr)));
}


void CmdW(int mode)
{
 800054c:	b507      	push	{r0, r1, r2, lr}
  uint32_t addr,data;

  if(mode != CMD_INTERACTIVE) return;
 800054e:	b940      	cbnz	r0, 8000562 <CmdW+0x16>

  fetch_uint32_arg(&addr);
 8000550:	4668      	mov	r0, sp
 8000552:	f000 f931 	bl	80007b8 <fetch_uint32_arg>
  fetch_uint32_arg(&data);
 8000556:	a801      	add	r0, sp, #4
 8000558:	f000 f92e 	bl	80007b8 <fetch_uint32_arg>

  *((uint32_t *)addr) = data;
 800055c:	9b00      	ldr	r3, [sp, #0]
 800055e:	9a01      	ldr	r2, [sp, #4]
 8000560:	601a      	str	r2, [r3, #0]
}
 8000562:	b003      	add	sp, #12
 8000564:	f85d fb04 	ldr.w	pc, [sp], #4

08000568 <CmdR>:
#include "common.h"



void CmdR(int mode)
{
 8000568:	b507      	push	{r0, r1, r2, lr}
  uint32_t addr;

  if(mode != CMD_INTERACTIVE) return;
 800056a:	b938      	cbnz	r0, 800057c <CmdR+0x14>

  fetch_uint32_arg(&addr);
 800056c:	a801      	add	r0, sp, #4
 800056e:	f000 f923 	bl	80007b8 <fetch_uint32_arg>

  printf("0x%08X: 0x%08X\n",(unsigned int)addr, 
 8000572:	9901      	ldr	r1, [sp, #4]
 8000574:	4803      	ldr	r0, [pc, #12]	; (8000584 <CmdR+0x1c>)
 8000576:	680a      	ldr	r2, [r1, #0]
 8000578:	f000 feb2 	bl	80012e0 <printf>
	 (unsigned int)(*((uint32_t *)addr)));
}
 800057c:	b003      	add	sp, #12
 800057e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000582:	bf00      	nop
 8000584:	08006dd0 	.word	0x08006dd0

08000588 <parse>:

#define SEPS " \t\n\v\f\r"

/* Parse the buffer and call commands */ 
int parse(char *buf, int len, const parse_table *table)
{
 8000588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800058c:	4615      	mov	r5, r2
  char *p;
  int i,arg;
  const parse_table *t;
  
  /* Check for silly things */
  if(buf == NULL) {
 800058e:	b908      	cbnz	r0, 8000594 <parse+0xc>
    printf("NULL buf pointer passed to %s()\n",__FUNCTION__);
 8000590:	4833      	ldr	r0, [pc, #204]	; (8000660 <parse+0xd8>)
 8000592:	e020      	b.n	80005d6 <parse+0x4e>
    return -1;
  }

  if(len==0) {
 8000594:	b909      	cbnz	r1, 800059a <parse+0x12>
    printf("len == 0 in %s\n",__FUNCTION__);
 8000596:	4833      	ldr	r0, [pc, #204]	; (8000664 <parse+0xdc>)
 8000598:	e01d      	b.n	80005d6 <parse+0x4e>
    return -1;
  }

  if(table == NULL) {
 800059a:	b122      	cbz	r2, 80005a6 <parse+0x1e>
  }


  /* Find the first word, by skiping over whitespace */
  i = len;
  while((i--) && (*buf != 0) && (isspace((uint32_t)*buf))) buf++;
 800059c:	4b32      	ldr	r3, [pc, #200]	; (8000668 <parse+0xe0>)
 800059e:	1e4c      	subs	r4, r1, #1
 80005a0:	681e      	ldr	r6, [r3, #0]
 80005a2:	4603      	mov	r3, r0
 80005a4:	e00a      	b.n	80005bc <parse+0x34>
    printf("len == 0 in %s\n",__FUNCTION__);
    return -1;
  }

  if(table == NULL) {
    printf("NULL table pointer passed to %s()\n",__FUNCTION__);
 80005a6:	4831      	ldr	r0, [pc, #196]	; (800066c <parse+0xe4>)
 80005a8:	e015      	b.n	80005d6 <parse+0x4e>
  }


  /* Find the first word, by skiping over whitespace */
  i = len;
  while((i--) && (*buf != 0) && (isspace((uint32_t)*buf))) buf++;
 80005aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80005ae:	2a00      	cmp	r2, #0
 80005b0:	d04d      	beq.n	800064e <parse+0xc6>
 80005b2:	4432      	add	r2, r6
 80005b4:	3c01      	subs	r4, #1
 80005b6:	7852      	ldrb	r2, [r2, #1]
 80005b8:	0712      	lsls	r2, r2, #28
 80005ba:	d54b      	bpl.n	8000654 <parse+0xcc>
 80005bc:	1c67      	adds	r7, r4, #1
 80005be:	4618      	mov	r0, r3
 80005c0:	4621      	mov	r1, r4
 80005c2:	d1f2      	bne.n	80005aa <parse+0x22>
  if((i==0) || (*buf==0)) {
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d047      	beq.n	800065a <parse+0xd2>
       __FUNCTION__);
#endif
    return -1;
  }
	
  p = strtok(buf,SEPS);
 80005ca:	4929      	ldr	r1, [pc, #164]	; (8000670 <parse+0xe8>)
 80005cc:	f004 fe5c 	bl	8005288 <strtok>
  if(p==NULL) {
 80005d0:	4606      	mov	r6, r0
 80005d2:	b910      	cbnz	r0, 80005da <parse+0x52>
    /* No token found */
    printf("Unable to find a command in the buffer in %s()\n",__FUNCTION__);
 80005d4:	4827      	ldr	r0, [pc, #156]	; (8000674 <parse+0xec>)
 80005d6:	4928      	ldr	r1, [pc, #160]	; (8000678 <parse+0xf0>)
 80005d8:	e037      	b.n	800064a <parse+0xc2>
    return -1;
  }

  arg = CMD_INTERACTIVE;  /* Default to calling action part of function */
  /* Check to see if the user is asking for help */
  if(strcasecmp(p,"help") == 0) {
 80005da:	4928      	ldr	r1, [pc, #160]	; (800067c <parse+0xf4>)
 80005dc:	f004 fda6 	bl	800512c <strcasecmp>
 80005e0:	4604      	mov	r4, r0
 80005e2:	b9a0      	cbnz	r0, 800060e <parse+0x86>
    /* Check to see if the user is asking for more help */
    p = strtok(NULL,SEPS);
 80005e4:	4922      	ldr	r1, [pc, #136]	; (8000670 <parse+0xe8>)
 80005e6:	f004 fe4f 	bl	8005288 <strtok>
    if(p == NULL) {
 80005ea:	4606      	mov	r6, r0
 80005ec:	b990      	cbnz	r0, 8000614 <parse+0x8c>
 80005ee:	350c      	adds	r5, #12
      /* If we don't get any more tokens the user is asking for short
       * help */
      /* Loop over the commands defined and print help for them */
      for(t=table; t->cmdname!=NULL; t++) {
 80005f0:	f855 1c0c 	ldr.w	r1, [r5, #-12]
 80005f4:	b389      	cbz	r1, 800065a <parse+0xd2>
	if(t->help != NULL) {
 80005f6:	f855 2c04 	ldr.w	r2, [r5, #-4]
 80005fa:	b11a      	cbz	r2, 8000604 <parse+0x7c>
	  printf("%12s -- %s\n",t->cmdname,t->help);
 80005fc:	4820      	ldr	r0, [pc, #128]	; (8000680 <parse+0xf8>)
 80005fe:	f000 fe6f 	bl	80012e0 <printf>
 8000602:	e7f4      	b.n	80005ee <parse+0x66>
	} else {
	  t->func(CMD_SHORT_HELP);  /* Call the function for short help */
 8000604:	f855 3c08 	ldr.w	r3, [r5, #-8]
 8000608:	2001      	movs	r0, #1
 800060a:	4798      	blx	r3
 800060c:	e7ef      	b.n	80005ee <parse+0x66>
    /* No token found */
    printf("Unable to find a command in the buffer in %s()\n",__FUNCTION__);
    return -1;
  }

  arg = CMD_INTERACTIVE;  /* Default to calling action part of function */
 800060e:	f04f 0800 	mov.w	r8, #0
 8000612:	e009      	b.n	8000628 <parse+0xa0>
      }
      return 0;
    } else {
      /* The user has asked for long help, call the function
       * for help */
      arg = CMD_LONG_HELP;
 8000614:	f04f 0802 	mov.w	r8, #2
    }
  }

  /* Now search for token in the table */
  for(t=table; t->cmdname!=NULL; t++) {
 8000618:	e006      	b.n	8000628 <parse+0xa0>
    if(strcasecmp(p,t->cmdname) == 0) {
 800061a:	4630      	mov	r0, r6
 800061c:	4639      	mov	r1, r7
 800061e:	f004 fd85 	bl	800512c <strcasecmp>
 8000622:	4604      	mov	r4, r0
 8000624:	b120      	cbz	r0, 8000630 <parse+0xa8>
      arg = CMD_LONG_HELP;
    }
  }

  /* Now search for token in the table */
  for(t=table; t->cmdname!=NULL; t++) {
 8000626:	350c      	adds	r5, #12
 8000628:	682f      	ldr	r7, [r5, #0]
 800062a:	2f00      	cmp	r7, #0
 800062c:	d1f5      	bne.n	800061a <parse+0x92>
 800062e:	e00a      	b.n	8000646 <parse+0xbe>
    if(strcasecmp(p,t->cmdname) == 0) {
      /* Got a match, call the function */
      if(arg == CMD_LONG_HELP) {	
 8000630:	f1b8 0f00 	cmp.w	r8, #0
 8000634:	d003      	beq.n	800063e <parse+0xb6>
	printf("%s:\n",t->cmdname);
 8000636:	4813      	ldr	r0, [pc, #76]	; (8000684 <parse+0xfc>)
 8000638:	4639      	mov	r1, r7
 800063a:	f000 fe51 	bl	80012e0 <printf>
      }
      t->func(arg);
 800063e:	686b      	ldr	r3, [r5, #4]
 8000640:	4640      	mov	r0, r8
 8000642:	4798      	blx	r3
      return 0;
 8000644:	e009      	b.n	800065a <parse+0xd2>
    }
  }

  printf("Command `%s' not found. Type `help' for online help\n",p);
 8000646:	4810      	ldr	r0, [pc, #64]	; (8000688 <parse+0x100>)
 8000648:	4631      	mov	r1, r6
 800064a:	f000 fe49 	bl	80012e0 <printf>
  if((i==0) || (*buf==0)) {
#if 0
    printf("End of buffer reached while discarding whitespace in %s()\n",
       __FUNCTION__);
#endif
    return -1;
 800064e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8000652:	e002      	b.n	800065a <parse+0xd2>


  /* Find the first word, by skiping over whitespace */
  i = len;
  while((i--) && (*buf != 0) && (isspace((uint32_t)*buf))) buf++;
  if((i==0) || (*buf==0)) {
 8000654:	2900      	cmp	r1, #0
 8000656:	d1b8      	bne.n	80005ca <parse+0x42>
 8000658:	e7f9      	b.n	800064e <parse+0xc6>
    }
  }

  printf("Command `%s' not found. Type `help' for online help\n",p);
  return -1;
}
 800065a:	4620      	mov	r0, r4
 800065c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000660:	08006e1b 	.word	0x08006e1b
 8000664:	08006e3c 	.word	0x08006e3c
 8000668:	200001fc 	.word	0x200001fc
 800066c:	08006e4c 	.word	0x08006e4c
 8000670:	08006e6f 	.word	0x08006e6f
 8000674:	08006e76 	.word	0x08006e76
 8000678:	08006eff 	.word	0x08006eff
 800067c:	08006ea6 	.word	0x08006ea6
 8000680:	08006eab 	.word	0x08006eab
 8000684:	08006eb7 	.word	0x08006eb7
 8000688:	08006ebc 	.word	0x08006ebc

0800068c <TaskInput>:
char input[BUFFER_LEN];
char input_b[BUFFER_LEN];

/* Task to handle input */
void TaskInput(void)
{
 800068c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  static unsigned int saved = 0;
  static char *buf = input;
  static uint32_t printPrompt = 1;

  /* Do we have to print the prompt? */
  if(printPrompt) {
 800068e:	4d3f      	ldr	r5, [pc, #252]	; (800078c <TaskInput+0x100>)
 8000690:	682b      	ldr	r3, [r5, #0]
 8000692:	b123      	cbz	r3, 800069e <TaskInput+0x12>
    printf("ARMON>");
 8000694:	483e      	ldr	r0, [pc, #248]	; (8000790 <TaskInput+0x104>)
 8000696:	f000 fe23 	bl	80012e0 <printf>
    printPrompt = 0;
 800069a:	2300      	movs	r3, #0
 800069c:	602b      	str	r3, [r5, #0]
  }

  /* Get the next character */
  rc = TerminalReadAnyNonBlock(&c);
 800069e:	f10d 0007 	add.w	r0, sp, #7
 80006a2:	f000 fa32 	bl	8000b0a <TerminalReadAnyNonBlock>
  if(rc) {
 80006a6:	2800      	cmp	r0, #0
 80006a8:	d16e      	bne.n	8000788 <TaskInput+0xfc>
  }

  /* We have a character to process */
  /* printf("Got:'%c' %d\n",c,c); */
  /* Check for simple line control characters */
  if(((c == 010) || (c == 0x7f)) && count) {
 80006aa:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80006ae:	2b08      	cmp	r3, #8
 80006b0:	d001      	beq.n	80006b6 <TaskInput+0x2a>
 80006b2:	2b7f      	cmp	r3, #127	; 0x7f
 80006b4:	d10d      	bne.n	80006d2 <TaskInput+0x46>
 80006b6:	4c37      	ldr	r4, [pc, #220]	; (8000794 <TaskInput+0x108>)
 80006b8:	6822      	ldr	r2, [r4, #0]
 80006ba:	b152      	cbz	r2, 80006d2 <TaskInput+0x46>
    /* User pressed backspace */
    printf("\010 \010"); /* Obliterate character */
 80006bc:	4836      	ldr	r0, [pc, #216]	; (8000798 <TaskInput+0x10c>)
 80006be:	f000 fe0f 	bl	80012e0 <printf>
    buf--;     /* Then remove it from the buffer */
 80006c2:	4a36      	ldr	r2, [pc, #216]	; (800079c <TaskInput+0x110>)
 80006c4:	6813      	ldr	r3, [r2, #0]
 80006c6:	3b01      	subs	r3, #1
 80006c8:	6013      	str	r3, [r2, #0]
    count--;   /* Then keep track of how many are left */
 80006ca:	6823      	ldr	r3, [r4, #0]
 80006cc:	3b01      	subs	r3, #1
 80006ce:	6023      	str	r3, [r4, #0]
 80006d0:	e05a      	b.n	8000788 <TaskInput+0xfc>
  } else if(c == '!') { /* '!' repeats the last command */
 80006d2:	2b21      	cmp	r3, #33	; 0x21
 80006d4:	d115      	bne.n	8000702 <TaskInput+0x76>
    if(saved) {  /* But only if we have something saved */
 80006d6:	4b32      	ldr	r3, [pc, #200]	; (80007a0 <TaskInput+0x114>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d054      	beq.n	8000788 <TaskInput+0xfc>
      strcpy(input,input_b);  /* Restore the command */
 80006de:	4c31      	ldr	r4, [pc, #196]	; (80007a4 <TaskInput+0x118>)
 80006e0:	4931      	ldr	r1, [pc, #196]	; (80007a8 <TaskInput+0x11c>)
 80006e2:	4620      	mov	r0, r4
 80006e4:	f004 fd44 	bl	8005170 <strcpy>
      printf("%s",input);
 80006e8:	4621      	mov	r1, r4
 80006ea:	4830      	ldr	r0, [pc, #192]	; (80007ac <TaskInput+0x120>)
 80006ec:	f000 fdf8 	bl	80012e0 <printf>
      count = strlen(input);
 80006f0:	4620      	mov	r0, r4
 80006f2:	f004 fd9b 	bl	800522c <strlen>
 80006f6:	4b27      	ldr	r3, [pc, #156]	; (8000794 <TaskInput+0x108>)
 80006f8:	6018      	str	r0, [r3, #0]
      buf = input+count;
 80006fa:	4b28      	ldr	r3, [pc, #160]	; (800079c <TaskInput+0x110>)
 80006fc:	4404      	add	r4, r0
 80006fe:	601c      	str	r4, [r3, #0]
      goto parseme;
 8000700:	e025      	b.n	800074e <TaskInput+0xc2>
    }
  } else if(isprint((unsigned int)c)) {
 8000702:	4a2b      	ldr	r2, [pc, #172]	; (80007b0 <TaskInput+0x124>)
 8000704:	6812      	ldr	r2, [r2, #0]
 8000706:	441a      	add	r2, r3
 8000708:	7852      	ldrb	r2, [r2, #1]
 800070a:	f012 0297 	ands.w	r2, r2, #151	; 0x97
 800070e:	d012      	beq.n	8000736 <TaskInput+0xaa>
    /* We are only going to save printable characters */
    if(count >= sizeof(input)) {
 8000710:	4920      	ldr	r1, [pc, #128]	; (8000794 <TaskInput+0x108>)
 8000712:	680a      	ldr	r2, [r1, #0]
 8000714:	2a4f      	cmp	r2, #79	; 0x4f
      /* We are out of space */
      printf("\x07"); /* Beep */
      return;
    } else {
      *buf++ = c;
 8000716:	bf9f      	itttt	ls
 8000718:	4c20      	ldrls	r4, [pc, #128]	; (800079c <TaskInput+0x110>)
 800071a:	6820      	ldrls	r0, [r4, #0]
 800071c:	7003      	strbls	r3, [r0, #0]
 800071e:	1c45      	addls	r5, r0, #1
      count++;
 8000720:	bf97      	itett	ls
 8000722:	3201      	addls	r2, #1
    }
  } else if(isprint((unsigned int)c)) {
    /* We are only going to save printable characters */
    if(count >= sizeof(input)) {
      /* We are out of space */
      printf("\x07"); /* Beep */
 8000724:	2007      	movhi	r0, #7
      return;
    } else {
      *buf++ = c;
      count++;
      /* Echo it back to the user */
      printf("%c",c);
 8000726:	f89d 0007 	ldrbls.w	r0, [sp, #7]
    if(count >= sizeof(input)) {
      /* We are out of space */
      printf("\x07"); /* Beep */
      return;
    } else {
      *buf++ = c;
 800072a:	6025      	strls	r5, [r4, #0]
      count++;
 800072c:	bf98      	it	ls
 800072e:	600a      	strls	r2, [r1, #0]
      /* Echo it back to the user */
      printf("%c",c);
 8000730:	f004 fc40 	bl	8004fb4 <putchar>
 8000734:	e028      	b.n	8000788 <TaskInput+0xfc>
    }
  } else if(c == '\r') {
 8000736:	2b0d      	cmp	r3, #13
 8000738:	d126      	bne.n	8000788 <TaskInput+0xfc>
    /* NULL Terminate anything we have received */
    *buf = '\0';
 800073a:	4b18      	ldr	r3, [pc, #96]	; (800079c <TaskInput+0x110>)
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 800073c:	481a      	ldr	r0, [pc, #104]	; (80007a8 <TaskInput+0x11c>)
      /* Echo it back to the user */
      printf("%c",c);
    }
  } else if(c == '\r') {
    /* NULL Terminate anything we have received */
    *buf = '\0';
 800073e:	681b      	ldr	r3, [r3, #0]
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 8000740:	4918      	ldr	r1, [pc, #96]	; (80007a4 <TaskInput+0x118>)
      /* Echo it back to the user */
      printf("%c",c);
    }
  } else if(c == '\r') {
    /* NULL Terminate anything we have received */
    *buf = '\0';
 8000742:	701a      	strb	r2, [r3, #0]
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 8000744:	f004 fd14 	bl	8005170 <strcpy>
    saved = 1;
 8000748:	4b15      	ldr	r3, [pc, #84]	; (80007a0 <TaskInput+0x114>)
 800074a:	2201      	movs	r2, #1
 800074c:	601a      	str	r2, [r3, #0]
  parseme:
    /* The user pressed enter, parse the command */
    printf("\n");
 800074e:	200a      	movs	r0, #10
 8000750:	4c12      	ldr	r4, [pc, #72]	; (800079c <TaskInput+0x110>)
 8000752:	f004 fc2f 	bl	8004fb4 <putchar>
    /* Fill the rest of the buffer wil NUL */
    for(i=count; i<BUFFER_LEN; i++) *buf++ = '\0';
 8000756:	4b0f      	ldr	r3, [pc, #60]	; (8000794 <TaskInput+0x108>)
 8000758:	6820      	ldr	r0, [r4, #0]
 800075a:	681e      	ldr	r6, [r3, #0]
 800075c:	4602      	mov	r2, r0
 800075e:	1a31      	subs	r1, r6, r0
 8000760:	4411      	add	r1, r2
 8000762:	294f      	cmp	r1, #79	; 0x4f
 8000764:	f04f 0100 	mov.w	r1, #0
 8000768:	d802      	bhi.n	8000770 <TaskInput+0xe4>
 800076a:	f802 1b01 	strb.w	r1, [r2], #1
 800076e:	e7f6      	b.n	800075e <TaskInput+0xd2>
    count = 0;
 8000770:	6019      	str	r1, [r3, #0]
    parse(input, sizeof(input), Commands);
 8000772:	4e0c      	ldr	r6, [pc, #48]	; (80007a4 <TaskInput+0x118>)
 8000774:	4b0f      	ldr	r3, [pc, #60]	; (80007b4 <TaskInput+0x128>)
 8000776:	6022      	str	r2, [r4, #0]
 8000778:	4630      	mov	r0, r6
 800077a:	681a      	ldr	r2, [r3, #0]
 800077c:	2150      	movs	r1, #80	; 0x50
 800077e:	f7ff ff03 	bl	8000588 <parse>
    buf = input;
    printPrompt = 1;
 8000782:	2301      	movs	r3, #1
    printf("\n");
    /* Fill the rest of the buffer wil NUL */
    for(i=count; i<BUFFER_LEN; i++) *buf++ = '\0';
    count = 0;
    parse(input, sizeof(input), Commands);
    buf = input;
 8000784:	6026      	str	r6, [r4, #0]
    printPrompt = 1;
 8000786:	602b      	str	r3, [r5, #0]
  }
}
 8000788:	b002      	add	sp, #8
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	20000008 	.word	0x20000008
 8000790:	08006ef1 	.word	0x08006ef1
 8000794:	20000a5c 	.word	0x20000a5c
 8000798:	08006ef8 	.word	0x08006ef8
 800079c:	20000004 	.word	0x20000004
 80007a0:	20000a60 	.word	0x20000a60
 80007a4:	20000eec 	.word	0x20000eec
 80007a8:	20000e9c 	.word	0x20000e9c
 80007ac:	08006efc 	.word	0x08006efc
 80007b0:	200001fc 	.word	0x200001fc
 80007b4:	2000000c 	.word	0x2000000c

080007b8 <fetch_uint32_arg>:
  return 0;
}     

/* Fetch an integer argument */
int fetch_uint32_arg(uint32_t *dest)
{
 80007b8:	b510      	push	{r4, lr}
  char *p;
  p = strtok(NULL,SEPS);
 80007ba:	4908      	ldr	r1, [pc, #32]	; (80007dc <fetch_uint32_arg+0x24>)
  return 0;
}     

/* Fetch an integer argument */
int fetch_uint32_arg(uint32_t *dest)
{
 80007bc:	4604      	mov	r4, r0
  char *p;
  p = strtok(NULL,SEPS);
 80007be:	2000      	movs	r0, #0
 80007c0:	f004 fd62 	bl	8005288 <strtok>
  if(p == NULL) {
 80007c4:	b130      	cbz	r0, 80007d4 <fetch_uint32_arg+0x1c>
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
  }
  
  *dest = (uint32_t)strtoul(p,NULL,0);
 80007c6:	2100      	movs	r1, #0
 80007c8:	460a      	mov	r2, r1
 80007ca:	f004 fe2b 	bl	8005424 <strtoul>
 80007ce:	6020      	str	r0, [r4, #0]
  return 0;
 80007d0:	2000      	movs	r0, #0
 80007d2:	bd10      	pop	{r4, pc}
{
  char *p;
  p = strtok(NULL,SEPS);
  if(p == NULL) {
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
 80007d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  }
  
  *dest = (uint32_t)strtoul(p,NULL,0);
  return 0;
}     
 80007d8:	bd10      	pop	{r4, pc}
 80007da:	bf00      	nop
 80007dc:	08006e6f 	.word	0x08006e6f

080007e0 <fetch_string_arg>:

/* Fetch a string argument */
int fetch_string_arg(char **dest)
{
 80007e0:	b510      	push	{r4, lr}
  char *p;
  p = strtok(NULL,SEPS);
 80007e2:	4906      	ldr	r1, [pc, #24]	; (80007fc <fetch_string_arg+0x1c>)
  return 0;
}     

/* Fetch a string argument */
int fetch_string_arg(char **dest)
{
 80007e4:	4604      	mov	r4, r0
  char *p;
  p = strtok(NULL,SEPS);
 80007e6:	2000      	movs	r0, #0
 80007e8:	f004 fd4e 	bl	8005288 <strtok>
  if(p == NULL) {
 80007ec:	b110      	cbz	r0, 80007f4 <fetch_string_arg+0x14>
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
  }
  
  *dest = p;
 80007ee:	6020      	str	r0, [r4, #0]
  return 0;
 80007f0:	2000      	movs	r0, #0
 80007f2:	bd10      	pop	{r4, pc}
{
  char *p;
  p = strtok(NULL,SEPS);
  if(p == NULL) {
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
 80007f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  }
  
  *dest = p;
  return 0;
}
 80007f8:	bd10      	pop	{r4, pc}
 80007fa:	bf00      	nop
 80007fc:	08006e6f 	.word	0x08006e6f

08000800 <DumpBuffer>:

#define BYTES_PER_LINE 16

/* Dump a buffer in HEX with the address as given */
void DumpBuffer(uint8_t *buffer, uint32_t count, uint32_t address)
{
 8000800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000804:	4680      	mov	r8, r0
 8000806:	b089      	sub	sp, #36	; 0x24
 8000808:	4692      	mov	sl, r2
  uint32_t i;
  uint8_t buf[BYTES_PER_LINE+1],*bufp;   /* Buffer to assemble printed chars */
  uint8_t *p,c;

  if(count == 0) return;
 800080a:	460d      	mov	r5, r1
 800080c:	2900      	cmp	r1, #0
 800080e:	d044      	beq.n	800089a <DumpBuffer+0x9a>
 8000810:	ac03      	add	r4, sp, #12
 8000812:	eb00 0901 	add.w	r9, r0, r1
 8000816:	4606      	mov	r6, r0
 8000818:	4627      	mov	r7, r4
 800081a:	ebc8 010a 	rsb	r1, r8, sl

  p = buffer;
  bufp = buf;
  /* dump the requested number of bytes in hex. */
  for(i=0; i<count; i++) {
 800081e:	454e      	cmp	r6, r9
 8000820:	4431      	add	r1, r6
 8000822:	ebc8 0306 	rsb	r3, r8, r6
 8000826:	d025      	beq.n	8000874 <DumpBuffer+0x74>
    if((i% BYTES_PER_LINE) == 0) {
 8000828:	f013 0b0f 	ands.w	fp, r3, #15
 800082c:	d103      	bne.n	8000836 <DumpBuffer+0x36>
      printf("%08x:",(unsigned int)address);
 800082e:	481c      	ldr	r0, [pc, #112]	; (80008a0 <DumpBuffer+0xa0>)
 8000830:	f000 fd56 	bl	80012e0 <printf>
      bufp = buf;
 8000834:	463c      	mov	r4, r7
    /* Read the value to print */
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 8000836:	4b1b      	ldr	r3, [pc, #108]	; (80008a4 <DumpBuffer+0xa4>)
    if((i% BYTES_PER_LINE) == 0) {
      printf("%08x:",(unsigned int)address);
      bufp = buf;
    }
    /* Read the value to print */
    c = *p++;
 8000838:	f816 1b01 	ldrb.w	r1, [r6], #1
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 800083c:	681b      	ldr	r3, [r3, #0]
      *bufp++ = c; /* Stick in the character */
    } else {
      *bufp++ = '.';
    }

    printf(" %02x",((unsigned int)c) & 0xff);
 800083e:	481a      	ldr	r0, [pc, #104]	; (80008a8 <DumpBuffer+0xa8>)
    /* Read the value to print */
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 8000840:	440b      	add	r3, r1
 8000842:	785b      	ldrb	r3, [r3, #1]
 8000844:	f013 0f97 	tst.w	r3, #151	; 0x97
      *bufp++ = c; /* Stick in the character */
    } else {
      *bufp++ = '.';
 8000848:	bf08      	it	eq
 800084a:	222e      	moveq	r2, #46	; 0x2e
 800084c:	f104 0301 	add.w	r3, r4, #1
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
      *bufp++ = c; /* Stick in the character */
 8000850:	bf14      	ite	ne
 8000852:	7021      	strbne	r1, [r4, #0]
    } else {
      *bufp++ = '.';
 8000854:	7022      	strbeq	r2, [r4, #0]
 8000856:	9301      	str	r3, [sp, #4]
 8000858:	461c      	mov	r4, r3
    }

    printf(" %02x",((unsigned int)c) & 0xff);
 800085a:	f000 fd41 	bl	80012e0 <printf>
    
    /* At end of line ? */
    if((i % BYTES_PER_LINE) == (BYTES_PER_LINE-1)) {
 800085e:	f1bb 0f0f 	cmp.w	fp, #15
 8000862:	9b01      	ldr	r3, [sp, #4]
 8000864:	d1d9      	bne.n	800081a <DumpBuffer+0x1a>
      *bufp = '\0';  /* NULL terminate buffer */
 8000866:	2200      	movs	r2, #0
 8000868:	701a      	strb	r2, [r3, #0]

      /* Yes, print buffer */
      printf("  %s\n",buf);
 800086a:	4639      	mov	r1, r7
 800086c:	480f      	ldr	r0, [pc, #60]	; (80008ac <DumpBuffer+0xac>)
 800086e:	f000 fd37 	bl	80012e0 <printf>
 8000872:	e7d2      	b.n	800081a <DumpBuffer+0x1a>
    }

  }

  /* dump out to EOL */
  *bufp='\0';
 8000874:	2300      	movs	r3, #0
  if(count % BYTES_PER_LINE) {
 8000876:	f015 050f 	ands.w	r5, r5, #15
    }

  }

  /* dump out to EOL */
  *bufp='\0';
 800087a:	7023      	strb	r3, [r4, #0]
  if(count % BYTES_PER_LINE) {
 800087c:	d00d      	beq.n	800089a <DumpBuffer+0x9a>
 800087e:	461c      	mov	r4, r3
    for(i=0; i<(BYTES_PER_LINE - (count % BYTES_PER_LINE)); i++) {
 8000880:	f1c5 0310 	rsb	r3, r5, #16
 8000884:	429c      	cmp	r4, r3
 8000886:	d204      	bcs.n	8000892 <DumpBuffer+0x92>
      printf("   ");
 8000888:	4809      	ldr	r0, [pc, #36]	; (80008b0 <DumpBuffer+0xb0>)
 800088a:	f000 fd29 	bl	80012e0 <printf>
  }

  /* dump out to EOL */
  *bufp='\0';
  if(count % BYTES_PER_LINE) {
    for(i=0; i<(BYTES_PER_LINE - (count % BYTES_PER_LINE)); i++) {
 800088e:	3401      	adds	r4, #1
 8000890:	e7f6      	b.n	8000880 <DumpBuffer+0x80>
      printf("   ");
    }
    /* Yes, print buffer */
    printf("  %s\n",buf);
 8000892:	4806      	ldr	r0, [pc, #24]	; (80008ac <DumpBuffer+0xac>)
 8000894:	4639      	mov	r1, r7
 8000896:	f000 fd23 	bl	80012e0 <printf>
  }



}
 800089a:	b009      	add	sp, #36	; 0x24
 800089c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008a0:	08006f05 	.word	0x08006f05
 80008a4:	200001fc 	.word	0x200001fc
 80008a8:	08006f0b 	.word	0x08006f0b
 80008ac:	08006f11 	.word	0x08006f11
 80008b0:	08006f17 	.word	0x08006f17

080008b4 <CmdDump>:
void CmdDump(int action)
{
  int rc;
  static uint32_t address=0, count=0x100;

  if(action==CMD_SHORT_HELP) return;
 80008b4:	2801      	cmp	r0, #1


}

void CmdDump(int action)
{
 80008b6:	b538      	push	{r3, r4, r5, lr}
  int rc;
  static uint32_t address=0, count=0x100;

  if(action==CMD_SHORT_HELP) return;
 80008b8:	d01d      	beq.n	80008f6 <CmdDump+0x42>
  if(action==CMD_LONG_HELP) {
 80008ba:	2802      	cmp	r0, #2
 80008bc:	4c0e      	ldr	r4, [pc, #56]	; (80008f8 <CmdDump+0x44>)
 80008be:	4d0f      	ldr	r5, [pc, #60]	; (80008fc <CmdDump+0x48>)
 80008c0:	d109      	bne.n	80008d6 <CmdDump+0x22>
    printf("dump {<address> {<count>}}\n\n"
 80008c2:	480f      	ldr	r0, [pc, #60]	; (8000900 <CmdDump+0x4c>)
 80008c4:	f004 fbae 	bl	8005024 <puts>
	   "\n"
	   "<count> is the number of bytes to dump to the terminal.\n"
	   "If the count is unspecified uses last count. The default\n"
	   "count is 0x100 bytes.\n\n");

    printf("Current address is 0x%08x, current count is 0x%x\n",
 80008c8:	6821      	ldr	r1, [r4, #0]
 80008ca:	682a      	ldr	r2, [r5, #0]
 80008cc:	480d      	ldr	r0, [pc, #52]	; (8000904 <CmdDump+0x50>)
  }

  DumpBuffer((uint8_t *)address, count, address);
  /* Update parameters for next time */
  address = address+count;
}
 80008ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	   "\n"
	   "<count> is the number of bytes to dump to the terminal.\n"
	   "If the count is unspecified uses last count. The default\n"
	   "count is 0x100 bytes.\n\n");

    printf("Current address is 0x%08x, current count is 0x%x\n",
 80008d2:	f000 bd05 	b.w	80012e0 <printf>
	   (unsigned int)address, (unsigned int)count);
    return;
  }

  /* Fetch address, defaut to last address if missing */
  rc = fetch_uint32_arg(&address);
 80008d6:	4620      	mov	r0, r4
 80008d8:	f7ff ff6e 	bl	80007b8 <fetch_uint32_arg>
  if(rc == 0) {
 80008dc:	b910      	cbnz	r0, 80008e4 <CmdDump+0x30>
    /* Fetch count, default to last count if missing */
    fetch_uint32_arg(&count);
 80008de:	4628      	mov	r0, r5
 80008e0:	f7ff ff6a 	bl	80007b8 <fetch_uint32_arg>
  }

  DumpBuffer((uint8_t *)address, count, address);
 80008e4:	6820      	ldr	r0, [r4, #0]
 80008e6:	6829      	ldr	r1, [r5, #0]
 80008e8:	4602      	mov	r2, r0
 80008ea:	f7ff ff89 	bl	8000800 <DumpBuffer>
  /* Update parameters for next time */
  address = address+count;
 80008ee:	6823      	ldr	r3, [r4, #0]
 80008f0:	682a      	ldr	r2, [r5, #0]
 80008f2:	4413      	add	r3, r2
 80008f4:	6023      	str	r3, [r4, #0]
 80008f6:	bd38      	pop	{r3, r4, r5, pc}
 80008f8:	20000a64 	.word	0x20000a64
 80008fc:	20000010 	.word	0x20000010
 8000900:	08006f1b 	.word	0x08006f1b
 8000904:	080070b3 	.word	0x080070b3

08000908 <_sbrk_r>:
#include <reent.h>

register char *stack_ptr asm("sp");

void *_sbrk_r(struct _reent *ptr, int incr)
{
 8000908:	b508      	push	{r3, lr}
        extern char end asm("end");
        static char *heap_end;
        char *prev_heap_end;

        if (heap_end == 0)
 800090a:	4b0a      	ldr	r3, [pc, #40]	; (8000934 <_sbrk_r+0x2c>)
 800090c:	681a      	ldr	r2, [r3, #0]
 800090e:	b90a      	cbnz	r2, 8000914 <_sbrk_r+0xc>
                heap_end = &end;
 8000910:	4a09      	ldr	r2, [pc, #36]	; (8000938 <_sbrk_r+0x30>)
 8000912:	601a      	str	r2, [r3, #0]

        prev_heap_end = heap_end;
 8000914:	6818      	ldr	r0, [r3, #0]
        if (heap_end + incr > stack_ptr)
 8000916:	466b      	mov	r3, sp
 8000918:	4401      	add	r1, r0
 800091a:	4299      	cmp	r1, r3
 800091c:	d906      	bls.n	800092c <_sbrk_r+0x24>
        {
//              write(1, "Heap and stack collision\n", 25);
//              abort();
                errno = ENOMEM;
 800091e:	f004 facd 	bl	8004ebc <__errno>
 8000922:	230c      	movs	r3, #12
 8000924:	6003      	str	r3, [r0, #0]
                return (caddr_t) -1;
 8000926:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800092a:	bd08      	pop	{r3, pc}
        }

        heap_end += incr;
 800092c:	4b01      	ldr	r3, [pc, #4]	; (8000934 <_sbrk_r+0x2c>)
 800092e:	6019      	str	r1, [r3, #0]

        return (caddr_t) prev_heap_end;
}
 8000930:	bd08      	pop	{r3, pc}
 8000932:	bf00      	nop
 8000934:	20000a68 	.word	0x20000a68
 8000938:	20001c88 	.word	0x20001c88

0800093c <_close_r>:

int _close_r(struct _reent *ptr, int file)
{
        return -1;
}
 800093c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000940:	4770      	bx	lr

08000942 <_fstat_r>:

int _fstat_r(struct _reent *ptr, int file, struct stat *st)
{
        st->st_mode = S_IFCHR;
 8000942:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000946:	6053      	str	r3, [r2, #4]
        return 0;
}
 8000948:	2000      	movs	r0, #0
 800094a:	4770      	bx	lr

0800094c <_isatty_r>:
int _isatty_r(struct _reent *ptr, int file)
{
        return 1;
}
 800094c:	2001      	movs	r0, #1
 800094e:	4770      	bx	lr

08000950 <_lseek_r>:
_off_t _lseek_r(struct _reent *ptr, int i, off_t j, int p)
{
        return 0;
}
 8000950:	2000      	movs	r0, #0
 8000952:	4770      	bx	lr

08000954 <USBD_CDC_DataIn>:
{
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8000954:	4b1c      	ldr	r3, [pc, #112]	; (80009c8 <USBD_CDC_DataIn+0x74>)
#endif

#ifdef USE_USB
/* USB IN endpoint Transmission complete Callback */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8000956:	b570      	push	{r4, r5, r6, lr}
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8000958:	681b      	ldr	r3, [r3, #0]
#endif

#ifdef USE_USB
/* USB IN endpoint Transmission complete Callback */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800095a:	4604      	mov	r4, r0
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 800095c:	4798      	blx	r3

  if(pdev == &hUSBDDevice) {
 800095e:	4b1b      	ldr	r3, [pc, #108]	; (80009cc <USBD_CDC_DataIn+0x78>)
 8000960:	429c      	cmp	r4, r3
{
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8000962:	4606      	mov	r6, r0

  if(pdev == &hUSBDDevice) {
 8000964:	d12d      	bne.n	80009c2 <USBD_CDC_DataIn+0x6e>
    /* Update head and tail pointers, we just sent outSending bytes */
    tail = TerminalState[index].outTail;
 8000966:	4b1a      	ldr	r3, [pc, #104]	; (80009d0 <USBD_CDC_DataIn+0x7c>)
 8000968:	f8b3 1108 	ldrh.w	r1, [r3, #264]	; 0x108
    count = TerminalState[index].outSending;
 800096c:	f8b3 210c 	ldrh.w	r2, [r3, #268]	; 0x10c
 8000970:	b292      	uxth	r2, r2
    TerminalState[index].outTail = TERMINALINCRBY(tail,count);
 8000972:	fa12 f181 	uxtah	r1, r2, r1
 8000976:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800097a:	f8a3 1108 	strh.w	r1, [r3, #264]	; 0x108
    TerminalState[index].outCount -= count;
 800097e:	f8b3 110a 	ldrh.w	r1, [r3, #266]	; 0x10a
 8000982:	1a8a      	subs	r2, r1, r2
 8000984:	b292      	uxth	r2, r2
 8000986:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
    TerminalState[index].outSending = 0;
 800098a:	2200      	movs	r2, #0
 800098c:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c

    /* Re - Trigger output from this buffer */
    tail = TerminalState[index].outTail;
 8000990:	f8b3 1108 	ldrh.w	r1, [r3, #264]	; 0x108
    count = TerminalState[index].outCount;
 8000994:	f8b3 210a 	ldrh.w	r2, [r3, #266]	; 0x10a
 8000998:	b292      	uxth	r2, r2
    TerminalState[index].outTail = TERMINALINCRBY(tail,count);
    TerminalState[index].outCount -= count;
    TerminalState[index].outSending = 0;

    /* Re - Trigger output from this buffer */
    tail = TerminalState[index].outTail;
 800099a:	b289      	uxth	r1, r1
 800099c:	461c      	mov	r4, r3
    count = TerminalState[index].outCount;
    if(count != 0) {
 800099e:	b182      	cbz	r2, 80009c2 <USBD_CDC_DataIn+0x6e>
      /* Only allow a transfer to the end of the buffer */
      if((count + tail) >= TERMINALBUFFERSIZE) {
 80009a0:	188b      	adds	r3, r1, r2
 80009a2:	2b7f      	cmp	r3, #127	; 0x7f
	count = TERMINALBUFFERSIZE - tail;
 80009a4:	bf88      	it	hi
 80009a6:	f1c1 0280 	rsbhi	r2, r1, #128	; 0x80
      }
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 80009aa:	b295      	uxth	r5, r2
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
 80009ac:	4421      	add	r1, r4
    if(count != 0) {
      /* Only allow a transfer to the end of the buffer */
      if((count + tail) >= TERMINALBUFFERSIZE) {
	count = TERMINALBUFFERSIZE - tail;
      }
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 80009ae:	3186      	adds	r1, #134	; 0x86
 80009b0:	462a      	mov	r2, r5
 80009b2:	4806      	ldr	r0, [pc, #24]	; (80009cc <USBD_CDC_DataIn+0x78>)
 80009b4:	f003 fb71 	bl	800409a <USBD_CDC_SetTxBuffer>
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
			   count);
      USBD_CDC_TransmitPacket(&hUSBDDevice);
 80009b8:	4804      	ldr	r0, [pc, #16]	; (80009cc <USBD_CDC_DataIn+0x78>)
 80009ba:	f003 fb7c 	bl	80040b6 <USBD_CDC_TransmitPacket>
      TerminalState[index].outSending = count;
 80009be:	f8a4 510c 	strh.w	r5, [r4, #268]	; 0x10c
    }
  }
    
  return rc;
}
 80009c2:	4630      	mov	r0, r6
 80009c4:	bd70      	pop	{r4, r5, r6, pc}
 80009c6:	bf00      	nop
 80009c8:	20001160 	.word	0x20001160
 80009cc:	20000f3c 	.word	0x20000f3c
 80009d0:	20000a6c 	.word	0x20000a6c

080009d4 <CmdStats>:

#endif

/* Dump the terminal statistics */
void CmdStats(int mode)
{
 80009d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint32_t i;
  TerminalStats_t s[INDEX_MAX];

  if(mode != CMD_INTERACTIVE) return;
 80009d8:	4604      	mov	r4, r0

#endif

/* Dump the terminal statistics */
void CmdStats(int mode)
{
 80009da:	b085      	sub	sp, #20
  uint32_t i;
  TerminalStats_t s[INDEX_MAX];

  if(mode != CMD_INTERACTIVE) return;
 80009dc:	b9e8      	cbnz	r0, 8000a1a <CmdStats+0x46>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009de:	b672      	cpsid	i

  /* Copy terminal stats to local storage, and reset counters atomincally */
  __disable_irq();
  for(i=0; i<INDEX_MAX; i++) {
    s[i] = TerminalState[i].stats;
 80009e0:	480f      	ldr	r0, [pc, #60]	; (8000a20 <CmdStats+0x4c>)
    bzero(&TerminalState[i].stats, sizeof(TerminalState[i].stats));
 80009e2:	4621      	mov	r1, r4
  if(mode != CMD_INTERACTIVE) return;

  /* Copy terminal stats to local storage, and reset counters atomincally */
  __disable_irq();
  for(i=0; i<INDEX_MAX; i++) {
    s[i] = TerminalState[i].stats;
 80009e4:	f8d0 6110 	ldr.w	r6, [r0, #272]	; 0x110
 80009e8:	f8d0 5114 	ldr.w	r5, [r0, #276]	; 0x114
 80009ec:	f8d0 9118 	ldr.w	r9, [r0, #280]	; 0x118
 80009f0:	f8d0 811c 	ldr.w	r8, [r0, #284]	; 0x11c
 80009f4:	f8d0 7120 	ldr.w	r7, [r0, #288]	; 0x120
    bzero(&TerminalState[i].stats, sizeof(TerminalState[i].stats));
 80009f8:	2214      	movs	r2, #20
 80009fa:	f500 7088 	add.w	r0, r0, #272	; 0x110
 80009fe:	f004 fa8b 	bl	8004f18 <memset>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000a02:	b662      	cpsie	i
  }
  __enable_irq();

  /* Display stats for the user */
  for(i=0; i<INDEX_MAX; i++) {
    printf("Terminal #%u:\n"
 8000a04:	4807      	ldr	r0, [pc, #28]	; (8000a24 <CmdStats+0x50>)
 8000a06:	f8cd 9000 	str.w	r9, [sp]
 8000a0a:	f8cd 8004 	str.w	r8, [sp, #4]
 8000a0e:	9702      	str	r7, [sp, #8]
 8000a10:	4621      	mov	r1, r4
 8000a12:	4632      	mov	r2, r6
 8000a14:	462b      	mov	r3, r5
 8000a16:	f000 fc63 	bl	80012e0 <printf>
	   (unsigned int)(s[i].written),
	   (unsigned int)(s[i].receiveTooBig),
	   (unsigned int)(s[i].received));
  }

}
 8000a1a:	b005      	add	sp, #20
 8000a1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000a20:	20000a6c 	.word	0x20000a6c
 8000a24:	08007101 	.word	0x08007101

08000a28 <TerminalInit>:
/* Private functions */
uint32_t TerminalOutputBufferWrite(uint32_t index, char *p, uint32_t len);
uint32_t TerminalInputBufferWrite(uint32_t index, char *p, uint32_t len);

void TerminalInit(void)
{
 8000a28:	b510      	push	{r4, lr}
#ifdef USE_UART
  GPIO_InitTypeDef  GPIO_InitStruct;
#endif

  /* Set all stream I/O to non-buffered */
  setvbuf(stdin, NULL, _IONBF, 0);
 8000a2a:	4c17      	ldr	r4, [pc, #92]	; (8000a88 <TerminalInit+0x60>)
 8000a2c:	6823      	ldr	r3, [r4, #0]
 8000a2e:	2100      	movs	r1, #0
 8000a30:	6858      	ldr	r0, [r3, #4]
 8000a32:	2202      	movs	r2, #2
 8000a34:	460b      	mov	r3, r1
 8000a36:	f004 fafd 	bl	8005034 <setvbuf>
  setvbuf(stdout, NULL, _IONBF, 0);
 8000a3a:	6823      	ldr	r3, [r4, #0]
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	6898      	ldr	r0, [r3, #8]
 8000a40:	2202      	movs	r2, #2
 8000a42:	460b      	mov	r3, r1
 8000a44:	f004 faf6 	bl	8005034 <setvbuf>
  setvbuf(stderr, NULL, _IONBF, 0);
 8000a48:	6823      	ldr	r3, [r4, #0]
#endif

#ifdef USE_USB
  /* Initialize USB interface */
  /* Init Device Library */
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
 8000a4a:	4c10      	ldr	r4, [pc, #64]	; (8000a8c <TerminalInit+0x64>)
#endif

  /* Set all stream I/O to non-buffered */
  setvbuf(stdin, NULL, _IONBF, 0);
  setvbuf(stdout, NULL, _IONBF, 0);
  setvbuf(stderr, NULL, _IONBF, 0);
 8000a4c:	68d8      	ldr	r0, [r3, #12]
 8000a4e:	2100      	movs	r1, #0
 8000a50:	460b      	mov	r3, r1
 8000a52:	2202      	movs	r2, #2
 8000a54:	f004 faee 	bl	8005034 <setvbuf>
#endif

#ifdef USE_USB
  /* Initialize USB interface */
  /* Init Device Library */
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
 8000a58:	4620      	mov	r0, r4
 8000a5a:	490d      	ldr	r1, [pc, #52]	; (8000a90 <TerminalInit+0x68>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f002 ff39 	bl	80038d4 <USBD_Init>
  
  /* Add Supported Class */
  /* Save, and replace DataIn callback with our own...*/
  USBDDataIn = USBD_CDC.DataIn;
 8000a62:	490c      	ldr	r1, [pc, #48]	; (8000a94 <TerminalInit+0x6c>)
 8000a64:	4b0c      	ldr	r3, [pc, #48]	; (8000a98 <TerminalInit+0x70>)
 8000a66:	694a      	ldr	r2, [r1, #20]
 8000a68:	601a      	str	r2, [r3, #0]
  USBD_CDC.DataIn = USBD_CDC_DataIn;
  USBD_RegisterClass(&hUSBDDevice, &USBD_CDC);
 8000a6a:	4620      	mov	r0, r4
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
  
  /* Add Supported Class */
  /* Save, and replace DataIn callback with our own...*/
  USBDDataIn = USBD_CDC.DataIn;
  USBD_CDC.DataIn = USBD_CDC_DataIn;
 8000a6c:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <TerminalInit+0x74>)
 8000a6e:	614b      	str	r3, [r1, #20]
  USBD_RegisterClass(&hUSBDDevice, &USBD_CDC);
 8000a70:	f002 ff45 	bl	80038fe <USBD_RegisterClass>
  
  /* Add CDC Interface Class */
  USBD_CDC_RegisterInterface(&hUSBDDevice, &USBD_CDC_fops);
 8000a74:	4620      	mov	r0, r4
 8000a76:	490a      	ldr	r1, [pc, #40]	; (8000aa0 <TerminalInit+0x78>)
 8000a78:	f003 fb08 	bl	800408c <USBD_CDC_RegisterInterface>
  
  /* Start Device Process */
  USBD_Start(&hUSBDDevice);
 8000a7c:	4620      	mov	r0, r4
#endif

}
 8000a7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  /* Add CDC Interface Class */
  USBD_CDC_RegisterInterface(&hUSBDDevice, &USBD_CDC_fops);
  
  /* Start Device Process */
  USBD_Start(&hUSBDDevice);
 8000a82:	f002 bf43 	b.w	800390c <USBD_Start>
 8000a86:	bf00      	nop
 8000a88:	20000628 	.word	0x20000628
 8000a8c:	20000f3c 	.word	0x20000f3c
 8000a90:	20000128 	.word	0x20000128
 8000a94:	2000005c 	.word	0x2000005c
 8000a98:	20001160 	.word	0x20001160
 8000a9c:	08000955 	.word	0x08000955
 8000aa0:	20000168 	.word	0x20000168

08000aa4 <TerminalRead>:

/* Attempt to read a block of data from the Terminal buffer
 * return the actual number of bytes read.
 */
uint32_t TerminalRead(uint32_t index, uint8_t *ptr, uint32_t len)
{
 8000aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa6:	b672      	cpsid	i
 8000aa8:	440a      	add	r2, r1
  /* try to read len characters from the input buffer */

  /* Crticial section begin */
  __disable_irq();
  count = 0;
  while(TerminalState[index].inCount && (count < len)) {
 8000aaa:	460e      	mov	r6, r1
 8000aac:	4f0f      	ldr	r7, [pc, #60]	; (8000aec <TerminalRead+0x48>)
 8000aae:	f44f 7592 	mov.w	r5, #292	; 0x124
 8000ab2:	4345      	muls	r5, r0
 8000ab4:	197c      	adds	r4, r7, r5
 8000ab6:	3480      	adds	r4, #128	; 0x80
 8000ab8:	88a3      	ldrh	r3, [r4, #4]
 8000aba:	b29b      	uxth	r3, r3
 8000abc:	ebc1 0e06 	rsb	lr, r1, r6
 8000ac0:	b183      	cbz	r3, 8000ae4 <TerminalRead+0x40>
 8000ac2:	4296      	cmp	r6, r2
 8000ac4:	d00e      	beq.n	8000ae4 <TerminalRead+0x40>
    tail   = TerminalState[index].inTail;
 8000ac6:	8863      	ldrh	r3, [r4, #2]
 8000ac8:	b29b      	uxth	r3, r3
    *ptr++ = TerminalState[index].inBuffer[tail];
 8000aca:	441d      	add	r5, r3
    TerminalState[index].inTail = TERMINALINCR(tail);
 8000acc:	3301      	adds	r3, #1
  /* Crticial section begin */
  __disable_irq();
  count = 0;
  while(TerminalState[index].inCount && (count < len)) {
    tail   = TerminalState[index].inTail;
    *ptr++ = TerminalState[index].inBuffer[tail];
 8000ace:	5d7d      	ldrb	r5, [r7, r5]
 8000ad0:	f806 5b01 	strb.w	r5, [r6], #1
    TerminalState[index].inTail = TERMINALINCR(tail);
 8000ad4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000ad8:	8063      	strh	r3, [r4, #2]
    TerminalState[index].inCount--;
 8000ada:	88a3      	ldrh	r3, [r4, #4]
 8000adc:	3b01      	subs	r3, #1
 8000ade:	b29b      	uxth	r3, r3
 8000ae0:	80a3      	strh	r3, [r4, #4]
 8000ae2:	e7e3      	b.n	8000aac <TerminalRead+0x8>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000ae4:	b662      	cpsie	i
  /* Critical section end */
  __enable_irq();

  return count;

}
 8000ae6:	4670      	mov	r0, lr
 8000ae8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000aea:	bf00      	nop
 8000aec:	20000a6c 	.word	0x20000a6c

08000af0 <_read_r>:
}

int _read_r( void *r, int fd, char *ptr, int len )
{
  uint32_t count;
  count = TerminalRead(0, (uint8_t *)ptr, len);
 8000af0:	4611      	mov	r1, r2
 8000af2:	2000      	movs	r0, #0
 8000af4:	461a      	mov	r2, r3
 8000af6:	f7ff bfd5 	b.w	8000aa4 <TerminalRead>

08000afa <TerminalReadNonBlock>:

/* Attempt to read a single character from the Terminal buffer(s), return 1
 * if none are available. Return 0 if there is a character available.
 */
int TerminalReadNonBlock(uint32_t index, char *c)
{
 8000afa:	b508      	push	{r3, lr}
  /* Check for a character to be ready */
  if(TerminalRead(index,(uint8_t*)c,1) == 0) {
 8000afc:	2201      	movs	r2, #1
 8000afe:	f7ff ffd1 	bl	8000aa4 <TerminalRead>
    /* Nope, just return */
    return 1;
  }
  return 0;
}
 8000b02:	fab0 f080 	clz	r0, r0
 8000b06:	0940      	lsrs	r0, r0, #5
 8000b08:	bd08      	pop	{r3, pc}

08000b0a <TerminalReadAnyNonBlock>:

/* Scan through all possible terminal input buffers and return if
 * there is a character available.
 */
int TerminalReadAnyNonBlock(char *c)
{
 8000b0a:	4601      	mov	r1, r0
 8000b0c:	b508      	push	{r3, lr}
  uint32_t i;
  int rc;

  for(i=0; i<INDEX_MAX; i++) {
    rc = TerminalReadNonBlock(i, c);
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f7ff fff3 	bl	8000afa <TerminalReadNonBlock>
    if(rc==0) {
      return rc;
    }
  }
  return 1;
}
 8000b14:	3000      	adds	r0, #0
 8000b16:	bf18      	it	ne
 8000b18:	2001      	movne	r0, #1
 8000b1a:	bd08      	pop	{r3, pc}

08000b1c <TerminalOutputBufferWrite>:

/* Write a block to the given terminal buffer, assume interrupts can
 * be disabled.
 */
 uint32_t TerminalOutputBufferWrite(uint32_t index, char *p, uint32_t len)
{
 8000b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b1e:	4e37      	ldr	r6, [pc, #220]	; (8000bfc <TerminalOutputBufferWrite+0xe0>)
 8000b20:	f44f 7392 	mov.w	r3, #292	; 0x124
#ifdef USE_USB
  uint8_t cdcRc;
#endif
  uint32_t head, tail, count;
  /* Check that our block will ever fit, if not, return fail */
  if(len >= TERMINALBUFFERSIZE) {
 8000b24:	2a7f      	cmp	r2, #127	; 0x7f
    /* Keep track of how many times this happens */
    TerminalState[index].stats.writeTooBig++;
 8000b26:	fb03 6300 	mla	r3, r3, r0, r6
#ifdef USE_USB
  uint8_t cdcRc;
#endif
  uint32_t head, tail, count;
  /* Check that our block will ever fit, if not, return fail */
  if(len >= TERMINALBUFFERSIZE) {
 8000b2a:	d906      	bls.n	8000b3a <TerminalOutputBufferWrite+0x1e>
    /* Keep track of how many times this happens */
    TerminalState[index].stats.writeTooBig++;
 8000b2c:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8000b30:	3201      	adds	r2, #1
 8000b32:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    return 1;
 8000b36:	2001      	movs	r0, #1
 8000b38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }

  if((TerminalState[index].outCount+len) >= TERMINALBUFFERSIZE) {
 8000b3a:	f8b3 410a 	ldrh.w	r4, [r3, #266]	; 0x10a
 8000b3e:	fa12 f484 	uxtah	r4, r2, r4
 8000b42:	2c7f      	cmp	r4, #127	; 0x7f
    /* Keep track of how many times we block */
    TerminalState[index].stats.writeBlocked++;
 8000b44:	bf82      	ittt	hi
 8000b46:	f8d3 4114 	ldrhi.w	r4, [r3, #276]	; 0x114
 8000b4a:	3401      	addhi	r4, #1
 8000b4c:	f8c3 4114 	strhi.w	r4, [r3, #276]	; 0x114
  }

  /* Block until there is room in the buffer */
  while((TerminalState[index].outCount+len) >= TERMINALBUFFERSIZE) {} 
 8000b50:	f44f 7392 	mov.w	r3, #292	; 0x124
 8000b54:	fb03 6300 	mla	r3, r3, r0, r6
 8000b58:	f8b3 410a 	ldrh.w	r4, [r3, #266]	; 0x10a
 8000b5c:	fa12 f484 	uxtah	r4, r2, r4
 8000b60:	2c7f      	cmp	r4, #127	; 0x7f
 8000b62:	d8f5      	bhi.n	8000b50 <TerminalOutputBufferWrite+0x34>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b64:	b672      	cpsid	i

  /* Critical section begin */
  __disable_irq();
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
 8000b66:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 8000b6a:	4414      	add	r4, r2
 8000b6c:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
 8000b70:	440a      	add	r2, r1
  while((len != 0) 
 8000b72:	4291      	cmp	r1, r2
 8000b74:	d01c      	beq.n	8000bb0 <TerminalOutputBufferWrite+0x94>
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
 8000b76:	f44f 7392 	mov.w	r3, #292	; 0x124
 8000b7a:	fb03 6300 	mla	r3, r3, r0, r6
 8000b7e:	f503 7584 	add.w	r5, r3, #264	; 0x108
 8000b82:	886c      	ldrh	r4, [r5, #2]
 8000b84:	b2a4      	uxth	r4, r4
 8000b86:	2c7f      	cmp	r4, #127	; 0x7f
 8000b88:	d812      	bhi.n	8000bb0 <TerminalOutputBufferWrite+0x94>
    head = TerminalState[index].outHead;
 8000b8a:	f8b3 4106 	ldrh.w	r4, [r3, #262]	; 0x106
    TerminalState[index].outBuffer[head] = *p++;
 8000b8e:	f811 eb01 	ldrb.w	lr, [r1], #1
  __disable_irq();
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
  while((len != 0) 
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
    head = TerminalState[index].outHead;
 8000b92:	b2a4      	uxth	r4, r4
 8000b94:	f503 7780 	add.w	r7, r3, #256	; 0x100
    TerminalState[index].outBuffer[head] = *p++;
 8000b98:	4423      	add	r3, r4
    TerminalState[index].outHead = TERMINALINCR(head);
 8000b9a:	3401      	adds	r4, #1
 8000b9c:	f004 047f 	and.w	r4, r4, #127	; 0x7f
 8000ba0:	80fc      	strh	r4, [r7, #6]
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
  while((len != 0) 
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
    head = TerminalState[index].outHead;
    TerminalState[index].outBuffer[head] = *p++;
 8000ba2:	f883 e086 	strb.w	lr, [r3, #134]	; 0x86
    TerminalState[index].outHead = TERMINALINCR(head);
    TerminalState[index].outCount++;
 8000ba6:	886b      	ldrh	r3, [r5, #2]
 8000ba8:	3301      	adds	r3, #1
 8000baa:	b29b      	uxth	r3, r3
 8000bac:	806b      	strh	r3, [r5, #2]
 8000bae:	e7e0      	b.n	8000b72 <TerminalOutputBufferWrite+0x56>
    len--;
  }
  
  /* Trigger output from this buffer */
  tail = TerminalState[index].outTail;
 8000bb0:	f44f 7392 	mov.w	r3, #292	; 0x124
 8000bb4:	fb03 6300 	mla	r3, r3, r0, r6
 8000bb8:	f8b3 2108 	ldrh.w	r2, [r3, #264]	; 0x108
 8000bbc:	b295      	uxth	r5, r2
  count = TerminalState[index].outCount;
 8000bbe:	f8b3 210a 	ldrh.w	r2, [r3, #266]	; 0x10a
 8000bc2:	b292      	uxth	r2, r2
  /* Only allow a transfer to the end of the buffer */
  if((count + tail) >= TERMINALBUFFERSIZE) {
 8000bc4:	1953      	adds	r3, r2, r5
 8000bc6:	2b7f      	cmp	r3, #127	; 0x7f
    count = TERMINALBUFFERSIZE - tail;
 8000bc8:	bf88      	it	hi
 8000bca:	f1c5 0280 	rsbhi	r2, r5, #128	; 0x80
  }
  switch(index) {
 8000bce:	b990      	cbnz	r0, 8000bf6 <TerminalOutputBufferWrite+0xda>
    }
    break;
#endif
#ifdef USE_USB
  case INDEX_USB: /* USB */
    if(hUSBDDevice.dev_state == USBD_STATE_CONFIGURED) {
 8000bd0:	4f0b      	ldr	r7, [pc, #44]	; (8000c00 <TerminalOutputBufferWrite+0xe4>)
 8000bd2:	f897 31fc 	ldrb.w	r3, [r7, #508]	; 0x1fc
 8000bd6:	2b03      	cmp	r3, #3
 8000bd8:	d10d      	bne.n	8000bf6 <TerminalOutputBufferWrite+0xda>
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 8000bda:	b294      	uxth	r4, r2
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
 8000bdc:	1971      	adds	r1, r6, r5
    break;
#endif
#ifdef USE_USB
  case INDEX_USB: /* USB */
    if(hUSBDDevice.dev_state == USBD_STATE_CONFIGURED) {
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 8000bde:	4638      	mov	r0, r7
 8000be0:	3186      	adds	r1, #134	; 0x86
 8000be2:	4622      	mov	r2, r4
 8000be4:	f003 fa59 	bl	800409a <USBD_CDC_SetTxBuffer>
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
			   count);
      cdcRc = USBD_CDC_TransmitPacket(&hUSBDDevice);
 8000be8:	4638      	mov	r0, r7
 8000bea:	f003 fa64 	bl	80040b6 <USBD_CDC_TransmitPacket>
      if(cdcRc == USBD_OK) {
 8000bee:	b910      	cbnz	r0, 8000bf6 <TerminalOutputBufferWrite+0xda>
	/* CDC was not busy, and we are now sending */
	TerminalState[index].outSending = count;
 8000bf0:	4b02      	ldr	r3, [pc, #8]	; (8000bfc <TerminalOutputBufferWrite+0xe0>)
 8000bf2:	f8a3 410c 	strh.w	r4, [r3, #268]	; 0x10c
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000bf6:	b662      	cpsie	i
 8000bf8:	2000      	movs	r0, #0
    

  /* Critical section end */
  __enable_irq();
  return 0;
}
 8000bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000bfc:	20000a6c 	.word	0x20000a6c
 8000c00:	20000f3c 	.word	0x20000f3c

08000c04 <_write_r>:
#endif

}

int _write_r(void *reent, int fd, char *ptr, size_t len)
{
 8000c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c06:	461d      	mov	r5, r3
 8000c08:	4614      	mov	r4, r2
 8000c0a:	18d7      	adds	r7, r2, r3
  uint32_t count;
  /* Frob buffer to add appropriate carriage returns and newlines */
  count = len;
  while(count != 0) {
 8000c0c:	42bc      	cmp	r4, r7
 8000c0e:	4626      	mov	r6, r4
 8000c10:	d00f      	beq.n	8000c32 <_write_r+0x2e>
    if(*ptr == '\n') {
 8000c12:	7833      	ldrb	r3, [r6, #0]
 8000c14:	2b0a      	cmp	r3, #10
 8000c16:	f104 0401 	add.w	r4, r4, #1
 8000c1a:	d104      	bne.n	8000c26 <_write_r+0x22>
      /* XXX handle buffer overflow */
#ifdef USE_UART
      TerminalOutputBufferWrite(INDEX_UART,"\r",1);
#endif
#ifdef USE_USB
      TerminalOutputBufferWrite(INDEX_USB,"\r",1);
 8000c1c:	2000      	movs	r0, #0
 8000c1e:	4906      	ldr	r1, [pc, #24]	; (8000c38 <_write_r+0x34>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	f7ff ff7b 	bl	8000b1c <TerminalOutputBufferWrite>
    }
#ifdef USE_UART
    TerminalOutputBufferWrite(INDEX_UART,ptr,1);
#endif
#ifdef USE_USB
    TerminalOutputBufferWrite(INDEX_USB,ptr,1);
 8000c26:	4631      	mov	r1, r6
 8000c28:	2201      	movs	r2, #1
 8000c2a:	2000      	movs	r0, #0
 8000c2c:	f7ff ff76 	bl	8000b1c <TerminalOutputBufferWrite>
 8000c30:	e7ec      	b.n	8000c0c <_write_r+0x8>
    /* Transfer error in transmission process */
    Error_Handler();
  }
#endif
  return len;
}
 8000c32:	4628      	mov	r0, r5
 8000c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c36:	bf00      	nop
 8000c38:	08006e74 	.word	0x08006e74

08000c3c <TerminalInputBufferWrite>:
  __enable_irq();
  return 0;
}

uint32_t TerminalInputBufferWrite(uint32_t index, char *p, uint32_t len)
{
 8000c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t head;

  /* Critical Section begin */
  //__disable_irq();
  /* Check that our block will fit, if not, return fail */
  if((TerminalState[index].inCount + len) >= TERMINALBUFFERSIZE) {
 8000c3e:	4d1a      	ldr	r5, [pc, #104]	; (8000ca8 <TerminalInputBufferWrite+0x6c>)
 8000c40:	f44f 7392 	mov.w	r3, #292	; 0x124
 8000c44:	fb03 5300 	mla	r3, r3, r0, r5
 8000c48:	f8b3 4084 	ldrh.w	r4, [r3, #132]	; 0x84
 8000c4c:	fa12 f484 	uxtah	r4, r2, r4
 8000c50:	2c7f      	cmp	r4, #127	; 0x7f
 8000c52:	d906      	bls.n	8000c62 <TerminalInputBufferWrite+0x26>
    //__enable_irq();
    TerminalState[index].stats.receiveTooBig++;
 8000c54:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8000c58:	3201      	adds	r2, #1
 8000c5a:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    return 1;
 8000c5e:	2001      	movs	r0, #1
 8000c60:	bdf0      	pop	{r4, r5, r6, r7, pc}
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
 8000c62:	f8d3 4120 	ldr.w	r4, [r3, #288]	; 0x120
 8000c66:	4414      	add	r4, r2
 8000c68:	f8c3 4120 	str.w	r4, [r3, #288]	; 0x120
 8000c6c:	440a      	add	r2, r1
  while(len != 0) {
 8000c6e:	4291      	cmp	r1, r2
 8000c70:	d017      	beq.n	8000ca2 <TerminalInputBufferWrite+0x66>
    head = TerminalState[index].inHead;
 8000c72:	f44f 7492 	mov.w	r4, #292	; 0x124
 8000c76:	4344      	muls	r4, r0
 8000c78:	192f      	adds	r7, r5, r4
    TerminalState[index].inBuffer[head] = *p++;
 8000c7a:	f811 eb01 	ldrb.w	lr, [r1], #1
    return 1;
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
  while(len != 0) {
    head = TerminalState[index].inHead;
 8000c7e:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8000c82:	b29b      	uxth	r3, r3
    TerminalState[index].inBuffer[head] = *p++;
 8000c84:	441c      	add	r4, r3
    TerminalState[index].inHead = TERMINALINCR(head);
 8000c86:	3301      	adds	r3, #1
 8000c88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c8c:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
    TerminalState[index].inCount++;
 8000c90:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
  while(len != 0) {
    head = TerminalState[index].inHead;
    TerminalState[index].inBuffer[head] = *p++;
 8000c94:	f805 e004 	strb.w	lr, [r5, r4]
    TerminalState[index].inHead = TERMINALINCR(head);
    TerminalState[index].inCount++;
 8000c98:	3301      	adds	r3, #1
 8000c9a:	b29b      	uxth	r3, r3
 8000c9c:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 8000ca0:	e7e5      	b.n	8000c6e <TerminalInputBufferWrite+0x32>
    len--;
  }
  
  /* Critical section end */
  //__enable_irq();
  return 0;
 8000ca2:	2000      	movs	r0, #0
}
 8000ca4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	20000a6c 	.word	0x20000a6c

08000cac <USB_LP_CAN_RX0_IRQHandler>:
void USB_LP_CAN_RX0_IRQHandler(void)
#elif defined (USE_USB_INTERRUPT_REMAPPED)
void USB_LP_IRQHandler(void)
#endif
{
  HAL_PCD_IRQHandler(&hpcd);
 8000cac:	4801      	ldr	r0, [pc, #4]	; (8000cb4 <USB_LP_CAN_RX0_IRQHandler+0x8>)
 8000cae:	f001 bdac 	b.w	800280a <HAL_PCD_IRQHandler>
 8000cb2:	bf00      	nop
 8000cb4:	20001164 	.word	0x20001164

08000cb8 <DecodeReadRegister>:
#include "decoder.h"


/* Read a specific register from memory */
uint32_t DecodeReadRegister(const Peripheral_t *p, const Register_t *r)
{
 8000cb8:	b510      	push	{r4, lr}
 8000cba:	460b      	mov	r3, r1
  uint32_t address, val;

  if(p == NULL) return 0;
 8000cbc:	4604      	mov	r4, r0
 8000cbe:	b1b0      	cbz	r0, 8000cee <DecodeReadRegister+0x36>
  if(r == NULL) return 0;
 8000cc0:	b1b1      	cbz	r1, 8000cf0 <DecodeReadRegister+0x38>
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8000cc2:	8888      	ldrh	r0, [r1, #4]

  /* read register according to size */
  switch(r->size) {
 8000cc4:	7989      	ldrb	r1, [r1, #6]

  if(p == NULL) return 0;
  if(r == NULL) return 0;
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8000cc6:	6862      	ldr	r2, [r4, #4]

  /* read register according to size */
  switch(r->size) {
 8000cc8:	2910      	cmp	r1, #16
 8000cca:	d005      	beq.n	8000cd8 <DecodeReadRegister+0x20>
 8000ccc:	2920      	cmp	r1, #32
 8000cce:	d005      	beq.n	8000cdc <DecodeReadRegister+0x24>
 8000cd0:	2908      	cmp	r1, #8
 8000cd2:	d105      	bne.n	8000ce0 <DecodeReadRegister+0x28>
  case 8:
    val = *(uint8_t *)address;
 8000cd4:	5c80      	ldrb	r0, [r0, r2]
    break;
 8000cd6:	bd10      	pop	{r4, pc}
  case 16:
    val = *(uint16_t *)address;
 8000cd8:	5a80      	ldrh	r0, [r0, r2]
    break;  
 8000cda:	bd10      	pop	{r4, pc}
  case 32:
    val = *(uint32_t *)address;
 8000cdc:	5880      	ldr	r0, [r0, r2]
    break;
 8000cde:	bd10      	pop	{r4, pc}
  default:
    printf("Invalid size 0x%x for register %s in periphral %s!\n",
 8000ce0:	681a      	ldr	r2, [r3, #0]
 8000ce2:	4804      	ldr	r0, [pc, #16]	; (8000cf4 <DecodeReadRegister+0x3c>)
 8000ce4:	6823      	ldr	r3, [r4, #0]
 8000ce6:	f000 fafb 	bl	80012e0 <printf>
	   (unsigned int)r->size,
	   r->name,
	   p->name);
    return 0;
 8000cea:	2000      	movs	r0, #0
 8000cec:	bd10      	pop	{r4, pc}
 8000cee:	bd10      	pop	{r4, pc}
/* Read a specific register from memory */
uint32_t DecodeReadRegister(const Peripheral_t *p, const Register_t *r)
{
  uint32_t address, val;

  if(p == NULL) return 0;
 8000cf0:	4608      	mov	r0, r1
	   r->name,
	   p->name);
    return 0;
  }
  return val;
}
 8000cf2:	bd10      	pop	{r4, pc}
 8000cf4:	080071ab 	.word	0x080071ab

08000cf8 <DecodeWriteRegister>:

/* Read a specific register from memory */
uint32_t DecodeWriteRegister(const Peripheral_t *p, const Register_t *r,
			     uint32_t val)
{
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	460b      	mov	r3, r1
  uint32_t address;

  if(p == NULL) return 1;
 8000cfc:	4604      	mov	r4, r0
 8000cfe:	b1a8      	cbz	r0, 8000d2c <DecodeWriteRegister+0x34>
  if(r == NULL) return 1;
 8000d00:	b1a1      	cbz	r1, 8000d2c <DecodeWriteRegister+0x34>
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8000d02:	888d      	ldrh	r5, [r1, #4]

  /* read register according to size */
  switch(r->size) {
 8000d04:	7989      	ldrb	r1, [r1, #6]

  if(p == NULL) return 1;
  if(r == NULL) return 1;
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8000d06:	6840      	ldr	r0, [r0, #4]

  /* read register according to size */
  switch(r->size) {
 8000d08:	2910      	cmp	r1, #16
 8000d0a:	d005      	beq.n	8000d18 <DecodeWriteRegister+0x20>
 8000d0c:	2920      	cmp	r1, #32
 8000d0e:	d005      	beq.n	8000d1c <DecodeWriteRegister+0x24>
 8000d10:	2908      	cmp	r1, #8
 8000d12:	d106      	bne.n	8000d22 <DecodeWriteRegister+0x2a>
  case 8:
    *(uint8_t *)address = val;
 8000d14:	542a      	strb	r2, [r5, r0]
 8000d16:	e002      	b.n	8000d1e <DecodeWriteRegister+0x26>
    break;
  case 16:
    *(uint16_t *)address = val;
 8000d18:	522a      	strh	r2, [r5, r0]
 8000d1a:	e000      	b.n	8000d1e <DecodeWriteRegister+0x26>
    break;  
  case 32:
    *(uint32_t *)address = val;
 8000d1c:	502a      	str	r2, [r5, r0]
	   (unsigned int)r->size,
	   r->name,
	   p->name);
    return 1;
  }
  return 0;
 8000d1e:	2000      	movs	r0, #0
  case 16:
    *(uint16_t *)address = val;
    break;  
  case 32:
    *(uint32_t *)address = val;
    break;
 8000d20:	bd38      	pop	{r3, r4, r5, pc}
  default:
    printf("Invalid size 0x%x for register %s in periphral %s!\n",
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	4802      	ldr	r0, [pc, #8]	; (8000d30 <DecodeWriteRegister+0x38>)
 8000d26:	6823      	ldr	r3, [r4, #0]
 8000d28:	f000 fada 	bl	80012e0 <printf>
uint32_t DecodeWriteRegister(const Peripheral_t *p, const Register_t *r,
			     uint32_t val)
{
  uint32_t address;

  if(p == NULL) return 1;
 8000d2c:	2001      	movs	r0, #1
	   r->name,
	   p->name);
    return 1;
  }
  return 0;
}
 8000d2e:	bd38      	pop	{r3, r4, r5, pc}
 8000d30:	080071ab 	.word	0x080071ab

08000d34 <DecodeField>:

/* Decode a field */
void DecodeField(const Field_t *f, uint32_t val)
{
 8000d34:	b530      	push	{r4, r5, lr}
 8000d36:	b085      	sub	sp, #20
  uint32_t v;
  if(f == NULL) return;
 8000d38:	b198      	cbz	r0, 8000d62 <DecodeField+0x2e>

  v = (val >> (f->offset)) & ((1<<f->width)-1);
 8000d3a:	7944      	ldrb	r4, [r0, #5]
 8000d3c:	7905      	ldrb	r5, [r0, #4]
  printf("  %21s : 0x%-2x (%6u) %2u %s offset: %u\n",
 8000d3e:	4b0a      	ldr	r3, [pc, #40]	; (8000d68 <DecodeField+0x34>)
void DecodeField(const Field_t *f, uint32_t val)
{
  uint32_t v;
  if(f == NULL) return;

  v = (val >> (f->offset)) & ((1<<f->width)-1);
 8000d40:	2201      	movs	r2, #1
 8000d42:	40a2      	lsls	r2, r4
 8000d44:	40e9      	lsrs	r1, r5
 8000d46:	3a01      	subs	r2, #1
 8000d48:	400a      	ands	r2, r1
  printf("  %21s : 0x%-2x (%6u) %2u %s offset: %u\n",
 8000d4a:	6801      	ldr	r1, [r0, #0]
 8000d4c:	4807      	ldr	r0, [pc, #28]	; (8000d6c <DecodeField+0x38>)
 8000d4e:	9400      	str	r4, [sp, #0]
 8000d50:	2c01      	cmp	r4, #1
 8000d52:	bf98      	it	ls
 8000d54:	4603      	movls	r3, r0
 8000d56:	9301      	str	r3, [sp, #4]
 8000d58:	9502      	str	r5, [sp, #8]
 8000d5a:	4805      	ldr	r0, [pc, #20]	; (8000d70 <DecodeField+0x3c>)
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	f000 fabf 	bl	80012e0 <printf>
	 (unsigned int)v,
	 (unsigned int)v,
	 (unsigned int)(f->width),
	 (f->width > 1 ) ? "bits," : "bit, ",
	 (unsigned int)(f->offset));
}
 8000d62:	b005      	add	sp, #20
 8000d64:	bd30      	pop	{r4, r5, pc}
 8000d66:	bf00      	nop
 8000d68:	080071df 	.word	0x080071df
 8000d6c:	080071e5 	.word	0x080071e5
 8000d70:	080071eb 	.word	0x080071eb

08000d74 <DecodeRegister>:

/* Decode a register */
void DecodeRegister(const Register_t *r, uint32_t base, uint32_t val,
		    uint32_t decodeFields)
{
 8000d74:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000d76:	4616      	mov	r6, r2
 8000d78:	461d      	mov	r5, r3
  Field_t const *f;
  
  if(r == NULL) return;
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	b1d8      	cbz	r0, 8000db6 <DecodeRegister+0x42>

  //  printf("\tRegister :\n");
  printf(" Register %-13s : 0x%08x (%10u) Size: %2u Address: 0x%08x\n",
 8000d7e:	7983      	ldrb	r3, [r0, #6]
 8000d80:	9300      	str	r3, [sp, #0]
 8000d82:	8883      	ldrh	r3, [r0, #4]
 8000d84:	480d      	ldr	r0, [pc, #52]	; (8000dbc <DecodeRegister+0x48>)
	 r->name,
	 (unsigned int)val,
	 (unsigned int)val,
	 (unsigned int)r->size,
	 (unsigned int)(base + r->offset)
 8000d86:	4419      	add	r1, r3
  Field_t const *f;
  
  if(r == NULL) return;

  //  printf("\tRegister :\n");
  printf(" Register %-13s : 0x%08x (%10u) Size: %2u Address: 0x%08x\n",
 8000d88:	9101      	str	r1, [sp, #4]
 8000d8a:	6821      	ldr	r1, [r4, #0]
 8000d8c:	4613      	mov	r3, r2
 8000d8e:	f000 faa7 	bl	80012e0 <printf>
	 (unsigned int)r->size,
	 (unsigned int)(base + r->offset)
	 );

  /* Dump out fields */
  if(r->fields != NULL && decodeFields) {
 8000d92:	68a4      	ldr	r4, [r4, #8]
 8000d94:	b144      	cbz	r4, 8000da8 <DecodeRegister+0x34>
 8000d96:	b175      	cbz	r5, 8000db6 <DecodeRegister+0x42>
    for(f = r->fields; f->name != NULL; f++) {
 8000d98:	6823      	ldr	r3, [r4, #0]
 8000d9a:	b133      	cbz	r3, 8000daa <DecodeRegister+0x36>
      DecodeField(f,val);
 8000d9c:	4620      	mov	r0, r4
 8000d9e:	4631      	mov	r1, r6
 8000da0:	f7ff ffc8 	bl	8000d34 <DecodeField>
	 (unsigned int)(base + r->offset)
	 );

  /* Dump out fields */
  if(r->fields != NULL && decodeFields) {
    for(f = r->fields; f->name != NULL; f++) {
 8000da4:	3408      	adds	r4, #8
 8000da6:	e7f7      	b.n	8000d98 <DecodeRegister+0x24>
      DecodeField(f,val);
    }
  }
  if(decodeFields) {
 8000da8:	b12d      	cbz	r5, 8000db6 <DecodeRegister+0x42>
    printf("\n");
 8000daa:	200a      	movs	r0, #10
  }

}
 8000dac:	b002      	add	sp, #8
 8000dae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    for(f = r->fields; f->name != NULL; f++) {
      DecodeField(f,val);
    }
  }
  if(decodeFields) {
    printf("\n");
 8000db2:	f004 b8ff 	b.w	8004fb4 <putchar>
  }

}
 8000db6:	b002      	add	sp, #8
 8000db8:	bd70      	pop	{r4, r5, r6, pc}
 8000dba:	bf00      	nop
 8000dbc:	08007214 	.word	0x08007214

08000dc0 <DecodePeripheral>:

/* Decode a peripheral */
void DecodePeripheral(const Peripheral_t *p, uint32_t decodeFields)
{
 8000dc0:	b570      	push	{r4, r5, r6, lr}
 8000dc2:	460e      	mov	r6, r1
  Register_t const *r;
  uint32_t val;

  if(p == NULL) return;
 8000dc4:	4605      	mov	r5, r0
 8000dc6:	b1a8      	cbz	r0, 8000df4 <DecodePeripheral+0x34>
  
  printf("Peripheral %-13s: Base address: 0x%08x\n",
 8000dc8:	480b      	ldr	r0, [pc, #44]	; (8000df8 <DecodePeripheral+0x38>)
 8000dca:	e895 0006 	ldmia.w	r5, {r1, r2}
 8000dce:	f000 fa87 	bl	80012e0 <printf>
	 p->name,  (unsigned int)p->base);

  /* Dump out registers */
  if(p->registers != NULL) {
 8000dd2:	68ac      	ldr	r4, [r5, #8]
 8000dd4:	b904      	cbnz	r4, 8000dd8 <DecodePeripheral+0x18>
 8000dd6:	bd70      	pop	{r4, r5, r6, pc}
    for(r = p->registers; r->name != NULL; r++) {
 8000dd8:	6823      	ldr	r3, [r4, #0]
 8000dda:	b15b      	cbz	r3, 8000df4 <DecodePeripheral+0x34>
      /* Read value */
      val = DecodeReadRegister(p,r);
 8000ddc:	4621      	mov	r1, r4
 8000dde:	4628      	mov	r0, r5
 8000de0:	f7ff ff6a 	bl	8000cb8 <DecodeReadRegister>
      /* Decode Register, but don't dump fields */
      DecodeRegister(r, p->base, val, decodeFields);
 8000de4:	6869      	ldr	r1, [r5, #4]

  /* Dump out registers */
  if(p->registers != NULL) {
    for(r = p->registers; r->name != NULL; r++) {
      /* Read value */
      val = DecodeReadRegister(p,r);
 8000de6:	4602      	mov	r2, r0
      /* Decode Register, but don't dump fields */
      DecodeRegister(r, p->base, val, decodeFields);
 8000de8:	4633      	mov	r3, r6
 8000dea:	4620      	mov	r0, r4
 8000dec:	f7ff ffc2 	bl	8000d74 <DecodeRegister>
  printf("Peripheral %-13s: Base address: 0x%08x\n",
	 p->name,  (unsigned int)p->base);

  /* Dump out registers */
  if(p->registers != NULL) {
    for(r = p->registers; r->name != NULL; r++) {
 8000df0:	340c      	adds	r4, #12
 8000df2:	e7f1      	b.n	8000dd8 <DecodePeripheral+0x18>
 8000df4:	bd70      	pop	{r4, r5, r6, pc}
 8000df6:	bf00      	nop
 8000df8:	0800724f 	.word	0x0800724f

08000dfc <DecodePrintPeripherals>:
  }
}

/* Pretty print the names of all the peripherals */
void DecodePrintPeripherals(const Peripheral_t *p)
{
 8000dfc:	b538      	push	{r3, r4, r5, lr}
 8000dfe:	4605      	mov	r5, r0
  uint32_t col;
  col = 8;
  printf("\t");
 8000e00:	2009      	movs	r0, #9
 8000e02:	f004 f8d7 	bl	8004fb4 <putchar>

/* Pretty print the names of all the peripherals */
void DecodePrintPeripherals(const Peripheral_t *p)
{
  uint32_t col;
  col = 8;
 8000e06:	2408      	movs	r4, #8
  printf("\t");
  for(; p->name != NULL; p++) {
 8000e08:	6829      	ldr	r1, [r5, #0]
 8000e0a:	b189      	cbz	r1, 8000e30 <DecodePrintPeripherals+0x34>
    col += printf("%s",p->name);
 8000e0c:	4809      	ldr	r0, [pc, #36]	; (8000e34 <DecodePrintPeripherals+0x38>)
 8000e0e:	f000 fa67 	bl	80012e0 <printf>
    if((p+1)->name != NULL) {
 8000e12:	68eb      	ldr	r3, [r5, #12]
{
  uint32_t col;
  col = 8;
  printf("\t");
  for(; p->name != NULL; p++) {
    col += printf("%s",p->name);
 8000e14:	4404      	add	r4, r0
    if((p+1)->name != NULL) {
 8000e16:	b14b      	cbz	r3, 8000e2c <DecodePrintPeripherals+0x30>
      col += printf(", ");
 8000e18:	4807      	ldr	r0, [pc, #28]	; (8000e38 <DecodePrintPeripherals+0x3c>)
 8000e1a:	f000 fa61 	bl	80012e0 <printf>
 8000e1e:	4404      	add	r4, r0
      if(col > 70) {
 8000e20:	2c46      	cmp	r4, #70	; 0x46
 8000e22:	d903      	bls.n	8000e2c <DecodePrintPeripherals+0x30>
	col = 8;
	printf("\n\t");
 8000e24:	4805      	ldr	r0, [pc, #20]	; (8000e3c <DecodePrintPeripherals+0x40>)
 8000e26:	f000 fa5b 	bl	80012e0 <printf>
  for(; p->name != NULL; p++) {
    col += printf("%s",p->name);
    if((p+1)->name != NULL) {
      col += printf(", ");
      if(col > 70) {
	col = 8;
 8000e2a:	2408      	movs	r4, #8
void DecodePrintPeripherals(const Peripheral_t *p)
{
  uint32_t col;
  col = 8;
  printf("\t");
  for(; p->name != NULL; p++) {
 8000e2c:	350c      	adds	r5, #12
 8000e2e:	e7eb      	b.n	8000e08 <DecodePrintPeripherals+0xc>
	col = 8;
	printf("\n\t");
      }
    }
  }
}
 8000e30:	bd38      	pop	{r3, r4, r5, pc}
 8000e32:	bf00      	nop
 8000e34:	08006efc 	.word	0x08006efc
 8000e38:	080071e8 	.word	0x080071e8
 8000e3c:	08007277 	.word	0x08007277

08000e40 <DecodePrintRegisters>:

void DecodePrintRegisters(const Register_t *r) {
 8000e40:	b538      	push	{r3, r4, r5, lr}
 8000e42:	4605      	mov	r5, r0
  uint8_t col;
  col = 8;
  printf("\t");
 8000e44:	2009      	movs	r0, #9
 8000e46:	f004 f8b5 	bl	8004fb4 <putchar>
  }
}

void DecodePrintRegisters(const Register_t *r) {
  uint8_t col;
  col = 8;
 8000e4a:	2408      	movs	r4, #8
  printf("\t");
  for(; r->name != NULL; r++) {
 8000e4c:	6829      	ldr	r1, [r5, #0]
 8000e4e:	b199      	cbz	r1, 8000e78 <DecodePrintRegisters+0x38>
    col += printf("%s",r->name);
 8000e50:	480a      	ldr	r0, [pc, #40]	; (8000e7c <DecodePrintRegisters+0x3c>)
 8000e52:	f000 fa45 	bl	80012e0 <printf>
    if((r+1)->name != NULL) {
 8000e56:	68eb      	ldr	r3, [r5, #12]
void DecodePrintRegisters(const Register_t *r) {
  uint8_t col;
  col = 8;
  printf("\t");
  for(; r->name != NULL; r++) {
    col += printf("%s",r->name);
 8000e58:	4420      	add	r0, r4
 8000e5a:	b2c4      	uxtb	r4, r0
    if((r+1)->name != NULL) {
 8000e5c:	b153      	cbz	r3, 8000e74 <DecodePrintRegisters+0x34>
      col += printf(", ");
 8000e5e:	4808      	ldr	r0, [pc, #32]	; (8000e80 <DecodePrintRegisters+0x40>)
 8000e60:	f000 fa3e 	bl	80012e0 <printf>
 8000e64:	4420      	add	r0, r4
 8000e66:	b2c4      	uxtb	r4, r0
      if(col > 70) {
 8000e68:	2c46      	cmp	r4, #70	; 0x46
 8000e6a:	d903      	bls.n	8000e74 <DecodePrintRegisters+0x34>
	col = 8;
	printf("\n\t");
 8000e6c:	4805      	ldr	r0, [pc, #20]	; (8000e84 <DecodePrintRegisters+0x44>)
 8000e6e:	f000 fa37 	bl	80012e0 <printf>
  for(; r->name != NULL; r++) {
    col += printf("%s",r->name);
    if((r+1)->name != NULL) {
      col += printf(", ");
      if(col > 70) {
	col = 8;
 8000e72:	2408      	movs	r4, #8

void DecodePrintRegisters(const Register_t *r) {
  uint8_t col;
  col = 8;
  printf("\t");
  for(; r->name != NULL; r++) {
 8000e74:	350c      	adds	r5, #12
 8000e76:	e7e9      	b.n	8000e4c <DecodePrintRegisters+0xc>
	col = 8;
	printf("\n\t");
      }
    }
  }
}
 8000e78:	bd38      	pop	{r3, r4, r5, pc}
 8000e7a:	bf00      	nop
 8000e7c:	08006efc 	.word	0x08006efc
 8000e80:	080071e8 	.word	0x080071e8
 8000e84:	08007277 	.word	0x08007277

08000e88 <CmdDecode>:

void CmdDecode(int mode)
{
 8000e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t val,oval,t,m;
  Peripheral_t const *p;
  Register_t const *r;
  Field_t const *f;

  if(mode == CMD_LONG_HELP) {
 8000e8c:	2802      	cmp	r0, #2
    }
  }
}

void CmdDecode(int mode)
{
 8000e8e:	b086      	sub	sp, #24
  uint32_t val,oval,t,m;
  Peripheral_t const *p;
  Register_t const *r;
  Field_t const *f;

  if(mode == CMD_LONG_HELP) {
 8000e90:	d118      	bne.n	8000ec4 <CmdDecode+0x3c>
    /* Try to fetch a peripheral name, then just give general help */
    rc = fetch_string_arg(&n);
 8000e92:	a805      	add	r0, sp, #20
 8000e94:	f7ff fca4 	bl	80007e0 <fetch_string_arg>
    if(rc) {
 8000e98:	b910      	cbnz	r0, 8000ea0 <CmdDecode+0x18>
    } else {
      /* User is requesting a list of registers for a peripheral */
      
      /* Locate the peripheral name */
      p = Peripherals;
      while((p->name != NULL) && strcasecmp(n,p->name)) {
 8000e9a:	9e05      	ldr	r6, [sp, #20]
 8000e9c:	4c65      	ldr	r4, [pc, #404]	; (8001034 <CmdDecode+0x1ac>)
 8000e9e:	e00d      	b.n	8000ebc <CmdDecode+0x34>
  if(mode == CMD_LONG_HELP) {
    /* Try to fetch a peripheral name, then just give general help */
    rc = fetch_string_arg(&n);
    if(rc) {
      /* nothing to fetch, general help */
      printf("decode {<periph> {<reg>}|full}\n"
 8000ea0:	4865      	ldr	r0, [pc, #404]	; (8001038 <CmdDecode+0x1b0>)
 8000ea2:	f004 f8bf 	bl	8005024 <puts>
	     "The forms with <val> on the end allow you to set the\n"
	     "selected register/field value\n"
	     "\n"
	     "Valid peripherals are:\n"
	     "\n");
      DecodePrintPeripherals(Peripherals);
 8000ea6:	4863      	ldr	r0, [pc, #396]	; (8001034 <CmdDecode+0x1ac>)
 8000ea8:	f7ff ffa8 	bl	8000dfc <DecodePrintPeripherals>
      printf("\n\n"
 8000eac:	4863      	ldr	r0, [pc, #396]	; (800103c <CmdDecode+0x1b4>)
 8000eae:	e036      	b.n	8000f1e <CmdDecode+0x96>
    } else {
      /* User is requesting a list of registers for a peripheral */
      
      /* Locate the peripheral name */
      p = Peripherals;
      while((p->name != NULL) && strcasecmp(n,p->name)) {
 8000eb0:	4630      	mov	r0, r6
 8000eb2:	4629      	mov	r1, r5
 8000eb4:	f004 f93a 	bl	800512c <strcasecmp>
 8000eb8:	b308      	cbz	r0, 8000efe <CmdDecode+0x76>
	p++;
 8000eba:	340c      	adds	r4, #12
    } else {
      /* User is requesting a list of registers for a peripheral */
      
      /* Locate the peripheral name */
      p = Peripherals;
      while((p->name != NULL) && strcasecmp(n,p->name)) {
 8000ebc:	6825      	ldr	r5, [r4, #0]
 8000ebe:	2d00      	cmp	r5, #0
 8000ec0:	d1f6      	bne.n	8000eb0 <CmdDecode+0x28>
 8000ec2:	e014      	b.n	8000eee <CmdDecode+0x66>
    }
    
    return;
  }
  /* User is requesting to decode something */
  rc = fetch_string_arg(&pname);
 8000ec4:	a802      	add	r0, sp, #8
 8000ec6:	f7ff fc8b 	bl	80007e0 <fetch_string_arg>
  if(rc) {
 8000eca:	b910      	cbnz	r0, 8000ed2 <CmdDecode+0x4a>
    return;
  }

  /* Attempt to locate the periperhal */
  p = Peripherals;
  while((p->name != NULL) && strcasecmp(pname,p->name)) {
 8000ecc:	9e02      	ldr	r6, [sp, #8]
 8000ece:	4c59      	ldr	r4, [pc, #356]	; (8001034 <CmdDecode+0x1ac>)
 8000ed0:	e009      	b.n	8000ee6 <CmdDecode+0x5e>
  }
  /* User is requesting to decode something */
  rc = fetch_string_arg(&pname);
  if(rc) {
    /* User did not specify a peripheral name */
    printf("Missing peripheral name, please chose one of:\n\n");
 8000ed2:	485b      	ldr	r0, [pc, #364]	; (8001040 <CmdDecode+0x1b8>)
 8000ed4:	f004 f8a6 	bl	8005024 <puts>
 8000ed8:	e01d      	b.n	8000f16 <CmdDecode+0x8e>
    return;
  }

  /* Attempt to locate the periperhal */
  p = Peripherals;
  while((p->name != NULL) && strcasecmp(pname,p->name)) {
 8000eda:	4630      	mov	r0, r6
 8000edc:	f004 f926 	bl	800512c <strcasecmp>
 8000ee0:	4605      	mov	r5, r0
 8000ee2:	b1f8      	cbz	r0, 8000f24 <CmdDecode+0x9c>
    p++;
 8000ee4:	340c      	adds	r4, #12
    return;
  }

  /* Attempt to locate the periperhal */
  p = Peripherals;
  while((p->name != NULL) && strcasecmp(pname,p->name)) {
 8000ee6:	6821      	ldr	r1, [r4, #0]
 8000ee8:	2900      	cmp	r1, #0
 8000eea:	d1f6      	bne.n	8000eda <CmdDecode+0x52>
 8000eec:	e00f      	b.n	8000f0e <CmdDecode+0x86>
	p++;
      }

      if(p->name == NULL) {
	/* No valid peripheral name found */
	printf("%s is not a valid peripheral name\n"
 8000eee:	4631      	mov	r1, r6
 8000ef0:	4854      	ldr	r0, [pc, #336]	; (8001044 <CmdDecode+0x1bc>)
 8000ef2:	f000 f9f5 	bl	80012e0 <printf>
	       "Valid peripherals are:\n"
	       "\n",
	       n);
      DecodePrintPeripherals(Peripherals);
 8000ef6:	484f      	ldr	r0, [pc, #316]	; (8001034 <CmdDecode+0x1ac>)
 8000ef8:	f7ff ff80 	bl	8000dfc <DecodePrintPeripherals>
	return;
 8000efc:	e097      	b.n	800102e <CmdDecode+0x1a6>
      }
      printf("Valid registers for peripheral %s:\n"
 8000efe:	4852      	ldr	r0, [pc, #328]	; (8001048 <CmdDecode+0x1c0>)
 8000f00:	4629      	mov	r1, r5
 8000f02:	f000 f9ed 	bl	80012e0 <printf>
	     "\n",
	     p->name);
      DecodePrintRegisters(p->registers);
 8000f06:	68a0      	ldr	r0, [r4, #8]
 8000f08:	f7ff ff9a 	bl	8000e40 <DecodePrintRegisters>
 8000f0c:	e006      	b.n	8000f1c <CmdDecode+0x94>
    p++;
  }

  if(p->name == NULL) {
    /* No valid peripheral name found */
    printf("'%s' is not a valid peripheral name, valid names for are:\n\n",
 8000f0e:	484f      	ldr	r0, [pc, #316]	; (800104c <CmdDecode+0x1c4>)
 8000f10:	4631      	mov	r1, r6
 8000f12:	f000 f9e5 	bl	80012e0 <printf>
	   pname);
    DecodePrintPeripherals(Peripherals);
 8000f16:	4847      	ldr	r0, [pc, #284]	; (8001034 <CmdDecode+0x1ac>)
 8000f18:	f7ff ff70 	bl	8000dfc <DecodePrintPeripherals>
    printf("\n\n");
 8000f1c:	484c      	ldr	r0, [pc, #304]	; (8001050 <CmdDecode+0x1c8>)
 8000f1e:	f004 f881 	bl	8005024 <puts>
    return;
 8000f22:	e084      	b.n	800102e <CmdDecode+0x1a6>
  }
  
  /* See if the user is specifying a register */
  rc = fetch_string_arg(&rname);
 8000f24:	a803      	add	r0, sp, #12
 8000f26:	f7ff fc5b 	bl	80007e0 <fetch_string_arg>
  if(rc) {
 8000f2a:	b110      	cbz	r0, 8000f32 <CmdDecode+0xaa>
    /* No register name specified, dump whole peripheral */
    DecodePeripheral(p,0);
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	4629      	mov	r1, r5
 8000f30:	e00f      	b.n	8000f52 <CmdDecode+0xca>
    return;
  }

  /* See if we can find the register in the list. */
  r = p->registers;
 8000f32:	68a5      	ldr	r5, [r4, #8]
  while((r->name != NULL) && strcasecmp(rname,r->name)) {
 8000f34:	9e03      	ldr	r6, [sp, #12]
 8000f36:	6829      	ldr	r1, [r5, #0]
 8000f38:	4630      	mov	r0, r6
 8000f3a:	b121      	cbz	r1, 8000f46 <CmdDecode+0xbe>
 8000f3c:	f004 f8f6 	bl	800512c <strcasecmp>
 8000f40:	b150      	cbz	r0, 8000f58 <CmdDecode+0xd0>
    r++;
 8000f42:	350c      	adds	r5, #12
 8000f44:	e7f7      	b.n	8000f36 <CmdDecode+0xae>
  }

  if(r->name == NULL) {
    /* if the user says 'full' do a full decode */
    if(strcasecmp(rname,"full") == 0) {
 8000f46:	4943      	ldr	r1, [pc, #268]	; (8001054 <CmdDecode+0x1cc>)
 8000f48:	f004 f8f0 	bl	800512c <strcasecmp>
 8000f4c:	bb08      	cbnz	r0, 8000f92 <CmdDecode+0x10a>
      DecodePeripheral(p,1);
 8000f4e:	4620      	mov	r0, r4
 8000f50:	2101      	movs	r1, #1
 8000f52:	f7ff ff35 	bl	8000dc0 <DecodePeripheral>
      return;
 8000f56:	e06a      	b.n	800102e <CmdDecode+0x1a6>
    printf("\n\n");
    return;
  }    

  /* Check to see if there is a field name, or integer value to program */
  rc = fetch_string_arg(&fname);
 8000f58:	a804      	add	r0, sp, #16
 8000f5a:	f7ff fc41 	bl	80007e0 <fetch_string_arg>
  if(rc == 0) {
 8000f5e:	b960      	cbnz	r0, 8000f7a <CmdDecode+0xf2>
    /* There was something... see if it matches a field name */
    f = r->fields;
 8000f60:	68ae      	ldr	r6, [r5, #8]
    while((f->name != NULL) && strcasecmp(fname,f->name)) {
 8000f62:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8000f66:	6837      	ldr	r7, [r6, #0]
 8000f68:	2f00      	cmp	r7, #0
 8000f6a:	d043      	beq.n	8000ff4 <CmdDecode+0x16c>
 8000f6c:	4640      	mov	r0, r8
 8000f6e:	4639      	mov	r1, r7
 8000f70:	f004 f8dc 	bl	800512c <strcasecmp>
 8000f74:	b198      	cbz	r0, 8000f9e <CmdDecode+0x116>
      f++;
 8000f76:	3608      	adds	r6, #8
 8000f78:	e7f5      	b.n	8000f66 <CmdDecode+0xde>
	   (unsigned)val);
    return;

  }
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
 8000f7a:	4629      	mov	r1, r5
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	f7ff fe9b 	bl	8000cb8 <DecodeReadRegister>
  DecodeRegister(r,p->base, val,1);
 8000f82:	6861      	ldr	r1, [r4, #4]
	   (unsigned)val);
    return;

  }
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
 8000f84:	9005      	str	r0, [sp, #20]
 8000f86:	4602      	mov	r2, r0
  DecodeRegister(r,p->base, val,1);
 8000f88:	2301      	movs	r3, #1
 8000f8a:	4628      	mov	r0, r5
 8000f8c:	f7ff fef2 	bl	8000d74 <DecodeRegister>
 8000f90:	e04d      	b.n	800102e <CmdDecode+0x1a6>
      DecodePeripheral(p,1);
      return;
    }

    /* No valid register name found */
    printf("'%s' is not a valid register name, valid names for %s are:\n\n",
 8000f92:	4631      	mov	r1, r6
 8000f94:	6822      	ldr	r2, [r4, #0]
 8000f96:	4830      	ldr	r0, [pc, #192]	; (8001058 <CmdDecode+0x1d0>)
 8000f98:	f000 f9a2 	bl	80012e0 <printf>
 8000f9c:	e7b3      	b.n	8000f06 <CmdDecode+0x7e>
    while((f->name != NULL) && strcasecmp(fname,f->name)) {
      f++;
    }
    if(f->name != NULL) {
      /* Matched a field name, look for the value */
      rc = fetch_uint32_arg(&val);
 8000f9e:	a805      	add	r0, sp, #20
 8000fa0:	f7ff fc0a 	bl	80007b8 <fetch_uint32_arg>
      if(rc) {
 8000fa4:	b110      	cbz	r0, 8000fac <CmdDecode+0x124>
	/* Unable to locate a value */
	printf("Missing Value to program into register %s\n",
 8000fa6:	482d      	ldr	r0, [pc, #180]	; (800105c <CmdDecode+0x1d4>)
 8000fa8:	6829      	ldr	r1, [r5, #0]
 8000faa:	e032      	b.n	8001012 <CmdDecode+0x18a>
	       r->name);
	return;
      }
    
      /* Update the register field */
      t = DecodeReadRegister(p,r);
 8000fac:	4629      	mov	r1, r5
 8000fae:	4620      	mov	r0, r4
 8000fb0:	f7ff fe82 	bl	8000cb8 <DecodeReadRegister>
      /* Create mask */
      m = (1<<f->width)-1;
 8000fb4:	7972      	ldrb	r2, [r6, #5]

      oval = (t >> f->offset) & m; /* Save old value */
 8000fb6:	f896 e004 	ldrb.w	lr, [r6, #4]

      t &= ~(m << f->offset);
      t |= (val & m) << f->offset;
 8000fba:	9905      	ldr	r1, [sp, #20]
      }
    
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	4093      	lsls	r3, r2

      oval = (t >> f->offset) & m; /* Save old value */
 8000fc0:	fa20 f70e 	lsr.w	r7, r0, lr
      }
    
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;
 8000fc4:	3b01      	subs	r3, #1

      oval = (t >> f->offset) & m; /* Save old value */

      t &= ~(m << f->offset);
 8000fc6:	fa03 f20e 	lsl.w	r2, r3, lr
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;

      oval = (t >> f->offset) & m; /* Save old value */
 8000fca:	401f      	ands	r7, r3

      t &= ~(m << f->offset);
      t |= (val & m) << f->offset;
 8000fcc:	400b      	ands	r3, r1
 8000fce:	fa03 f30e 	lsl.w	r3, r3, lr
      /* Create mask */
      m = (1<<f->width)-1;

      oval = (t >> f->offset) & m; /* Save old value */

      t &= ~(m << f->offset);
 8000fd2:	ea20 0202 	bic.w	r2, r0, r2
      t |= (val & m) << f->offset;
      DecodeWriteRegister(p,r,t);
 8000fd6:	4629      	mov	r1, r5
 8000fd8:	431a      	orrs	r2, r3
 8000fda:	4620      	mov	r0, r4
 8000fdc:	f7ff fe8c 	bl	8000cf8 <DecodeWriteRegister>
      printf("%s.%s.%s (%d) -> (%d)\n",
 8000fe0:	9b05      	ldr	r3, [sp, #20]
 8000fe2:	9700      	str	r7, [sp, #0]
 8000fe4:	9301      	str	r3, [sp, #4]
 8000fe6:	6821      	ldr	r1, [r4, #0]
 8000fe8:	682a      	ldr	r2, [r5, #0]
 8000fea:	6833      	ldr	r3, [r6, #0]
 8000fec:	481c      	ldr	r0, [pc, #112]	; (8001060 <CmdDecode+0x1d8>)
 8000fee:	f000 f977 	bl	80012e0 <printf>
	     p->name, r->name, f->name,
	     (unsigned)oval, (unsigned)val);
      return;
 8000ff2:	e01c      	b.n	800102e <CmdDecode+0x1a6>

    }
    /* No matching register name, check if this is an integer */
    errno = 0;
 8000ff4:	f003 ff62 	bl	8004ebc <__errno>
    val = strtoul(fname,NULL,0);
 8000ff8:	4639      	mov	r1, r7
	     (unsigned)oval, (unsigned)val);
      return;

    }
    /* No matching register name, check if this is an integer */
    errno = 0;
 8000ffa:	6007      	str	r7, [r0, #0]
    val = strtoul(fname,NULL,0);
 8000ffc:	463a      	mov	r2, r7
 8000ffe:	9804      	ldr	r0, [sp, #16]
 8001000:	f004 fa10 	bl	8005424 <strtoul>
 8001004:	9005      	str	r0, [sp, #20]
    if(errno != 0) {
 8001006:	f003 ff59 	bl	8004ebc <__errno>
 800100a:	6803      	ldr	r3, [r0, #0]
 800100c:	b123      	cbz	r3, 8001018 <CmdDecode+0x190>
      /* Unable to do conversion */
      printf("Invalid number '%s' entered.\n",
 800100e:	4815      	ldr	r0, [pc, #84]	; (8001064 <CmdDecode+0x1dc>)
 8001010:	9904      	ldr	r1, [sp, #16]
 8001012:	f000 f965 	bl	80012e0 <printf>
	     fname);
      return;
 8001016:	e00a      	b.n	800102e <CmdDecode+0x1a6>
    }
    /* Write to register */
    DecodeWriteRegister(p,r,val);
 8001018:	4629      	mov	r1, r5
 800101a:	9a05      	ldr	r2, [sp, #20]
 800101c:	4620      	mov	r0, r4
 800101e:	f7ff fe6b 	bl	8000cf8 <DecodeWriteRegister>
    printf("%s.%s = 0x%08x\n",
 8001022:	4811      	ldr	r0, [pc, #68]	; (8001068 <CmdDecode+0x1e0>)
 8001024:	6821      	ldr	r1, [r4, #0]
 8001026:	682a      	ldr	r2, [r5, #0]
 8001028:	9b05      	ldr	r3, [sp, #20]
 800102a:	f000 f959 	bl	80012e0 <printf>
  }
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
  DecodeRegister(r,p->base, val,1);

}
 800102e:	b006      	add	sp, #24
 8001030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001034:	080115d4 	.word	0x080115d4
 8001038:	0800727a 	.word	0x0800727a
 800103c:	08007469 	.word	0x08007469
 8001040:	080074be 	.word	0x080074be
 8001044:	0800759a 	.word	0x0800759a
 8001048:	080075d5 	.word	0x080075d5
 800104c:	080075fa 	.word	0x080075fa
 8001050:	08007634 	.word	0x08007634
 8001054:	08007636 	.word	0x08007636
 8001058:	080074ed 	.word	0x080074ed
 800105c:	0800752a 	.word	0x0800752a
 8001060:	08007555 	.word	0x08007555
 8001064:	0800756c 	.word	0x0800756c
 8001068:	0800758a 	.word	0x0800758a

0800106c <printchar>:
#include "common.h"

int _write_r(void *reent, int fd, char *ptr, size_t len);

static void printchar(char **str, int c)
{
 800106c:	b507      	push	{r0, r1, r2, lr}
  char output = c;
 800106e:	b2cb      	uxtb	r3, r1
 8001070:	f88d 3007 	strb.w	r3, [sp, #7]
  if (str) {
 8001074:	4601      	mov	r1, r0
 8001076:	b128      	cbz	r0, 8001084 <printchar+0x18>
    **str = c;
 8001078:	6802      	ldr	r2, [r0, #0]
 800107a:	7013      	strb	r3, [r2, #0]
    ++(*str);
 800107c:	6803      	ldr	r3, [r0, #0]
 800107e:	3301      	adds	r3, #1
 8001080:	6003      	str	r3, [r0, #0]
 8001082:	e004      	b.n	800108e <printchar+0x22>
  } else {
    _write_r(NULL, 0, &output, 1); 
 8001084:	f10d 0207 	add.w	r2, sp, #7
 8001088:	2301      	movs	r3, #1
 800108a:	f7ff fdbb 	bl	8000c04 <_write_r>
  }
}
 800108e:	b003      	add	sp, #12
 8001090:	f85d fb04 	ldr.w	pc, [sp], #4

08001094 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 8001094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	register int pc = 0, padchar = ' ';

	if (width > 0) {
 8001098:	1e14      	subs	r4, r2, #0

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 800109a:	4680      	mov	r8, r0
 800109c:	460d      	mov	r5, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
 800109e:	dd0f      	ble.n	80010c0 <prints+0x2c>
 80010a0:	460a      	mov	r2, r1
 80010a2:	1b50      	subs	r0, r2, r5
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 80010a4:	f812 1b01 	ldrb.w	r1, [r2], #1
 80010a8:	2900      	cmp	r1, #0
 80010aa:	d1fa      	bne.n	80010a2 <prints+0xe>
		if (len >= width) width = 0;
 80010ac:	42a0      	cmp	r0, r4
		else width -= len;
 80010ae:	bfb4      	ite	lt
 80010b0:	1a24      	sublt	r4, r4, r0

	if (width > 0) {
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
		if (len >= width) width = 0;
 80010b2:	460c      	movge	r4, r1
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
 80010b4:	f013 0f02 	tst.w	r3, #2
 80010b8:	bf0c      	ite	eq
 80010ba:	2720      	moveq	r7, #32
 80010bc:	2730      	movne	r7, #48	; 0x30
 80010be:	e000      	b.n	80010c2 <prints+0x2e>
#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
	register int pc = 0, padchar = ' ';
 80010c0:	2720      	movs	r7, #32
		for (ptr = string; *ptr; ++ptr) ++len;
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
 80010c2:	07db      	lsls	r3, r3, #31
 80010c4:	d40d      	bmi.n	80010e2 <prints+0x4e>
 80010c6:	4626      	mov	r6, r4
		for ( ; width > 0; --width) {
 80010c8:	2e00      	cmp	r6, #0
 80010ca:	dd05      	ble.n	80010d8 <prints+0x44>
			printchar (out, padchar);
 80010cc:	4640      	mov	r0, r8
 80010ce:	4639      	mov	r1, r7
 80010d0:	f7ff ffcc 	bl	800106c <printchar>
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
		for ( ; width > 0; --width) {
 80010d4:	3e01      	subs	r6, #1
 80010d6:	e7f7      	b.n	80010c8 <prints+0x34>
 80010d8:	ea24 7ae4 	bic.w	sl, r4, r4, asr #31
 80010dc:	ebca 0404 	rsb	r4, sl, r4
 80010e0:	e001      	b.n	80010e6 <prints+0x52>
#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
	register int pc = 0, padchar = ' ';
 80010e2:	f04f 0a00 	mov.w	sl, #0
 80010e6:	46a9      	mov	r9, r5
 80010e8:	ebc5 060a 	rsb	r6, r5, sl
 80010ec:	444e      	add	r6, r9
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
 80010ee:	f819 1b01 	ldrb.w	r1, [r9], #1
 80010f2:	b119      	cbz	r1, 80010fc <prints+0x68>
		printchar (out, *string);
 80010f4:	4640      	mov	r0, r8
 80010f6:	f7ff ffb9 	bl	800106c <printchar>
 80010fa:	e7f5      	b.n	80010e8 <prints+0x54>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
 80010fc:	4625      	mov	r5, r4
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
 80010fe:	2d00      	cmp	r5, #0
 8001100:	dd05      	ble.n	800110e <prints+0x7a>
		printchar (out, padchar);
 8001102:	4640      	mov	r0, r8
 8001104:	4639      	mov	r1, r7
 8001106:	f7ff ffb1 	bl	800106c <printchar>
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
 800110a:	3d01      	subs	r5, #1
 800110c:	e7f7      	b.n	80010fe <prints+0x6a>
		printchar (out, padchar);
		++pc;
	}

	return pc;
}
 800110e:	2c00      	cmp	r4, #0
 8001110:	bfac      	ite	ge
 8001112:	1930      	addge	r0, r6, r4
 8001114:	1c30      	addlt	r0, r6, #0
 8001116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800111a <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 800111a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800111e:	b085      	sub	sp, #20
 8001120:	4607      	mov	r7, r0
 8001122:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 8001126:	9e0d      	ldr	r6, [sp, #52]	; 0x34
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;
 8001128:	460d      	mov	r5, r1

	if (i == 0) {
 800112a:	b951      	cbnz	r1, 8001142 <printi+0x28>
		print_buf[0] = '0';
 800112c:	2330      	movs	r3, #48	; 0x30
 800112e:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
 8001132:	f88d 1005 	strb.w	r1, [sp, #5]
		return prints (out, print_buf, width, pad);
 8001136:	464a      	mov	r2, r9
 8001138:	a901      	add	r1, sp, #4
 800113a:	4633      	mov	r3, r6
 800113c:	f7ff ffaa 	bl	8001094 <prints>
 8001140:	e03b      	b.n	80011ba <printi+0xa0>
	}

	if (sg && b == 10 && i < 0) {
 8001142:	b133      	cbz	r3, 8001152 <printi+0x38>
 8001144:	2a0a      	cmp	r2, #10
 8001146:	d104      	bne.n	8001152 <printi+0x38>
 8001148:	2900      	cmp	r1, #0
 800114a:	da02      	bge.n	8001152 <printi+0x38>
		neg = 1;
		u = -i;
 800114c:	424d      	negs	r5, r1
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
		neg = 1;
 800114e:	2001      	movs	r0, #1
 8001150:	e000      	b.n	8001154 <printi+0x3a>

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 8001152:	2000      	movs	r0, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
 8001154:	f10d 0810 	add.w	r8, sp, #16
 8001158:	2100      	movs	r1, #0
 800115a:	f808 1d01 	strb.w	r1, [r8, #-1]!

	while (u) {
 800115e:	b175      	cbz	r5, 800117e <printi+0x64>
		t = u % b;
 8001160:	fbb5 f1f2 	udiv	r1, r5, r2
 8001164:	fb02 5511 	mls	r5, r2, r1, r5
		if( t >= 10 )
 8001168:	2d09      	cmp	r5, #9
			t += letbase - '0' - 10;
 800116a:	bfc2      	ittt	gt
 800116c:	9b0e      	ldrgt	r3, [sp, #56]	; 0x38
 800116e:	f1a3 043a 	subgt.w	r4, r3, #58	; 0x3a
 8001172:	192d      	addgt	r5, r5, r4
		*--s = t + '0';
 8001174:	3530      	adds	r5, #48	; 0x30
 8001176:	f808 5d01 	strb.w	r5, [r8, #-1]!
		u /= b;
 800117a:	460d      	mov	r5, r1
 800117c:	e7ef      	b.n	800115e <printi+0x44>
 800117e:	4643      	mov	r3, r8
	}

	if (neg) {
 8001180:	b198      	cbz	r0, 80011aa <printi+0x90>
		if( width && (pad & PAD_ZERO) ) {
 8001182:	f1b9 0f00 	cmp.w	r9, #0
 8001186:	d009      	beq.n	800119c <printi+0x82>
 8001188:	07b2      	lsls	r2, r6, #30
 800118a:	d507      	bpl.n	800119c <printi+0x82>
			printchar (out, '-');
 800118c:	4638      	mov	r0, r7
 800118e:	212d      	movs	r1, #45	; 0x2d
 8001190:	f7ff ff6c 	bl	800106c <printchar>
			++pc;
			--width;
 8001194:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
	}

	if (neg) {
		if( width && (pad & PAD_ZERO) ) {
			printchar (out, '-');
			++pc;
 8001198:	2401      	movs	r4, #1
			--width;
 800119a:	e007      	b.n	80011ac <printi+0x92>
		}
		else {
			*--s = '-';
 800119c:	222d      	movs	r2, #45	; 0x2d
 800119e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80011a2:	f803 2c01 	strb.w	r2, [r3, #-1]

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 80011a6:	2400      	movs	r4, #0
 80011a8:	e000      	b.n	80011ac <printi+0x92>
 80011aa:	4604      	mov	r4, r0
		else {
			*--s = '-';
		}
	}

	return pc + prints (out, s, width, pad);
 80011ac:	4638      	mov	r0, r7
 80011ae:	4641      	mov	r1, r8
 80011b0:	464a      	mov	r2, r9
 80011b2:	4633      	mov	r3, r6
 80011b4:	f7ff ff6e 	bl	8001094 <prints>
 80011b8:	4420      	add	r0, r4
}
 80011ba:	b005      	add	sp, #20
 80011bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080011c0 <print>:

static int print(char **out, const char *format, va_list args )
{
 80011c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011c2:	b089      	sub	sp, #36	; 0x24
 80011c4:	4606      	mov	r6, r0
 80011c6:	460d      	mov	r5, r1
 80011c8:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
 80011ca:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 80011cc:	782b      	ldrb	r3, [r5, #0]
 80011ce:	b123      	cbz	r3, 80011da <print+0x1a>
		if (*format == '%') {
 80011d0:	2b25      	cmp	r3, #37	; 0x25
 80011d2:	d179      	bne.n	80012c8 <print+0x108>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
 80011d4:	786b      	ldrb	r3, [r5, #1]
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
 80011d6:	1c6a      	adds	r2, r5, #1
			width = pad = 0;
			if (*format == '\0') break;
 80011d8:	b92b      	cbnz	r3, 80011e6 <print+0x26>
		out:
			printchar (out, *format);
			++pc;
		}
	}
	if (out) **out = '\0';
 80011da:	2e00      	cmp	r6, #0
 80011dc:	d07b      	beq.n	80012d6 <print+0x116>
 80011de:	6833      	ldr	r3, [r6, #0]
 80011e0:	2200      	movs	r2, #0
 80011e2:	701a      	strb	r2, [r3, #0]
 80011e4:	e077      	b.n	80012d6 <print+0x116>
	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
 80011e6:	2b25      	cmp	r3, #37	; 0x25
 80011e8:	d06d      	beq.n	80012c6 <print+0x106>
			if (*format == '-') {
 80011ea:	2b2d      	cmp	r3, #45	; 0x2d
				++format;
 80011ec:	bf06      	itte	eq
 80011ee:	1caa      	addeq	r2, r5, #2
				pad = PAD_RIGHT;
 80011f0:	2301      	moveq	r3, #1
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
 80011f2:	2300      	movne	r3, #0
 80011f4:	4610      	mov	r0, r2
 80011f6:	3201      	adds	r2, #1
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
 80011f8:	7801      	ldrb	r1, [r0, #0]
 80011fa:	2930      	cmp	r1, #48	; 0x30
 80011fc:	d102      	bne.n	8001204 <print+0x44>
				++format;
				pad |= PAD_ZERO;
 80011fe:	f043 0302 	orr.w	r3, r3, #2
 8001202:	e7f7      	b.n	80011f4 <print+0x34>
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
 8001204:	2200      	movs	r2, #0
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 8001206:	7801      	ldrb	r1, [r0, #0]
 8001208:	f1a1 0730 	sub.w	r7, r1, #48	; 0x30
 800120c:	fa5f fe87 	uxtb.w	lr, r7
 8001210:	f1be 0f09 	cmp.w	lr, #9
 8001214:	4605      	mov	r5, r0
 8001216:	f100 0001 	add.w	r0, r0, #1
 800121a:	d803      	bhi.n	8001224 <print+0x64>
				width *= 10;
				width += *format - '0';
 800121c:	210a      	movs	r1, #10
 800121e:	fb01 7202 	mla	r2, r1, r2, r7
 8001222:	e7f0      	b.n	8001206 <print+0x46>
			}
			if( *format == 's' ) {
 8001224:	2973      	cmp	r1, #115	; 0x73
 8001226:	d109      	bne.n	800123c <print+0x7c>
				register char *s = (char *)va_arg( args, int );
 8001228:	9905      	ldr	r1, [sp, #20]
				pc += prints (out, s?s:"(null)", width, pad);
 800122a:	4f2c      	ldr	r7, [pc, #176]	; (80012dc <print+0x11c>)
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
				width += *format - '0';
			}
			if( *format == 's' ) {
				register char *s = (char *)va_arg( args, int );
 800122c:	1d08      	adds	r0, r1, #4
 800122e:	6809      	ldr	r1, [r1, #0]
 8001230:	9005      	str	r0, [sp, #20]
				pc += prints (out, s?s:"(null)", width, pad);
 8001232:	2900      	cmp	r1, #0
 8001234:	bf08      	it	eq
 8001236:	4639      	moveq	r1, r7
 8001238:	4630      	mov	r0, r6
 800123a:	e041      	b.n	80012c0 <print+0x100>
				continue;
			}
			if( *format == 'd' ) {
 800123c:	2964      	cmp	r1, #100	; 0x64
 800123e:	d10e      	bne.n	800125e <print+0x9e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 8001240:	e88d 000c 	stmia.w	sp, {r2, r3}
 8001244:	9905      	ldr	r1, [sp, #20]
 8001246:	2361      	movs	r3, #97	; 0x61
 8001248:	9302      	str	r3, [sp, #8]
 800124a:	1d08      	adds	r0, r1, #4
 800124c:	6809      	ldr	r1, [r1, #0]
 800124e:	9005      	str	r0, [sp, #20]
 8001250:	220a      	movs	r2, #10
 8001252:	4630      	mov	r0, r6
 8001254:	2301      	movs	r3, #1
 8001256:	f7ff ff60 	bl	800111a <printi>
 800125a:	4404      	add	r4, r0
				continue;
 800125c:	e039      	b.n	80012d2 <print+0x112>
			}
			if( *format == 'x' ) {
 800125e:	2978      	cmp	r1, #120	; 0x78
 8001260:	d106      	bne.n	8001270 <print+0xb0>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 8001262:	9905      	ldr	r1, [sp, #20]
 8001264:	1d08      	adds	r0, r1, #4
 8001266:	e88d 000c 	stmia.w	sp, {r2, r3}
 800126a:	9005      	str	r0, [sp, #20]
 800126c:	2361      	movs	r3, #97	; 0x61
 800126e:	e007      	b.n	8001280 <print+0xc0>
				continue;
			}
			if( *format == 'X' ) {
 8001270:	2958      	cmp	r1, #88	; 0x58
 8001272:	d10a      	bne.n	800128a <print+0xca>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 8001274:	9905      	ldr	r1, [sp, #20]
 8001276:	1d08      	adds	r0, r1, #4
 8001278:	e88d 000c 	stmia.w	sp, {r2, r3}
 800127c:	9005      	str	r0, [sp, #20]
 800127e:	2341      	movs	r3, #65	; 0x41
 8001280:	9302      	str	r3, [sp, #8]
 8001282:	4630      	mov	r0, r6
 8001284:	6809      	ldr	r1, [r1, #0]
 8001286:	2210      	movs	r2, #16
 8001288:	e00b      	b.n	80012a2 <print+0xe2>
				continue;
			}
			if( *format == 'u' ) {
 800128a:	2975      	cmp	r1, #117	; 0x75
 800128c:	d10b      	bne.n	80012a6 <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 800128e:	e88d 000c 	stmia.w	sp, {r2, r3}
 8001292:	9905      	ldr	r1, [sp, #20]
 8001294:	2361      	movs	r3, #97	; 0x61
 8001296:	9302      	str	r3, [sp, #8]
 8001298:	1d08      	adds	r0, r1, #4
 800129a:	6809      	ldr	r1, [r1, #0]
 800129c:	9005      	str	r0, [sp, #20]
 800129e:	220a      	movs	r2, #10
 80012a0:	4630      	mov	r0, r6
 80012a2:	2300      	movs	r3, #0
 80012a4:	e7d7      	b.n	8001256 <print+0x96>
				continue;
			}
			if( *format == 'c' ) {
 80012a6:	2963      	cmp	r1, #99	; 0x63
 80012a8:	d113      	bne.n	80012d2 <print+0x112>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 80012aa:	9905      	ldr	r1, [sp, #20]
 80012ac:	1d08      	adds	r0, r1, #4
 80012ae:	6809      	ldr	r1, [r1, #0]
 80012b0:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
 80012b4:	2100      	movs	r1, #0
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 80012b6:	9005      	str	r0, [sp, #20]
				scr[1] = '\0';
 80012b8:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
 80012bc:	4630      	mov	r0, r6
 80012be:	a907      	add	r1, sp, #28
 80012c0:	f7ff fee8 	bl	8001094 <prints>
 80012c4:	e7c9      	b.n	800125a <print+0x9a>
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
 80012c6:	4615      	mov	r5, r2
				continue;
			}
		}
		else {
		out:
			printchar (out, *format);
 80012c8:	4630      	mov	r0, r6
 80012ca:	7829      	ldrb	r1, [r5, #0]
 80012cc:	f7ff fece 	bl	800106c <printchar>
			++pc;
 80012d0:	3401      	adds	r4, #1
{
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
 80012d2:	3501      	adds	r5, #1
 80012d4:	e77a      	b.n	80011cc <print+0xc>
		}
	}
	if (out) **out = '\0';
	va_end( args );
	return pc;
}
 80012d6:	4620      	mov	r0, r4
 80012d8:	b009      	add	sp, #36	; 0x24
 80012da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012dc:	080170b4 	.word	0x080170b4

080012e0 <printf>:

int printf(const char *format, ...)
{
 80012e0:	b40f      	push	{r0, r1, r2, r3}
 80012e2:	b507      	push	{r0, r1, r2, lr}
 80012e4:	aa04      	add	r2, sp, #16
        va_list args;
        
        va_start( args, format );
        return print( 0, format, args );
 80012e6:	2000      	movs	r0, #0
	va_end( args );
	return pc;
}

int printf(const char *format, ...)
{
 80012e8:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
 80012ec:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
 80012ee:	f7ff ff67 	bl	80011c0 <print>
}
 80012f2:	b003      	add	sp, #12
 80012f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80012f8:	b004      	add	sp, #16
 80012fa:	4770      	bx	lr

080012fc <CmdTest>:
int mytest( int x );

void CmdTest(int action)
{

  if(action==CMD_SHORT_HELP) return;
 80012fc:	2801      	cmp	r0, #1
#include "common.h"

int mytest( int x );

void CmdTest(int action)
{
 80012fe:	b508      	push	{r3, lr}

  if(action==CMD_SHORT_HELP) return;
 8001300:	d00f      	beq.n	8001322 <CmdTest+0x26>
  if(action==CMD_LONG_HELP) {
 8001302:	2802      	cmp	r0, #2
 8001304:	d104      	bne.n	8001310 <CmdTest+0x14>
    printf("testasm\n\n"
 8001306:	4807      	ldr	r0, [pc, #28]	; (8001324 <CmdTest+0x28>)
	   );

    return;
  }
  printf("ret val = %d\n", mytest( 77  ) );
}
 8001308:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void CmdTest(int action)
{

  if(action==CMD_SHORT_HELP) return;
  if(action==CMD_LONG_HELP) {
    printf("testasm\n\n"
 800130c:	f003 be8a 	b.w	8005024 <puts>
	   "This command tests the C to assembler interface\n"
	   );

    return;
  }
  printf("ret val = %d\n", mytest( 77  ) );
 8001310:	204d      	movs	r0, #77	; 0x4d
 8001312:	f7fe ff67 	bl	80001e4 <mytest>
}
 8001316:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	   "This command tests the C to assembler interface\n"
	   );

    return;
  }
  printf("ret val = %d\n", mytest( 77  ) );
 800131a:	4601      	mov	r1, r0
 800131c:	4802      	ldr	r0, [pc, #8]	; (8001328 <CmdTest+0x2c>)
 800131e:	f7ff bfdf 	b.w	80012e0 <printf>
 8001322:	bd08      	pop	{r3, pc}
 8001324:	080170bb 	.word	0x080170bb
 8001328:	080170f4 	.word	0x080170f4

0800132c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800132c:	4915      	ldr	r1, [pc, #84]	; (8001384 <SystemInit+0x58>)
 800132e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001332:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001336:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800133a:	4b13      	ldr	r3, [pc, #76]	; (8001388 <SystemInit+0x5c>)
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	f042 0201 	orr.w	r2, r2, #1
 8001342:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8001344:	6858      	ldr	r0, [r3, #4]
 8001346:	4a11      	ldr	r2, [pc, #68]	; (800138c <SystemInit+0x60>)
 8001348:	4002      	ands	r2, r0
 800134a:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001352:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001356:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800135e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001360:	685a      	ldr	r2, [r3, #4]
 8001362:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001366:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8001368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800136a:	f022 020f 	bic.w	r2, r2, #15
 800136e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8001370:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001372:	4a07      	ldr	r2, [pc, #28]	; (8001390 <SystemInit+0x64>)
 8001374:	4002      	ands	r2, r0
 8001376:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800137c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001380:	608b      	str	r3, [r1, #8]
 8001382:	4770      	bx	lr
 8001384:	e000ed00 	.word	0xe000ed00
 8001388:	40021000 	.word	0x40021000
 800138c:	f87fc00c 	.word	0xf87fc00c
 8001390:	ff00fccc 	.word	0xff00fccc

08001394 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001396:	6803      	ldr	r3, [r0, #0]
 8001398:	07db      	lsls	r3, r3, #31
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800139a:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800139c:	d404      	bmi.n	80013a8 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800139e:	6823      	ldr	r3, [r4, #0]
 80013a0:	079f      	lsls	r7, r3, #30
 80013a2:	f100 80c6 	bmi.w	8001532 <HAL_RCC_OscConfig+0x19e>
 80013a6:	e157      	b.n	8001658 <HAL_RCC_OscConfig+0x2c4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80013a8:	4dc1      	ldr	r5, [pc, #772]	; (80016b0 <HAL_RCC_OscConfig+0x31c>)
 80013aa:	686b      	ldr	r3, [r5, #4]
 80013ac:	f003 030c 	and.w	r3, r3, #12
 80013b0:	2b04      	cmp	r3, #4
 80013b2:	d007      	beq.n	80013c4 <HAL_RCC_OscConfig+0x30>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013b4:	686b      	ldr	r3, [r5, #4]
 80013b6:	f003 030c 	and.w	r3, r3, #12
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80013ba:	2b08      	cmp	r3, #8
 80013bc:	d127      	bne.n	800140e <HAL_RCC_OscConfig+0x7a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013be:	686b      	ldr	r3, [r5, #4]
 80013c0:	03de      	lsls	r6, r3, #15
 80013c2:	d524      	bpl.n	800140e <HAL_RCC_OscConfig+0x7a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80013c8:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80013cc:	fab3 f383 	clz	r3, r3
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON))
 80013d0:	f043 0320 	orr.w	r3, r3, #32
 80013d4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d101      	bne.n	80013e0 <HAL_RCC_OscConfig+0x4c>
 80013dc:	6829      	ldr	r1, [r5, #0]
 80013de:	e004      	b.n	80013ea <HAL_RCC_OscConfig+0x56>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013e0:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80013e4:	fab2 f282 	clz	r2, r2
 80013e8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013ee:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80013f2:	fab3 f383 	clz	r3, r3
 80013f6:	2201      	movs	r2, #1
 80013f8:	f003 031f 	and.w	r3, r3, #31
 80013fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001400:	420b      	tst	r3, r1
 8001402:	d0cc      	beq.n	800139e <HAL_RCC_OscConfig+0xa>
 8001404:	6863      	ldr	r3, [r4, #4]
 8001406:	4293      	cmp	r3, r2
 8001408:	d0c9      	beq.n	800139e <HAL_RCC_OscConfig+0xa>
      {
        return HAL_ERROR;
 800140a:	2001      	movs	r0, #1
 800140c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      }
    }
    else
    {
      /* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
      __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 800140e:	4ea9      	ldr	r6, [pc, #676]	; (80016b4 <HAL_RCC_OscConfig+0x320>)
 8001410:	2300      	movs	r3, #0
 8001412:	7033      	strb	r3, [r6, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 8001414:	f000 fc8e 	bl	8001d34 <HAL_GetTick>
 8001418:	4607      	mov	r7, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800141a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800141e:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001422:	fab3 f383 	clz	r3, r3
      
      /* Wait till HSE is bypassed or disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001426:	f043 0320 	orr.w	r3, r3, #32
 800142a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800142e:	2b01      	cmp	r3, #1
 8001430:	d101      	bne.n	8001436 <HAL_RCC_OscConfig+0xa2>
 8001432:	6829      	ldr	r1, [r5, #0]
 8001434:	e004      	b.n	8001440 <HAL_RCC_OscConfig+0xac>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001436:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800143a:	fab2 f282 	clz	r2, r2
 800143e:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001440:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001444:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001448:	fab3 f383 	clz	r3, r3
 800144c:	2201      	movs	r2, #1
 800144e:	f003 031f 	and.w	r3, r3, #31
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	420b      	tst	r3, r1
 8001458:	d008      	beq.n	800146c <HAL_RCC_OscConfig+0xd8>
      {
        if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 800145a:	f000 fc6b 	bl	8001d34 <HAL_GetTick>
 800145e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001462:	1bc0      	subs	r0, r0, r7
 8001464:	4298      	cmp	r0, r3
 8001466:	d9d8      	bls.n	800141a <HAL_RCC_OscConfig+0x86>
        {
          return HAL_TIMEOUT;
 8001468:	2003      	movs	r0, #3
 800146a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        }
      }

      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800146c:	7923      	ldrb	r3, [r4, #4]
 800146e:	7033      	strb	r3, [r6, #0]

      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001470:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001472:	f023 020f 	bic.w	r2, r3, #15
 8001476:	68a3      	ldr	r3, [r4, #8]
 8001478:	4313      	orrs	r3, r2
 800147a:	62eb      	str	r3, [r5, #44]	; 0x2c

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState == RCC_HSE_ON)
 800147c:	6863      	ldr	r3, [r4, #4]
 800147e:	2b01      	cmp	r3, #1
 8001480:	d12b      	bne.n	80014da <HAL_RCC_OscConfig+0x146>
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 8001482:	f000 fc57 	bl	8001d34 <HAL_GetTick>
 8001486:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001488:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800148c:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001490:	fab3 f383 	clz	r3, r3

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001494:	f043 0320 	orr.w	r3, r3, #32
 8001498:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800149c:	2b01      	cmp	r3, #1
 800149e:	d101      	bne.n	80014a4 <HAL_RCC_OscConfig+0x110>
 80014a0:	6829      	ldr	r1, [r5, #0]
 80014a2:	e004      	b.n	80014ae <HAL_RCC_OscConfig+0x11a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014a4:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80014a8:	fab2 f282 	clz	r2, r2
 80014ac:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014b2:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80014b6:	fab3 f383 	clz	r3, r3
 80014ba:	2201      	movs	r2, #1
 80014bc:	f003 031f 	and.w	r3, r3, #31
 80014c0:	fa02 f303 	lsl.w	r3, r2, r3
 80014c4:	420b      	tst	r3, r1
 80014c6:	f47f af6a 	bne.w	800139e <HAL_RCC_OscConfig+0xa>
        {
          if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 80014ca:	f000 fc33 	bl	8001d34 <HAL_GetTick>
 80014ce:	f241 3388 	movw	r3, #5000	; 0x1388
 80014d2:	1b80      	subs	r0, r0, r6
 80014d4:	4298      	cmp	r0, r3
 80014d6:	d9d7      	bls.n	8001488 <HAL_RCC_OscConfig+0xf4>
 80014d8:	e7c6      	b.n	8001468 <HAL_RCC_OscConfig+0xd4>
        }
      }
      else
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 80014da:	f000 fc2b 	bl	8001d34 <HAL_GetTick>
 80014de:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014e0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014e4:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80014e8:	fab3 f383 	clz	r3, r3

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ec:	f043 0320 	orr.w	r3, r3, #32
 80014f0:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d101      	bne.n	80014fc <HAL_RCC_OscConfig+0x168>
 80014f8:	6829      	ldr	r1, [r5, #0]
 80014fa:	e004      	b.n	8001506 <HAL_RCC_OscConfig+0x172>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014fc:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001500:	fab2 f282 	clz	r2, r2
 8001504:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001506:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800150a:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800150e:	fab3 f383 	clz	r3, r3
 8001512:	2201      	movs	r2, #1
 8001514:	f003 031f 	and.w	r3, r3, #31
 8001518:	fa02 f303 	lsl.w	r3, r2, r3
 800151c:	420b      	tst	r3, r1
 800151e:	f43f af3e 	beq.w	800139e <HAL_RCC_OscConfig+0xa>
        {
          if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 8001522:	f000 fc07 	bl	8001d34 <HAL_GetTick>
 8001526:	f241 3388 	movw	r3, #5000	; 0x1388
 800152a:	1b80      	subs	r0, r0, r6
 800152c:	4298      	cmp	r0, r3
 800152e:	d9d7      	bls.n	80014e0 <HAL_RCC_OscConfig+0x14c>
 8001530:	e79a      	b.n	8001468 <HAL_RCC_OscConfig+0xd4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */    
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001532:	4d5f      	ldr	r5, [pc, #380]	; (80016b0 <HAL_RCC_OscConfig+0x31c>)
 8001534:	686b      	ldr	r3, [r5, #4]
 8001536:	f013 0f0c 	tst.w	r3, #12
 800153a:	d007      	beq.n	800154c <HAL_RCC_OscConfig+0x1b8>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800153c:	686b      	ldr	r3, [r5, #4]
 800153e:	f003 030c 	and.w	r3, r3, #12
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */    
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001542:	2b08      	cmp	r3, #8
 8001544:	d125      	bne.n	8001592 <HAL_RCC_OscConfig+0x1fe>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001546:	686b      	ldr	r3, [r5, #4]
 8001548:	03d8      	lsls	r0, r3, #15
 800154a:	d422      	bmi.n	8001592 <HAL_RCC_OscConfig+0x1fe>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800154c:	2202      	movs	r2, #2
 800154e:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001552:	fab3 f383 	clz	r3, r3
    {
      /* When the HSI is used as system clock it is not allowed to be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001556:	f043 0320 	orr.w	r3, r3, #32
 800155a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800155e:	2b01      	cmp	r3, #1
 8001560:	d101      	bne.n	8001566 <HAL_RCC_OscConfig+0x1d2>
 8001562:	6829      	ldr	r1, [r5, #0]
 8001564:	e004      	b.n	8001570 <HAL_RCC_OscConfig+0x1dc>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001566:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800156a:	fab2 f282 	clz	r2, r2
 800156e:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001570:	2302      	movs	r3, #2
 8001572:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001576:	fab3 f383 	clz	r3, r3
 800157a:	2201      	movs	r2, #1
 800157c:	f003 031f 	and.w	r3, r3, #31
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	420b      	tst	r3, r1
 8001586:	d030      	beq.n	80015ea <HAL_RCC_OscConfig+0x256>
 8001588:	6923      	ldr	r3, [r4, #16]
 800158a:	4293      	cmp	r3, r2
 800158c:	f47f af3d 	bne.w	800140a <HAL_RCC_OscConfig+0x76>
 8001590:	e02b      	b.n	80015ea <HAL_RCC_OscConfig+0x256>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001592:	6922      	ldr	r2, [r4, #16]
 8001594:	4b48      	ldr	r3, [pc, #288]	; (80016b8 <HAL_RCC_OscConfig+0x324>)
 8001596:	b3ba      	cbz	r2, 8001608 <HAL_RCC_OscConfig+0x274>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001598:	2201      	movs	r2, #1
 800159a:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800159c:	f000 fbca 	bl	8001d34 <HAL_GetTick>
 80015a0:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015a2:	2202      	movs	r2, #2
 80015a4:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80015a8:	fab3 f383 	clz	r3, r3

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015ac:	f043 0320 	orr.w	r3, r3, #32
 80015b0:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d101      	bne.n	80015bc <HAL_RCC_OscConfig+0x228>
 80015b8:	6829      	ldr	r1, [r5, #0]
 80015ba:	e004      	b.n	80015c6 <HAL_RCC_OscConfig+0x232>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015bc:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80015c0:	fab2 f282 	clz	r2, r2
 80015c4:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c6:	2302      	movs	r3, #2
 80015c8:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80015cc:	fab3 f383 	clz	r3, r3
 80015d0:	2201      	movs	r2, #1
 80015d2:	f003 031f 	and.w	r3, r3, #31
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	420b      	tst	r3, r1
 80015dc:	d105      	bne.n	80015ea <HAL_RCC_OscConfig+0x256>
        {
          if((HAL_GetTick()-tickstart) > HSI_TIMEOUT_VALUE)
 80015de:	f000 fba9 	bl	8001d34 <HAL_GetTick>
 80015e2:	1b80      	subs	r0, r0, r6
 80015e4:	2864      	cmp	r0, #100	; 0x64
 80015e6:	d9dc      	bls.n	80015a2 <HAL_RCC_OscConfig+0x20e>
 80015e8:	e73e      	b.n	8001468 <HAL_RCC_OscConfig+0xd4>
            return HAL_TIMEOUT;
          }      
        } 

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ea:	682a      	ldr	r2, [r5, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ec:	23f8      	movs	r3, #248	; 0xf8
 80015ee:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80015f2:	fab3 f383 	clz	r3, r3
 80015f6:	6961      	ldr	r1, [r4, #20]
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	4099      	lsls	r1, r3
 80015fc:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001600:	ea41 0302 	orr.w	r3, r1, r2
 8001604:	602b      	str	r3, [r5, #0]
 8001606:	e027      	b.n	8001658 <HAL_RCC_OscConfig+0x2c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001608:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800160a:	f000 fb93 	bl	8001d34 <HAL_GetTick>
 800160e:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001610:	2202      	movs	r2, #2
 8001612:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001616:	fab3 f383 	clz	r3, r3
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800161a:	f043 0320 	orr.w	r3, r3, #32
 800161e:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001622:	2b01      	cmp	r3, #1
 8001624:	d101      	bne.n	800162a <HAL_RCC_OscConfig+0x296>
 8001626:	6829      	ldr	r1, [r5, #0]
 8001628:	e004      	b.n	8001634 <HAL_RCC_OscConfig+0x2a0>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800162a:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800162e:	fab2 f282 	clz	r2, r2
 8001632:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001634:	2302      	movs	r3, #2
 8001636:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800163a:	fab3 f383 	clz	r3, r3
 800163e:	2201      	movs	r2, #1
 8001640:	f003 031f 	and.w	r3, r3, #31
 8001644:	fa02 f303 	lsl.w	r3, r2, r3
 8001648:	420b      	tst	r3, r1
 800164a:	d005      	beq.n	8001658 <HAL_RCC_OscConfig+0x2c4>
        {
          if((HAL_GetTick()-tickstart) > HSI_TIMEOUT_VALUE)
 800164c:	f000 fb72 	bl	8001d34 <HAL_GetTick>
 8001650:	1b80      	subs	r0, r0, r6
 8001652:	2864      	cmp	r0, #100	; 0x64
 8001654:	d9dc      	bls.n	8001610 <HAL_RCC_OscConfig+0x27c>
 8001656:	e707      	b.n	8001468 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001658:	6823      	ldr	r3, [r4, #0]
 800165a:	0719      	lsls	r1, r3, #28
 800165c:	d404      	bmi.n	8001668 <HAL_RCC_OscConfig+0x2d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800165e:	6823      	ldr	r3, [r4, #0]
 8001660:	075a      	lsls	r2, r3, #29
 8001662:	f140 80a7 	bpl.w	80017b4 <HAL_RCC_OscConfig+0x420>
 8001666:	e04a      	b.n	80016fe <HAL_RCC_OscConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001668:	69a2      	ldr	r2, [r4, #24]
 800166a:	4d11      	ldr	r5, [pc, #68]	; (80016b0 <HAL_RCC_OscConfig+0x31c>)
 800166c:	4b13      	ldr	r3, [pc, #76]	; (80016bc <HAL_RCC_OscConfig+0x328>)
 800166e:	b33a      	cbz	r2, 80016c0 <HAL_RCC_OscConfig+0x32c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001670:	2201      	movs	r2, #1
 8001672:	601a      	str	r2, [r3, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 8001674:	f000 fb5e 	bl	8001d34 <HAL_GetTick>
 8001678:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800167a:	2302      	movs	r3, #2
 800167c:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001680:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001684:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001688:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800168c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800168e:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001692:	fab3 f383 	clz	r3, r3
 8001696:	2201      	movs	r2, #1
 8001698:	f003 031f 	and.w	r3, r3, #31
 800169c:	fa02 f303 	lsl.w	r3, r2, r3
 80016a0:	420b      	tst	r3, r1
 80016a2:	d1dc      	bne.n	800165e <HAL_RCC_OscConfig+0x2ca>
      {
        if((HAL_GetTick()-tickstart) > LSI_TIMEOUT_VALUE)
 80016a4:	f000 fb46 	bl	8001d34 <HAL_GetTick>
 80016a8:	1b80      	subs	r0, r0, r6
 80016aa:	2864      	cmp	r0, #100	; 0x64
 80016ac:	d9e5      	bls.n	800167a <HAL_RCC_OscConfig+0x2e6>
 80016ae:	e6db      	b.n	8001468 <HAL_RCC_OscConfig+0xd4>
 80016b0:	40021000 	.word	0x40021000
 80016b4:	40021002 	.word	0x40021002
 80016b8:	42420000 	.word	0x42420000
 80016bc:	42420480 	.word	0x42420480
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016c0:	601a      	str	r2, [r3, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 80016c2:	f000 fb37 	bl	8001d34 <HAL_GetTick>
 80016c6:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016c8:	2302      	movs	r3, #2
 80016ca:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80016ce:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d2:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80016d6:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016da:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016dc:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80016e0:	fab3 f383 	clz	r3, r3
 80016e4:	2201      	movs	r2, #1
 80016e6:	f003 031f 	and.w	r3, r3, #31
 80016ea:	fa02 f303 	lsl.w	r3, r2, r3
 80016ee:	420b      	tst	r3, r1
 80016f0:	d0b5      	beq.n	800165e <HAL_RCC_OscConfig+0x2ca>
      {
        if((HAL_GetTick()-tickstart) > LSI_TIMEOUT_VALUE)
 80016f2:	f000 fb1f 	bl	8001d34 <HAL_GetTick>
 80016f6:	1b80      	subs	r0, r0, r6
 80016f8:	2864      	cmp	r0, #100	; 0x64
 80016fa:	d9e5      	bls.n	80016c8 <HAL_RCC_OscConfig+0x334>
 80016fc:	e6b4      	b.n	8001468 <HAL_RCC_OscConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock */
    __PWR_CLK_ENABLE();
 80016fe:	4d97      	ldr	r5, [pc, #604]	; (800195c <HAL_RCC_OscConfig+0x5c8>)

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8001700:	4a97      	ldr	r2, [pc, #604]	; (8001960 <HAL_RCC_OscConfig+0x5cc>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock */
    __PWR_CLK_ENABLE();
 8001702:	69eb      	ldr	r3, [r5, #28]
 8001704:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001708:	61eb      	str	r3, [r5, #28]

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 800170a:	6813      	ldr	r3, [r2, #0]
 800170c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001710:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001712:	f000 fb0f 	bl	8001d34 <HAL_GetTick>
 8001716:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001718:	4b91      	ldr	r3, [pc, #580]	; (8001960 <HAL_RCC_OscConfig+0x5cc>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	05db      	lsls	r3, r3, #23
 800171e:	d54d      	bpl.n	80017bc <HAL_RCC_OscConfig+0x428>
        return HAL_TIMEOUT;
      }      
    }

    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 8001720:	6a2b      	ldr	r3, [r5, #32]
 8001722:	f023 0305 	bic.w	r3, r3, #5
 8001726:	622b      	str	r3, [r5, #32]
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001728:	f000 fb04 	bl	8001d34 <HAL_GetTick>
 800172c:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800172e:	2302      	movs	r3, #2
 8001730:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001734:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001738:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800173c:	fab2 f282 	clz	r2, r2
      
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001740:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001744:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001748:	429a      	cmp	r2, r3
 800174a:	bf0c      	ite	eq
 800174c:	6a29      	ldreq	r1, [r5, #32]
 800174e:	6a69      	ldrne	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001750:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001754:	fab3 f383 	clz	r3, r3
 8001758:	2201      	movs	r2, #1
 800175a:	f003 031f 	and.w	r3, r3, #31
 800175e:	fa02 f303 	lsl.w	r3, r2, r3
 8001762:	420b      	tst	r3, r1
 8001764:	d130      	bne.n	80017c8 <HAL_RCC_OscConfig+0x434>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001766:	6a2b      	ldr	r3, [r5, #32]
 8001768:	68e2      	ldr	r2, [r4, #12]
 800176a:	f023 0305 	bic.w	r3, r3, #5
 800176e:	4313      	orrs	r3, r2
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001770:	2a01      	cmp	r2, #1
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001772:	622b      	str	r3, [r5, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001774:	d138      	bne.n	80017e8 <HAL_RCC_OscConfig+0x454>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8001776:	f000 fadd 	bl	8001d34 <HAL_GetTick>
 800177a:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800177c:	2302      	movs	r3, #2
 800177e:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001782:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001786:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800178a:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800178e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001792:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001796:	429a      	cmp	r2, r3
 8001798:	bf0c      	ite	eq
 800179a:	6a29      	ldreq	r1, [r5, #32]
 800179c:	6a69      	ldrne	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800179e:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80017a2:	fab3 f383 	clz	r3, r3
 80017a6:	2201      	movs	r2, #1
 80017a8:	f003 031f 	and.w	r3, r3, #31
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	420b      	tst	r3, r1
 80017b2:	d011      	beq.n	80017d8 <HAL_RCC_OscConfig+0x444>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017b4:	69e2      	ldr	r2, [r4, #28]
 80017b6:	2a00      	cmp	r2, #0
 80017b8:	d13d      	bne.n	8001836 <HAL_RCC_OscConfig+0x4a2>
 80017ba:	e08b      	b.n	80018d4 <HAL_RCC_OscConfig+0x540>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick()-tickstart) > DBP_TIMEOUT_VALUE)
 80017bc:	f000 faba 	bl	8001d34 <HAL_GetTick>
 80017c0:	1b80      	subs	r0, r0, r6
 80017c2:	2864      	cmp	r0, #100	; 0x64
 80017c4:	d9a8      	bls.n	8001718 <HAL_RCC_OscConfig+0x384>
 80017c6:	e64f      	b.n	8001468 <HAL_RCC_OscConfig+0xd4>
    tickstart = HAL_GetTick();
      
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
    {
      if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 80017c8:	f000 fab4 	bl	8001d34 <HAL_GetTick>
 80017cc:	f241 3388 	movw	r3, #5000	; 0x1388
 80017d0:	1b80      	subs	r0, r0, r6
 80017d2:	4298      	cmp	r0, r3
 80017d4:	d9ab      	bls.n	800172e <HAL_RCC_OscConfig+0x39a>
 80017d6:	e647      	b.n	8001468 <HAL_RCC_OscConfig+0xd4>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 80017d8:	f000 faac 	bl	8001d34 <HAL_GetTick>
 80017dc:	f241 3388 	movw	r3, #5000	; 0x1388
 80017e0:	1b80      	subs	r0, r0, r6
 80017e2:	4298      	cmp	r0, r3
 80017e4:	d9ca      	bls.n	800177c <HAL_RCC_OscConfig+0x3e8>
 80017e6:	e63f      	b.n	8001468 <HAL_RCC_OscConfig+0xd4>
      }
    }
    else
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 80017e8:	f000 faa4 	bl	8001d34 <HAL_GetTick>
 80017ec:	4606      	mov	r6, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ee:	2302      	movs	r3, #2
 80017f0:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80017f4:	fab2 f282 	clz	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f8:	fa93 f2a3 	rbit	r2, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80017fc:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001800:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001804:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001808:	429a      	cmp	r2, r3
 800180a:	bf0c      	ite	eq
 800180c:	6a29      	ldreq	r1, [r5, #32]
 800180e:	6a69      	ldrne	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001810:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001814:	fab3 f383 	clz	r3, r3
 8001818:	2201      	movs	r2, #1
 800181a:	f003 031f 	and.w	r3, r3, #31
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	420b      	tst	r3, r1
 8001824:	d0c6      	beq.n	80017b4 <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 8001826:	f000 fa85 	bl	8001d34 <HAL_GetTick>
 800182a:	f241 3388 	movw	r3, #5000	; 0x1388
 800182e:	1b80      	subs	r0, r0, r6
 8001830:	4298      	cmp	r0, r3
 8001832:	d9dc      	bls.n	80017ee <HAL_RCC_OscConfig+0x45a>
 8001834:	e618      	b.n	8001468 <HAL_RCC_OscConfig+0xd4>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001836:	4d49      	ldr	r5, [pc, #292]	; (800195c <HAL_RCC_OscConfig+0x5c8>)
 8001838:	686b      	ldr	r3, [r5, #4]
 800183a:	f003 030c 	and.w	r3, r3, #12
 800183e:	2b08      	cmp	r3, #8
 8001840:	f43f ade3 	beq.w	800140a <HAL_RCC_OscConfig+0x76>
 8001844:	4e47      	ldr	r6, [pc, #284]	; (8001964 <HAL_RCC_OscConfig+0x5d0>)
 8001846:	2300      	movs	r3, #0
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001848:	2a02      	cmp	r2, #2
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800184a:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800184c:	d15c      	bne.n	8001908 <HAL_RCC_OscConfig+0x574>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get timeout */
        tickstart = HAL_GetTick();
 800184e:	f000 fa71 	bl	8001d34 <HAL_GetTick>
 8001852:	4607      	mov	r7, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001854:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001858:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800185c:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001860:	f043 0320 	orr.w	r3, r3, #32
 8001864:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001868:	2b01      	cmp	r3, #1
 800186a:	d135      	bne.n	80018d8 <HAL_RCC_OscConfig+0x544>
 800186c:	682a      	ldr	r2, [r5, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800186e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001872:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001876:	fab3 f383 	clz	r3, r3
 800187a:	2101      	movs	r1, #1
 800187c:	f003 031f 	and.w	r3, r3, #31
 8001880:	fa01 f303 	lsl.w	r3, r1, r3
 8001884:	4213      	tst	r3, r2
 8001886:	d12d      	bne.n	80018e4 <HAL_RCC_OscConfig+0x550>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001888:	6a20      	ldr	r0, [r4, #32]
 800188a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800188c:	686b      	ldr	r3, [r5, #4]
 800188e:	4302      	orrs	r2, r0
 8001890:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8001894:	4313      	orrs	r3, r2
 8001896:	606b      	str	r3, [r5, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001898:	6031      	str	r1, [r6, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800189a:	f000 fa4b 	bl	8001d34 <HAL_GetTick>
 800189e:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018a4:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80018a8:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018ac:	f043 0320 	orr.w	r3, r3, #32
 80018b0:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d11b      	bne.n	80018f0 <HAL_RCC_OscConfig+0x55c>
 80018b8:	6829      	ldr	r1, [r5, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018be:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80018c2:	fab3 f383 	clz	r3, r3
 80018c6:	2201      	movs	r2, #1
 80018c8:	f003 031f 	and.w	r3, r3, #31
 80018cc:	fa02 f303 	lsl.w	r3, r2, r3
 80018d0:	420b      	tst	r3, r1
 80018d2:	d013      	beq.n	80018fc <HAL_RCC_OscConfig+0x568>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80018d4:	2000      	movs	r0, #0
 80018d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d8:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80018dc:	fab2 f282 	clz	r2, r2

        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018e0:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80018e2:	e7c4      	b.n	800186e <HAL_RCC_OscConfig+0x4da>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 80018e4:	f000 fa26 	bl	8001d34 <HAL_GetTick>
 80018e8:	1bc0      	subs	r0, r0, r7
 80018ea:	2864      	cmp	r0, #100	; 0x64
 80018ec:	d9b2      	bls.n	8001854 <HAL_RCC_OscConfig+0x4c0>
 80018ee:	e5bb      	b.n	8001468 <HAL_RCC_OscConfig+0xd4>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018f0:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80018f4:	fab2 f282 	clz	r2, r2

        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018f8:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80018fa:	e7de      	b.n	80018ba <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 80018fc:	f000 fa1a 	bl	8001d34 <HAL_GetTick>
 8001900:	1b00      	subs	r0, r0, r4
 8001902:	2864      	cmp	r0, #100	; 0x64
 8001904:	d9cc      	bls.n	80018a0 <HAL_RCC_OscConfig+0x50c>
 8001906:	e5af      	b.n	8001468 <HAL_RCC_OscConfig+0xd4>
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        /* Get timeout */
        tickstart = HAL_GetTick();
 8001908:	f000 fa14 	bl	8001d34 <HAL_GetTick>
 800190c:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001912:	fa92 f3a2 	rbit	r3, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001916:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800191a:	f043 0320 	orr.w	r3, r3, #32
 800191e:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001922:	2b01      	cmp	r3, #1
 8001924:	d101      	bne.n	800192a <HAL_RCC_OscConfig+0x596>
 8001926:	6829      	ldr	r1, [r5, #0]
 8001928:	e004      	b.n	8001934 <HAL_RCC_OscConfig+0x5a0>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800192a:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800192e:	fab2 f282 	clz	r2, r2
 8001932:	6a69      	ldr	r1, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001934:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001938:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800193c:	fab3 f383 	clz	r3, r3
 8001940:	2201      	movs	r2, #1
 8001942:	f003 031f 	and.w	r3, r3, #31
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	420b      	tst	r3, r1
 800194c:	d0c2      	beq.n	80018d4 <HAL_RCC_OscConfig+0x540>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 800194e:	f000 f9f1 	bl	8001d34 <HAL_GetTick>
 8001952:	1b00      	subs	r0, r0, r4
 8001954:	2864      	cmp	r0, #100	; 0x64
 8001956:	d9da      	bls.n	800190e <HAL_RCC_OscConfig+0x57a>
 8001958:	e586      	b.n	8001468 <HAL_RCC_OscConfig+0xd4>
 800195a:	bf00      	nop
 800195c:	40021000 	.word	0x40021000
 8001960:	40007000 	.word	0x40007000
 8001964:	42420060 	.word	0x42420060

08001968 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001968:	4ab0      	ldr	r2, [pc, #704]	; (8001c2c <HAL_RCC_ClockConfig+0x2c4>)
  *         If a clock source which is not yet ready is selected, the switch will
  *         occur when the clock source will be ready.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800196a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800196c:	6813      	ldr	r3, [r2, #0]
 800196e:	f003 0307 	and.w	r3, r3, #7
 8001972:	4299      	cmp	r1, r3
  *         If a clock source which is not yet ready is selected, the switch will
  *         occur when the clock source will be ready.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001974:	4604      	mov	r4, r0
 8001976:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001978:	f240 80a9 	bls.w	8001ace <HAL_RCC_ClockConfig+0x166>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800197c:	6813      	ldr	r3, [r2, #0]
 800197e:	f023 0307 	bic.w	r3, r3, #7
 8001982:	430b      	orrs	r3, r1
 8001984:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001986:	6813      	ldr	r3, [r2, #0]
 8001988:	f003 0307 	and.w	r3, r3, #7
 800198c:	428b      	cmp	r3, r1
 800198e:	d001      	beq.n	8001994 <HAL_RCC_ClockConfig+0x2c>
    {
      return HAL_ERROR;
 8001990:	2001      	movs	r0, #1
 8001992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    }

    /*-------------------------- HCLK Configuration ----------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001994:	6801      	ldr	r1, [r0, #0]
 8001996:	078f      	lsls	r7, r1, #30
    {
      assert_param(IS_RCC_SYSCLK_DIV(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001998:	bf41      	itttt	mi
 800199a:	48a5      	ldrmi	r0, [pc, #660]	; (8001c30 <HAL_RCC_ClockConfig+0x2c8>)
 800199c:	6843      	ldrmi	r3, [r0, #4]
 800199e:	f023 02f0 	bicmi.w	r2, r3, #240	; 0xf0
 80019a2:	68a3      	ldrmi	r3, [r4, #8]
 80019a4:	bf44      	itt	mi
 80019a6:	4313      	orrmi	r3, r2
 80019a8:	6043      	strmi	r3, [r0, #4]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019aa:	07ce      	lsls	r6, r1, #31
 80019ac:	d40b      	bmi.n	80019c6 <HAL_RCC_ClockConfig+0x5e>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019ae:	6821      	ldr	r1, [r4, #0]
 80019b0:	074d      	lsls	r5, r1, #29
 80019b2:	f140 812b 	bpl.w	8001c0c <HAL_RCC_ClockConfig+0x2a4>
  {
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019b6:	489e      	ldr	r0, [pc, #632]	; (8001c30 <HAL_RCC_ClockConfig+0x2c8>)
 80019b8:	6843      	ldr	r3, [r0, #4]
 80019ba:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019be:	68e3      	ldr	r3, [r4, #12]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	6043      	str	r3, [r0, #4]
 80019c4:	e122      	b.n	8001c0c <HAL_RCC_ClockConfig+0x2a4>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019c6:	6862      	ldr	r2, [r4, #4]
 80019c8:	4d99      	ldr	r5, [pc, #612]	; (8001c30 <HAL_RCC_ClockConfig+0x2c8>)
 80019ca:	2a01      	cmp	r2, #1
 80019cc:	d115      	bne.n	80019fa <HAL_RCC_ClockConfig+0x92>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ce:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80019d2:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80019d6:	fab3 f383 	clz	r3, r3
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019da:	f043 0320 	orr.w	r3, r3, #32
 80019de:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d101      	bne.n	80019ea <HAL_RCC_ClockConfig+0x82>
 80019e6:	6828      	ldr	r0, [r5, #0]
 80019e8:	e004      	b.n	80019f4 <HAL_RCC_ClockConfig+0x8c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ea:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80019ee:	fab1 f181 	clz	r1, r1
 80019f2:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019f8:	e02a      	b.n	8001a50 <HAL_RCC_ClockConfig+0xe8>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019fa:	2a02      	cmp	r2, #2
 80019fc:	d115      	bne.n	8001a2a <HAL_RCC_ClockConfig+0xc2>
 80019fe:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a02:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001a06:	fab3 f383 	clz	r3, r3
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a0a:	f043 0320 	orr.w	r3, r3, #32
 8001a0e:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d101      	bne.n	8001a1a <HAL_RCC_ClockConfig+0xb2>
 8001a16:	6828      	ldr	r0, [r5, #0]
 8001a18:	e004      	b.n	8001a24 <HAL_RCC_ClockConfig+0xbc>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a1a:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001a1e:	fab1 f181 	clz	r1, r1
 8001a22:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a24:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a28:	e012      	b.n	8001a50 <HAL_RCC_ClockConfig+0xe8>
 8001a2a:	2102      	movs	r1, #2
 8001a2c:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001a30:	fab3 f383 	clz	r3, r3
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a34:	f043 0320 	orr.w	r3, r3, #32
 8001a38:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d101      	bne.n	8001a44 <HAL_RCC_ClockConfig+0xdc>
 8001a40:	6828      	ldr	r0, [r5, #0]
 8001a42:	e004      	b.n	8001a4e <HAL_RCC_ClockConfig+0xe6>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a44:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001a48:	fab1 f181 	clz	r1, r1
 8001a4c:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a4e:	2302      	movs	r3, #2
 8001a50:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001a54:	fab3 f383 	clz	r3, r3
 8001a58:	2101      	movs	r1, #1
 8001a5a:	f003 031f 	and.w	r3, r3, #31
 8001a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a62:	4203      	tst	r3, r0
 8001a64:	d094      	beq.n	8001990 <HAL_RCC_ClockConfig+0x28>
        {
          return HAL_ERROR;
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a66:	686b      	ldr	r3, [r5, #4]
 8001a68:	f023 0303 	bic.w	r3, r3, #3
 8001a6c:	431a      	orrs	r2, r3
 8001a6e:	606a      	str	r2, [r5, #4]

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001a70:	f000 f960 	bl	8001d34 <HAL_GetTick>
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a74:	6863      	ldr	r3, [r4, #4]
 8001a76:	2b01      	cmp	r3, #1
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001a78:	4606      	mov	r6, r0
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a7a:	d10d      	bne.n	8001a98 <HAL_RCC_ClockConfig+0x130>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a7c:	686b      	ldr	r3, [r5, #4]
 8001a7e:	f003 030c 	and.w	r3, r3, #12
 8001a82:	2b04      	cmp	r3, #4
 8001a84:	d093      	beq.n	80019ae <HAL_RCC_ClockConfig+0x46>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a86:	f000 f955 	bl	8001d34 <HAL_GetTick>
 8001a8a:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a8e:	1b80      	subs	r0, r0, r6
 8001a90:	4298      	cmp	r0, r3
 8001a92:	d9f3      	bls.n	8001a7c <HAL_RCC_ClockConfig+0x114>
          {
            return HAL_TIMEOUT;
 8001a94:	2003      	movs	r0, #3
 8001a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d113      	bne.n	8001ac4 <HAL_RCC_ClockConfig+0x15c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a9c:	686b      	ldr	r3, [r5, #4]
 8001a9e:	f003 030c 	and.w	r3, r3, #12
 8001aa2:	2b08      	cmp	r3, #8
 8001aa4:	d083      	beq.n	80019ae <HAL_RCC_ClockConfig+0x46>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001aa6:	f000 f945 	bl	8001d34 <HAL_GetTick>
 8001aaa:	f241 3388 	movw	r3, #5000	; 0x1388
 8001aae:	1b80      	subs	r0, r0, r6
 8001ab0:	4298      	cmp	r0, r3
 8001ab2:	d9f3      	bls.n	8001a9c <HAL_RCC_ClockConfig+0x134>
 8001ab4:	e7ee      	b.n	8001a94 <HAL_RCC_ClockConfig+0x12c>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ab6:	f000 f93d 	bl	8001d34 <HAL_GetTick>
 8001aba:	f241 3388 	movw	r3, #5000	; 0x1388
 8001abe:	1b80      	subs	r0, r0, r6
 8001ac0:	4298      	cmp	r0, r3
 8001ac2:	d8e7      	bhi.n	8001a94 <HAL_RCC_ClockConfig+0x12c>
          }
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ac4:	686b      	ldr	r3, [r5, #4]
 8001ac6:	f013 0f0c 	tst.w	r3, #12
 8001aca:	d1f4      	bne.n	8001ab6 <HAL_RCC_ClockConfig+0x14e>
 8001acc:	e76f      	b.n	80019ae <HAL_RCC_ClockConfig+0x46>
  }
  /* Decreasing the CPU frequency */
  else
  {
    /*-------------------------- HCLK Configuration ----------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ace:	6801      	ldr	r1, [r0, #0]
 8001ad0:	0788      	lsls	r0, r1, #30
    {
      assert_param(IS_RCC_SYSCLK_DIV(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ad2:	bf41      	itttt	mi
 8001ad4:	4856      	ldrmi	r0, [pc, #344]	; (8001c30 <HAL_RCC_ClockConfig+0x2c8>)
 8001ad6:	6843      	ldrmi	r3, [r0, #4]
 8001ad8:	f023 02f0 	bicmi.w	r2, r3, #240	; 0xf0
 8001adc:	68a3      	ldrmi	r3, [r4, #8]
 8001ade:	bf44      	itt	mi
 8001ae0:	4313      	orrmi	r3, r2
 8001ae2:	6043      	strmi	r3, [r0, #4]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ae4:	07ca      	lsls	r2, r1, #31
 8001ae6:	d40c      	bmi.n	8001b02 <HAL_RCC_ClockConfig+0x19a>
        }
      }
    }

    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ae8:	4a50      	ldr	r2, [pc, #320]	; (8001c2c <HAL_RCC_ClockConfig+0x2c4>)
 8001aea:	6813      	ldr	r3, [r2, #0]
 8001aec:	f023 0307 	bic.w	r3, r3, #7
 8001af0:	4333      	orrs	r3, r6
 8001af2:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001af4:	6813      	ldr	r3, [r2, #0]
 8001af6:	f003 0307 	and.w	r3, r3, #7
 8001afa:	42b3      	cmp	r3, r6
 8001afc:	f47f af48 	bne.w	8001990 <HAL_RCC_ClockConfig+0x28>
 8001b00:	e755      	b.n	80019ae <HAL_RCC_ClockConfig+0x46>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b02:	6862      	ldr	r2, [r4, #4]
 8001b04:	4d4a      	ldr	r5, [pc, #296]	; (8001c30 <HAL_RCC_ClockConfig+0x2c8>)
 8001b06:	2a01      	cmp	r2, #1
 8001b08:	d115      	bne.n	8001b36 <HAL_RCC_ClockConfig+0x1ce>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001b0e:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001b12:	fab3 f383 	clz	r3, r3
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b16:	f043 0320 	orr.w	r3, r3, #32
 8001b1a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d101      	bne.n	8001b26 <HAL_RCC_ClockConfig+0x1be>
 8001b22:	6828      	ldr	r0, [r5, #0]
 8001b24:	e004      	b.n	8001b30 <HAL_RCC_ClockConfig+0x1c8>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b26:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001b2a:	fab1 f181 	clz	r1, r1
 8001b2e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b34:	e02a      	b.n	8001b8c <HAL_RCC_ClockConfig+0x224>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b36:	2a02      	cmp	r2, #2
 8001b38:	d115      	bne.n	8001b66 <HAL_RCC_ClockConfig+0x1fe>
 8001b3a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001b3e:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001b42:	fab3 f383 	clz	r3, r3
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b46:	f043 0320 	orr.w	r3, r3, #32
 8001b4a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d101      	bne.n	8001b56 <HAL_RCC_ClockConfig+0x1ee>
 8001b52:	6828      	ldr	r0, [r5, #0]
 8001b54:	e004      	b.n	8001b60 <HAL_RCC_ClockConfig+0x1f8>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b56:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001b5a:	fab1 f181 	clz	r1, r1
 8001b5e:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b60:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b64:	e012      	b.n	8001b8c <HAL_RCC_ClockConfig+0x224>
 8001b66:	2102      	movs	r1, #2
 8001b68:	fa91 f3a1 	rbit	r3, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001b6c:	fab3 f383 	clz	r3, r3
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b70:	f043 0320 	orr.w	r3, r3, #32
 8001b74:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d101      	bne.n	8001b80 <HAL_RCC_ClockConfig+0x218>
 8001b7c:	6828      	ldr	r0, [r5, #0]
 8001b7e:	e004      	b.n	8001b8a <HAL_RCC_ClockConfig+0x222>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b80:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001b84:	fab1 f181 	clz	r1, r1
 8001b88:	6a68      	ldr	r0, [r5, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001b90:	fab3 f383 	clz	r3, r3
 8001b94:	2101      	movs	r1, #1
 8001b96:	f003 031f 	and.w	r3, r3, #31
 8001b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b9e:	4203      	tst	r3, r0
 8001ba0:	f43f aef6 	beq.w	8001990 <HAL_RCC_ClockConfig+0x28>
        {
          return HAL_ERROR;
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ba4:	686b      	ldr	r3, [r5, #4]
 8001ba6:	f023 0303 	bic.w	r3, r3, #3
 8001baa:	431a      	orrs	r2, r3
 8001bac:	606a      	str	r2, [r5, #4]

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001bae:	f000 f8c1 	bl	8001d34 <HAL_GetTick>

      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bb2:	6863      	ldr	r3, [r4, #4]
 8001bb4:	2b01      	cmp	r3, #1
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001bb6:	4607      	mov	r7, r0

      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bb8:	d10c      	bne.n	8001bd4 <HAL_RCC_ClockConfig+0x26c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001bba:	686b      	ldr	r3, [r5, #4]
 8001bbc:	f003 030c 	and.w	r3, r3, #12
 8001bc0:	2b04      	cmp	r3, #4
 8001bc2:	d091      	beq.n	8001ae8 <HAL_RCC_ClockConfig+0x180>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bc4:	f000 f8b6 	bl	8001d34 <HAL_GetTick>
 8001bc8:	f241 3388 	movw	r3, #5000	; 0x1388
 8001bcc:	1bc0      	subs	r0, r0, r7
 8001bce:	4298      	cmp	r0, r3
 8001bd0:	d9f3      	bls.n	8001bba <HAL_RCC_ClockConfig+0x252>
 8001bd2:	e75f      	b.n	8001a94 <HAL_RCC_ClockConfig+0x12c>
          {
            return HAL_TIMEOUT;
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bd4:	2b02      	cmp	r3, #2
 8001bd6:	d114      	bne.n	8001c02 <HAL_RCC_ClockConfig+0x29a>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001bd8:	686b      	ldr	r3, [r5, #4]
 8001bda:	f003 030c 	and.w	r3, r3, #12
 8001bde:	2b08      	cmp	r3, #8
 8001be0:	d082      	beq.n	8001ae8 <HAL_RCC_ClockConfig+0x180>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001be2:	f000 f8a7 	bl	8001d34 <HAL_GetTick>
 8001be6:	f241 3388 	movw	r3, #5000	; 0x1388
 8001bea:	1bc0      	subs	r0, r0, r7
 8001bec:	4298      	cmp	r0, r3
 8001bee:	d9f3      	bls.n	8001bd8 <HAL_RCC_ClockConfig+0x270>
 8001bf0:	e750      	b.n	8001a94 <HAL_RCC_ClockConfig+0x12c>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bf2:	f000 f89f 	bl	8001d34 <HAL_GetTick>
 8001bf6:	f241 3388 	movw	r3, #5000	; 0x1388
 8001bfa:	1bc0      	subs	r0, r0, r7
 8001bfc:	4298      	cmp	r0, r3
 8001bfe:	f63f af49 	bhi.w	8001a94 <HAL_RCC_ClockConfig+0x12c>
          }
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c02:	686b      	ldr	r3, [r5, #4]
 8001c04:	f013 0f0c 	tst.w	r3, #12
 8001c08:	d1f3      	bne.n	8001bf2 <HAL_RCC_ClockConfig+0x28a>
 8001c0a:	e76d      	b.n	8001ae8 <HAL_RCC_ClockConfig+0x180>
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c0c:	070b      	lsls	r3, r1, #28
  {
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c0e:	bf41      	itttt	mi
 8001c10:	4a07      	ldrmi	r2, [pc, #28]	; (8001c30 <HAL_RCC_ClockConfig+0x2c8>)
 8001c12:	6921      	ldrmi	r1, [r4, #16]
 8001c14:	6853      	ldrmi	r3, [r2, #4]
 8001c16:	f423 5360 	bicmi.w	r3, r3, #14336	; 0x3800
 8001c1a:	bf44      	itt	mi
 8001c1c:	ea43 03c1 	orrmi.w	r3, r3, r1, lsl #3
 8001c20:	6053      	strmi	r3, [r2, #4]
  }

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001c22:	200f      	movs	r0, #15
 8001c24:	f000 f859 	bl	8001cda <HAL_InitTick>

  return HAL_OK;
 8001c28:	2000      	movs	r0, #0
}
 8001c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c2c:	40022000 	.word	0x40022000
 8001c30:	40021000 	.word	0x40021000

08001c34 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0, prediv = 0, pllmul = 0, pllclk = 0;
  uint32_t sysclockfreq = 0;

  tmpreg = RCC->CFGR;
 8001c34:	4915      	ldr	r1, [pc, #84]	; (8001c8c <HAL_RCC_GetSysClockFreq+0x58>)
  *
  * @param  None
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c36:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0, prediv = 0, pllmul = 0, pllclk = 0;
  uint32_t sysclockfreq = 0;

  tmpreg = RCC->CFGR;
 8001c38:	684c      	ldr	r4, [r1, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001c3a:	f004 030c 	and.w	r3, r4, #12
 8001c3e:	2b08      	cmp	r3, #8
 8001c40:	d121      	bne.n	8001c86 <HAL_RCC_GetSysClockFreq+0x52>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c42:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001c46:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001c4a:	fab3 f383 	clz	r3, r3
  case RCC_SYSCLKSOURCE_STATUS_HSE:    /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
    break;

  case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock  source */
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001c4e:	f404 1270 	and.w	r2, r4, #3932160	; 0x3c0000
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	fa22 f303 	lsr.w	r3, r2, r3
 8001c58:	4a0d      	ldr	r2, [pc, #52]	; (8001c90 <HAL_RCC_GetSysClockFreq+0x5c>)
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001c5a:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  case RCC_SYSCLKSOURCE_STATUS_HSE:    /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
    break;

  case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock  source */
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001c5c:	5cd2      	ldrb	r2, [r2, r3]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c5e:	230f      	movs	r3, #15
 8001c60:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001c64:	fab3 f383 	clz	r3, r3
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001c68:	f001 010f 	and.w	r1, r1, #15
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	fa21 f303 	lsr.w	r3, r1, r3
 8001c72:	4908      	ldr	r1, [pc, #32]	; (8001c94 <HAL_RCC_GetSysClockFreq+0x60>)
 8001c74:	5cc8      	ldrb	r0, [r1, r3]
    if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001c76:	03e3      	lsls	r3, r4, #15
      pllclk = (HSE_VALUE/prediv) * pllmul;
    }
    else
    {
      /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
      pllclk = (HSI_VALUE >> 1) * pllmul;
 8001c78:	bf52      	itee	pl
 8001c7a:	4807      	ldrpl	r0, [pc, #28]	; (8001c98 <HAL_RCC_GetSysClockFreq+0x64>)
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
    if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
    {
      /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
      pllclk = (HSE_VALUE/prediv) * pllmul;
 8001c7c:	4b07      	ldrmi	r3, [pc, #28]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x68>)
 8001c7e:	fbb3 f0f0 	udivmi	r0, r3, r0
    }
    else
    {
      /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
      pllclk = (HSI_VALUE >> 1) * pllmul;
 8001c82:	4350      	muls	r0, r2
 8001c84:	bd10      	pop	{r4, pc}

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
  case RCC_SYSCLKSOURCE_STATUS_HSE:    /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001c86:	4805      	ldr	r0, [pc, #20]	; (8001c9c <HAL_RCC_GetSysClockFreq+0x68>)
  default:
    sysclockfreq = HSI_VALUE;
    break;
  }
  return sysclockfreq;
}
 8001c88:	bd10      	pop	{r4, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	08017138 	.word	0x08017138
 8001c94:	08017128 	.word	0x08017128
 8001c98:	003d0900 	.word	0x003d0900
 8001c9c:	007a1200 	.word	0x007a1200

08001ca0 <HAL_RCC_GetHCLKFreq>:
  *                       
  * @param  None
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ca0:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8001ca2:	f7ff ffc7 	bl	8001c34 <HAL_RCC_GetSysClockFreq>
 8001ca6:	4b09      	ldr	r3, [pc, #36]	; (8001ccc <HAL_RCC_GetHCLKFreq+0x2c>)
 8001ca8:	685a      	ldr	r2, [r3, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001caa:	23f0      	movs	r3, #240	; 0xf0
 8001cac:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001cb0:	fab3 f383 	clz	r3, r3
 8001cb4:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	fa22 f303 	lsr.w	r3, r2, r3
 8001cbe:	4a04      	ldr	r2, [pc, #16]	; (8001cd0 <HAL_RCC_GetHCLKFreq+0x30>)
 8001cc0:	5cd3      	ldrb	r3, [r2, r3]
 8001cc2:	40d8      	lsrs	r0, r3
 8001cc4:	4b03      	ldr	r3, [pc, #12]	; (8001cd4 <HAL_RCC_GetHCLKFreq+0x34>)
 8001cc6:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8001cc8:	bd08      	pop	{r3, pc}
 8001cca:	bf00      	nop
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	08017118 	.word	0x08017118
 8001cd4:	20000014 	.word	0x20000014

08001cd8 <HAL_MspInit>:
  * @brief  Initializes the MSP.
  * @param  None
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8001cd8:	4770      	bx	lr

08001cda <HAL_InitTick>:
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)

{
 8001cda:	b510      	push	{r4, lr}
 8001cdc:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001cde:	f7ff ffdf 	bl	8001ca0 <HAL_RCC_GetHCLKFreq>
 8001ce2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ce6:	fbb0 f0f3 	udiv	r0, r0, r3
 8001cea:	f000 f885 	bl	8001df8 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8001cee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001cf2:	4621      	mov	r1, r4
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f000 f843 	bl	8001d80 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	bd10      	pop	{r4, pc}
	...

08001d00 <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d00:	4a07      	ldr	r2, [pc, #28]	; (8001d20 <HAL_Init+0x20>)
  * @note                  
  * @param  None
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d02:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d04:	6813      	ldr	r3, [r2, #0]
 8001d06:	f043 0310 	orr.w	r3, r3, #16
 8001d0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d0c:	2003      	movs	r0, #3
 8001d0e:	f000 f825 	bl	8001d5c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d12:	200f      	movs	r0, #15
 8001d14:	f7ff ffe1 	bl	8001cda <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d18:	f7ff ffde 	bl	8001cd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001d1c:	2000      	movs	r0, #0
 8001d1e:	bd08      	pop	{r3, pc}
 8001d20:	40022000 	.word	0x40022000

08001d24 <HAL_IncTick>:
  * @param  None
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001d24:	4a02      	ldr	r2, [pc, #8]	; (8001d30 <HAL_IncTick+0xc>)
 8001d26:	6813      	ldr	r3, [r2, #0]
 8001d28:	3301      	adds	r3, #1
 8001d2a:	6013      	str	r3, [r2, #0]
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	20000b90 	.word	0x20000b90

08001d34 <HAL_GetTick>:
  * @param  None
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8001d34:	4b01      	ldr	r3, [pc, #4]	; (8001d3c <HAL_GetTick+0x8>)
 8001d36:	6818      	ldr	r0, [r3, #0]
}
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	20000b90 	.word	0x20000b90

08001d40 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001d40:	b513      	push	{r0, r1, r4, lr}
 8001d42:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d44:	f7ff fff6 	bl	8001d34 <HAL_GetTick>
 8001d48:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8001d4a:	f7ff fff3 	bl	8001d34 <HAL_GetTick>
 8001d4e:	9b01      	ldr	r3, [sp, #4]
 8001d50:	1b00      	subs	r0, r0, r4
 8001d52:	4298      	cmp	r0, r3
 8001d54:	d3f9      	bcc.n	8001d4a <HAL_Delay+0xa>
  {
  }
}
 8001d56:	b002      	add	sp, #8
 8001d58:	bd10      	pop	{r4, pc}
	...

08001d5c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d5c:	4a07      	ldr	r2, [pc, #28]	; (8001d7c <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001d5e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8001d60:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001d64:	041b      	lsls	r3, r3, #16
 8001d66:	0c1b      	lsrs	r3, r3, #16
 8001d68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8001d70:	f000 0007 	and.w	r0, r0, #7

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8001d74:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8001d78:	60d3      	str	r3, [r2, #12]
 8001d7a:	4770      	bx	lr
 8001d7c:	e000ed00 	.word	0xe000ed00

08001d80 <HAL_NVIC_SetPriority>:

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8001d80:	4b15      	ldr	r3, [pc, #84]	; (8001dd8 <HAL_NVIC_SetPriority+0x58>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d88:	b570      	push	{r4, r5, r6, lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8001d8a:	f1c3 0507 	rsb	r5, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001d8e:	1d1c      	adds	r4, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8001d90:	2d04      	cmp	r5, #4
 8001d92:	bf28      	it	cs
 8001d94:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001d96:	2c06      	cmp	r4, #6
 8001d98:	bf8c      	ite	hi
 8001d9a:	3b03      	subhi	r3, #3
 8001d9c:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001d9e:	2401      	movs	r4, #1
 8001da0:	fa04 f603 	lsl.w	r6, r4, r3

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001da4:	40ac      	lsls	r4, r5
 8001da6:	3c01      	subs	r4, #1
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001da8:	3e01      	subs	r6, #1

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001daa:	4021      	ands	r1, r4
 8001dac:	4099      	lsls	r1, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001dae:	4032      	ands	r2, r6
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
 8001db0:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8001db2:	ea42 0201 	orr.w	r2, r2, r1
 8001db6:	ea4f 1202 	mov.w	r2, r2, lsl #4
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001dba:	bfaf      	iteee	ge
 8001dbc:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001dc0:	f000 000f 	andlt.w	r0, r0, #15
 8001dc4:	4b05      	ldrlt	r3, [pc, #20]	; (8001ddc <HAL_NVIC_SetPriority+0x5c>)
 8001dc6:	b2d2      	uxtblt	r2, r2
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001dc8:	bfa5      	ittet	ge
 8001dca:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001dce:	b2d2      	uxtbge	r2, r2
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001dd0:	541a      	strblt	r2, [r3, r0]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001dd2:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001dd6:	bd70      	pop	{r4, r5, r6, pc}
 8001dd8:	e000ed00 	.word	0xe000ed00
 8001ddc:	e000ed14 	.word	0xe000ed14

08001de0 <HAL_NVIC_EnableIRQ>:
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001de0:	0941      	lsrs	r1, r0, #5
 8001de2:	2301      	movs	r3, #1
 8001de4:	f000 001f 	and.w	r0, r0, #31
 8001de8:	4a02      	ldr	r2, [pc, #8]	; (8001df4 <HAL_NVIC_EnableIRQ+0x14>)
 8001dea:	4083      	lsls	r3, r0
 8001dec:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	e000e100 	.word	0xe000e100

08001df8 <HAL_SYSTICK_Config>:
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8001df8:	3801      	subs	r0, #1
 8001dfa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8001dfe:	bf3f      	itttt	cc
 8001e00:	4b06      	ldrcc	r3, [pc, #24]	; (8001e1c <HAL_SYSTICK_Config+0x24>)
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001e02:	4a07      	ldrcc	r2, [pc, #28]	; (8001e20 <HAL_SYSTICK_Config+0x28>)
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8001e04:	6058      	strcc	r0, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001e06:	21f0      	movcc	r1, #240	; 0xf0
 8001e08:	bf3f      	itttt	cc
 8001e0a:	f882 1023 	strbcc.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001e0e:	2000      	movcc	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e10:	2207      	movcc	r2, #7
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001e12:	6098      	strcc	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e14:	bf34      	ite	cc
 8001e16:	601a      	strcc	r2, [r3, #0]
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8001e18:	2001      	movcs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001e1a:	4770      	bx	lr
 8001e1c:	e000e010 	.word	0xe000e010
 8001e20:	e000ed00 	.word	0xe000ed00

08001e24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e28:	680f      	ldr	r7, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001e2a:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	409a      	lsls	r2, r3
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e30:	ea02 0507 	and.w	r5, r2, r7
 
    if (iocurrent == ioposition)
 8001e34:	4295      	cmp	r5, r2
 8001e36:	f040 80ac 	bne.w	8001f92 <HAL_GPIO_Init+0x16e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/ 
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001e3a:	684c      	ldr	r4, [r1, #4]
 8001e3c:	f024 0c10 	bic.w	ip, r4, #16
 8001e40:	f1bc 0f02 	cmp.w	ip, #2
 8001e44:	d114      	bne.n	8001e70 <HAL_GPIO_Init+0x4c>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8001e46:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8001e4a:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001e4e:	f003 0607 	and.w	r6, r3, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8001e52:	f8de 2020 	ldr.w	r2, [lr, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001e56:	00b6      	lsls	r6, r6, #2
 8001e58:	f04f 080f 	mov.w	r8, #15
 8001e5c:	fa08 f806 	lsl.w	r8, r8, r6
 8001e60:	ea22 0808 	bic.w	r8, r2, r8
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001e64:	690a      	ldr	r2, [r1, #16]
 8001e66:	40b2      	lsls	r2, r6
 8001e68:	ea48 0202 	orr.w	r2, r8, r2
        GPIOx->AFR[position >> 3] = temp;
 8001e6c:	f8ce 2020 	str.w	r2, [lr, #32]
 8001e70:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001e74:	2203      	movs	r2, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e76:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001e78:	fa02 f20e 	lsl.w	r2, r2, lr
 8001e7c:	43d2      	mvns	r2, r2
 8001e7e:	ea02 0806 	and.w	r8, r2, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001e82:	f004 0603 	and.w	r6, r4, #3
 8001e86:	fa06 f60e 	lsl.w	r6, r6, lr
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e8a:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001e8e:	ea48 0606 	orr.w	r6, r8, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e92:	f1bc 0f01 	cmp.w	ip, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;
 8001e96:	6006      	str	r6, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e98:	d811      	bhi.n	8001ebe <HAL_GPIO_Init+0x9a>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e9a:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001e9c:	ea02 0c06 	and.w	ip, r2, r6
        temp |= (GPIO_Init->Speed << (position * 2));
 8001ea0:	68ce      	ldr	r6, [r1, #12]
 8001ea2:	fa06 f60e 	lsl.w	r6, r6, lr
 8001ea6:	ea4c 0606 	orr.w	r6, ip, r6
        GPIOx->OSPEEDR = temp;
 8001eaa:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001eac:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001eae:	ea26 0c05 	bic.w	ip, r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001eb2:	f3c4 1600 	ubfx	r6, r4, #4, #1
 8001eb6:	409e      	lsls	r6, r3
 8001eb8:	ea4c 0606 	orr.w	r6, ip, r6
        GPIOx->OTYPER = temp;
 8001ebc:	6046      	str	r6, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ebe:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001ec0:	ea02 0c06 	and.w	ip, r2, r6
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001ec4:	688a      	ldr	r2, [r1, #8]
 8001ec6:	fa02 f60e 	lsl.w	r6, r2, lr
 8001eca:	ea4c 0206 	orr.w	r2, ip, r6
      GPIOx->PUPDR = temp;
 8001ece:	60c2      	str	r2, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001ed0:	00e2      	lsls	r2, r4, #3
 8001ed2:	d55e      	bpl.n	8001f92 <HAL_GPIO_Init+0x16e>
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
 8001ed4:	4e32      	ldr	r6, [pc, #200]	; (8001fa0 <HAL_GPIO_Init+0x17c>)
 8001ed6:	69b2      	ldr	r2, [r6, #24]
 8001ed8:	f042 0201 	orr.w	r2, r2, #1
 8001edc:	61b2      	str	r2, [r6, #24]
 8001ede:	f023 0603 	bic.w	r6, r3, #3
 8001ee2:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001ee6:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
  
        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001eea:	f003 0c03 	and.w	ip, r3, #3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
 8001eee:	f8d6 e008 	ldr.w	lr, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001ef2:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001ef6:	220f      	movs	r2, #15
 8001ef8:	fa02 f20c 	lsl.w	r2, r2, ip
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
 8001efc:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001f00:	ea2e 0e02 	bic.w	lr, lr, r2
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
 8001f04:	d015      	beq.n	8001f32 <HAL_GPIO_Init+0x10e>
 8001f06:	4a27      	ldr	r2, [pc, #156]	; (8001fa4 <HAL_GPIO_Init+0x180>)
 8001f08:	4290      	cmp	r0, r2
 8001f0a:	d014      	beq.n	8001f36 <HAL_GPIO_Init+0x112>
 8001f0c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f10:	4290      	cmp	r0, r2
 8001f12:	d012      	beq.n	8001f3a <HAL_GPIO_Init+0x116>
 8001f14:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f18:	4290      	cmp	r0, r2
 8001f1a:	d010      	beq.n	8001f3e <HAL_GPIO_Init+0x11a>
 8001f1c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f20:	4290      	cmp	r0, r2
 8001f22:	d00e      	beq.n	8001f42 <HAL_GPIO_Init+0x11e>
 8001f24:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001f28:	4290      	cmp	r0, r2
 8001f2a:	bf0c      	ite	eq
 8001f2c:	2205      	moveq	r2, #5
 8001f2e:	2206      	movne	r2, #6
 8001f30:	e008      	b.n	8001f44 <HAL_GPIO_Init+0x120>
 8001f32:	2200      	movs	r2, #0
 8001f34:	e006      	b.n	8001f44 <HAL_GPIO_Init+0x120>
 8001f36:	2201      	movs	r2, #1
 8001f38:	e004      	b.n	8001f44 <HAL_GPIO_Init+0x120>
 8001f3a:	2202      	movs	r2, #2
 8001f3c:	e002      	b.n	8001f44 <HAL_GPIO_Init+0x120>
 8001f3e:	2203      	movs	r2, #3
 8001f40:	e000      	b.n	8001f44 <HAL_GPIO_Init+0x120>
 8001f42:	2204      	movs	r2, #4
 8001f44:	fa02 f20c 	lsl.w	r2, r2, ip
 8001f48:	ea42 020e 	orr.w	r2, r2, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8001f4c:	60b2      	str	r2, [r6, #8]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f4e:	4a16      	ldr	r2, [pc, #88]	; (8001fa8 <HAL_GPIO_Init+0x184>)
 8001f50:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001f52:	ea6f 0e05 	mvn.w	lr, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f56:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        {
          temp |= iocurrent;
 8001f5a:	bf14      	ite	ne
 8001f5c:	432e      	orrne	r6, r5
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8001f5e:	ea0e 0606 	andeq.w	r6, lr, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8001f62:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8001f64:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f66:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        { 
          temp |= iocurrent;
 8001f6a:	bf14      	ite	ne
 8001f6c:	432e      	orrne	r6, r5
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8001f6e:	ea0e 0606 	andeq.w	r6, lr, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        { 
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8001f72:	6056      	str	r6, [r2, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f74:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f76:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        {
          temp |= iocurrent;
 8001f7a:	bf14      	ite	ne
 8001f7c:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8001f7e:	ea0e 0606 	andeq.w	r6, lr, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8001f82:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8001f84:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f86:	02a4      	lsls	r4, r4, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 8001f88:	bf54      	ite	pl
 8001f8a:	ea0e 0506 	andpl.w	r5, lr, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8001f8e:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001f90:	60d5      	str	r5, [r2, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001f92:	3301      	adds	r3, #1
 8001f94:	2b10      	cmp	r3, #16
 8001f96:	f47f af49 	bne.w	8001e2c <HAL_GPIO_Init+0x8>
        }
        EXTI->FTSR = temp;
      }
    }
  } 
}
 8001f9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f9e:	bf00      	nop
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	48000400 	.word	0x48000400
 8001fa8:	40010400 	.word	0x40010400

08001fac <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fac:	6903      	ldr	r3, [r0, #16]
 8001fae:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
  }
 8001fb0:	bf14      	ite	ne
 8001fb2:	2001      	movne	r0, #1
 8001fb4:	2000      	moveq	r0, #0
 8001fb6:	4770      	bx	lr

08001fb8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fb8:	b10a      	cbz	r2, 8001fbe <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8001fba:	8301      	strh	r1, [r0, #24]
 8001fbc:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8001fbe:	8341      	strh	r1, [r0, #26]
 8001fc0:	4770      	bx	lr

08001fc2 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001fc2:	6943      	ldr	r3, [r0, #20]
 8001fc4:	4059      	eors	r1, r3
 8001fc6:	6141      	str	r1, [r0, #20]
 8001fc8:	4770      	bx	lr

08001fca <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8001fca:	b538      	push	{r3, r4, r5, lr}
  uint32_t i = 0;

  uint32_t wInterrupt_Mask = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8001fcc:	4604      	mov	r4, r0
 8001fce:	2800      	cmp	r0, #0
 8001fd0:	d046      	beq.n	8002060 <HAL_PCD_Init+0x96>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = PCD_BUSY;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	f880 3141 	strb.w	r3, [r0, #321]	; 0x141
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);
 8001fd8:	f002 f898 	bl	800410c <HAL_PCD_MspInit>

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 8001fdc:	6865      	ldr	r5, [r4, #4]
 8001fde:	f104 0229 	add.w	r2, r4, #41	; 0x29
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	42a9      	cmp	r1, r5
 8001fe6:	f102 021c 	add.w	r2, r2, #28
 8001fea:	f04f 0300 	mov.w	r3, #0
 8001fee:	d00e      	beq.n	800200e <HAL_PCD_Init+0x44>
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 8001ff0:	2001      	movs	r0, #1
   hpcd->IN_ep[i].num = i;
 8001ff2:	f802 1c1d 	strb.w	r1, [r2, #-29]

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 8001ff6:	f802 0c1c 	strb.w	r0, [r2, #-28]
   hpcd->IN_ep[i].num = i;
   /* Control until ep is actvated */
   hpcd->IN_ep[i].type = PCD_EP_TYPE_CTRL;
 8001ffa:	f802 3c1a 	strb.w	r3, [r2, #-26]
   hpcd->IN_ep[i].maxpacket =  0;
 8001ffe:	f842 3c11 	str.w	r3, [r2, #-17]
   hpcd->IN_ep[i].xfer_buff = 0;
 8002002:	f842 3c0d 	str.w	r3, [r2, #-13]
   hpcd->IN_ep[i].xfer_len = 0;
 8002006:	f842 3c09 	str.w	r3, [r2, #-9]
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 800200a:	4401      	add	r1, r0
 800200c:	e7ea      	b.n	8001fe4 <HAL_PCD_Init+0x1a>
 800200e:	f104 02b5 	add.w	r2, r4, #181	; 0xb5
   hpcd->IN_ep[i].maxpacket =  0;
   hpcd->IN_ep[i].xfer_buff = 0;
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 8002012:	42ab      	cmp	r3, r5
 8002014:	f102 021c 	add.w	r2, r2, #28
 8002018:	f04f 0000 	mov.w	r0, #0
 800201c:	d00d      	beq.n	800203a <HAL_PCD_Init+0x70>
 {
   hpcd->OUT_ep[i].is_in = 0;
   hpcd->OUT_ep[i].num = i;
 800201e:	f802 3c1d 	strb.w	r3, [r2, #-29]
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 {
   hpcd->OUT_ep[i].is_in = 0;
 8002022:	f802 0c1c 	strb.w	r0, [r2, #-28]
   hpcd->OUT_ep[i].num = i;
   /* Control until ep is activated */
   hpcd->OUT_ep[i].type = PCD_EP_TYPE_CTRL;
 8002026:	f802 0c1a 	strb.w	r0, [r2, #-26]
   hpcd->OUT_ep[i].maxpacket = 0;
 800202a:	f842 0c11 	str.w	r0, [r2, #-17]
   hpcd->OUT_ep[i].xfer_buff = 0;
 800202e:	f842 0c0d 	str.w	r0, [r2, #-13]
   hpcd->OUT_ep[i].xfer_len = 0;
 8002032:	f842 0c09 	str.w	r0, [r2, #-9]
   hpcd->IN_ep[i].maxpacket =  0;
   hpcd->IN_ep[i].xfer_buff = 0;
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 8002036:	3301      	adds	r3, #1
 8002038:	e7eb      	b.n	8002012 <HAL_PCD_Init+0x48>
   hpcd->OUT_ep[i].xfer_len = 0;
 }
  
 /* Init Device */
 /*CNTR_FRES = 1*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 800203a:	6823      	ldr	r3, [r4, #0]
 800203c:	2201      	movs	r2, #1
 800203e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  /*set wInterrupt_Mask global variable*/
  wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 8002042:	f44f 423d 	mov.w	r2, #48384	; 0xbd00
 /* Init Device */
 /*CNTR_FRES = 1*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 
 /*CNTR_FRES = 0*/
 hpcd->Instance->CNTR = 0;
 8002046:	f8a3 0040 	strh.w	r0, [r3, #64]	; 0x40
 
 /*Clear pending interrupts*/
 hpcd->Instance->ISTR = 0;
 800204a:	f8a3 0044 	strh.w	r0, [r3, #68]	; 0x44
 
  /*Set Btable Adress*/
 hpcd->Instance->BTABLE = BTABLE_ADDRESS;
 800204e:	f8a3 0050 	strh.w	r0, [r3, #80]	; 0x50
  /*set wInterrupt_Mask global variable*/
  wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 8002052:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  hpcd->USB_Address = 0;
 8002056:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  hpcd->State= PCD_READY;
 800205a:	f884 0141 	strb.w	r0, [r4, #321]	; 0x141

 return HAL_OK;
 800205e:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t wInterrupt_Mask = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
  {
    return HAL_ERROR;
 8002060:	2001      	movs	r0, #1
  
  hpcd->USB_Address = 0;
  hpcd->State= PCD_READY;

 return HAL_OK;
}
 8002062:	bd38      	pop	{r3, r4, r5, pc}

08002064 <HAL_PCD_Start>:
  * @brief  Start The USB OTG Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
 8002064:	b508      	push	{r3, lr}
  /*  DP Pull-Down is external */
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 8002066:	2101      	movs	r1, #1
 8002068:	f000 ff19 	bl	8002e9e <HAL_PCDEx_SetConnectionState>
  
  return HAL_OK;
}
 800206c:	2000      	movs	r0, #0
 800206e:	bd08      	pop	{r3, pc}

08002070 <HAL_PCD_SetAddress>:
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
   __HAL_LOCK(hpcd); 
 8002070:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8002074:	2b01      	cmp	r3, #1
 8002076:	d00f      	beq.n	8002098 <HAL_PCD_SetAddress+0x28>
 8002078:	2301      	movs	r3, #1
 800207a:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140

   if(address == 0) 
 800207e:	b921      	cbnz	r1, 800208a <HAL_PCD_SetAddress+0x1a>
   {
     /* set device address and enable function */
     hpcd->Instance->DADDR = USB_DADDR_EF;
 8002080:	6803      	ldr	r3, [r0, #0]
 8002082:	2280      	movs	r2, #128	; 0x80
 8002084:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 8002088:	e001      	b.n	800208e <HAL_PCD_SetAddress+0x1e>
   }
   else /* USB Address will be applied later */
   {
     hpcd->USB_Address = address;
 800208a:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
   }

  __HAL_UNLOCK(hpcd);   
 800208e:	2300      	movs	r3, #0
 8002090:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
 8002094:	4618      	mov	r0, r3
 8002096:	4770      	bx	lr
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
   __HAL_LOCK(hpcd); 
 8002098:	2002      	movs	r0, #2
     hpcd->USB_Address = address;
   }

  __HAL_UNLOCK(hpcd);   
  return HAL_OK;
}
 800209a:	4770      	bx	lr

0800209c <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packert size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800209c:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 800209e:	b2cc      	uxtb	r4, r1
 80020a0:	f014 0f80 	tst.w	r4, #128	; 0x80
 80020a4:	f001 067f 	and.w	r6, r1, #127	; 0x7f
 80020a8:	f04f 051c 	mov.w	r5, #28
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80020ac:	bf15      	itete	ne
 80020ae:	fb05 0106 	mlane	r1, r5, r6, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80020b2:	fb05 0101 	mlaeq	r1, r5, r1, r0
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80020b6:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80020b8:	31b4      	addeq	r1, #180	; 0xb4
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 80020ba:	09e4      	lsrs	r4, r4, #7
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 80020bc:	700e      	strb	r6, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 80020be:	704c      	strb	r4, [r1, #1]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 80020c0:	70cb      	strb	r3, [r1, #3]
  
  __HAL_LOCK(hpcd); 
 80020c2:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
 80020c6:	60ca      	str	r2, [r1, #12]
  ep->type = ep_type;
  
  __HAL_LOCK(hpcd); 
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	f000 8181 	beq.w	80023d0 <HAL_PCD_EP_Open+0x334>
 80020ce:	2301      	movs	r3, #1
 80020d0:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140

/* initialize Endpoint */
  switch (ep->type)
 80020d4:	78cc      	ldrb	r4, [r1, #3]
 80020d6:	780a      	ldrb	r2, [r1, #0]
 80020d8:	6803      	ldr	r3, [r0, #0]
 80020da:	2c03      	cmp	r4, #3
 80020dc:	d82f      	bhi.n	800213e <HAL_PCD_EP_Open+0xa2>
 80020de:	e8df f004 	tbb	[pc, r4]
 80020e2:	2202      	.short	0x2202
 80020e4:	170d      	.short	0x170d
  {
  case PCD_EP_TYPE_CTRL:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_CONTROL);
 80020e6:	b212      	sxth	r2, r2
 80020e8:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80020ec:	b2a4      	uxth	r4, r4
 80020ee:	f424 44ec 	bic.w	r4, r4, #30208	; 0x7600
 80020f2:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 80020f6:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 80020fa:	e01e      	b.n	800213a <HAL_PCD_EP_Open+0x9e>
    break;
  case PCD_EP_TYPE_BULK:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_BULK);
 80020fc:	b212      	sxth	r2, r2
 80020fe:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8002102:	f424 44ec 	bic.w	r4, r4, #30208	; 0x7600
 8002106:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 800210a:	0424      	lsls	r4, r4, #16
 800210c:	0c24      	lsrs	r4, r4, #16
 800210e:	e014      	b.n	800213a <HAL_PCD_EP_Open+0x9e>
    break;
  case PCD_EP_TYPE_INTR:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_INTERRUPT);
 8002110:	b212      	sxth	r2, r2
 8002112:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8002116:	b2a4      	uxth	r4, r4
 8002118:	f424 44ec 	bic.w	r4, r4, #30208	; 0x7600
 800211c:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 8002120:	f444 64c0 	orr.w	r4, r4, #1536	; 0x600
 8002124:	e009      	b.n	800213a <HAL_PCD_EP_Open+0x9e>
    break;
  case PCD_EP_TYPE_ISOC:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_ISOCHRONOUS);
 8002126:	b212      	sxth	r2, r2
 8002128:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 800212c:	b2a4      	uxth	r4, r4
 800212e:	f424 44ec 	bic.w	r4, r4, #30208	; 0x7600
 8002132:	f024 0470 	bic.w	r4, r4, #112	; 0x70
 8002136:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 800213a:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
    break;
  } 
  
  PCD_SET_EP_ADDRESS(hpcd->Instance, ep->num, ep->num);
 800213e:	780a      	ldrb	r2, [r1, #0]
 8002140:	b216      	sxth	r6, r2
 8002142:	f442 4500 	orr.w	r5, r2, #32768	; 0x8000
 8002146:	f833 4026 	ldrh.w	r4, [r3, r6, lsl #2]
 800214a:	f024 02f0 	bic.w	r2, r4, #240	; 0xf0
 800214e:	0512      	lsls	r2, r2, #20
 8002150:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8002154:	0d12      	lsrs	r2, r2, #20
 8002156:	432a      	orrs	r2, r5
 8002158:	f823 2026 	strh.w	r2, [r3, r6, lsl #2]
  
  if (ep->doublebuffer == 0) 
 800215c:	7a8c      	ldrb	r4, [r1, #10]
 800215e:	780a      	ldrb	r2, [r1, #0]
 8002160:	2c00      	cmp	r4, #0
 8002162:	d175      	bne.n	8002250 <HAL_PCD_EP_Open+0x1b4>
  {
    if (ep->is_in)
 8002164:	784d      	ldrb	r5, [r1, #1]
 8002166:	888c      	ldrh	r4, [r1, #4]
 8002168:	2608      	movs	r6, #8
 800216a:	b33d      	cbz	r5, 80021bc <HAL_PCD_EP_Open+0x120>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 800216c:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 8002170:	b2ad      	uxth	r5, r5
 8002172:	fb16 5202 	smlabb	r2, r6, r2, r5
 8002176:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800217a:	0864      	lsrs	r4, r4, #1
 800217c:	0064      	lsls	r4, r4, #1
 800217e:	f8c2 4400 	str.w	r4, [r2, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002182:	780c      	ldrb	r4, [r1, #0]
 8002184:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002188:	0652      	lsls	r2, r2, #25
 800218a:	d50b      	bpl.n	80021a4 <HAL_PCD_EP_Open+0x108>
 800218c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002190:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002194:	0512      	lsls	r2, r2, #20
 8002196:	0d12      	lsrs	r2, r2, #20
 8002198:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800219c:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80021a0:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK); 
 80021a4:	7809      	ldrb	r1, [r1, #0]
 80021a6:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80021aa:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80021ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021b2:	0412      	lsls	r2, r2, #16
 80021b4:	0c12      	lsrs	r2, r2, #16
 80021b6:	f082 0220 	eor.w	r2, r2, #32
 80021ba:	e0fe      	b.n	80023ba <HAL_PCD_EP_Open+0x31e>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 80021bc:	f8b3 7050 	ldrh.w	r7, [r3, #80]	; 0x50
 80021c0:	b2bf      	uxth	r7, r7
 80021c2:	fb16 7202 	smlabb	r2, r6, r2, r7
 80021c6:	3204      	adds	r2, #4
 80021c8:	f503 6580 	add.w	r5, r3, #1024	; 0x400
 80021cc:	0864      	lsrs	r4, r4, #1
 80021ce:	0064      	lsls	r4, r4, #1
 80021d0:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket);
 80021d4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80021d8:	780c      	ldrb	r4, [r1, #0]
 80021da:	b292      	uxth	r2, r2
 80021dc:	fb16 2204 	smlabb	r2, r6, r4, r2
 80021e0:	68ce      	ldr	r6, [r1, #12]
 80021e2:	2e3e      	cmp	r6, #62	; 0x3e
 80021e4:	f102 0206 	add.w	r2, r2, #6
 80021e8:	d90b      	bls.n	8002202 <HAL_PCD_EP_Open+0x166>
 80021ea:	f3c6 144f 	ubfx	r4, r6, #5, #16
 80021ee:	06f7      	lsls	r7, r6, #27
 80021f0:	bf04      	itt	eq
 80021f2:	f104 34ff 	addeq.w	r4, r4, #4294967295	; 0xffffffff
 80021f6:	b2a4      	uxtheq	r4, r4
 80021f8:	ea6f 64c4 	mvn.w	r4, r4, lsl #27
 80021fc:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8002200:	e006      	b.n	8002210 <HAL_PCD_EP_Open+0x174>
 8002202:	f3c6 044f 	ubfx	r4, r6, #1, #16
 8002206:	07f6      	lsls	r6, r6, #31
 8002208:	bf44      	itt	mi
 800220a:	3401      	addmi	r4, #1
 800220c:	b2a4      	uxthmi	r4, r4
 800220e:	02a4      	lsls	r4, r4, #10
 8002210:	b2a4      	uxth	r4, r4
 8002212:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002216:	780c      	ldrb	r4, [r1, #0]
 8002218:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800221c:	0452      	lsls	r2, r2, #17
 800221e:	d50b      	bpl.n	8002238 <HAL_PCD_EP_Open+0x19c>
 8002220:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002224:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002228:	0512      	lsls	r2, r2, #20
 800222a:	0d12      	lsrs	r2, r2, #20
 800222c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002230:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002234:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 8002238:	7809      	ldrb	r1, [r1, #0]
 800223a:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800223e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002242:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002246:	0412      	lsls	r2, r2, #16
 8002248:	0c12      	lsrs	r2, r2, #16
 800224a:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 800224e:	e0b4      	b.n	80023ba <HAL_PCD_EP_Open+0x31e>
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
 8002250:	b212      	sxth	r2, r2
 8002252:	f503 6580 	add.w	r5, r3, #1024	; 0x400
 8002256:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 800225a:	f424 74f8 	bic.w	r4, r4, #496	; 0x1f0
 800225e:	0524      	lsls	r4, r4, #20
 8002260:	0d24      	lsrs	r4, r4, #20
 8002262:	f444 4401 	orr.w	r4, r4, #33024	; 0x8100
 8002266:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800226a:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 800226e:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 8002272:	780c      	ldrb	r4, [r1, #0]
 8002274:	2208      	movs	r2, #8
 8002276:	b2b6      	uxth	r6, r6
 8002278:	fb12 6604 	smlabb	r6, r2, r4, r6
 800227c:	88cc      	ldrh	r4, [r1, #6]
 800227e:	0864      	lsrs	r4, r4, #1
 8002280:	0064      	lsls	r4, r4, #1
 8002282:	f845 4016 	str.w	r4, [r5, r6, lsl #1]
 8002286:	f8b3 4050 	ldrh.w	r4, [r3, #80]	; 0x50
 800228a:	780e      	ldrb	r6, [r1, #0]
 800228c:	b2a4      	uxth	r4, r4
 800228e:	fb12 4206 	smlabb	r2, r2, r6, r4
 8002292:	890c      	ldrh	r4, [r1, #8]
 8002294:	3204      	adds	r2, #4
 8002296:	0864      	lsrs	r4, r4, #1
 8002298:	0064      	lsls	r4, r4, #1
 800229a:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
 800229e:	780c      	ldrb	r4, [r1, #0]
    
    if (ep->is_in==0)
 80022a0:	784a      	ldrb	r2, [r1, #1]
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 80022a2:	b224      	sxth	r4, r4
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1);
    
    if (ep->is_in==0)
 80022a4:	2a00      	cmp	r2, #0
 80022a6:	d146      	bne.n	8002336 <HAL_PCD_EP_Open+0x29a>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 80022a8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80022ac:	0457      	lsls	r7, r2, #17
 80022ae:	d50b      	bpl.n	80022c8 <HAL_PCD_EP_Open+0x22c>
 80022b0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80022b4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80022b8:	0512      	lsls	r2, r2, #20
 80022ba:	0d12      	lsrs	r2, r2, #20
 80022bc:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80022c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80022c4:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 80022c8:	780c      	ldrb	r4, [r1, #0]
 80022ca:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80022ce:	0656      	lsls	r6, r2, #25
 80022d0:	d50b      	bpl.n	80022ea <HAL_PCD_EP_Open+0x24e>
 80022d2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80022d6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80022da:	0512      	lsls	r2, r2, #20
 80022dc:	0d12      	lsrs	r2, r2, #20
 80022de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80022e2:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80022e6:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 80022ea:	780c      	ldrb	r4, [r1, #0]
 80022ec:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80022f0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80022f4:	0512      	lsls	r2, r2, #20
 80022f6:	0d12      	lsrs	r2, r2, #20
 80022f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80022fc:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002300:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 8002304:	780c      	ldrb	r4, [r1, #0]
 8002306:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800230a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800230e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002312:	0412      	lsls	r2, r2, #16
 8002314:	0c12      	lsrs	r2, r2, #16
 8002316:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 800231a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800231e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002322:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 8002326:	7809      	ldrb	r1, [r1, #0]
 8002328:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800232c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002330:	0512      	lsls	r2, r2, #20
 8002332:	0d12      	lsrs	r2, r2, #20
 8002334:	e041      	b.n	80023ba <HAL_PCD_EP_Open+0x31e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002336:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800233a:	0455      	lsls	r5, r2, #17
 800233c:	d50b      	bpl.n	8002356 <HAL_PCD_EP_Open+0x2ba>
 800233e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002342:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002346:	0512      	lsls	r2, r2, #20
 8002348:	0d12      	lsrs	r2, r2, #20
 800234a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800234e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002352:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002356:	780c      	ldrb	r4, [r1, #0]
 8002358:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800235c:	0652      	lsls	r2, r2, #25
 800235e:	d50b      	bpl.n	8002378 <HAL_PCD_EP_Open+0x2dc>
 8002360:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002364:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002368:	0512      	lsls	r2, r2, #20
 800236a:	0d12      	lsrs	r2, r2, #20
 800236c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002370:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002374:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 8002378:	780c      	ldrb	r4, [r1, #0]
 800237a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800237e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002382:	0512      	lsls	r2, r2, #20
 8002384:	0d12      	lsrs	r2, r2, #20
 8002386:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800238a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800238e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 8002392:	780c      	ldrb	r4, [r1, #0]
 8002394:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002398:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800239c:	0512      	lsls	r2, r2, #20
 800239e:	0d12      	lsrs	r2, r2, #20
 80023a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80023a8:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 80023ac:	7809      	ldrb	r1, [r1, #0]
 80023ae:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80023b2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80023b6:	0492      	lsls	r2, r2, #18
 80023b8:	0c92      	lsrs	r2, r2, #18
 80023ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80023c2:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 80023c6:	2300      	movs	r3, #0
 80023c8:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  return ret;
 80023cc:	4618      	mov	r0, r3
 80023ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
  
  __HAL_LOCK(hpcd); 
 80023d0:	2002      	movs	r0, #2
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
  return ret;
}
 80023d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080023d4 <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 80023d4:	b2cb      	uxtb	r3, r1
 80023d6:	f013 0f80 	tst.w	r3, #128	; 0x80
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 80023da:	b530      	push	{r4, r5, lr}
 80023dc:	f04f 021c 	mov.w	r2, #28
 80023e0:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80023e4:	bf15      	itete	ne
 80023e6:	fb02 0104 	mlane	r1, r2, r4, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80023ea:	fb02 0101 	mlaeq	r1, r2, r1, r0
{  
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80023ee:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80023f0:	31b4      	addeq	r1, #180	; 0xb4
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 80023f2:	09db      	lsrs	r3, r3, #7
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 80023f4:	700c      	strb	r4, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 80023f6:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 80023f8:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	f000 80bf 	beq.w	8002580 <HAL_PCD_EP_Close+0x1ac>
 8002402:	2301      	movs	r3, #1
 8002404:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
 8002408:	780a      	ldrb	r2, [r1, #0]

  if (ep->doublebuffer == 0) 
 800240a:	7a8d      	ldrb	r5, [r1, #10]
 800240c:	784c      	ldrb	r4, [r1, #1]
 800240e:	6803      	ldr	r3, [r0, #0]
  {
    if (ep->is_in)
    {
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002410:	b212      	sxth	r2, r2
  
  ep->is_in = (0x80 & ep_addr) != 0;
  
  __HAL_LOCK(hpcd); 

  if (ep->doublebuffer == 0) 
 8002412:	bb1d      	cbnz	r5, 800245c <HAL_PCD_EP_Close+0x88>
  {
    if (ep->is_in)
 8002414:	b184      	cbz	r4, 8002438 <HAL_PCD_EP_Close+0x64>
    {
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002416:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 800241a:	0664      	lsls	r4, r4, #25
 800241c:	d55b      	bpl.n	80024d6 <HAL_PCD_EP_Close+0x102>
 800241e:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8002422:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 8002426:	0524      	lsls	r4, r4, #20
 8002428:	0d24      	lsrs	r4, r4, #20
 800242a:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 800242e:	f044 04c0 	orr.w	r4, r4, #192	; 0xc0
 8002432:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
 8002436:	e04e      	b.n	80024d6 <HAL_PCD_EP_Close+0x102>
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS); 
    }
    else
    {
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002438:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 800243c:	0465      	lsls	r5, r4, #17
 800243e:	f140 808d 	bpl.w	800255c <HAL_PCD_EP_Close+0x188>
 8002442:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8002446:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 800244a:	0524      	lsls	r4, r4, #20
 800244c:	0d24      	lsrs	r4, r4, #20
 800244e:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 8002452:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8002456:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
 800245a:	e07f      	b.n	800255c <HAL_PCD_EP_Close+0x188>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0)
 800245c:	2c00      	cmp	r4, #0
 800245e:	d142      	bne.n	80024e6 <HAL_PCD_EP_Close+0x112>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002460:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8002464:	0464      	lsls	r4, r4, #17
 8002466:	d50b      	bpl.n	8002480 <HAL_PCD_EP_Close+0xac>
 8002468:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 800246c:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 8002470:	0524      	lsls	r4, r4, #20
 8002472:	0d24      	lsrs	r4, r4, #20
 8002474:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 8002478:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800247c:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002480:	780c      	ldrb	r4, [r1, #0]
 8002482:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002486:	0655      	lsls	r5, r2, #25
 8002488:	d50b      	bpl.n	80024a2 <HAL_PCD_EP_Close+0xce>
 800248a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800248e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002492:	0512      	lsls	r2, r2, #20
 8002494:	0d12      	lsrs	r2, r2, #20
 8002496:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800249a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800249e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 80024a2:	780c      	ldrb	r4, [r1, #0]
 80024a4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80024a8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80024ac:	0512      	lsls	r2, r2, #20
 80024ae:	0d12      	lsrs	r2, r2, #20
 80024b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80024b4:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80024b8:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 80024bc:	780c      	ldrb	r4, [r1, #0]
 80024be:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80024c2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80024c6:	0492      	lsls	r2, r2, #18
 80024c8:	0c92      	lsrs	r2, r2, #18
 80024ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80024ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80024d2:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 80024d6:	7809      	ldrb	r1, [r1, #0]
 80024d8:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80024dc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80024e0:	0512      	lsls	r2, r2, #20
 80024e2:	0d12      	lsrs	r2, r2, #20
 80024e4:	e041      	b.n	800256a <HAL_PCD_EP_Close+0x196>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 80024e6:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80024ea:	0464      	lsls	r4, r4, #17
 80024ec:	d50b      	bpl.n	8002506 <HAL_PCD_EP_Close+0x132>
 80024ee:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80024f2:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 80024f6:	0524      	lsls	r4, r4, #20
 80024f8:	0d24      	lsrs	r4, r4, #20
 80024fa:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 80024fe:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 8002502:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002506:	780c      	ldrb	r4, [r1, #0]
 8002508:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800250c:	0652      	lsls	r2, r2, #25
 800250e:	d50b      	bpl.n	8002528 <HAL_PCD_EP_Close+0x154>
 8002510:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002514:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002518:	0512      	lsls	r2, r2, #20
 800251a:	0d12      	lsrs	r2, r2, #20
 800251c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002520:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002524:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 8002528:	780c      	ldrb	r4, [r1, #0]
 800252a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800252e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002532:	0512      	lsls	r2, r2, #20
 8002534:	0d12      	lsrs	r2, r2, #20
 8002536:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800253a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800253e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 8002542:	780c      	ldrb	r4, [r1, #0]
 8002544:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002548:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800254c:	0512      	lsls	r2, r2, #20
 800254e:	0d12      	lsrs	r2, r2, #20
 8002550:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002554:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002558:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 800255c:	7809      	ldrb	r1, [r1, #0]
 800255e:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8002562:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002566:	0492      	lsls	r2, r2, #18
 8002568:	0c92      	lsrs	r2, r2, #18
 800256a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800256e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002572:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 8002576:	2300      	movs	r3, #0
 8002578:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  return HAL_OK;
 800257c:	4618      	mov	r0, r3
 800257e:	bd30      	pop	{r4, r5, pc}
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  
  __HAL_LOCK(hpcd); 
 8002580:	2002      	movs	r0, #2
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
  return HAL_OK;
}
 8002582:	bd30      	pop	{r4, r5, pc}

08002584 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002584:	b570      	push	{r4, r5, r6, lr}
  
 PCD_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002586:	f001 017f 	and.w	r1, r1, #127	; 0x7f
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800258a:	241c      	movs	r4, #28
 800258c:	fb04 0401 	mla	r4, r4, r1, r0
 8002590:	f104 05c0 	add.w	r5, r4, #192	; 0xc0
 8002594:	606a      	str	r2, [r5, #4]
  ep->xfer_len = len;
  ep->xfer_count = 0;
 8002596:	2200      	movs	r2, #0
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
 8002598:	60ab      	str	r3, [r5, #8]
  ep->xfer_count = 0;
 800259a:	f8c4 20cc 	str.w	r2, [r4, #204]	; 0xcc
  ep->is_in = 0;
 800259e:	f884 20b5 	strb.w	r2, [r4, #181]	; 0xb5
  ep->num = ep_addr & 0x7F;
 80025a2:	f884 10b4 	strb.w	r1, [r4, #180]	; 0xb4
   
  __HAL_LOCK(hpcd); 
 80025a6:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d062      	beq.n	8002674 <HAL_PCD_EP_Receive+0xf0>
 80025ae:	2301      	movs	r3, #1
 80025b0:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
   
  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 80025b4:	68ab      	ldr	r3, [r5, #8]
 80025b6:	f8d4 40c0 	ldr.w	r4, [r4, #192]	; 0xc0
 80025ba:	42a3      	cmp	r3, r4
    ep->xfer_len-=len; 
  }
  else
  {
    len=ep->xfer_len;
    ep->xfer_len =0;
 80025bc:	bf98      	it	ls
 80025be:	60aa      	strls	r2, [r5, #8]
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0) 
 80025c0:	f04f 021c 	mov.w	r2, #28
 80025c4:	fb02 0201 	mla	r2, r2, r1, r0
   
  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 80025c8:	bf84      	itt	hi
 80025ca:	1b1b      	subhi	r3, r3, r4
 80025cc:	60ab      	strhi	r3, [r5, #8]
    len=ep->xfer_len;
    ep->xfer_len =0;
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0) 
 80025ce:	f892 50be 	ldrb.w	r5, [r2, #190]	; 0xbe
 80025d2:	bf88      	it	hi
 80025d4:	4623      	movhi	r3, r4
 80025d6:	32b0      	adds	r2, #176	; 0xb0
 80025d8:	6804      	ldr	r4, [r0, #0]
 80025da:	b10d      	cbz	r5, 80025e0 <HAL_PCD_EP_Receive+0x5c>
    PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, len);
  }
  else
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80025dc:	7955      	ldrb	r5, [r2, #5]
 80025de:	bb15      	cbnz	r5, 8002626 <HAL_PCD_EP_Receive+0xa2>
 80025e0:	f8b4 5050 	ldrh.w	r5, [r4, #80]	; 0x50
 80025e4:	7912      	ldrb	r2, [r2, #4]
 80025e6:	b2ad      	uxth	r5, r5
 80025e8:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
 80025ec:	2b3e      	cmp	r3, #62	; 0x3e
 80025ee:	f504 6680 	add.w	r6, r4, #1024	; 0x400
 80025f2:	f105 0506 	add.w	r5, r5, #6
 80025f6:	d90b      	bls.n	8002610 <HAL_PCD_EP_Receive+0x8c>
 80025f8:	f3c3 124f 	ubfx	r2, r3, #5, #16
 80025fc:	06db      	lsls	r3, r3, #27
 80025fe:	bf04      	itt	eq
 8002600:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
 8002604:	b292      	uxtheq	r2, r2
 8002606:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800260a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800260e:	e006      	b.n	800261e <HAL_PCD_EP_Receive+0x9a>
 8002610:	f3c3 024f 	ubfx	r2, r3, #1, #16
 8002614:	07db      	lsls	r3, r3, #31
 8002616:	bf44      	itt	mi
 8002618:	3201      	addmi	r2, #1
 800261a:	b292      	uxthmi	r2, r2
 800261c:	0292      	lsls	r2, r2, #10
 800261e:	b292      	uxth	r2, r2
 8002620:	f846 2015 	str.w	r2, [r6, r5, lsl #1]
 8002624:	e00c      	b.n	8002640 <HAL_PCD_EP_Receive+0xbc>
 8002626:	2d01      	cmp	r5, #1
 8002628:	bf01      	itttt	eq
 800262a:	f8b4 5050 	ldrheq.w	r5, [r4, #80]	; 0x50
 800262e:	7912      	ldrbeq	r2, [r2, #4]
 8002630:	b2ad      	uxtheq	r5, r5
 8002632:	eb05 02c2 	addeq.w	r2, r5, r2, lsl #3
 8002636:	bf04      	itt	eq
 8002638:	eb04 0242 	addeq.w	r2, r4, r2, lsl #1
 800263c:	f8c2 340c 	streq.w	r3, [r2, #1036]	; 0x40c
  } 
  
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 8002640:	231c      	movs	r3, #28
 8002642:	fb03 0101 	mla	r1, r3, r1, r0
 8002646:	f891 20b4 	ldrb.w	r2, [r1, #180]	; 0xb4
 800264a:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 800264e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002652:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002656:	041b      	lsls	r3, r3, #16
 8002658:	0c1b      	lsrs	r3, r3, #16
 800265a:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800265e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002662:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002666:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
  
  __HAL_UNLOCK(hpcd); 
 800266a:	2300      	movs	r3, #0
 800266c:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  
  return HAL_OK;
 8002670:	4618      	mov	r0, r3
 8002672:	bd70      	pop	{r4, r5, r6, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
   
  __HAL_LOCK(hpcd); 
 8002674:	2002      	movs	r0, #2
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
  
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 8002676:	bd70      	pop	{r4, r5, r6, pc}

08002678 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 8002678:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800267c:	231c      	movs	r3, #28
 800267e:	fb03 0001 	mla	r0, r3, r1, r0
}
 8002682:	f8b0 00cc 	ldrh.w	r0, [r0, #204]	; 0xcc
 8002686:	4770      	bx	lr

08002688 <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  PCD_EPTypeDef *ep;
  uint16_t pmabuffer = 0;
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800268a:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800268e:	211c      	movs	r1, #28
 8002690:	fb01 0106 	mla	r1, r1, r6, r0
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002694:	4604      	mov	r4, r0
  uint16_t pmabuffer = 0;
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8002696:	f101 0038 	add.w	r0, r1, #56	; 0x38
 800269a:	638a      	str	r2, [r1, #56]	; 0x38
  ep->xfer_len = len;
 800269c:	6043      	str	r3, [r0, #4]
  ep->xfer_count = 0;
 800269e:	2200      	movs	r2, #0
  ep->is_in = 1;
 80026a0:	2301      	movs	r3, #1
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
  ep->xfer_count = 0;
 80026a2:	640a      	str	r2, [r1, #64]	; 0x40
  ep->is_in = 1;
 80026a4:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29
  ep->num = ep_addr & 0x7F;
 80026a8:	f881 6028 	strb.w	r6, [r1, #40]	; 0x28
  
  __HAL_LOCK(hpcd); 
 80026ac:	f894 5140 	ldrb.w	r5, [r4, #320]	; 0x140
 80026b0:	429d      	cmp	r5, r3
 80026b2:	f000 80a8 	beq.w	8002806 <HAL_PCD_EP_Transmit+0x17e>
 80026b6:	f884 3140 	strb.w	r3, [r4, #320]	; 0x140
  
  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 80026ba:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80026bc:	6845      	ldr	r5, [r0, #4]
    len=ep->xfer_len;
    ep->xfer_len =0;
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0) 
 80026be:	271c      	movs	r7, #28
 80026c0:	fb07 4706 	mla	r7, r7, r6, r4
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd); 
  
  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 80026c4:	429d      	cmp	r5, r3
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 80026c6:	bf88      	it	hi
 80026c8:	1aed      	subhi	r5, r5, r3
    len=ep->xfer_len;
    ep->xfer_len =0;
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0) 
 80026ca:	f897 1032 	ldrb.w	r1, [r7, #50]	; 0x32
  
  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 80026ce:	bf86      	itte	hi
 80026d0:	6045      	strhi	r5, [r0, #4]
 80026d2:	461d      	movhi	r5, r3
  }
  else
  {  
    len=ep->xfer_len;
    ep->xfer_len =0;
 80026d4:	6042      	strls	r2, [r0, #4]
 80026d6:	b2ab      	uxth	r3, r5
 80026d8:	f107 0228 	add.w	r2, r7, #40	; 0x28
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0) 
 80026dc:	b989      	cbnz	r1, 8002702 <HAL_PCD_EP_Transmit+0x7a>
  {
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, len);
 80026de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80026e0:	8892      	ldrh	r2, [r2, #4]
 80026e2:	6820      	ldr	r0, [r4, #0]
 80026e4:	f000 fbb3 	bl	8002e4e <PCD_WritePMA>
    PCD_SET_EP_TX_CNT(hpcd->Instance, ep->num, len);
 80026e8:	6821      	ldr	r1, [r4, #0]
 80026ea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80026ee:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 80026f2:	b292      	uxth	r2, r2
 80026f4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80026f8:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 80026fc:	f8c3 5404 	str.w	r5, [r3, #1028]	; 0x404
 8002700:	e067      	b.n	80027d2 <HAL_PCD_EP_Transmit+0x14a>
  }
  else
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002702:	7852      	ldrb	r2, [r2, #1]
 8002704:	6820      	ldr	r0, [r4, #0]
 8002706:	bb1a      	cbnz	r2, 8002750 <HAL_PCD_EP_Transmit+0xc8>
 8002708:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 800270c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8002710:	b289      	uxth	r1, r1
 8002712:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8002716:	2d3e      	cmp	r5, #62	; 0x3e
 8002718:	f500 6780 	add.w	r7, r0, #1024	; 0x400
 800271c:	f101 0106 	add.w	r1, r1, #6
 8002720:	d90b      	bls.n	800273a <HAL_PCD_EP_Transmit+0xb2>
 8002722:	f3c5 124f 	ubfx	r2, r5, #5, #16
 8002726:	06ed      	lsls	r5, r5, #27
 8002728:	bf04      	itt	eq
 800272a:	f102 32ff 	addeq.w	r2, r2, #4294967295	; 0xffffffff
 800272e:	b292      	uxtheq	r2, r2
 8002730:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8002734:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8002738:	e006      	b.n	8002748 <HAL_PCD_EP_Transmit+0xc0>
 800273a:	f3c5 024f 	ubfx	r2, r5, #1, #16
 800273e:	07ed      	lsls	r5, r5, #31
 8002740:	bf44      	itt	mi
 8002742:	3201      	addmi	r2, #1
 8002744:	b292      	uxthmi	r2, r2
 8002746:	0292      	lsls	r2, r2, #10
 8002748:	b292      	uxth	r2, r2
 800274a:	f847 2011 	str.w	r2, [r7, r1, lsl #1]
 800274e:	e00d      	b.n	800276c <HAL_PCD_EP_Transmit+0xe4>
 8002750:	2a01      	cmp	r2, #1
 8002752:	bf01      	itttt	eq
 8002754:	f8b0 2050 	ldrheq.w	r2, [r0, #80]	; 0x50
 8002758:	f897 1028 	ldrbeq.w	r1, [r7, #40]	; 0x28
 800275c:	b292      	uxtheq	r2, r2
 800275e:	eb02 02c1 	addeq.w	r2, r2, r1, lsl #3
 8002762:	bf04      	itt	eq
 8002764:	eb00 0242 	addeq.w	r2, r0, r2, lsl #1
 8002768:	f8c2 540c 	streq.w	r5, [r2, #1036]	; 0x40c
    
    /*Write the data to the USB endpoint*/
    if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX)
 800276c:	251c      	movs	r5, #28
 800276e:	fb05 4206 	mla	r2, r5, r6, r4
 8002772:	f102 0128 	add.w	r1, r2, #40	; 0x28
 8002776:	f892 7028 	ldrb.w	r7, [r2, #40]	; 0x28
 800277a:	f830 7027 	ldrh.w	r7, [r0, r7, lsl #2]
    }
    else
    {
      pmabuffer = ep->pmaaddr0;
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
 800277e:	fb05 4506 	mla	r5, r5, r6, r4
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
    
    /*Write the data to the USB endpoint*/
    if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX)
 8002782:	067f      	lsls	r7, r7, #25
    {
      pmabuffer = ep->pmaaddr1;
    }
    else
    {
      pmabuffer = ep->pmaaddr0;
 8002784:	bf54      	ite	pl
 8002786:	88ca      	ldrhpl	r2, [r1, #6]
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
    
    /*Write the data to the USB endpoint*/
    if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX)
    {
      pmabuffer = ep->pmaaddr1;
 8002788:	8e12      	ldrhmi	r2, [r2, #48]	; 0x30
    }
    else
    {
      pmabuffer = ep->pmaaddr0;
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
 800278a:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 800278c:	f000 fb5f 	bl	8002e4e <PCD_WritePMA>
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in);
 8002790:	f895 3029 	ldrb.w	r3, [r5, #41]	; 0x29
 8002794:	6822      	ldr	r2, [r4, #0]
 8002796:	b963      	cbnz	r3, 80027b2 <HAL_PCD_EP_Transmit+0x12a>
 8002798:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
 800279c:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80027a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027a4:	051b      	lsls	r3, r3, #20
 80027a6:	0d1b      	lsrs	r3, r3, #20
 80027a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027ac:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80027b0:	e00d      	b.n	80027ce <HAL_PCD_EP_Transmit+0x146>
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d10d      	bne.n	80027d2 <HAL_PCD_EP_Transmit+0x14a>
 80027b6:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
 80027ba:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80027be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027c2:	051b      	lsls	r3, r3, #20
 80027c4:	0d1b      	lsrs	r3, r3, #20
 80027c6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80027ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027ce:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  }

  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80027d2:	231c      	movs	r3, #28
 80027d4:	fb03 4606 	mla	r6, r3, r6, r4
 80027d8:	6822      	ldr	r2, [r4, #0]
 80027da:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 80027de:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80027e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80027e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027ea:	041b      	lsls	r3, r3, #16
 80027ec:	0c1b      	lsrs	r3, r3, #16
 80027ee:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 80027f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  
  __HAL_UNLOCK(hpcd);
 80027fa:	2000      	movs	r0, #0
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in);
  }

  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80027fc:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  
  __HAL_UNLOCK(hpcd);
 8002800:	f884 0140 	strb.w	r0, [r4, #320]	; 0x140
     
  return HAL_OK;
 8002804:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd); 
 8002806:	2002      	movs	r0, #2
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
  
  __HAL_UNLOCK(hpcd);
     
  return HAL_OK;
}
 8002808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800280a <HAL_PCD_IRQHandler>:
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
  uint32_t wInterrupt_Mask = 0;
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 800280a:	6803      	ldr	r3, [r0, #0]
 800280c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002810:	b21b      	sxth	r3, r3
 8002812:	2b00      	cmp	r3, #0
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002814:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002816:	4604      	mov	r4, r0
  uint32_t wInterrupt_Mask = 0;
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8002818:	db11      	blt.n	800283e <HAL_PCD_IRQHandler+0x34>
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 800281a:	6823      	ldr	r3, [r4, #0]
 800281c:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002820:	0552      	lsls	r2, r2, #21
 8002822:	f140 81e7 	bpl.w	8002bf4 <HAL_PCD_IRQHandler+0x3ea>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002826:	f64f 32ff 	movw	r2, #64511	; 0xfbff
    HAL_PCD_ResetCallback(hpcd);
 800282a:	4620      	mov	r0, r4
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800282c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8002830:	f001 fcd6 	bl	80041e0 <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0);
 8002834:	4620      	mov	r0, r4
 8002836:	2100      	movs	r1, #0
 8002838:	f7ff fc1a 	bl	8002070 <HAL_PCD_SetAddress>
 800283c:	e1da      	b.n	8002bf4 <HAL_PCD_IRQHandler+0x3ea>
{
  PCD_EPTypeDef *ep;
  uint16_t count=0;
  uint8_t EPindex;
  __IO uint16_t wIstr;  
  __IO uint16_t wEPVal = 0;
 800283e:	2300      	movs	r3, #0
 8002840:	f8ad 3006 	strh.w	r3, [sp, #6]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 8002844:	6820      	ldr	r0, [r4, #0]
 8002846:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 800284a:	b29b      	uxth	r3, r3
 800284c:	0419      	lsls	r1, r3, #16
 800284e:	f8ad 3004 	strh.w	r3, [sp, #4]
 8002852:	d5e2      	bpl.n	800281a <HAL_PCD_IRQHandler+0x10>
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002854:	f8bd 5004 	ldrh.w	r5, [sp, #4]
    
    if (EPindex == 0)
 8002858:	f015 050f 	ands.w	r5, r5, #15
 800285c:	f040 80b7 	bne.w	80029ce <HAL_PCD_IRQHandler+0x1c4>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 8002860:	f8bd 1004 	ldrh.w	r1, [sp, #4]
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002864:	8803      	ldrh	r3, [r0, #0]
    if (EPindex == 0)
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 8002866:	f001 0110 	and.w	r1, r1, #16
 800286a:	b289      	uxth	r1, r1
 800286c:	bb59      	cbnz	r1, 80028c6 <HAL_PCD_IRQHandler+0xbc>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800286e:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002876:	041b      	lsls	r3, r3, #16
 8002878:	0c1b      	lsrs	r3, r3, #16
 800287a:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800287c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002880:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8002884:	b29b      	uxth	r3, r3
 8002886:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800288a:	eb00 0043 	add.w	r0, r0, r3, lsl #1
        ep->xfer_buff += ep->xfer_count;
 800288e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002890:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
 8002894:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002898:	6423      	str	r3, [r4, #64]	; 0x40
        ep->xfer_buff += ep->xfer_count;
 800289a:	4413      	add	r3, r2
 800289c:	63a3      	str	r3, [r4, #56]	; 0x38
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0);
 800289e:	4620      	mov	r0, r4
 80028a0:	f001 fc92 	bl	80041c8 <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0)&& ( ep->xfer_len == 0))
 80028a4:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d0cb      	beq.n	8002844 <HAL_PCD_IRQHandler+0x3a>
 80028ac:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80028ae:	2a00      	cmp	r2, #0
 80028b0:	d1c8      	bne.n	8002844 <HAL_PCD_IRQHandler+0x3a>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 80028b2:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80028b6:	6821      	ldr	r1, [r4, #0]
 80028b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028bc:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0;
 80028c0:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
 80028c4:	e7be      	b.n	8002844 <HAL_PCD_IRQHandler+0x3a>
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal & USB_EP_SETUP) != 0)
 80028cc:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80028d0:	051f      	lsls	r7, r3, #20
 80028d2:	d51f      	bpl.n	8002914 <HAL_PCD_IRQHandler+0x10a>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80028d4:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80028d8:	f894 20b4 	ldrb.w	r2, [r4, #180]	; 0xb4
 80028dc:	b29b      	uxth	r3, r3
 80028de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80028e2:	eb00 0343 	add.w	r3, r0, r3, lsl #1
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 80028e6:	f8b4 20b8 	ldrh.w	r2, [r4, #184]	; 0xb8
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
        
        if ((wEPVal & USB_EP_SETUP) != 0)
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80028ea:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80028ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028f2:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 80028f6:	f504 71a2 	add.w	r1, r4, #324	; 0x144
 80028fa:	f000 fabf 	bl	8002e7c <PCD_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 80028fe:	6822      	ldr	r2, [r4, #0]
 8002900:	8813      	ldrh	r3, [r2, #0]
 8002902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002906:	051b      	lsls	r3, r3, #20
 8002908:	0d1b      	lsrs	r3, r3, #20
 800290a:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 800290c:	4620      	mov	r0, r4
 800290e:	f001 fc4b 	bl	80041a8 <HAL_PCD_SetupStageCallback>
 8002912:	e797      	b.n	8002844 <HAL_PCD_IRQHandler+0x3a>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0)
 8002914:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002918:	b21b      	sxth	r3, r3
 800291a:	2b00      	cmp	r3, #0
 800291c:	da92      	bge.n	8002844 <HAL_PCD_IRQHandler+0x3a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800291e:	8803      	ldrh	r3, [r0, #0]
 8002920:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002924:	051b      	lsls	r3, r3, #20
 8002926:	0d1b      	lsrs	r3, r3, #20
 8002928:	8003      	strh	r3, [r0, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800292a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800292e:	f894 20b4 	ldrb.w	r2, [r4, #180]	; 0xb4
 8002932:	b29b      	uxth	r3, r3
 8002934:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002938:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800293c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002940:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002944:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc
          
          if (ep->xfer_count != 0)
 8002948:	b163      	cbz	r3, 8002964 <HAL_PCD_IRQHandler+0x15a>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 800294a:	f8b4 20b8 	ldrh.w	r2, [r4, #184]	; 0xb8
 800294e:	f8d4 10c4 	ldr.w	r1, [r4, #196]	; 0xc4
 8002952:	f000 fa93 	bl	8002e7c <PCD_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 8002956:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 800295a:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 800295e:	4413      	add	r3, r2
 8002960:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
 8002964:	4620      	mov	r0, r4
 8002966:	2100      	movs	r1, #0
 8002968:	f001 fc25 	bl	80041b6 <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800296c:	6822      	ldr	r2, [r4, #0]
 800296e:	f8d4 50c0 	ldr.w	r5, [r4, #192]	; 0xc0
 8002972:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 8002976:	2d3e      	cmp	r5, #62	; 0x3e
 8002978:	b289      	uxth	r1, r1
 800297a:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 800297e:	f101 0106 	add.w	r1, r1, #6
 8002982:	d90b      	bls.n	800299c <HAL_PCD_IRQHandler+0x192>
 8002984:	f3c5 134f 	ubfx	r3, r5, #5, #16
 8002988:	06ee      	lsls	r6, r5, #27
 800298a:	bf04      	itt	eq
 800298c:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 8002990:	b29b      	uxtheq	r3, r3
 8002992:	ea6f 63c3 	mvn.w	r3, r3, lsl #27
 8002996:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800299a:	e006      	b.n	80029aa <HAL_PCD_IRQHandler+0x1a0>
 800299c:	f3c5 034f 	ubfx	r3, r5, #1, #16
 80029a0:	07ed      	lsls	r5, r5, #31
 80029a2:	bf44      	itt	mi
 80029a4:	3301      	addmi	r3, #1
 80029a6:	b29b      	uxthmi	r3, r3
 80029a8:	029b      	lsls	r3, r3, #10
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	f840 3011 	str.w	r3, [r0, r1, lsl #1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80029b0:	8813      	ldrh	r3, [r2, #0]
 80029b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80029b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029ba:	041b      	lsls	r3, r3, #16
 80029bc:	0c1b      	lsrs	r3, r3, #16
 80029be:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80029c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029ca:	8013      	strh	r3, [r2, #0]
 80029cc:	e73a      	b.n	8002844 <HAL_PCD_IRQHandler+0x3a>
    {
      
      /* Decode and service non control endpoints interrupt  */
      
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
 80029ce:	b22f      	sxth	r7, r5
 80029d0:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & USB_EP_CTR_RX) != 0)
 80029da:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80029de:	b21b      	sxth	r3, r3
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	f280 8084 	bge.w	8002aee <HAL_PCD_IRQHandler+0x2e4>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 80029e6:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
 80029ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029ee:	051b      	lsls	r3, r3, #20
        ep = &hpcd->OUT_ep[EPindex];
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 80029f0:	221c      	movs	r2, #28
 80029f2:	fb02 4205 	mla	r2, r2, r5, r4
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
      if ((wEPVal & USB_EP_CTR_RX) != 0)
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 80029f6:	0d1b      	lsrs	r3, r3, #20
 80029f8:	f820 3027 	strh.w	r3, [r0, r7, lsl #2]
        ep = &hpcd->OUT_ep[EPindex];
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 80029fc:	f102 0cb8 	add.w	ip, r2, #184	; 0xb8
 8002a00:	f89c 3006 	ldrb.w	r3, [ip, #6]
 8002a04:	f102 0eb0 	add.w	lr, r2, #176	; 0xb0
 8002a08:	b9b3      	cbnz	r3, 8002a38 <HAL_PCD_IRQHandler+0x22e>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002a0a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002a0e:	f89e 1004 	ldrb.w	r1, [lr, #4]
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8002a18:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002a1c:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 8002a20:	f3c6 0609 	ubfx	r6, r6, #0, #10
          if (count != 0)
 8002a24:	2e00      	cmp	r6, #0
 8002a26:	d040      	beq.n	8002aaa <HAL_PCD_IRQHandler+0x2a0>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002a28:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
 8002a2c:	f8be 2008 	ldrh.w	r2, [lr, #8]
 8002a30:	4633      	mov	r3, r6
 8002a32:	f000 fa23 	bl	8002e7c <PCD_ReadPMA>
 8002a36:	e038      	b.n	8002aaa <HAL_PCD_IRQHandler+0x2a0>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8002a38:	f89e 6004 	ldrb.w	r6, [lr, #4]
 8002a3c:	b233      	sxth	r3, r6
 8002a3e:	f830 3023 	ldrh.w	r3, [r0, r3, lsl #2]
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002a42:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8002a46:	f413 4f80 	tst.w	r3, #16384	; 0x4000
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002a4a:	b289      	uxth	r1, r1
 8002a4c:	f04f 0308 	mov.w	r3, #8
 8002a50:	fb13 1306 	smlabb	r3, r3, r6, r1
 8002a54:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8002a58:	d009      	beq.n	8002a6e <HAL_PCD_IRQHandler+0x264>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002a5a:	f8d3 6404 	ldr.w	r6, [r3, #1028]	; 0x404
 8002a5e:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 8002a62:	b186      	cbz	r6, 8002a86 <HAL_PCD_IRQHandler+0x27c>
            {
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002a64:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
 8002a68:	f8be 200a 	ldrh.w	r2, [lr, #10]
 8002a6c:	e008      	b.n	8002a80 <HAL_PCD_IRQHandler+0x276>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002a6e:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 8002a72:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 8002a76:	b136      	cbz	r6, 8002a86 <HAL_PCD_IRQHandler+0x27c>
            {
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002a78:	f8d2 10c4 	ldr.w	r1, [r2, #196]	; 0xc4
 8002a7c:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 8002a80:	4633      	mov	r3, r6
 8002a82:	f000 f9fb 	bl	8002e7c <PCD_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 8002a86:	231c      	movs	r3, #28
 8002a88:	fb03 4305 	mla	r3, r3, r5, r4
 8002a8c:	6822      	ldr	r2, [r4, #0]
 8002a8e:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
 8002a92:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002a96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a9a:	051b      	lsls	r3, r3, #20
 8002a9c:	0d1b      	lsrs	r3, r3, #20
 8002a9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002aa2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002aa6:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8002aaa:	211c      	movs	r1, #28
 8002aac:	fb01 4105 	mla	r1, r1, r5, r4
 8002ab0:	f8d1 30cc 	ldr.w	r3, [r1, #204]	; 0xcc
        ep->xfer_buff+=count;
 8002ab4:	f8d1 20c4 	ldr.w	r2, [r1, #196]	; 0xc4
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8002ab8:	4433      	add	r3, r6
 8002aba:	f8c1 30cc 	str.w	r3, [r1, #204]	; 0xcc
        ep->xfer_buff+=count;
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8002abe:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
        ep->xfer_buff+=count;
 8002ac2:	4432      	add	r2, r6
 8002ac4:	f8c1 20c4 	str.w	r2, [r1, #196]	; 0xc4
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8002ac8:	b11b      	cbz	r3, 8002ad2 <HAL_PCD_IRQHandler+0x2c8>
 8002aca:	f8d1 00c0 	ldr.w	r0, [r1, #192]	; 0xc0
 8002ace:	4286      	cmp	r6, r0
 8002ad0:	d208      	bcs.n	8002ae4 <HAL_PCD_IRQHandler+0x2da>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002ad2:	231c      	movs	r3, #28
 8002ad4:	fb03 4305 	mla	r3, r3, r5, r4
 8002ad8:	4620      	mov	r0, r4
 8002ada:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
 8002ade:	f001 fb6a 	bl	80041b6 <HAL_PCD_DataOutStageCallback>
 8002ae2:	e004      	b.n	8002aee <HAL_PCD_IRQHandler+0x2e4>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002ae4:	4620      	mov	r0, r4
 8002ae6:	f891 10b4 	ldrb.w	r1, [r1, #180]	; 0xb4
 8002aea:	f7ff fd4b 	bl	8002584 <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
 8002aee:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002af2:	0618      	lsls	r0, r3, #24
 8002af4:	f57f aea6 	bpl.w	8002844 <HAL_PCD_IRQHandler+0x3a>
      {
        ep = &hpcd->IN_ep[EPindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8002af8:	6820      	ldr	r0, [r4, #0]
 8002afa:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
 8002afe:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002b02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b06:	041b      	lsls	r3, r3, #16
 8002b08:	0c1b      	lsrs	r3, r3, #16
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8002b0a:	221c      	movs	r2, #28
 8002b0c:	fb02 4205 	mla	r2, r2, r5, r4
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[EPindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8002b10:	f820 3027 	strh.w	r3, [r0, r7, lsl #2]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8002b14:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8002b18:	f102 0628 	add.w	r6, r2, #40	; 0x28
 8002b1c:	b9a3      	cbnz	r3, 8002b48 <HAL_PCD_IRQHandler+0x33e>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002b1e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002b22:	f892 1028 	ldrb.w	r1, [r2, #40]	; 0x28
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8002b2c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002b30:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002b34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b38:	6413      	str	r3, [r2, #64]	; 0x40
          if (ep->xfer_count != 0)
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d03a      	beq.n	8002bb4 <HAL_PCD_IRQHandler+0x3aa>
          {
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8002b3e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002b40:	88b2      	ldrh	r2, [r6, #4]
 8002b42:	f000 f984 	bl	8002e4e <PCD_WritePMA>
 8002b46:	e035      	b.n	8002bb4 <HAL_PCD_IRQHandler+0x3aa>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8002b48:	f892 7028 	ldrb.w	r7, [r2, #40]	; 0x28
 8002b4c:	b23b      	sxth	r3, r7
 8002b4e:	f830 3023 	ldrh.w	r3, [r0, r3, lsl #2]
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002b52:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8002b56:	f013 0f40 	tst.w	r3, #64	; 0x40
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002b5a:	b289      	uxth	r1, r1
 8002b5c:	f04f 0308 	mov.w	r3, #8
 8002b60:	fb13 1307 	smlabb	r3, r3, r7, r1
 8002b64:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8002b68:	d008      	beq.n	8002b7c <HAL_PCD_IRQHandler+0x372>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002b6a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002b6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b72:	6413      	str	r3, [r2, #64]	; 0x40
            if (ep->xfer_count != 0)
 8002b74:	b163      	cbz	r3, 8002b90 <HAL_PCD_IRQHandler+0x386>
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8002b76:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002b78:	88f2      	ldrh	r2, [r6, #6]
 8002b7a:	e007      	b.n	8002b8c <HAL_PCD_IRQHandler+0x382>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002b7c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002b80:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b84:	6413      	str	r3, [r2, #64]	; 0x40
            if (ep->xfer_count != 0)
 8002b86:	b11b      	cbz	r3, 8002b90 <HAL_PCD_IRQHandler+0x386>
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8002b88:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002b8a:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8002b8c:	f000 f95f 	bl	8002e4e <PCD_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8002b90:	231c      	movs	r3, #28
 8002b92:	fb03 4305 	mla	r3, r3, r5, r4
 8002b96:	6822      	ldr	r2, [r4, #0]
 8002b98:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 8002b9c:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002ba0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ba4:	051b      	lsls	r3, r3, #20
 8002ba6:	0d1b      	lsrs	r3, r3, #20
 8002ba8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002bac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bb0:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002bb4:	6821      	ldr	r1, [r4, #0]
 8002bb6:	231c      	movs	r3, #28
 8002bb8:	fb03 4505 	mla	r5, r3, r5, r4
 8002bbc:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 8002bc0:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8002bc4:	b292      	uxth	r2, r2
 8002bc6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002bca:	eb01 0343 	add.w	r3, r1, r3, lsl #1
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002bce:	4620      	mov	r0, r4
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002bd0:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
        ep->xfer_buff+=ep->xfer_count;
 8002bd4:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8002bd6:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002bda:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002bde:	642a      	str	r2, [r5, #64]	; 0x40
        ep->xfer_buff+=ep->xfer_count;
 8002be0:	441a      	add	r2, r3
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8002be2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
        ep->xfer_buff+=ep->xfer_count;
 8002be4:	63aa      	str	r2, [r5, #56]	; 0x38
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8002be6:	b913      	cbnz	r3, 8002bee <HAL_PCD_IRQHandler+0x3e4>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002be8:	f001 faee 	bl	80041c8 <HAL_PCD_DataInStageCallback>
 8002bec:	e62a      	b.n	8002844 <HAL_PCD_IRQHandler+0x3a>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002bee:	f7ff fd4b 	bl	8002688 <HAL_PCD_EP_Transmit>
 8002bf2:	e627      	b.n	8002844 <HAL_PCD_IRQHandler+0x3a>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
    HAL_PCD_ResetCallback(hpcd);
    HAL_PCD_SetAddress(hpcd, 0);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVRM))
 8002bf4:	6823      	ldr	r3, [r4, #0]
 8002bf6:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002bfa:	0452      	lsls	r2, r2, #17
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVRM);    
 8002bfc:	bf44      	itt	mi
 8002bfe:	f64b 72ff 	movwmi	r2, #49151	; 0xbfff
 8002c02:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8002c06:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002c0a:	0497      	lsls	r7, r2, #18
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8002c0c:	bf44      	itt	mi
 8002c0e:	f64d 72ff 	movwmi	r2, #57343	; 0xdfff
 8002c12:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8002c16:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002c1a:	04d6      	lsls	r6, r2, #19
 8002c1c:	d513      	bpl.n	8002c46 <HAL_PCD_IRQHandler+0x43c>
  {  
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8002c1e:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8002c22:	f022 0204 	bic.w	r2, r2, #4
 8002c26:	0412      	lsls	r2, r2, #16
 8002c28:	0c12      	lsrs	r2, r2, #16
 8002c2a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    /*set wInterrupt_Mask global variable*/
    wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
      | USB_CNTR_ESOFM | USB_CNTR_RESETM;
    
    /*Set interrupt mask*/
    hpcd->Instance->CNTR = wInterrupt_Mask;
 8002c2e:	f44f 423d 	mov.w	r2, #48384	; 0xbd00
 8002c32:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    HAL_PCD_ResumeCallback(hpcd);
 8002c36:	4620      	mov	r0, r4
 8002c38:	f001 fae0 	bl	80041fc <HAL_PCD_ResumeCallback>
    
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8002c3c:	6823      	ldr	r3, [r4, #0]
 8002c3e:	f64e 72ff 	movw	r2, #61439	; 0xefff
 8002c42:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8002c46:	6823      	ldr	r3, [r4, #0]
 8002c48:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002c4c:	0515      	lsls	r5, r2, #20
 8002c4e:	d518      	bpl.n	8002c82 <HAL_PCD_IRQHandler+0x478>
  {    
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8002c50:	f24f 72ff 	movw	r2, #63487	; 0xf7ff
 8002c54:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8002c58:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8002c5c:	b292      	uxth	r2, r2
 8002c5e:	f042 0208 	orr.w	r2, r2, #8
 8002c62:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8002c66:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8002c6a:	b292      	uxth	r2, r2
 8002c6c:	f042 0204 	orr.w	r2, r2, #4
 8002c70:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 8002c74:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002c78:	04d8      	lsls	r0, r3, #19
 8002c7a:	d402      	bmi.n	8002c82 <HAL_PCD_IRQHandler+0x478>
    {
      HAL_PCD_SuspendCallback(hpcd);
 8002c7c:	4620      	mov	r0, r4
 8002c7e:	f001 fabc 	bl	80041fa <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8002c82:	6823      	ldr	r3, [r4, #0]
 8002c84:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002c88:	0591      	lsls	r1, r2, #22
 8002c8a:	d506      	bpl.n	8002c9a <HAL_PCD_IRQHandler+0x490>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8002c8c:	f64f 52ff 	movw	r2, #65023	; 0xfdff
 8002c90:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8002c94:	4620      	mov	r0, r4
 8002c96:	f001 fa9f 	bl	80041d8 <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8002c9a:	6823      	ldr	r3, [r4, #0]
 8002c9c:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002ca0:	05d2      	lsls	r2, r2, #23
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8002ca2:	bf44      	itt	mi
 8002ca4:	f64f 62ff 	movwmi	r2, #65279	; 0xfeff
 8002ca8:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }
}
 8002cac:	b003      	add	sp, #12
 8002cae:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002cb0 <HAL_PCD_EP_SetStall>:
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002cb0:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8002cb4:	2b01      	cmp	r3, #1
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002cb6:	b510      	push	{r4, lr}
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002cb8:	d049      	beq.n	8002d4e <HAL_PCD_EP_SetStall+0x9e>
   
  if ((0x80 & ep_addr) == 0x80)
 8002cba:	b2cc      	uxtb	r4, r1
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	221c      	movs	r2, #28
 8002cc0:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
   
  if ((0x80 & ep_addr) == 0x80)
 8002cc4:	f014 0f80 	tst.w	r4, #128	; 0x80
 8002cc8:	f001 037f 	and.w	r3, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002ccc:	bf15      	itete	ne
 8002cce:	fb02 0203 	mlane	r2, r2, r3, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002cd2:	fb02 0201 	mlaeq	r2, r2, r1, r0
   
  __HAL_LOCK(hpcd); 
   
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002cd6:	3228      	addne	r2, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002cd8:	32b4      	addeq	r2, #180	; 0xb4
  }
  
  ep->is_stall = 1;
 8002cda:	2101      	movs	r1, #1
 8002cdc:	7091      	strb	r1, [r2, #2]
  ep->num   = ep_addr & 0x7F;
 8002cde:	b2d9      	uxtb	r1, r3
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002ce0:	09e3      	lsrs	r3, r4, #7
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 1;
  ep->num   = ep_addr & 0x7F;
 8002ce2:	7011      	strb	r1, [r2, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002ce4:	7053      	strb	r3, [r2, #1]
 8002ce6:	6802      	ldr	r2, [r0, #0]
  
  if (ep->num == 0)
 8002ce8:	b979      	cbnz	r1, 8002d0a <HAL_PCD_EP_SetStall+0x5a>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 8002cea:	8813      	ldrh	r3, [r2, #0]
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002cf2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002cf6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002cfa:	f083 0310 	eor.w	r3, r3, #16
 8002cfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d06:	8013      	strh	r3, [r2, #0]
 8002d08:	e01c      	b.n	8002d44 <HAL_PCD_EP_SetStall+0x94>
 8002d0a:	b209      	sxth	r1, r1
  }
  else
  {
    if (ep->is_in)
 8002d0c:	b153      	cbz	r3, 8002d24 <HAL_PCD_EP_SetStall+0x74>
    {
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL); 
 8002d0e:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002d12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d1a:	041b      	lsls	r3, r3, #16
 8002d1c:	0c1b      	lsrs	r3, r3, #16
 8002d1e:	f083 0310 	eor.w	r3, r3, #16
 8002d22:	e009      	b.n	8002d38 <HAL_PCD_EP_SetStall+0x88>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL);
 8002d24:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002d28:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d30:	041b      	lsls	r3, r3, #16
 8002d32:	0c1b      	lsrs	r3, r3, #16
 8002d34:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002d38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d40:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
    }
  }
  __HAL_UNLOCK(hpcd); 
 8002d44:	2300      	movs	r3, #0
 8002d46:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  
  return HAL_OK;
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	bd10      	pop	{r4, pc}
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002d4e:	2002      	movs	r0, #2
    }
  }
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 8002d50:	bd10      	pop	{r4, pc}

08002d52 <HAL_PCD_EP_ClrStall>:
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
 8002d52:	b2cb      	uxtb	r3, r1
 8002d54:	f013 0f80 	tst.w	r3, #128	; 0x80
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d58:	b510      	push	{r4, lr}
 8002d5a:	f04f 021c 	mov.w	r2, #28
 8002d5e:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002d62:	bf15      	itete	ne
 8002d64:	fb02 0104 	mlane	r1, r2, r4, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002d68:	fb02 0101 	mlaeq	r1, r2, r1, r0
{
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002d6c:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002d6e:	31b4      	addeq	r1, #180	; 0xb4
  }
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002d70:	09db      	lsrs	r3, r3, #7
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 0;
 8002d72:	2200      	movs	r2, #0
 8002d74:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8002d76:	700c      	strb	r4, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002d78:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 8002d7a:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d049      	beq.n	8002e16 <HAL_PCD_EP_ClrStall+0xc4>
 8002d82:	2301      	movs	r3, #1
 8002d84:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
 8002d88:	780c      	ldrb	r4, [r1, #0]
  
  if (ep->is_in)
 8002d8a:	784b      	ldrb	r3, [r1, #1]
 8002d8c:	6802      	ldr	r2, [r0, #0]
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002d8e:	b224      	sxth	r4, r4
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
  
  if (ep->is_in)
 8002d90:	b1db      	cbz	r3, 8002dca <HAL_PCD_EP_ClrStall+0x78>
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002d92:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8002d96:	065b      	lsls	r3, r3, #25
 8002d98:	d50b      	bpl.n	8002db2 <HAL_PCD_EP_ClrStall+0x60>
 8002d9a:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8002d9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002da2:	051b      	lsls	r3, r3, #20
 8002da4:	0d1b      	lsrs	r3, r3, #20
 8002da6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002daa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002dae:	f822 3024 	strh.w	r3, [r2, r4, lsl #2]
    PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002db2:	7809      	ldrb	r1, [r1, #0]
 8002db4:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002db8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002dbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002dc0:	041b      	lsls	r3, r3, #16
 8002dc2:	0c1b      	lsrs	r3, r3, #16
 8002dc4:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8002dc8:	e01a      	b.n	8002e00 <HAL_PCD_EP_ClrStall+0xae>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002dca:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8002dce:	045b      	lsls	r3, r3, #17
 8002dd0:	d50b      	bpl.n	8002dea <HAL_PCD_EP_ClrStall+0x98>
 8002dd2:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8002dd6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dda:	051b      	lsls	r3, r3, #20
 8002ddc:	0d1b      	lsrs	r3, r3, #20
 8002dde:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002de2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002de6:	f822 3024 	strh.w	r3, [r2, r4, lsl #2]
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 8002dea:	7809      	ldrb	r1, [r1, #0]
 8002dec:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002df0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002df4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002df8:	041b      	lsls	r3, r3, #16
 8002dfa:	0c1b      	lsrs	r3, r3, #16
 8002dfc:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002e00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e08:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  }
  __HAL_UNLOCK(hpcd); 
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
    
  return HAL_OK;
 8002e12:	4618      	mov	r0, r3
 8002e14:	bd10      	pop	{r4, pc}
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
 8002e16:	2002      	movs	r0, #2
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
  }
  __HAL_UNLOCK(hpcd); 
    
  return HAL_OK;
}
 8002e18:	bd10      	pop	{r4, pc}

08002e1a <HAL_PCDEx_PMAConfig>:

{
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 8002e1a:	f011 0f80 	tst.w	r1, #128	; 0x80
HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, 
                        uint16_t ep_addr,
                        uint16_t ep_kind,
                        uint32_t pmaadress)

{
 8002e1e:	b530      	push	{r4, r5, lr}
 8002e20:	f04f 051c 	mov.w	r5, #28
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002e24:	bf1b      	ittet	ne
 8002e26:	f001 047f 	andne.w	r4, r1, #127	; 0x7f
 8002e2a:	fb05 0004 	mlane	r0, r5, r4, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002e2e:	fb05 0001 	mlaeq	r0, r5, r1, r0
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002e32:	3028      	addne	r0, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002e34:	bf08      	it	eq
 8002e36:	30b4      	addeq	r0, #180	; 0xb4
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002e38:	b912      	cbnz	r2, 8002e40 <HAL_PCDEx_PMAConfig+0x26>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0;
 8002e3a:	7282      	strb	r2, [r0, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 8002e3c:	8083      	strh	r3, [r0, #4]
 8002e3e:	e004      	b.n	8002e4a <HAL_PCDEx_PMAConfig+0x30>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8002e40:	2201      	movs	r2, #1
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
 8002e42:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8002e44:	0c1b      	lsrs	r3, r3, #16
    ep->pmaadress = (uint16_t)pmaadress;
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8002e46:	7282      	strb	r2, [r0, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8002e48:	8103      	strh	r3, [r0, #8]
  }
  
  return HAL_OK; 
}
 8002e4a:	2000      	movs	r0, #0
 8002e4c:	bd30      	pop	{r4, r5, pc}

08002e4e <PCD_WritePMA>:
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002e4e:	3301      	adds	r3, #1
 8002e50:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8002e54:	b530      	push	{r4, r5, lr}
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002e56:	105b      	asrs	r3, r3, #1
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002e58:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (i = n; i != 0; i--)
 8002e5c:	2400      	movs	r4, #0
 8002e5e:	429c      	cmp	r4, r3
 8002e60:	f101 0102 	add.w	r1, r1, #2
 8002e64:	d009      	beq.n	8002e7a <PCD_WritePMA+0x2c>
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8002e66:	f811 5c01 	ldrb.w	r5, [r1, #-1]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8002e6a:	f811 0c02 	ldrb.w	r0, [r1, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8002e6e:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
    *pdwVal++ = temp2;
 8002e72:	f822 0024 	strh.w	r0, [r2, r4, lsl #2]
 8002e76:	3401      	adds	r4, #1
 8002e78:	e7f1      	b.n	8002e5e <PCD_WritePMA+0x10>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8002e7a:	bd30      	pop	{r4, r5, pc}

08002e7c <PCD_ReadPMA>:
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8002e82:	b510      	push	{r4, lr}
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8002e84:	105b      	asrs	r3, r3, #1
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002e86:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (i = n; i != 0; i--)
 8002e8a:	2400      	movs	r4, #0
 8002e8c:	429c      	cmp	r4, r3
 8002e8e:	d005      	beq.n	8002e9c <PCD_ReadPMA+0x20>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8002e90:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 8002e94:	f821 0014 	strh.w	r0, [r1, r4, lsl #1]
 8002e98:	3401      	adds	r4, #1
 8002e9a:	e7f7      	b.n	8002e8c <PCD_ReadPMA+0x10>
    pbUsrBuf++;
  }
}
 8002e9c:	bd10      	pop	{r4, pc}

08002e9e <HAL_PCDEx_SetConnectionState>:
  * @param  hpcd: PCD handle
  * @param  state: Device state
  * @retval None
  */
 __weak void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8002e9e:	4770      	bx	lr

08002ea0 <I2C_TransferConfig>:
  *     @arg I2C_GENERATE_START_READ: Generate Restart for read request.
  *     @arg I2C_GENERATE_START_WRITE: Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8002ea0:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));
    
  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 8002ea2:	6804      	ldr	r4, [r0, #0]
 8002ea4:	9d03      	ldr	r5, [sp, #12]
 8002ea6:	6860      	ldr	r0, [r4, #4]
  
  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002ea8:	f020 707f 	bic.w	r0, r0, #66846720	; 0x3fc0000
 8002eac:	f420 3059 	bic.w	r0, r0, #222208	; 0x36400
 8002eb0:	f420 707f 	bic.w	r0, r0, #1020	; 0x3fc
 8002eb4:	f020 0003 	bic.w	r0, r0, #3
 8002eb8:	4328      	orrs	r0, r5
 8002eba:	4303      	orrs	r3, r0
  
  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 8002ebc:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8002ec0:	430b      	orrs	r3, r1
 8002ec2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
            (uint32_t)Mode | (uint32_t)Request);
  
  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;  
 8002ec6:	6062      	str	r2, [r4, #4]
 8002ec8:	bd30      	pop	{r4, r5, pc}
	...

08002ecc <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{
 8002ecc:	b570      	push	{r4, r5, r6, lr}
 8002ece:	4604      	mov	r4, r0
 8002ed0:	460d      	mov	r5, r1
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 8002ed2:	f7fe ff2f 	bl	8001d34 <HAL_GetTick>

  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ed6:	6823      	ldr	r3, [r4, #0]
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 8002ed8:	4606      	mov	r6, r0

  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002eda:	6998      	ldr	r0, [r3, #24]
 8002edc:	f010 0010 	ands.w	r0, r0, #16
 8002ee0:	d039      	beq.n	8002f56 <I2C_IsAcknowledgeFailed+0x8a>
  {
    /* Generate stop if necessary only in case of I2C peripheral in MASTER mode */
    if((hi2c->State == HAL_I2C_STATE_MASTER_BUSY_TX) || (hi2c->State == HAL_I2C_STATE_MEM_BUSY_TX)
 8002ee2:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002ee6:	2a12      	cmp	r2, #18
 8002ee8:	d007      	beq.n	8002efa <I2C_IsAcknowledgeFailed+0x2e>
 8002eea:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002eee:	2a52      	cmp	r2, #82	; 0x52
 8002ef0:	d003      	beq.n	8002efa <I2C_IsAcknowledgeFailed+0x2e>
       || (hi2c->State == HAL_I2C_STATE_MEM_BUSY_RX))
 8002ef2:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002ef6:	2a62      	cmp	r2, #98	; 0x62
 8002ef8:	d112      	bne.n	8002f20 <I2C_IsAcknowledgeFailed+0x54>
    {
      /* No need to generate the STOP condition if AUTOEND mode is enabled */
      /* Generate the STOP condition only in case of SOFTEND mode is enabled */
      if((hi2c->Instance->CR2 & I2C_AUTOEND_MODE) != I2C_AUTOEND_MODE)
 8002efa:	685a      	ldr	r2, [r3, #4]
 8002efc:	0190      	lsls	r0, r2, #6
 8002efe:	d40f      	bmi.n	8002f20 <I2C_IsAcknowledgeFailed+0x54>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002f00:	685a      	ldr	r2, [r3, #4]
 8002f02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f06:	605a      	str	r2, [r3, #4]
 8002f08:	e00a      	b.n	8002f20 <I2C_IsAcknowledgeFailed+0x54>
      }
    }
		
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f0a:	699a      	ldr	r2, [r3, #24]
 8002f0c:	0692      	lsls	r2, r2, #26
 8002f0e:	d411      	bmi.n	8002f34 <I2C_IsAcknowledgeFailed+0x68>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002f10:	1c69      	adds	r1, r5, #1
 8002f12:	d0fa      	beq.n	8002f0a <I2C_IsAcknowledgeFailed+0x3e>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002f14:	b135      	cbz	r5, 8002f24 <I2C_IsAcknowledgeFailed+0x58>
 8002f16:	f7fe ff0d 	bl	8001d34 <HAL_GetTick>
 8002f1a:	1b80      	subs	r0, r0, r6
 8002f1c:	42a8      	cmp	r0, r5
 8002f1e:	d801      	bhi.n	8002f24 <I2C_IsAcknowledgeFailed+0x58>
      }
    }
		
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f20:	6823      	ldr	r3, [r4, #0]
 8002f22:	e7f2      	b.n	8002f0a <I2C_IsAcknowledgeFailed+0x3e>
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8002f24:	2301      	movs	r3, #1
 8002f26:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          return HAL_TIMEOUT;
 8002f30:	2003      	movs	r0, #3
 8002f32:	bd70      	pop	{r4, r5, r6, pc}
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f34:	2210      	movs	r2, #16
 8002f36:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f38:	2220      	movs	r2, #32
 8002f3a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 8002f3c:	6859      	ldr	r1, [r3, #4]
 8002f3e:	4a06      	ldr	r2, [pc, #24]	; (8002f58 <I2C_IsAcknowledgeFailed+0x8c>)
 8002f40:	400a      	ands	r2, r1
 8002f42:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002f44:	2304      	movs	r3, #4
 8002f46:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
    hi2c->State= HAL_I2C_STATE_READY;
 8002f4a:	2001      	movs	r0, #1

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f4c:	2300      	movs	r3, #0

    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->State= HAL_I2C_STATE_READY;
 8002f4e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f52:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

    return HAL_ERROR;
  }
  return HAL_OK;
}
 8002f56:	bd70      	pop	{r4, r5, r6, pc}
 8002f58:	fe00e800 	.word	0xfe00e800

08002f5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout)  
{  
 8002f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f60:	4604      	mov	r4, r0
 8002f62:	460e      	mov	r6, r1
 8002f64:	4690      	mov	r8, r2
 8002f66:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8002f68:	f7fe fee4 	bl	8001d34 <HAL_GetTick>
 8002f6c:	4607      	mov	r7, r0
     
  /* Wait until flag is set */
  if(Status == RESET)
 8002f6e:	f1b8 0f00 	cmp.w	r8, #0
 8002f72:	d125      	bne.n	8002fc0 <I2C_WaitOnFlagUntilTimeout+0x64>
  {    
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f74:	6822      	ldr	r2, [r4, #0]
 8002f76:	6993      	ldr	r3, [r2, #24]
 8002f78:	4033      	ands	r3, r6
 8002f7a:	42b3      	cmp	r3, r6
 8002f7c:	d00e      	beq.n	8002f9c <I2C_WaitOnFlagUntilTimeout+0x40>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002f7e:	1c69      	adds	r1, r5, #1
 8002f80:	d0f9      	beq.n	8002f76 <I2C_WaitOnFlagUntilTimeout+0x1a>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002f82:	b17d      	cbz	r5, 8002fa4 <I2C_WaitOnFlagUntilTimeout+0x48>
 8002f84:	f7fe fed6 	bl	8001d34 <HAL_GetTick>
 8002f88:	1bc0      	subs	r0, r0, r7
 8002f8a:	42a8      	cmp	r0, r5
 8002f8c:	d9f2      	bls.n	8002f74 <I2C_WaitOnFlagUntilTimeout+0x18>
 8002f8e:	e009      	b.n	8002fa4 <I2C_WaitOnFlagUntilTimeout+0x48>
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002f90:	1c6b      	adds	r3, r5, #1
 8002f92:	d106      	bne.n	8002fa2 <I2C_WaitOnFlagUntilTimeout+0x46>
      }
    }
  }
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8002f94:	6993      	ldr	r3, [r2, #24]
 8002f96:	4033      	ands	r3, r6
 8002f98:	42b3      	cmp	r3, r6
 8002f9a:	d0f9      	beq.n	8002f90 <I2C_WaitOnFlagUntilTimeout+0x34>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8002f9c:	2000      	movs	r0, #0
 8002f9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002fa2:	b945      	cbnz	r5, 8002fb6 <I2C_WaitOnFlagUntilTimeout+0x5a>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002faa:	2300      	movs	r3, #0
 8002fac:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          return HAL_TIMEOUT;
 8002fb0:	2003      	movs	r0, #3
 8002fb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002fb6:	f7fe febd 	bl	8001d34 <HAL_GetTick>
 8002fba:	1bc0      	subs	r0, r0, r7
 8002fbc:	42a8      	cmp	r0, r5
 8002fbe:	d8f1      	bhi.n	8002fa4 <I2C_WaitOnFlagUntilTimeout+0x48>
      }
    }
  }
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8002fc0:	6822      	ldr	r2, [r4, #0]
 8002fc2:	e7e7      	b.n	8002f94 <I2C_WaitOnFlagUntilTimeout+0x38>

08002fc4 <I2C_WaitOnTXISFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)  
{  
 8002fc4:	b570      	push	{r4, r5, r6, lr}
 8002fc6:	4604      	mov	r4, r0
 8002fc8:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 8002fca:	f7fe feb3 	bl	8001d34 <HAL_GetTick>
 8002fce:	4606      	mov	r6, r0
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002fd0:	6823      	ldr	r3, [r4, #0]
 8002fd2:	699b      	ldr	r3, [r3, #24]
 8002fd4:	079b      	lsls	r3, r3, #30
 8002fd6:	d41b      	bmi.n	8003010 <I2C_WaitOnTXISFlagUntilTimeout+0x4c>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
 8002fd8:	4620      	mov	r0, r4
 8002fda:	4629      	mov	r1, r5
 8002fdc:	f7ff ff76 	bl	8002ecc <I2C_IsAcknowledgeFailed>
 8002fe0:	b9c0      	cbnz	r0, 8003014 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002fe2:	1c6a      	adds	r2, r5, #1
 8002fe4:	d0f4      	beq.n	8002fd0 <I2C_WaitOnTXISFlagUntilTimeout+0xc>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002fe6:	b96d      	cbnz	r5, 8003004 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fe8:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8002fec:	f043 0320 	orr.w	r3, r3, #32
 8002ff0:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
        hi2c->State= HAL_I2C_STATE_READY;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8003000:	2003      	movs	r0, #3
 8003002:	bd70      	pop	{r4, r5, r6, pc}
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003004:	f7fe fe96 	bl	8001d34 <HAL_GetTick>
 8003008:	1b80      	subs	r0, r0, r6
 800300a:	42a8      	cmp	r0, r5
 800300c:	d9e0      	bls.n	8002fd0 <I2C_WaitOnTXISFlagUntilTimeout+0xc>
 800300e:	e7eb      	b.n	8002fe8 <I2C_WaitOnTXISFlagUntilTimeout+0x24>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 8003010:	2000      	movs	r0, #0
 8003012:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
    {
      return HAL_ERROR;
 8003014:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
}
 8003016:	bd70      	pop	{r4, r5, r6, pc}

08003018 <I2C_RequestMemoryWrite>:
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 8003018:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800301a:	461e      	mov	r6, r3
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800301c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 8003020:	4604      	mov	r4, r0
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003022:	9300      	str	r3, [sp, #0]
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 8003024:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003026:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800302a:	b2f2      	uxtb	r2, r6
 800302c:	f7ff ff38 	bl	8002ea0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8003030:	4620      	mov	r0, r4
 8003032:	9906      	ldr	r1, [sp, #24]
 8003034:	f7ff ffc6 	bl	8002fc4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003038:	b130      	cbz	r0, 8003048 <I2C_RequestMemoryWrite+0x30>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800303a:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 800303e:	2b04      	cmp	r3, #4
    {
      return HAL_ERROR;
 8003040:	bf0c      	ite	eq
 8003042:	2001      	moveq	r0, #1
    }
    else
    {
      return HAL_TIMEOUT;
 8003044:	2003      	movne	r0, #3
 8003046:	e017      	b.n	8003078 <I2C_RequestMemoryWrite+0x60>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003048:	2e01      	cmp	r6, #1
 800304a:	6823      	ldr	r3, [r4, #0]
 800304c:	d008      	beq.n	8003060 <I2C_RequestMemoryWrite+0x48>
  }      
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_MSB(MemAddress); 
 800304e:	0a2a      	lsrs	r2, r5, #8
 8003050:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8003052:	4620      	mov	r0, r4
 8003054:	9906      	ldr	r1, [sp, #24]
 8003056:	f7ff ffb5 	bl	8002fc4 <I2C_WaitOnTXISFlagUntilTimeout>
 800305a:	2800      	cmp	r0, #0
 800305c:	d1ed      	bne.n	800303a <I2C_RequestMemoryWrite+0x22>
        return HAL_TIMEOUT;
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_LSB(MemAddress);  
 800305e:	6823      	ldr	r3, [r4, #0]
 8003060:	b2ed      	uxtb	r5, r5
 8003062:	629d      	str	r5, [r3, #40]	; 0x28
  }
  
  /* Wait until TCR flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 8003064:	4620      	mov	r0, r4
 8003066:	2180      	movs	r1, #128	; 0x80
 8003068:	2200      	movs	r2, #0
 800306a:	9b06      	ldr	r3, [sp, #24]
 800306c:	f7ff ff76 	bl	8002f5c <I2C_WaitOnFlagUntilTimeout>
  {
    return HAL_TIMEOUT;
 8003070:	2800      	cmp	r0, #0
 8003072:	bf14      	ite	ne
 8003074:	2003      	movne	r0, #3
 8003076:	2000      	moveq	r0, #0
  }

return HAL_OK;
}
 8003078:	b002      	add	sp, #8
 800307a:	bd70      	pop	{r4, r5, r6, pc}

0800307c <I2C_RequestMemoryRead>:
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 800307c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800307e:	461e      	mov	r6, r3
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003080:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 8003084:	4604      	mov	r4, r0
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003086:	9300      	str	r3, [sp, #0]
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 8003088:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800308a:	2300      	movs	r3, #0
 800308c:	b2f2      	uxtb	r2, r6
 800308e:	f7ff ff07 	bl	8002ea0 <I2C_TransferConfig>
  
  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8003092:	4620      	mov	r0, r4
 8003094:	9906      	ldr	r1, [sp, #24]
 8003096:	f7ff ff95 	bl	8002fc4 <I2C_WaitOnTXISFlagUntilTimeout>
 800309a:	b130      	cbz	r0, 80030aa <I2C_RequestMemoryRead+0x2e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800309c:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 80030a0:	2b04      	cmp	r3, #4
    {
      return HAL_ERROR;
 80030a2:	bf0c      	ite	eq
 80030a4:	2001      	moveq	r0, #1
    }
    else
    {
      return HAL_TIMEOUT;
 80030a6:	2003      	movne	r0, #3
 80030a8:	e017      	b.n	80030da <I2C_RequestMemoryRead+0x5e>
    }
  }
  
  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80030aa:	2e01      	cmp	r6, #1
 80030ac:	6823      	ldr	r3, [r4, #0]
 80030ae:	d008      	beq.n	80030c2 <I2C_RequestMemoryRead+0x46>
  }      
  /* If Mememory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_MSB(MemAddress); 
 80030b0:	0a2a      	lsrs	r2, r5, #8
 80030b2:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80030b4:	4620      	mov	r0, r4
 80030b6:	9906      	ldr	r1, [sp, #24]
 80030b8:	f7ff ff84 	bl	8002fc4 <I2C_WaitOnTXISFlagUntilTimeout>
 80030bc:	2800      	cmp	r0, #0
 80030be:	d1ed      	bne.n	800309c <I2C_RequestMemoryRead+0x20>
        return HAL_TIMEOUT;
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_LSB(MemAddress);  
 80030c0:	6823      	ldr	r3, [r4, #0]
 80030c2:	b2ed      	uxtb	r5, r5
 80030c4:	629d      	str	r5, [r3, #40]	; 0x28
  }
  
  /* Wait until TC flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout) != HAL_OK)      
 80030c6:	4620      	mov	r0, r4
 80030c8:	2140      	movs	r1, #64	; 0x40
 80030ca:	2200      	movs	r2, #0
 80030cc:	9b06      	ldr	r3, [sp, #24]
 80030ce:	f7ff ff45 	bl	8002f5c <I2C_WaitOnFlagUntilTimeout>
  {
    return HAL_TIMEOUT;
 80030d2:	2800      	cmp	r0, #0
 80030d4:	bf14      	ite	ne
 80030d6:	2003      	movne	r0, #3
 80030d8:	2000      	moveq	r0, #0
  }
  
  return HAL_OK;
}
 80030da:	b002      	add	sp, #8
 80030dc:	bd70      	pop	{r4, r5, r6, pc}

080030de <I2C_WaitOnSTOPFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{  
 80030de:	b570      	push	{r4, r5, r6, lr}
 80030e0:	4604      	mov	r4, r0
 80030e2:	460d      	mov	r5, r1
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 80030e4:	f7fe fe26 	bl	8001d34 <HAL_GetTick>
 80030e8:	4606      	mov	r6, r0
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030ea:	6823      	ldr	r3, [r4, #0]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	069b      	lsls	r3, r3, #26
 80030f0:	d419      	bmi.n	8003126 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
 80030f2:	4620      	mov	r0, r4
 80030f4:	4629      	mov	r1, r5
 80030f6:	f7ff fee9 	bl	8002ecc <I2C_IsAcknowledgeFailed>
 80030fa:	b9b0      	cbnz	r0, 800312a <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80030fc:	b96d      	cbnz	r5, 800311a <I2C_WaitOnSTOPFlagUntilTimeout+0x3c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030fe:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8003102:	f043 0320 	orr.w	r3, r3, #32
 8003106:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
      hi2c->State= HAL_I2C_STATE_READY;
 800310a:	2301      	movs	r3, #1
 800310c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003110:	2300      	movs	r3, #0
 8003112:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8003116:	2003      	movs	r0, #3
 8003118:	bd70      	pop	{r4, r5, r6, pc}
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800311a:	f7fe fe0b 	bl	8001d34 <HAL_GetTick>
 800311e:	1b80      	subs	r0, r0, r6
 8003120:	42a8      	cmp	r0, r5
 8003122:	d9e2      	bls.n	80030ea <I2C_WaitOnSTOPFlagUntilTimeout+0xc>
 8003124:	e7eb      	b.n	80030fe <I2C_WaitOnSTOPFlagUntilTimeout+0x20>
      __HAL_UNLOCK(hi2c);

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8003126:	2000      	movs	r0, #0
 8003128:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
    {
      return HAL_ERROR;
 800312a:	2001      	movs	r0, #1

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
}
 800312c:	bd70      	pop	{r4, r5, r6, pc}

0800312e <HAL_I2C_MspInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
 __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800312e:	4770      	bx	lr

08003130 <HAL_I2C_Init>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{ 
 8003130:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8003132:	4604      	mov	r4, r0
 8003134:	2800      	cmp	r0, #0
 8003136:	d041      	beq.n	80031bc <HAL_I2C_Init+0x8c>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8003138:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800313c:	b90b      	cbnz	r3, 8003142 <HAL_I2C_Init+0x12>
  {
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800313e:	f7ff fff6 	bl	800312e <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003142:	2302      	movs	r3, #2
 8003144:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003148:	6823      	ldr	r3, [r4, #0]
 800314a:	68e1      	ldr	r1, [r4, #12]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	f022 0201 	bic.w	r2, r2, #1
 8003152:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003154:	6862      	ldr	r2, [r4, #4]
 8003156:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800315a:	611a      	str	r2, [r3, #16]
  
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800315c:	689a      	ldr	r2, [r3, #8]
 800315e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003162:	609a      	str	r2, [r3, #8]
  if(hi2c->Init.OwnAddress1 != 0)
 8003164:	68a2      	ldr	r2, [r4, #8]
 8003166:	b142      	cbz	r2, 800317a <HAL_I2C_Init+0x4a>
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003168:	2901      	cmp	r1, #1
 800316a:	d103      	bne.n	8003174 <HAL_I2C_Init+0x44>
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800316c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003170:	609a      	str	r2, [r3, #8]
 8003172:	e007      	b.n	8003184 <HAL_I2C_Init+0x54>
    }
    else /* I2C_ADDRESSINGMODE_10BIT */
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003174:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003178:	609a      	str	r2, [r3, #8]
    }
  }
  
  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800317a:	2902      	cmp	r1, #2
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800317c:	bf04      	itt	eq
 800317e:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8003182:	605a      	streq	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003184:	685a      	ldr	r2, [r3, #4]
  
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003186:	6961      	ldr	r1, [r4, #20]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003188:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800318c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003190:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003192:	6922      	ldr	r2, [r4, #16]
 8003194:	430a      	orrs	r2, r1
 8003196:	69a1      	ldr	r1, [r4, #24]
 8003198:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800319c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800319e:	6a21      	ldr	r1, [r4, #32]
 80031a0:	69e2      	ldr	r2, [r4, #28]
 80031a2:	430a      	orrs	r2, r1
 80031a4:	601a      	str	r2, [r3, #0]
  
  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	f042 0201 	orr.w	r2, r2, #1
 80031ac:	601a      	str	r2, [r3, #0]
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031ae:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80031b0:	2301      	movs	r3, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
  
  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031b2:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
  hi2c->State = HAL_I2C_STATE_READY;
 80031b6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  return HAL_OK;
 80031ba:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{ 
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 80031bc:	2001      	movs	r0, #1
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
  
  return HAL_OK;
}
 80031be:	bd10      	pop	{r4, pc}

080031c0 <HAL_I2C_MspDeInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
 __weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80031c0:	4770      	bx	lr

080031c2 <HAL_I2C_DeInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80031c2:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80031c4:	4604      	mov	r4, r0
 80031c6:	b188      	cbz	r0, 80031ec <HAL_I2C_DeInit+0x2a>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  
  hi2c->State = HAL_I2C_STATE_BUSY;
  
  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80031c8:	6802      	ldr	r2, [r0, #0]
  }
  
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  
  hi2c->State = HAL_I2C_STATE_BUSY;
 80031ca:	2302      	movs	r3, #2
 80031cc:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  
  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80031d0:	6813      	ldr	r3, [r2, #0]
 80031d2:	f023 0301 	bic.w	r3, r3, #1
 80031d6:	6013      	str	r3, [r2, #0]
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80031d8:	f7ff fff2 	bl	80031c0 <HAL_I2C_MspDeInit>
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031dc:	2000      	movs	r0, #0
 80031de:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
  hi2c->State = HAL_I2C_STATE_RESET;
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80031e2:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_RESET;
 80031e6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);

  return HAL_OK;
 80031ea:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 80031ec:	2001      	movs	r0, #1
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);

  return HAL_OK;
}
 80031ee:	bd10      	pop	{r4, pc}

080031f0 <HAL_I2C_Mem_Write>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031f0:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 80031f4:	f890 5035 	ldrb.w	r5, [r0, #53]	; 0x35
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031f8:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 80031fc:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
 8003200:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003204:	b2ed      	uxtb	r5, r5
 8003206:	2d01      	cmp	r5, #1
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003208:	4604      	mov	r4, r0
 800320a:	4688      	mov	r8, r1
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 800320c:	d164      	bne.n	80032d8 <HAL_I2C_Mem_Write+0xe8>
  { 
    if((pData == NULL) || (Size == 0)) 
 800320e:	f1b9 0f00 	cmp.w	r9, #0
 8003212:	d101      	bne.n	8003218 <HAL_I2C_Mem_Write+0x28>
    {
      return  HAL_ERROR;                                    
 8003214:	2001      	movs	r0, #1
 8003216:	e062      	b.n	80032de <HAL_I2C_Mem_Write+0xee>
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  { 
    if((pData == NULL) || (Size == 0)) 
 8003218:	2e00      	cmp	r6, #0
 800321a:	d0fb      	beq.n	8003214 <HAL_I2C_Mem_Write+0x24>
    {
      return  HAL_ERROR;                                    
    }

    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800321c:	6807      	ldr	r7, [r0, #0]
 800321e:	69bf      	ldr	r7, [r7, #24]
 8003220:	f417 4700 	ands.w	r7, r7, #32768	; 0x8000
 8003224:	d158      	bne.n	80032d8 <HAL_I2C_Mem_Write+0xe8>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003226:	f890 e034 	ldrb.w	lr, [r0, #52]	; 0x34
 800322a:	f1be 0f01 	cmp.w	lr, #1
 800322e:	d053      	beq.n	80032d8 <HAL_I2C_Mem_Write+0xe8>
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
 8003230:	f04f 0e52 	mov.w	lr, #82	; 0x52
 8003234:	f880 e035 	strb.w	lr, [r0, #53]	; 0x35
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003238:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800323c:	f880 7036 	strb.w	r7, [r0, #54]	; 0x36
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8003240:	f8cd a000 	str.w	sl, [sp]
 8003244:	f7ff fee8 	bl	8003018 <I2C_RequestMemoryWrite>
 8003248:	b120      	cbz	r0, 8003254 <HAL_I2C_Mem_Write+0x64>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800324a:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800324e:	f884 7034 	strb.w	r7, [r4, #52]	; 0x34
 8003252:	e031      	b.n	80032b8 <HAL_I2C_Mem_Write+0xc8>

    /* Set NBYTES to write and reload if size > 255 */
    /* Size > 255, need to set RELOAD bit */
    if(Size > 255)
    {
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003254:	9000      	str	r0, [sp, #0]
        {
          return HAL_TIMEOUT;
        }

        
        if(Size > 255)
 8003256:	2eff      	cmp	r6, #255	; 0xff
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003258:	4620      	mov	r0, r4
 800325a:	4641      	mov	r1, r8
        {
          return HAL_TIMEOUT;
        }

        
        if(Size > 255)
 800325c:	d81c      	bhi.n	8003298 <HAL_I2C_Mem_Write+0xa8>
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      Sizetmp = 255;
    }
    else
    {
      I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800325e:	b2f2      	uxtb	r2, r6
 8003260:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003264:	f7ff fe1c 	bl	8002ea0 <I2C_TransferConfig>
      Sizetmp = Size;
 8003268:	4635      	mov	r5, r6
    }
    
    do
    {
      /* Wait until TXIS flag is set */
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 800326a:	4620      	mov	r0, r4
 800326c:	4651      	mov	r1, sl
 800326e:	f7ff fea9 	bl	8002fc4 <I2C_WaitOnTXISFlagUntilTimeout>
 8003272:	b9f8      	cbnz	r0, 80032b4 <HAL_I2C_Mem_Write+0xc4>
          return HAL_TIMEOUT;
        }
      }
     
      /* Write data to DR */
      hi2c->Instance->TXDR = (*pData++);
 8003274:	6823      	ldr	r3, [r4, #0]
 8003276:	f819 2b01 	ldrb.w	r2, [r9], #1
 800327a:	629a      	str	r2, [r3, #40]	; 0x28
      Sizetmp--;
      Size--;
 800327c:	3e01      	subs	r6, #1

      if((Sizetmp == 0)&&(Size!=0))
 800327e:	3d01      	subs	r5, #1
      }
     
      /* Write data to DR */
      hi2c->Instance->TXDR = (*pData++);
      Sizetmp--;
      Size--;
 8003280:	b2b6      	uxth	r6, r6

      if((Sizetmp == 0)&&(Size!=0))
 8003282:	d110      	bne.n	80032a6 <HAL_I2C_Mem_Write+0xb6>
 8003284:	b18e      	cbz	r6, 80032aa <HAL_I2C_Mem_Write+0xba>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 8003286:	4620      	mov	r0, r4
 8003288:	2180      	movs	r1, #128	; 0x80
 800328a:	462a      	mov	r2, r5
 800328c:	4653      	mov	r3, sl
 800328e:	f7ff fe65 	bl	8002f5c <I2C_WaitOnFlagUntilTimeout>
 8003292:	bb18      	cbnz	r0, 80032dc <HAL_I2C_Mem_Write+0xec>
        }

        
        if(Size > 255)
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003294:	9500      	str	r5, [sp, #0]
 8003296:	e7de      	b.n	8003256 <HAL_I2C_Mem_Write+0x66>
 8003298:	22ff      	movs	r2, #255	; 0xff
 800329a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800329e:	f7ff fdff 	bl	8002ea0 <I2C_TransferConfig>
          Sizetmp = 255;
 80032a2:	25ff      	movs	r5, #255	; 0xff
 80032a4:	e7e1      	b.n	800326a <HAL_I2C_Mem_Write+0x7a>
          I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
          Sizetmp = Size;
        }
      }
      
    }while(Size > 0);
 80032a6:	2e00      	cmp	r6, #0
 80032a8:	d1df      	bne.n	800326a <HAL_I2C_Mem_Write+0x7a>
    
    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, I2C_TIMEOUT_STOPF) != HAL_OK)
 80032aa:	4620      	mov	r0, r4
 80032ac:	2119      	movs	r1, #25
 80032ae:	f7ff ff16 	bl	80030de <I2C_WaitOnSTOPFlagUntilTimeout>
 80032b2:	b120      	cbz	r0, 80032be <HAL_I2C_Mem_Write+0xce>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032b4:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 80032b8:	2b04      	cmp	r3, #4
 80032ba:	d10f      	bne.n	80032dc <HAL_I2C_Mem_Write+0xec>
 80032bc:	e7aa      	b.n	8003214 <HAL_I2C_Mem_Write+0x24>
        return HAL_TIMEOUT;
      }
    }
    
    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032be:	6823      	ldr	r3, [r4, #0]
 80032c0:	2220      	movs	r2, #32
 80032c2:	61da      	str	r2, [r3, #28]
  	
    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 80032c4:	6859      	ldr	r1, [r3, #4]
 80032c6:	4a07      	ldr	r2, [pc, #28]	; (80032e4 <HAL_I2C_Mem_Write+0xf4>)
 80032c8:	400a      	ands	r2, r1
 80032ca:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY; 	  
 80032cc:	2301      	movs	r3, #1
 80032ce:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032d2:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    
    return HAL_OK;
 80032d6:	e002      	b.n	80032de <HAL_I2C_Mem_Write+0xee>
  }
  else
  {
    return HAL_BUSY;
 80032d8:	2002      	movs	r0, #2
 80032da:	e000      	b.n	80032de <HAL_I2C_Mem_Write+0xee>
      if((Sizetmp == 0)&&(Size!=0))
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
 80032dc:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_BUSY;
  }
}
 80032de:	b002      	add	sp, #8
 80032e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032e4:	fe00e800 	.word	0xfe00e800

080032e8 <HAL_I2C_Mem_Read>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032e8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 80032ec:	f890 5035 	ldrb.w	r5, [r0, #53]	; 0x35
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032f0:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 80032f4:	f8bd 602c 	ldrh.w	r6, [sp, #44]	; 0x2c
 80032f8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 80032fc:	b2ed      	uxtb	r5, r5
 80032fe:	2d01      	cmp	r5, #1
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003300:	4604      	mov	r4, r0
 8003302:	4688      	mov	r8, r1
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003304:	d16c      	bne.n	80033e0 <HAL_I2C_Mem_Read+0xf8>
  {    
    if((pData == NULL) || (Size == 0)) 
 8003306:	f1b9 0f00 	cmp.w	r9, #0
 800330a:	d101      	bne.n	8003310 <HAL_I2C_Mem_Read+0x28>
    {
      return  HAL_ERROR;                                    
 800330c:	2001      	movs	r0, #1
 800330e:	e068      	b.n	80033e2 <HAL_I2C_Mem_Read+0xfa>
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  {    
    if((pData == NULL) || (Size == 0)) 
 8003310:	2e00      	cmp	r6, #0
 8003312:	d0fb      	beq.n	800330c <HAL_I2C_Mem_Read+0x24>
    {
      return  HAL_ERROR;                                    
    }

    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003314:	6807      	ldr	r7, [r0, #0]
 8003316:	69bf      	ldr	r7, [r7, #24]
 8003318:	f417 4700 	ands.w	r7, r7, #32768	; 0x8000
 800331c:	d160      	bne.n	80033e0 <HAL_I2C_Mem_Read+0xf8>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800331e:	f890 e034 	ldrb.w	lr, [r0, #52]	; 0x34
 8003322:	f1be 0f01 	cmp.w	lr, #1
 8003326:	d05b      	beq.n	80033e0 <HAL_I2C_Mem_Read+0xf8>
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_RX;
 8003328:	f04f 0e62 	mov.w	lr, #98	; 0x62
 800332c:	f880 e035 	strb.w	lr, [r0, #53]	; 0x35
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003330:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_RX;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003334:	f880 7036 	strb.w	r7, [r0, #54]	; 0x36
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8003338:	f8cd a000 	str.w	sl, [sp]
 800333c:	f7ff fe9e 	bl	800307c <I2C_RequestMemoryRead>
 8003340:	b120      	cbz	r0, 800334c <HAL_I2C_Mem_Read+0x64>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003342:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003346:	f884 7034 	strb.w	r7, [r4, #52]	; 0x34
 800334a:	e038      	b.n	80033be <HAL_I2C_Mem_Read+0xd6>
 800334c:	f44f 5310 	mov.w	r3, #9216	; 0x2400
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if size > 255 and generate RESTART */
    /* Size > 255, need to set RELOAD bit */
    if(Size > 255)
 8003350:	2eff      	cmp	r6, #255	; 0xff
    {
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8003352:	9300      	str	r3, [sp, #0]
 8003354:	4620      	mov	r0, r4
 8003356:	4641      	mov	r1, r8
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
 8003358:	d821      	bhi.n	800339e <HAL_I2C_Mem_Read+0xb6>
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
      Sizetmp = 255;
    }
    else
    {
      I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800335a:	b2f2      	uxtb	r2, r6
 800335c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003360:	f7ff fd9e 	bl	8002ea0 <I2C_TransferConfig>
      Sizetmp = Size;
 8003364:	4635      	mov	r5, r6
    }
    
    do
    {  
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout) != HAL_OK)      
 8003366:	4620      	mov	r0, r4
 8003368:	2104      	movs	r1, #4
 800336a:	2200      	movs	r2, #0
 800336c:	4653      	mov	r3, sl
 800336e:	f7ff fdf5 	bl	8002f5c <I2C_WaitOnFlagUntilTimeout>
 8003372:	bb30      	cbnz	r0, 80033c2 <HAL_I2C_Mem_Read+0xda>
      {
        return HAL_TIMEOUT;
      }
          
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;
 8003374:	6823      	ldr	r3, [r4, #0]

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   
 8003376:	3e01      	subs	r6, #1
      {
        return HAL_TIMEOUT;
      }
          
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;
 8003378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337a:	f809 3b01 	strb.w	r3, [r9], #1

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   

      if((Sizetmp == 0)&&(Size!=0))
 800337e:	3d01      	subs	r5, #1
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   
 8003380:	b2b6      	uxth	r6, r6

      if((Sizetmp == 0)&&(Size!=0))
 8003382:	d113      	bne.n	80033ac <HAL_I2C_Mem_Read+0xc4>
 8003384:	b1a6      	cbz	r6, 80033b0 <HAL_I2C_Mem_Read+0xc8>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 8003386:	4620      	mov	r0, r4
 8003388:	2180      	movs	r1, #128	; 0x80
 800338a:	462a      	mov	r2, r5
 800338c:	4653      	mov	r3, sl
 800338e:	f7ff fde5 	bl	8002f5c <I2C_WaitOnFlagUntilTimeout>
 8003392:	b9b0      	cbnz	r0, 80033c2 <HAL_I2C_Mem_Read+0xda>
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003394:	9500      	str	r5, [sp, #0]
 8003396:	4620      	mov	r0, r4
 8003398:	4641      	mov	r1, r8
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
 800339a:	2eff      	cmp	r6, #255	; 0xff
 800339c:	e7dc      	b.n	8003358 <HAL_I2C_Mem_Read+0x70>
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800339e:	22ff      	movs	r2, #255	; 0xff
 80033a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033a4:	f7ff fd7c 	bl	8002ea0 <I2C_TransferConfig>
          Sizetmp = 255;
 80033a8:	25ff      	movs	r5, #255	; 0xff
 80033aa:	e7dc      	b.n	8003366 <HAL_I2C_Mem_Read+0x7e>
          I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
          Sizetmp = Size;
        }
      }

    }while(Size > 0);
 80033ac:	2e00      	cmp	r6, #0
 80033ae:	d1da      	bne.n	8003366 <HAL_I2C_Mem_Read+0x7e>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, I2C_TIMEOUT_STOPF) != HAL_OK)
 80033b0:	4620      	mov	r0, r4
 80033b2:	2119      	movs	r1, #25
 80033b4:	f7ff fe93 	bl	80030de <I2C_WaitOnSTOPFlagUntilTimeout>
 80033b8:	b128      	cbz	r0, 80033c6 <HAL_I2C_Mem_Read+0xde>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033ba:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 80033be:	2b04      	cmp	r3, #4
 80033c0:	d0a4      	beq.n	800330c <HAL_I2C_Mem_Read+0x24>
      {
        return HAL_ERROR;
      }
      else
      {
        return HAL_TIMEOUT;
 80033c2:	2003      	movs	r0, #3
 80033c4:	e00d      	b.n	80033e2 <HAL_I2C_Mem_Read+0xfa>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033c6:	6823      	ldr	r3, [r4, #0]
 80033c8:	2220      	movs	r2, #32
 80033ca:	61da      	str	r2, [r3, #28]
  	
    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 80033cc:	6859      	ldr	r1, [r3, #4]
 80033ce:	4a06      	ldr	r2, [pc, #24]	; (80033e8 <HAL_I2C_Mem_Read+0x100>)
 80033d0:	400a      	ands	r2, r1
 80033d2:	605a      	str	r2, [r3, #4]
    
    hi2c->State = HAL_I2C_STATE_READY;
 80033d4:	2301      	movs	r3, #1
 80033d6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033da:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    
    return HAL_OK;
 80033de:	e000      	b.n	80033e2 <HAL_I2C_Mem_Read+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80033e0:	2002      	movs	r0, #2
  }
}
 80033e2:	b002      	add	sp, #8
 80033e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033e8:	fe00e800 	.word	0xfe00e800

080033ec <HAL_I2C_GetState>:
  * @param  hi2c : I2C handle
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
  return hi2c->State;
 80033ec:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 80033f0:	4770      	bx	lr

080033f2 <SPI_WaitFlagStateUntilTimeout>:
  * @param State : flag state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout)
{
 80033f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033f6:	4604      	mov	r4, r0
 80033f8:	460f      	mov	r7, r1
 80033fa:	4616      	mov	r6, r2
 80033fc:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 80033fe:	f7fe fc99 	bl	8001d34 <HAL_GetTick>
 8003402:	4680      	mov	r8, r0
     
  while((hspi->Instance->SR & Flag) != State)
 8003404:	6823      	ldr	r3, [r4, #0]
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	403a      	ands	r2, r7
 800340a:	42b2      	cmp	r2, r6
 800340c:	d034      	beq.n	8003478 <SPI_WaitFlagStateUntilTimeout+0x86>
  {
    if(Timeout != HAL_MAX_DELAY)
 800340e:	1c6a      	adds	r2, r5, #1
 8003410:	d0f9      	beq.n	8003406 <SPI_WaitFlagStateUntilTimeout+0x14>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003412:	b94d      	cbnz	r5, 8003428 <SPI_WaitFlagStateUntilTimeout+0x36>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003414:	6823      	ldr	r3, [r4, #0]
 8003416:	685a      	ldr	r2, [r3, #4]
 8003418:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800341c:	605a      	str	r2, [r3, #4]
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800341e:	6862      	ldr	r2, [r4, #4]
 8003420:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8003424:	d112      	bne.n	800344c <SPI_WaitFlagStateUntilTimeout+0x5a>
 8003426:	e006      	b.n	8003436 <SPI_WaitFlagStateUntilTimeout+0x44>
     
  while((hspi->Instance->SR & Flag) != State)
  {
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003428:	f7fe fc84 	bl	8001d34 <HAL_GetTick>
 800342c:	ebc8 0000 	rsb	r0, r8, r0
 8003430:	42a8      	cmp	r0, r5
 8003432:	d9e7      	bls.n	8003404 <SPI_WaitFlagStateUntilTimeout+0x12>
 8003434:	e7ee      	b.n	8003414 <SPI_WaitFlagStateUntilTimeout+0x22>
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003436:	68a2      	ldr	r2, [r4, #8]
 8003438:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800343c:	d002      	beq.n	8003444 <SPI_WaitFlagStateUntilTimeout+0x52>
 800343e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003442:	d103      	bne.n	800344c <SPI_WaitFlagStateUntilTimeout+0x5a>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800344a:	601a      	str	r2, [r3, #0]
        }
        
        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 800344c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800344e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
        {
          __HAL_SPI_RESET_CRC(hspi);
 8003452:	bf01      	itttt	eq
 8003454:	681a      	ldreq	r2, [r3, #0]
 8003456:	f422 5200 	biceq.w	r2, r2, #8192	; 0x2000
 800345a:	601a      	streq	r2, [r3, #0]
 800345c:	681a      	ldreq	r2, [r3, #0]
 800345e:	bf04      	itt	eq
 8003460:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
 8003464:	601a      	streq	r2, [r3, #0]
        }
        
        hspi->State= HAL_SPI_STATE_READY;
 8003466:	2301      	movs	r3, #1
 8003468:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800346c:	2300      	movs	r3, #0
 800346e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 8003472:	2003      	movs	r0, #3
 8003474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;      
 8003478:	2000      	movs	r0, #0
}
 800347a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800347e <SPI_WaitFifoStateUntilTimeout>:
  * @param State: Fifo state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout)
{
 800347e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003482:	4604      	mov	r4, r0
 8003484:	460f      	mov	r7, r1
 8003486:	4616      	mov	r6, r2
 8003488:	461d      	mov	r5, r3
  __IO uint8_t tmpreg __attribute((unused));
  uint32_t tickstart = HAL_GetTick();
 800348a:	f7fe fc53 	bl	8001d34 <HAL_GetTick>
 800348e:	4680      	mov	r8, r0

  while((hspi->Instance->SR & Flag) != State)
 8003490:	6821      	ldr	r1, [r4, #0]
 8003492:	688a      	ldr	r2, [r1, #8]
 8003494:	403a      	ands	r2, r7
 8003496:	42b2      	cmp	r2, r6
 8003498:	d03b      	beq.n	8003512 <SPI_WaitFifoStateUntilTimeout+0x94>
  {
    if((Flag == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800349a:	f5b7 6fc0 	cmp.w	r7, #1536	; 0x600
 800349e:	d104      	bne.n	80034aa <SPI_WaitFifoStateUntilTimeout+0x2c>
 80034a0:	b91e      	cbnz	r6, 80034aa <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
 80034a2:	7b0b      	ldrb	r3, [r1, #12]
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	f88d 3007 	strb.w	r3, [sp, #7]
    }
    if(Timeout != HAL_MAX_DELAY)
 80034aa:	1c6b      	adds	r3, r5, #1
 80034ac:	d0f1      	beq.n	8003492 <SPI_WaitFifoStateUntilTimeout+0x14>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80034ae:	b94d      	cbnz	r5, 80034c4 <SPI_WaitFifoStateUntilTimeout+0x46>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80034b0:	6823      	ldr	r3, [r4, #0]
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80034b8:	605a      	str	r2, [r3, #4]
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034ba:	6862      	ldr	r2, [r4, #4]
 80034bc:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80034c0:	d112      	bne.n	80034e8 <SPI_WaitFifoStateUntilTimeout+0x6a>
 80034c2:	e006      	b.n	80034d2 <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
    }
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80034c4:	f7fe fc36 	bl	8001d34 <HAL_GetTick>
 80034c8:	ebc8 0000 	rsb	r0, r8, r0
 80034cc:	42a8      	cmp	r0, r5
 80034ce:	d9df      	bls.n	8003490 <SPI_WaitFifoStateUntilTimeout+0x12>
 80034d0:	e7ee      	b.n	80034b0 <SPI_WaitFifoStateUntilTimeout+0x32>
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034d2:	68a2      	ldr	r2, [r4, #8]
 80034d4:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80034d8:	d002      	beq.n	80034e0 <SPI_WaitFifoStateUntilTimeout+0x62>
 80034da:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80034de:	d103      	bne.n	80034e8 <SPI_WaitFifoStateUntilTimeout+0x6a>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034e6:	601a      	str	r2, [r3, #0]
        }
        
        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 80034e8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80034ea:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
        {
          __HAL_SPI_RESET_CRC(hspi);
 80034ee:	bf01      	itttt	eq
 80034f0:	681a      	ldreq	r2, [r3, #0]
 80034f2:	f422 5200 	biceq.w	r2, r2, #8192	; 0x2000
 80034f6:	601a      	streq	r2, [r3, #0]
 80034f8:	681a      	ldreq	r2, [r3, #0]
 80034fa:	bf04      	itt	eq
 80034fc:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
 8003500:	601a      	streq	r2, [r3, #0]
        }
        
        hspi->State = HAL_SPI_STATE_READY;
 8003502:	2301      	movs	r3, #1
 8003504:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003508:	2300      	movs	r3, #0
 800350a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 800350e:	2003      	movs	r0, #3
 8003510:	e000      	b.n	8003514 <SPI_WaitFifoStateUntilTimeout+0x96>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;      
 8003512:	2000      	movs	r0, #0
}
 8003514:	b002      	add	sp, #8
 8003516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800351a <SPI_EndRxTxTransaction>:
  * @brief This function handles the check of the RXTX or TX transaction complete.
  * @param hspi: SPI handle
  * @param Timeout : Timeout duration
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 800351a:	b538      	push	{r3, r4, r5, lr}
 800351c:	460d      	mov	r5, r1
  /* Procedure to check the transaction complete */
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout) != HAL_OK)
 800351e:	2200      	movs	r2, #0
 8003520:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003524:	462b      	mov	r3, r5
  * @brief This function handles the check of the RXTX or TX transaction complete.
  * @param hspi: SPI handle
  * @param Timeout : Timeout duration
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 8003526:	4604      	mov	r4, r0
  /* Procedure to check the transaction complete */
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout) != HAL_OK)
 8003528:	f7ff ffa9 	bl	800347e <SPI_WaitFifoStateUntilTimeout>
 800352c:	4602      	mov	r2, r0
 800352e:	b968      	cbnz	r0, 800354c <SPI_EndRxTxTransaction+0x32>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
    return HAL_TIMEOUT;
  }
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout) != HAL_OK)
 8003530:	4620      	mov	r0, r4
 8003532:	2180      	movs	r1, #128	; 0x80
 8003534:	462b      	mov	r3, r5
 8003536:	f7ff ff5c 	bl	80033f2 <SPI_WaitFlagStateUntilTimeout>
 800353a:	4602      	mov	r2, r0
 800353c:	b930      	cbnz	r0, 800354c <SPI_EndRxTxTransaction+0x32>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
    return HAL_TIMEOUT;
  }
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout) != HAL_OK)
 800353e:	4620      	mov	r0, r4
 8003540:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003544:	462b      	mov	r3, r5
 8003546:	f7ff ff9a 	bl	800347e <SPI_WaitFifoStateUntilTimeout>
 800354a:	b130      	cbz	r0, 800355a <SPI_EndRxTxTransaction+0x40>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800354c:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 8003550:	f043 0320 	orr.w	r3, r3, #32
 8003554:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
    return HAL_TIMEOUT;
 8003558:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 800355a:	bd38      	pop	{r3, r4, r5, pc}

0800355c <HAL_SPI_MspInit>:
  * @brief SPI MSP Init
  * @param hspi: SPI handle
  * @retval None
  */
 __weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800355c:	4770      	bx	lr

0800355e <HAL_SPI_Init>:
  *         in the SPI_InitTypeDef and create the associated handle.
  * @param  hspi: SPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800355e:	b570      	push	{r4, r5, r6, lr}
  uint32_t frxth;
  
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8003560:	4604      	mov	r4, r0
 8003562:	2800      	cmp	r0, #0
 8003564:	d04c      	beq.n	8003600 <HAL_SPI_Init+0xa2>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8003566:	2302      	movs	r3, #2
 8003568:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
 800356c:	f7ff fff6 	bl	800355c <HAL_SPI_MspInit>
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003570:	6821      	ldr	r1, [r4, #0]
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003572:	68e2      	ldr	r2, [r4, #12]
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003574:	680b      	ldr	r3, [r1, #0]
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003576:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800357a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800357e:	600b      	str	r3, [r1, #0]
 8003580:	f04f 0300 	mov.w	r3, #0
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003584:	d903      	bls.n	800358e <HAL_SPI_Init+0x30>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003586:	4618      	mov	r0, r3
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }
  
  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
 8003588:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
 800358c:	e001      	b.n	8003592 <HAL_SPI_Init+0x34>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800358e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  
  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8003592:	bf18      	it	ne
 8003594:	62a3      	strne	r3, [r4, #40]	; 0x28
  }
  
  /* Align the CRC Length on the data size */
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003596:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003598:	b92b      	cbnz	r3, 80035a6 <HAL_SPI_Init+0x48>
  {
    /* CRC Lengtht aligned on the data size : value set by default */
    if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800359a:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800359e:	bf8c      	ite	hi
 80035a0:	2302      	movhi	r3, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80035a2:	2301      	movls	r3, #1
 80035a4:	6323      	str	r3, [r4, #48]	; 0x30
 80035a6:	6865      	ldr	r5, [r4, #4]
 80035a8:	68a6      	ldr	r6, [r4, #8]
  
  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction | 
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 80035aa:	69a3      	ldr	r3, [r4, #24]
 80035ac:	432e      	orrs	r6, r5
 80035ae:	6925      	ldr	r5, [r4, #16]
 80035b0:	432e      	orrs	r6, r5
 80035b2:	6965      	ldr	r5, [r4, #20]
 80035b4:	432e      	orrs	r6, r5
 80035b6:	69e5      	ldr	r5, [r4, #28]
 80035b8:	432e      	orrs	r6, r5
 80035ba:	6a25      	ldr	r5, [r4, #32]
 80035bc:	432e      	orrs	r6, r5
 80035be:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80035c0:	432e      	orrs	r6, r5
 80035c2:	f403 7500 	and.w	r5, r3, #512	; 0x200
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 80035c6:	4335      	orrs	r5, r6
  }
  
  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction | 
 80035c8:	600d      	str	r5, [r1, #0]
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
  
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 80035ca:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80035cc:	2d02      	cmp	r5, #2
  {
    hspi->Instance->CR1|= SPI_CR1_CRCL;
 80035ce:	bf02      	ittt	eq
 80035d0:	680d      	ldreq	r5, [r1, #0]
 80035d2:	f445 6500 	orreq.w	r5, r5, #2048	; 0x800
 80035d6:	600d      	streq	r5, [r1, #0]
 80035d8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80035da:	432a      	orrs	r2, r5
 80035dc:	6b65      	ldr	r5, [r4, #52]	; 0x34
  }
  
  /* Configure : NSS management */
  /* Configure : Rx Fifo Threshold */
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 80035de:	0c1b      	lsrs	r3, r3, #16
 80035e0:	4315      	orrs	r5, r2
 80035e2:	f003 0204 	and.w	r2, r3, #4
 80035e6:	ea45 0302 	orr.w	r3, r5, r2
                         hspi->Init.DataSize ) | frxth;
 80035ea:	4303      	orrs	r3, r0
    hspi->Instance->CR1|= SPI_CR1_CRCL;
  }
  
  /* Configure : NSS management */
  /* Configure : Rx Fifo Threshold */
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 80035ec:	604b      	str	r3, [r1, #4]
                         hspi->Init.DataSize ) | frxth;
  
  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Configure : CRC Polynomial */
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 80035ee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80035f0:	610b      	str	r3, [r1, #16]
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035f2:	2000      	movs	r0, #0
  hspi->State= HAL_SPI_STATE_READY;
 80035f4:	2301      	movs	r3, #1
  
  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Configure : CRC Polynomial */
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035f6:	f884 005e 	strb.w	r0, [r4, #94]	; 0x5e
  hspi->State= HAL_SPI_STATE_READY;
 80035fa:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  
  return HAL_OK;
 80035fe:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t frxth;
  
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  { 
    return HAL_ERROR;
 8003600:	2001      	movs	r0, #1
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State= HAL_SPI_STATE_READY;
  
  return HAL_OK;
}
 8003602:	bd70      	pop	{r4, r5, r6, pc}

08003604 <HAL_SPI_MspDeInit>:
  * @brief SPI MSP DeInit
  * @param hspi: SPI handle
  * @retval None
  */
 __weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8003604:	4770      	bx	lr

08003606 <HAL_SPI_DeInit>:
  * @brief  DeInitializes the SPI peripheral 
  * @param  hspi: SPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8003606:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8003608:	4604      	mov	r4, r0
 800360a:	b188      	cbz	r0, 8003630 <HAL_SPI_DeInit+0x2a>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
  
  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800360c:	6802      	ldr	r2, [r0, #0]
  if(hspi == NULL)
  {
     return HAL_ERROR;
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800360e:	2302      	movs	r3, #2
 8003610:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  
  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8003614:	6813      	ldr	r3, [r2, #0]
 8003616:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800361a:	6013      	str	r3, [r2, #0]
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800361c:	f7ff fff2 	bl	8003604 <HAL_SPI_MspDeInit>
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003620:	2000      	movs	r0, #0
 8003622:	f884 005e 	strb.w	r0, [r4, #94]	; 0x5e
  hspi->State = HAL_SPI_STATE_RESET;
 8003626:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
  
  __HAL_UNLOCK(hspi);
 800362a:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
    
  return HAL_OK;
 800362e:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  {
     return HAL_ERROR;
 8003630:	2001      	movs	r0, #1
  hspi->State = HAL_SPI_STATE_RESET;
  
  __HAL_UNLOCK(hspi);
    
  return HAL_OK;
}
 8003632:	bd10      	pop	{r4, pc}

08003634 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8003634:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __IO uint16_t tmpreg __attribute((unused)) = 0;
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 8003638:	f890 505d 	ldrb.w	r5, [r0, #93]	; 0x5d
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 800363c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  __IO uint16_t tmpreg __attribute((unused)) = 0;
 800363e:	f04f 0b00 	mov.w	fp, #0
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 8003642:	2d01      	cmp	r5, #1
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8003644:	4604      	mov	r4, r0
 8003646:	4689      	mov	r9, r1
 8003648:	4692      	mov	sl, r2
 800364a:	4698      	mov	r8, r3
  __IO uint16_t tmpreg __attribute((unused)) = 0;
 800364c:	f8ad b006 	strh.w	fp, [sp, #6]
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 8003650:	d001      	beq.n	8003656 <HAL_SPI_TransmitReceive+0x22>
  {
    return HAL_BUSY;
 8003652:	2002      	movs	r0, #2
 8003654:	e138      	b.n	80038c8 <HAL_SPI_TransmitReceive+0x294>
  }
  
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 8003656:	2900      	cmp	r1, #0
 8003658:	f000 8133 	beq.w	80038c2 <HAL_SPI_TransmitReceive+0x28e>
 800365c:	2a00      	cmp	r2, #0
 800365e:	f000 8130 	beq.w	80038c2 <HAL_SPI_TransmitReceive+0x28e>
 8003662:	2b00      	cmp	r3, #0
 8003664:	f000 812d 	beq.w	80038c2 <HAL_SPI_TransmitReceive+0x28e>
  {
    return HAL_ERROR;
  }

  tickstart = HAL_GetTick();
 8003668:	f7fe fb64 	bl	8001d34 <HAL_GetTick>
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 800366c:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 8003670:	2b01      	cmp	r3, #1
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
  {
    return HAL_ERROR;
  }

  tickstart = HAL_GetTick();
 8003672:	4607      	mov	r7, r0
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 8003674:	d0ed      	beq.n	8003652 <HAL_SPI_TransmitReceive+0x1e>
  
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8003676:	2305      	movs	r3, #5
 8003678:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->pTxBuffPtr  = pTxData;
  hspi->TxXferCount = Size;
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 800367c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800367e:	6822      	ldr	r2, [r4, #0]
  }

  tickstart = HAL_GetTick();
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 8003680:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
  hspi->pTxBuffPtr  = pTxData;
  hspi->TxXferCount = Size;
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 8003684:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
  {
    __HAL_SPI_RESET_CRC(hspi);
 8003688:	bf08      	it	eq
 800368a:	6813      	ldreq	r3, [r2, #0]
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
  
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800368c:	f884 b05e 	strb.w	fp, [r4, #94]	; 0x5e
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
  {
    __HAL_SPI_RESET_CRC(hspi);
 8003690:	bf08      	it	eq
 8003692:	f423 5300 	biceq.w	r3, r3, #8192	; 0x2000
  /* Process Locked */
  __HAL_LOCK(hspi); 
  
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
  hspi->pRxBuffPtr  = pRxData;
 8003696:	f8c4 a040 	str.w	sl, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 800369a:	f8a4 8046 	strh.w	r8, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800369e:	f8a4 8044 	strh.w	r8, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = pTxData;
 80036a2:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 80036a6:	f8a4 803e 	strh.w	r8, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size; 
 80036aa:	f8a4 803c 	strh.w	r8, [r4, #60]	; 0x3c
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
  {
    __HAL_SPI_RESET_CRC(hspi);
 80036ae:	bf04      	itt	eq
 80036b0:	6013      	streq	r3, [r2, #0]
 80036b2:	6813      	ldreq	r3, [r2, #0]
  }
  
  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 80036b4:	68e1      	ldr	r1, [r4, #12]
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
  {
    __HAL_SPI_RESET_CRC(hspi);
 80036b6:	bf04      	itt	eq
 80036b8:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
 80036bc:	6013      	streq	r3, [r2, #0]
  }
  
  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 80036be:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  {
    /* set fiforxthreshold according the reception data lenght: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036c2:	6853      	ldr	r3, [r2, #4]
  {
    __HAL_SPI_RESET_CRC(hspi);
  }
  
  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 80036c4:	d802      	bhi.n	80036cc <HAL_SPI_TransmitReceive+0x98>
 80036c6:	f1b8 0f01 	cmp.w	r8, #1
 80036ca:	d902      	bls.n	80036d2 <HAL_SPI_TransmitReceive+0x9e>
  {
    /* set fiforxthreshold according the reception data lenght: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80036d0:	e001      	b.n	80036d6 <HAL_SPI_TransmitReceive+0xa2>
  }
  else
  {
    /* set fiforxthreshold according the reception data lenght: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80036d6:	6053      	str	r3, [r2, #4]
  }
  
  /* Check if the SPI is already enabled */ 
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80036d8:	6813      	ldr	r3, [r2, #0]
 80036da:	0658      	lsls	r0, r3, #25
  {
    /* Enable SPI peripheral */    
    __HAL_SPI_ENABLE(hspi);
 80036dc:	bf5e      	ittt	pl
 80036de:	6813      	ldrpl	r3, [r2, #0]
 80036e0:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 80036e4:	6013      	strpl	r3, [r2, #0]
  }
  
  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036e6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80036ea:	d94b      	bls.n	8003784 <HAL_SPI_TransmitReceive+0x150>
  {  
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 80036ec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80036ee:	f8b4 0046 	ldrh.w	r0, [r4, #70]	; 0x46
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d034      	beq.n	8003760 <HAL_SPI_TransmitReceive+0x12c>
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 80036f6:	6822      	ldr	r2, [r4, #0]
 80036f8:	6891      	ldr	r1, [r2, #8]
 80036fa:	0789      	lsls	r1, r1, #30
 80036fc:	d511      	bpl.n	8003722 <HAL_SPI_TransmitReceive+0xee>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036fe:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003700:	8809      	ldrh	r1, [r1, #0]
 8003702:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003704:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8003706:	3b01      	subs	r3, #1
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003708:	3102      	adds	r1, #2
        hspi->TxXferCount--;
 800370a:	b29b      	uxth	r3, r3
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800370c:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800370e:	87e3      	strh	r3, [r4, #62]	; 0x3e
        
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED))
 8003710:	b93b      	cbnz	r3, 8003722 <HAL_SPI_TransmitReceive+0xee>
 8003712:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003714:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8003718:	bf02      	ittt	eq
 800371a:	6813      	ldreq	r3, [r2, #0]
 800371c:	f443 5380 	orreq.w	r3, r3, #4096	; 0x1000
 8003720:	6013      	streq	r3, [r2, #0]
        } 
      }
      
      /* Wait until RXNE flag */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 8003722:	b168      	cbz	r0, 8003740 <HAL_SPI_TransmitReceive+0x10c>
 8003724:	6823      	ldr	r3, [r4, #0]
 8003726:	689a      	ldr	r2, [r3, #8]
 8003728:	07d2      	lsls	r2, r2, #31
 800372a:	d509      	bpl.n	8003740 <HAL_SPI_TransmitReceive+0x10c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800372c:	68da      	ldr	r2, [r3, #12]
 800372e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003730:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003734:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8003736:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800373a:	3b01      	subs	r3, #1
 800373c:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
      }
      if(Timeout != HAL_MAX_DELAY)
 8003740:	1c75      	adds	r5, r6, #1
 8003742:	d0d3      	beq.n	80036ec <HAL_SPI_TransmitReceive+0xb8>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout)) 
 8003744:	b936      	cbnz	r6, 8003754 <HAL_SPI_TransmitReceive+0x120>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003746:	2301      	movs	r3, #1
 8003748:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
          __HAL_UNLOCK(hspi);
 800374c:	2300      	movs	r3, #0
 800374e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 8003752:	e0b8      	b.n	80038c6 <HAL_SPI_TransmitReceive+0x292>
        hspi->pRxBuffPtr += sizeof(uint16_t);
        hspi->RxXferCount--;
      }
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout)) 
 8003754:	f7fe faee 	bl	8001d34 <HAL_GetTick>
 8003758:	1bc0      	subs	r0, r0, r7
 800375a:	42b0      	cmp	r0, r6
 800375c:	d9c6      	bls.n	80036ec <HAL_SPI_TransmitReceive+0xb8>
 800375e:	e7f2      	b.n	8003746 <HAL_SPI_TransmitReceive+0x112>
  }
  
  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
  {  
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 8003760:	2800      	cmp	r0, #0
 8003762:	d1de      	bne.n	8003722 <HAL_SPI_TransmitReceive+0xee>
      }
    }
  }
  
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 8003764:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003766:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800376a:	f040 808a 	bne.w	8003882 <HAL_SPI_TransmitReceive+0x24e>
 800376e:	e05d      	b.n	800382c <HAL_SPI_TransmitReceive+0x1f8>
  else
  { 
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
    {
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 8003770:	6822      	ldr	r2, [r4, #0]
 8003772:	6891      	ldr	r1, [r2, #8]
 8003774:	0788      	lsls	r0, r1, #30
 8003776:	d409      	bmi.n	800378c <HAL_SPI_TransmitReceive+0x158>
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
      }
            
      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 8003778:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800377c:	2b00      	cmp	r3, #0
 800377e:	d126      	bne.n	80037ce <HAL_SPI_TransmitReceive+0x19a>
        {
          (*hspi->pRxBuffPtr++) =  *(__IO uint8_t *)&hspi->Instance->DR;
          hspi->RxXferCount--;
        }
      }
      if(Timeout != HAL_MAX_DELAY)
 8003780:	1c73      	adds	r3, r6, #1
 8003782:	d146      	bne.n	8003812 <HAL_SPI_TransmitReceive+0x1de>
    }  
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  { 
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 8003784:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003786:	2b00      	cmp	r3, #0
 8003788:	d1f2      	bne.n	8003770 <HAL_SPI_TransmitReceive+0x13c>
 800378a:	e04a      	b.n	8003822 <HAL_SPI_TransmitReceive+0x1ee>
 800378c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
    {
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
 800378e:	2b02      	cmp	r3, #2
          hspi->pTxBuffPtr += sizeof(uint16_t);
          hspi->TxXferCount -= 2;
        } 
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8003790:	bf9f      	itttt	ls
 8003792:	1c4b      	addls	r3, r1, #1
 8003794:	63a3      	strls	r3, [r4, #56]	; 0x38
 8003796:	780b      	ldrbls	r3, [r1, #0]
 8003798:	7313      	strbls	r3, [r2, #12]
          hspi->TxXferCount--;
 800379a:	bf91      	iteee	ls
 800379c:	8fe3      	ldrhls	r3, [r4, #62]	; 0x3e
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 800379e:	8809      	ldrhhi	r1, [r1, #0]
 80037a0:	60d1      	strhi	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
          hspi->TxXferCount -= 2;
 80037a2:	3b02      	subhi	r3, #2
        } 
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
          hspi->TxXferCount--;
 80037a4:	bf94      	ite	ls
 80037a6:	f103 33ff 	addls.w	r3, r3, #4294967295	; 0xffffffff
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80037aa:	6ba2      	ldrhi	r2, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2;
        } 
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
          hspi->TxXferCount--;
 80037ac:	87e3      	strh	r3, [r4, #62]	; 0x3e
        }
        
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED))
 80037ae:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80037b0:	bf84      	itt	hi
 80037b2:	3202      	addhi	r2, #2
 80037b4:	63a2      	strhi	r2, [r4, #56]	; 0x38
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
          hspi->TxXferCount--;
        }
        
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED))
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1de      	bne.n	8003778 <HAL_SPI_TransmitReceive+0x144>
 80037ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80037bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80037c0:	bf01      	itttt	eq
 80037c2:	6822      	ldreq	r2, [r4, #0]
 80037c4:	6813      	ldreq	r3, [r2, #0]
 80037c6:	f443 5380 	orreq.w	r3, r3, #4096	; 0x1000
 80037ca:	6013      	streq	r3, [r2, #0]
 80037cc:	e7d4      	b.n	8003778 <HAL_SPI_TransmitReceive+0x144>
        }
      }
            
      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 80037ce:	6822      	ldr	r2, [r4, #0]
 80037d0:	6891      	ldr	r1, [r2, #8]
 80037d2:	07c9      	lsls	r1, r1, #31
 80037d4:	d5d4      	bpl.n	8003780 <HAL_SPI_TransmitReceive+0x14c>
      {
        if(hspi->RxXferCount > 1)
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80037da:	d910      	bls.n	80037fe <HAL_SPI_TransmitReceive+0x1ca>
        {
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80037dc:	68d1      	ldr	r1, [r2, #12]
 80037de:	f823 1b02 	strh.w	r1, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80037e2:	6423      	str	r3, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2;
 80037e4:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80037e8:	3b02      	subs	r3, #2
 80037ea:	b29b      	uxth	r3, r3
          if(hspi->RxXferCount <= 1)
 80037ec:	2b01      	cmp	r3, #1
      {
        if(hspi->RxXferCount > 1)
        {
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
          hspi->pRxBuffPtr += sizeof(uint16_t);
          hspi->RxXferCount -= 2;
 80037ee:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
          if(hspi->RxXferCount <= 1)
 80037f2:	d8c5      	bhi.n	8003780 <HAL_SPI_TransmitReceive+0x14c>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80037f4:	6853      	ldr	r3, [r2, #4]
 80037f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80037fa:	6053      	str	r3, [r2, #4]
 80037fc:	e7c0      	b.n	8003780 <HAL_SPI_TransmitReceive+0x14c>
          }
        }
        else
        {
          (*hspi->pRxBuffPtr++) =  *(__IO uint8_t *)&hspi->Instance->DR;
 80037fe:	1c59      	adds	r1, r3, #1
 8003800:	6421      	str	r1, [r4, #64]	; 0x40
 8003802:	7b12      	ldrb	r2, [r2, #12]
 8003804:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8003806:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800380a:	3b01      	subs	r3, #1
 800380c:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8003810:	e7b6      	b.n	8003780 <HAL_SPI_TransmitReceive+0x14c>
        }
      }
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003812:	2e00      	cmp	r6, #0
 8003814:	d097      	beq.n	8003746 <HAL_SPI_TransmitReceive+0x112>
 8003816:	f7fe fa8d 	bl	8001d34 <HAL_GetTick>
 800381a:	1bc0      	subs	r0, r0, r7
 800381c:	42b0      	cmp	r0, r6
 800381e:	d9b1      	bls.n	8003784 <HAL_SPI_TransmitReceive+0x150>
 8003820:	e791      	b.n	8003746 <HAL_SPI_TransmitReceive+0x112>
    }  
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  { 
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 8003822:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1a6      	bne.n	8003778 <HAL_SPI_TransmitReceive+0x144>
 800382a:	e79b      	b.n	8003764 <HAL_SPI_TransmitReceive+0x130>
  
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SPI_FLAG_TXE, Timeout) != HAL_OK)
 800382c:	2102      	movs	r1, #2
 800382e:	4620      	mov	r0, r4
 8003830:	460a      	mov	r2, r1
 8003832:	4633      	mov	r3, r6
 8003834:	f7ff fddd 	bl	80033f2 <SPI_WaitFlagStateUntilTimeout>
 8003838:	b128      	cbz	r0, 8003846 <HAL_SPI_TransmitReceive+0x212>
    {  
      /* Erreur on the CRC reception */
      hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 800383a:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 800383e:	f043 0302 	orr.w	r3, r3, #2
 8003842:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
    }
    
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003846:	68e3      	ldr	r3, [r4, #12]
 8003848:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800384c:	6823      	ldr	r3, [r4, #0]
 800384e:	d102      	bne.n	8003856 <HAL_SPI_TransmitReceive+0x222>
    {
      tmpreg = hspi->Instance->DR;
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	b29b      	uxth	r3, r3
 8003854:	e013      	b.n	800387e <HAL_SPI_TransmitReceive+0x24a>
    }
    else
    {
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8003856:	6b21      	ldr	r1, [r4, #48]	; 0x30
    {
      tmpreg = hspi->Instance->DR;
    }
    else
    {
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 8003858:	7b1b      	ldrb	r3, [r3, #12]
 800385a:	f8ad 3006 	strh.w	r3, [sp, #6]
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800385e:	2902      	cmp	r1, #2
 8003860:	d10f      	bne.n	8003882 <HAL_SPI_TransmitReceive+0x24e>
      {
        if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SPI_FLAG_TXE, Timeout) != HAL_OK) 
 8003862:	4620      	mov	r0, r4
 8003864:	460a      	mov	r2, r1
 8003866:	4633      	mov	r3, r6
 8003868:	f7ff fdc3 	bl	80033f2 <SPI_WaitFlagStateUntilTimeout>
 800386c:	b128      	cbz	r0, 800387a <HAL_SPI_TransmitReceive+0x246>
        {  
          /* Erreur on the CRC reception */
          hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 800386e:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 8003872:	f043 0302 	orr.w	r3, r3, #2
 8003876:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
        }    
        tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 800387a:	6823      	ldr	r3, [r4, #0]
 800387c:	7b1b      	ldrb	r3, [r3, #12]
 800387e:	f8ad 3006 	strh.w	r3, [sp, #6]
      }
    }
  }

  /* Check the end of the transaction */
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
 8003882:	4620      	mov	r0, r4
 8003884:	4631      	mov	r1, r6
 8003886:	f7ff fe48 	bl	800351a <SPI_EndRxTxTransaction>
 800388a:	b9e0      	cbnz	r0, 80038c6 <HAL_SPI_TransmitReceive+0x292>
  }

  hspi->State = HAL_SPI_STATE_READY;
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800388c:	6825      	ldr	r5, [r4, #0]
 800388e:	68aa      	ldr	r2, [r5, #8]
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003890:	2301      	movs	r3, #1
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8003892:	f012 0110 	ands.w	r1, r2, #16
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003896:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
 800389a:	f894 205e 	ldrb.w	r2, [r4, #94]	; 0x5e
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 800389e:	d00a      	beq.n	80038b6 <HAL_SPI_TransmitReceive+0x282>
  {
    hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 80038a0:	f042 0202 	orr.w	r2, r2, #2
 80038a4:	f884 205e 	strb.w	r2, [r4, #94]	; 0x5e
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80038a8:	f06f 0210 	mvn.w	r2, #16
 80038ac:	60aa      	str	r2, [r5, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80038ae:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
    
    return HAL_ERROR;
 80038b2:	4618      	mov	r0, r3
 80038b4:	e008      	b.n	80038c8 <HAL_SPI_TransmitReceive+0x294>
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
  {
    return HAL_BUSY;
 80038b6:	1c10      	adds	r0, r2, #0
    
    return HAL_ERROR;
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80038b8:	f884 105c 	strb.w	r1, [r4, #92]	; 0x5c
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
  {
    return HAL_BUSY;
 80038bc:	bf18      	it	ne
 80038be:	2001      	movne	r0, #1
 80038c0:	e002      	b.n	80038c8 <HAL_SPI_TransmitReceive+0x294>
  }
  
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
  {
    return HAL_ERROR;
 80038c2:	4628      	mov	r0, r5
 80038c4:	e000      	b.n	80038c8 <HAL_SPI_TransmitReceive+0x294>
  }

  /* Check the end of the transaction */
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
 80038c6:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_OK;
  }
}
 80038c8:	b003      	add	sp, #12
 80038ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080038ce <HAL_SPI_GetState>:
  * @retval HAL state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
  return hspi->State;
}
 80038ce:	f890 005d 	ldrb.w	r0, [r0, #93]	; 0x5d
 80038d2:	4770      	bx	lr

080038d4 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80038d4:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 80038d6:	b180      	cbz	r0, 80038fa <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 80038d8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80038dc:	b113      	cbz	r3, 80038e4 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 80038de:	2300      	movs	r3, #0
 80038e0:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 80038e4:	b109      	cbz	r1, 80038ea <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 80038e6:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 80038ea:	2301      	movs	r3, #1
 80038ec:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 80038f0:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80038f2:	f000 fc85 	bl	8004200 <USBD_LL_Init>
  
  return USBD_OK; 
 80038f6:	2000      	movs	r0, #0
 80038f8:	bd08      	pop	{r3, pc}
{
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 80038fa:	2002      	movs	r0, #2
  pdev->id = id;
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
  
  return USBD_OK; 
}
 80038fc:	bd08      	pop	{r3, pc}

080038fe <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 80038fe:	b119      	cbz	r1, 8003908 <USBD_RegisterClass+0xa>
  {
    /* link the class tgo the USB Device handle */
    pdev->pClass = pclass;
 8003900:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 8003904:	2000      	movs	r0, #0
 8003906:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8003908:	2002      	movs	r0, #2
  }
  
  return status;
}
 800390a:	4770      	bx	lr

0800390c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800390c:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 800390e:	f000 fcb5 	bl	800427c <USBD_LL_Start>
  
  return USBD_OK;  
}
 8003912:	2000      	movs	r0, #0
 8003914:	bd08      	pop	{r3, pc}

08003916 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003916:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 8003918:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800391c:	b90b      	cbnz	r3, 8003922 <USBD_SetClassConfig+0xc>
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800391e:	2002      	movs	r0, #2
 8003920:	bd08      	pop	{r3, pc}
  
  if(pdev->pClass != NULL)
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4798      	blx	r3
 8003926:	2800      	cmp	r0, #0
 8003928:	d1f9      	bne.n	800391e <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 800392a:	bd08      	pop	{r3, pc}

0800392c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800392c:	b508      	push	{r3, lr}
  /* Clear configuration  and Deinitialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 800392e:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	4798      	blx	r3
  return USBD_OK;
}
 8003936:	2000      	movs	r0, #0
 8003938:	bd08      	pop	{r3, pc}

0800393a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800393a:	b538      	push	{r3, r4, r5, lr}
 800393c:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800393e:	f500 7502 	add.w	r5, r0, #520	; 0x208
 8003942:	4628      	mov	r0, r5
 8003944:	f000 f8c8 	bl	8003ad8 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8003948:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 800394a:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{

  USBD_ParseSetupRequest(&pdev->request, psetup);
  
  pdev->ep0_state = USBD_EP0_SETUP;
 800394e:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8003952:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 8003956:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 800395a:	f001 031f 	and.w	r3, r1, #31
 800395e:	2b01      	cmp	r3, #1
 8003960:	d00c      	beq.n	800397c <USBD_LL_SetupStage+0x42>
 8003962:	d306      	bcc.n	8003972 <USBD_LL_SetupStage+0x38>
 8003964:	2b02      	cmp	r3, #2
 8003966:	d10e      	bne.n	8003986 <USBD_LL_SetupStage+0x4c>
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
    break;
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8003968:	4620      	mov	r0, r4
 800396a:	4629      	mov	r1, r5
 800396c:	f000 f9f8 	bl	8003d60 <USBD_StdEPReq>
    break;
 8003970:	e00e      	b.n	8003990 <USBD_LL_SetupStage+0x56>
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 8003972:	4620      	mov	r0, r4
 8003974:	4629      	mov	r1, r5
 8003976:	f000 f8cf 	bl	8003b18 <USBD_StdDevReq>
    break;
 800397a:	e009      	b.n	8003990 <USBD_LL_SetupStage+0x56>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 800397c:	4620      	mov	r0, r4
 800397e:	4629      	mov	r1, r5
 8003980:	f000 f9d6 	bl	8003d30 <USBD_StdItfReq>
    break;
 8003984:	e004      	b.n	8003990 <USBD_LL_SetupStage+0x56>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8003986:	4620      	mov	r0, r4
 8003988:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800398c:	f000 fc8e 	bl	80042ac <USBD_LL_StallEP>
    break;
  }  
  return USBD_OK;  
}
 8003990:	2000      	movs	r0, #0
 8003992:	bd38      	pop	{r3, r4, r5, pc}

08003994 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8003994:	b510      	push	{r4, lr}
 8003996:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8003998:	bb09      	cbnz	r1, 80039de <USBD_LL_DataOutStage+0x4a>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800399a:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 800399e:	2b03      	cmp	r3, #3
 80039a0:	d126      	bne.n	80039f0 <USBD_LL_DataOutStage+0x5c>
    {
      if(pep->rem_length > pep->maxpacket)
 80039a2:	f8d0 110c 	ldr.w	r1, [r0, #268]	; 0x10c
 80039a6:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 80039aa:	4299      	cmp	r1, r3
 80039ac:	d90a      	bls.n	80039c4 <USBD_LL_DataOutStage+0x30>
      {
        pep->rem_length -=  pep->maxpacket;
 80039ae:	1ac9      	subs	r1, r1, r3
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 80039b0:	428b      	cmp	r3, r1
 80039b2:	bf28      	it	cs
 80039b4:	460b      	movcs	r3, r1
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 80039b6:	f8c0 110c 	str.w	r1, [r0, #268]	; 0x10c
       
        USBD_CtlContinueRx (pdev, 
 80039ba:	4611      	mov	r1, r2
 80039bc:	b29a      	uxth	r2, r3
 80039be:	f000 fa6c 	bl	8003e9a <USBD_CtlContinueRx>
 80039c2:	e015      	b.n	80039f0 <USBD_LL_DataOutStage+0x5c>
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 80039c4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	b123      	cbz	r3, 80039d6 <USBD_LL_DataOutStage+0x42>
 80039cc:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80039d0:	2a03      	cmp	r2, #3
 80039d2:	d100      	bne.n	80039d6 <USBD_LL_DataOutStage+0x42>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
        {
          pdev->pClass->EP0_RxReady(pdev); 
 80039d4:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80039d6:	4620      	mov	r0, r4
 80039d8:	f000 fa68 	bl	8003eac <USBD_CtlSendStatus>
 80039dc:	e008      	b.n	80039f0 <USBD_LL_DataOutStage+0x5c>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 80039de:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	b123      	cbz	r3, 80039f0 <USBD_LL_DataOutStage+0x5c>
 80039e6:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80039ea:	2a03      	cmp	r2, #3
 80039ec:	d100      	bne.n	80039f0 <USBD_LL_DataOutStage+0x5c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
 80039ee:	4798      	blx	r3
  }  
  return USBD_OK;
}
 80039f0:	2000      	movs	r0, #0
 80039f2:	bd10      	pop	{r4, pc}

080039f4 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 80039f4:	b538      	push	{r3, r4, r5, lr}
 80039f6:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 80039f8:	bba9      	cbnz	r1, 8003a66 <USBD_LL_DataInStage+0x72>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80039fa:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d129      	bne.n	8003a56 <USBD_LL_DataInStage+0x62>
    {
      if(pep->rem_length > pep->maxpacket)
 8003a02:	69c5      	ldr	r5, [r0, #28]
 8003a04:	6a03      	ldr	r3, [r0, #32]
 8003a06:	429d      	cmp	r5, r3
 8003a08:	d906      	bls.n	8003a18 <USBD_LL_DataInStage+0x24>
      {
        pep->rem_length -=  pep->maxpacket;
 8003a0a:	1aeb      	subs	r3, r5, r3
        
        USBD_CtlContinueSendData (pdev, 
 8003a0c:	4611      	mov	r1, r2
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 8003a0e:	61c3      	str	r3, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8003a10:	b29a      	uxth	r2, r3
 8003a12:	f000 fa29 	bl	8003e68 <USBD_CtlContinueSendData>
 8003a16:	e01e      	b.n	8003a56 <USBD_LL_DataInStage+0x62>
                                  pdata, 
                                  pep->rem_length);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 8003a18:	6982      	ldr	r2, [r0, #24]
 8003a1a:	fbb2 f5f3 	udiv	r5, r2, r3
 8003a1e:	fb03 2515 	mls	r5, r3, r5, r2
 8003a22:	b95d      	cbnz	r5, 8003a3c <USBD_LL_DataInStage+0x48>
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d309      	bcc.n	8003a3c <USBD_LL_DataInStage+0x48>
           (pep->total_length >= pep->maxpacket) &&
 8003a28:	f8d0 31f8 	ldr.w	r3, [r0, #504]	; 0x1f8
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d205      	bcs.n	8003a3c <USBD_LL_DataInStage+0x48>
             (pep->total_length < pdev->ep0_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8003a30:	462a      	mov	r2, r5
 8003a32:	f000 fa19 	bl	8003e68 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8003a36:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
 8003a3a:	e00c      	b.n	8003a56 <USBD_LL_DataInStage+0x62>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8003a3c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	b12b      	cbz	r3, 8003a50 <USBD_LL_DataInStage+0x5c>
 8003a44:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8003a48:	2a03      	cmp	r2, #3
 8003a4a:	d101      	bne.n	8003a50 <USBD_LL_DataInStage+0x5c>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8003a4c:	4620      	mov	r0, r4
 8003a4e:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8003a50:	4620      	mov	r0, r4
 8003a52:	f000 fa36 	bl	8003ec2 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8003a56:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d10c      	bne.n	8003a78 <USBD_LL_DataInStage+0x84>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
 8003a64:	e008      	b.n	8003a78 <USBD_LL_DataInStage+0x84>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8003a66:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	b123      	cbz	r3, 8003a78 <USBD_LL_DataInStage+0x84>
 8003a6e:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003a72:	2a03      	cmp	r2, #3
 8003a74:	d100      	bne.n	8003a78 <USBD_LL_DataInStage+0x84>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8003a76:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8003a78:	2000      	movs	r0, #0
 8003a7a:	bd38      	pop	{r3, r4, r5, pc}

08003a7c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8003a7c:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003a7e:	2100      	movs	r1, #0
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8003a80:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003a82:	460a      	mov	r2, r1
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003a84:	2540      	movs	r5, #64	; 0x40
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003a86:	2340      	movs	r3, #64	; 0x40
 8003a88:	f000 fbff 	bl	800428a <USBD_LL_OpenEP>
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8003a8c:	462b      	mov	r3, r5
  USBD_LL_OpenEP(pdev,
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003a8e:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8003a92:	4620      	mov	r0, r4
 8003a94:	2180      	movs	r1, #128	; 0x80
 8003a96:	2200      	movs	r2, #0
 8003a98:	f000 fbf7 	bl	800428a <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call usr call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8003aa2:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  USBD_LL_OpenEP(pdev,
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8003aa6:	6225      	str	r5, [r4, #32]
  /* Upon Reset call usr call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  
  if (pdev->pClassData) 
 8003aa8:	b12b      	cbz	r3, 8003ab6 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8003aaa:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003aae:	7921      	ldrb	r1, [r4, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	4620      	mov	r0, r4
 8003ab4:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8003ab6:	2000      	movs	r0, #0
 8003ab8:	bd38      	pop	{r3, r4, r5, pc}

08003aba <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8003aba:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8003abc:	2000      	movs	r0, #0
 8003abe:	4770      	bx	lr

08003ac0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8003ac0:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8003ac2:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003ac6:	2a03      	cmp	r2, #3
 8003ac8:	d104      	bne.n	8003ad4 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8003aca:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003ace:	69db      	ldr	r3, [r3, #28]
 8003ad0:	b103      	cbz	r3, 8003ad4 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8003ad2:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	bd08      	pop	{r3, pc}

08003ad8 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest     = *(uint8_t *)  (pdata);
 8003ad8:	780b      	ldrb	r3, [r1, #0]
 8003ada:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8003adc:	784b      	ldrb	r3, [r1, #1]
 8003ade:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8003ae0:	78ca      	ldrb	r2, [r1, #3]
 8003ae2:	788b      	ldrb	r3, [r1, #2]
 8003ae4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003ae8:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8003aea:	794a      	ldrb	r2, [r1, #5]
 8003aec:	790b      	ldrb	r3, [r1, #4]
 8003aee:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003af2:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8003af4:	79ca      	ldrb	r2, [r1, #7]
 8003af6:	798b      	ldrb	r3, [r1, #6]
 8003af8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003afc:	80c3      	strh	r3, [r0, #6]
 8003afe:	4770      	bx	lr

08003b00 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8003b00:	b510      	push	{r4, lr}
  USBD_LL_StallEP(pdev , 0x80);
 8003b02:	2180      	movs	r1, #128	; 0x80
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8003b04:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8003b06:	f000 fbd1 	bl	80042ac <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8003b0a:	4620      	mov	r0, r4
 8003b0c:	2100      	movs	r1, #0
}
 8003b0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
  USBD_LL_StallEP(pdev , 0);
 8003b12:	f000 bbcb 	b.w	80042ac <USBD_LL_StallEP>
	...

08003b18 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003b18:	b573      	push	{r0, r1, r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 8003b1a:	784b      	ldrb	r3, [r1, #1]
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003b1c:	4604      	mov	r4, r0
 8003b1e:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 8003b20:	2b09      	cmp	r3, #9
 8003b22:	f200 80fc 	bhi.w	8003d1e <USBD_StdDevReq+0x206>
 8003b26:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003b2a:	00ce      	.short	0x00ce
 8003b2c:	00fa00e5 	.word	0x00fa00e5
 8003b30:	00fa00e1 	.word	0x00fa00e1
 8003b34:	000a0077 	.word	0x000a0077
 8003b38:	00bd00fa 	.word	0x00bd00fa
 8003b3c:	0093      	.short	0x0093
{
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8003b3e:	884b      	ldrh	r3, [r1, #2]
 8003b40:	0a1a      	lsrs	r2, r3, #8
 8003b42:	3a01      	subs	r2, #1
 8003b44:	2a06      	cmp	r2, #6
 8003b46:	f200 80ea 	bhi.w	8003d1e <USBD_StdDevReq+0x206>
 8003b4a:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003b4e:	0007      	.short	0x0007
 8003b50:	0018000b 	.word	0x0018000b
 8003b54:	00e800e8 	.word	0x00e800e8
 8003b58:	0049003d 	.word	0x0049003d
  {
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8003b5c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	e02c      	b.n	8003bbe <USBD_StdDevReq+0xa6>
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8003b64:	7c02      	ldrb	r2, [r0, #16]
 8003b66:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003b6a:	b90a      	cbnz	r2, 8003b70 <USBD_StdDevReq+0x58>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8003b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b6e:	e000      	b.n	8003b72 <USBD_StdDevReq+0x5a>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b72:	f10d 0006 	add.w	r0, sp, #6
 8003b76:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8003b78:	2302      	movs	r3, #2
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003b7a:	4601      	mov	r1, r0
 8003b7c:	e03c      	b.n	8003bf8 <USBD_StdDevReq+0xe0>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	2b05      	cmp	r3, #5
 8003b82:	f200 80cc 	bhi.w	8003d1e <USBD_StdDevReq+0x206>
 8003b86:	e8df f003 	tbb	[pc, r3]
 8003b8a:	0703      	.short	0x0703
 8003b8c:	17130f0b 	.word	0x17130f0b
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8003b90:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	e012      	b.n	8003bbe <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8003b98:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	e00e      	b.n	8003bbe <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8003ba0:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	e00a      	b.n	8003bbe <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8003ba8:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	e006      	b.n	8003bbe <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8003bb0:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003bb4:	695b      	ldr	r3, [r3, #20]
 8003bb6:	e002      	b.n	8003bbe <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8003bb8:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	7c20      	ldrb	r0, [r4, #16]
 8003bc0:	f10d 0106 	add.w	r1, sp, #6
 8003bc4:	4798      	blx	r3
 8003bc6:	e009      	b.n	8003bdc <USBD_StdDevReq+0xc4>
#endif   
    }
    break;
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003bc8:	7c03      	ldrb	r3, [r0, #16]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	f040 80a7 	bne.w	8003d1e <USBD_StdDevReq+0x206>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8003bd0:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003bd4:	f10d 0006 	add.w	r0, sp, #6
 8003bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bda:	4798      	blx	r3
 8003bdc:	4601      	mov	r1, r0
 8003bde:	e00c      	b.n	8003bfa <USBD_StdDevReq+0xe2>
      USBD_CtlError(pdev , req);
      return;
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003be0:	7c03      	ldrb	r3, [r0, #16]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	f040 809b 	bne.w	8003d1e <USBD_StdDevReq+0x206>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8003be8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003bec:	f10d 0006 	add.w	r0, sp, #6
 8003bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf2:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003bf4:	2307      	movs	r3, #7
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8003bf6:	4601      	mov	r1, r0
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003bf8:	704b      	strb	r3, [r1, #1]
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 8003bfa:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	f000 8091 	beq.w	8003d26 <USBD_StdDevReq+0x20e>
 8003c04:	88ea      	ldrh	r2, [r5, #6]
 8003c06:	2a00      	cmp	r2, #0
 8003c08:	f000 808d 	beq.w	8003d26 <USBD_StdDevReq+0x20e>
  {
    
    len = MIN(len , req->wLength);
 8003c0c:	429a      	cmp	r2, r3
 8003c0e:	bf28      	it	cs
 8003c10:	461a      	movcs	r2, r3
 8003c12:	f8ad 2006 	strh.w	r2, [sp, #6]
 8003c16:	e054      	b.n	8003cc2 <USBD_StdDevReq+0x1aa>
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8003c18:	888b      	ldrh	r3, [r1, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d17f      	bne.n	8003d1e <USBD_StdDevReq+0x206>
 8003c1e:	88cb      	ldrh	r3, [r1, #6]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d17c      	bne.n	8003d1e <USBD_StdDevReq+0x206>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003c24:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8003c28:	788e      	ldrb	r6, [r1, #2]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003c2a:	2b03      	cmp	r3, #3
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8003c2c:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003c30:	d075      	beq.n	8003d1e <USBD_StdDevReq+0x206>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8003c32:	f880 61fe 	strb.w	r6, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8003c36:	4631      	mov	r1, r6
 8003c38:	f000 fb59 	bl	80042ee <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8003c3c:	4620      	mov	r0, r4
 8003c3e:	f000 f935 	bl	8003eac <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8003c42:	b10e      	cbz	r6, 8003c48 <USBD_StdDevReq+0x130>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8003c44:	2302      	movs	r3, #2
 8003c46:	e000      	b.n	8003c4a <USBD_StdDevReq+0x132>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8003c48:	2301      	movs	r3, #1
 8003c4a:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
 8003c4e:	e06a      	b.n	8003d26 <USBD_StdDevReq+0x20e>
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8003c50:	7889      	ldrb	r1, [r1, #2]
 8003c52:	4e36      	ldr	r6, [pc, #216]	; (8003d2c <USBD_StdDevReq+0x214>)
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8003c54:	2901      	cmp	r1, #1
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8003c56:	7031      	strb	r1, [r6, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8003c58:	d861      	bhi.n	8003d1e <USBD_StdDevReq+0x206>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev_state) 
 8003c5a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d002      	beq.n	8003c68 <USBD_StdDevReq+0x150>
 8003c62:	2b03      	cmp	r3, #3
 8003c64:	d008      	beq.n	8003c78 <USBD_StdDevReq+0x160>
 8003c66:	e05a      	b.n	8003d1e <USBD_StdDevReq+0x206>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8003c68:	2900      	cmp	r1, #0
 8003c6a:	d054      	beq.n	8003d16 <USBD_StdDevReq+0x1fe>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8003c6c:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003c6e:	2303      	movs	r3, #3
    switch (pdev->dev_state) 
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8003c70:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003c72:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
 8003c76:	e00f      	b.n	8003c98 <USBD_StdDevReq+0x180>
         USBD_CtlSendStatus(pdev);
      }
      break;
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8003c78:	b931      	cbnz	r1, 8003c88 <USBD_StdDevReq+0x170>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8003c80:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8003c82:	f7ff fe53 	bl	800392c <USBD_ClrClassConfig>
 8003c86:	e046      	b.n	8003d16 <USBD_StdDevReq+0x1fe>
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev_config) 
 8003c88:	6841      	ldr	r1, [r0, #4]
 8003c8a:	2901      	cmp	r1, #1
 8003c8c:	d043      	beq.n	8003d16 <USBD_StdDevReq+0x1fe>
      {
        /* Clear old configuration */
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8003c8e:	b2c9      	uxtb	r1, r1
 8003c90:	f7ff fe4c 	bl	800392c <USBD_ClrClassConfig>
        
        /* set new configuration */
        pdev->dev_config = cfgidx;
 8003c94:	7831      	ldrb	r1, [r6, #0]
 8003c96:	6061      	str	r1, [r4, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8003c98:	4620      	mov	r0, r4
 8003c9a:	f7ff fe3c 	bl	8003916 <USBD_SetClassConfig>
 8003c9e:	2802      	cmp	r0, #2
 8003ca0:	d139      	bne.n	8003d16 <USBD_StdDevReq+0x1fe>
 8003ca2:	e03c      	b.n	8003d1e <USBD_StdDevReq+0x206>
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{

  if (req->wLength != 1) 
 8003ca4:	88ca      	ldrh	r2, [r1, #6]
 8003ca6:	2a01      	cmp	r2, #1
 8003ca8:	d139      	bne.n	8003d1e <USBD_StdDevReq+0x206>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev_state )  
 8003caa:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d003      	beq.n	8003cba <USBD_StdDevReq+0x1a2>
 8003cb2:	2b03      	cmp	r3, #3
 8003cb4:	d133      	bne.n	8003d1e <USBD_StdDevReq+0x206>
                        1);
      break;
      
    case USBD_STATE_CONFIGURED:   
      
      USBD_CtlSendData (pdev, 
 8003cb6:	1d01      	adds	r1, r0, #4
 8003cb8:	e015      	b.n	8003ce6 <USBD_StdDevReq+0x1ce>
  else 
  {
    switch (pdev->dev_state )  
    {
    case USBD_STATE_ADDRESSED:                     
      pdev->dev_default_config = 0;
 8003cba:	4601      	mov	r1, r0
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	f841 3f08 	str.w	r3, [r1, #8]!
      USBD_CtlSendData (pdev, 
 8003cc2:	4620      	mov	r0, r4
 8003cc4:	e00f      	b.n	8003ce6 <USBD_StdDevReq+0x1ce>
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
  
    
  switch (pdev->dev_state) 
 8003cc6:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003cca:	3b02      	subs	r3, #2
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d826      	bhi.n	8003d1e <USBD_StdDevReq+0x206>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	60c3      	str	r3, [r0, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8003cd4:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8003cd8:	b10b      	cbz	r3, 8003cde <USBD_StdDevReq+0x1c6>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8003cda:	2303      	movs	r3, #3
 8003cdc:	60c3      	str	r3, [r0, #12]
    }
    
    USBD_CtlSendData (pdev, 
 8003cde:	4620      	mov	r0, r4
 8003ce0:	f104 010c 	add.w	r1, r4, #12
 8003ce4:	2202      	movs	r2, #2
 8003ce6:	f000 f8b1 	bl	8003e4c <USBD_CtlSendData>
 8003cea:	e01c      	b.n	8003d26 <USBD_StdDevReq+0x20e>
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8003cec:	884b      	ldrh	r3, [r1, #2]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d119      	bne.n	8003d26 <USBD_StdDevReq+0x20e>
 8003cf2:	e008      	b.n	8003d06 <USBD_StdDevReq+0x1ee>
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  switch (pdev->dev_state)
 8003cf4:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003cf8:	3b02      	subs	r3, #2
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d80f      	bhi.n	8003d1e <USBD_StdDevReq+0x206>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8003cfe:	884b      	ldrh	r3, [r1, #2]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d110      	bne.n	8003d26 <USBD_StdDevReq+0x20e>
    {
      pdev->dev_remote_wakeup = 0; 
 8003d04:	2300      	movs	r3, #0
 8003d06:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8003d0a:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003d0e:	4620      	mov	r0, r4
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	4629      	mov	r1, r5
 8003d14:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8003d16:	4620      	mov	r0, r4
 8003d18:	f000 f8c8 	bl	8003eac <USBD_CtlSendStatus>
 8003d1c:	e003      	b.n	8003d26 <USBD_StdDevReq+0x20e>
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
    break;
    
  default:  
    USBD_CtlError(pdev , req);
 8003d1e:	4620      	mov	r0, r4
 8003d20:	4629      	mov	r1, r5
 8003d22:	f7ff feed 	bl	8003b00 <USBD_CtlError>
    break;
  }
  
  return ret;
}
 8003d26:	2000      	movs	r0, #0
 8003d28:	b002      	add	sp, #8
 8003d2a:	bd70      	pop	{r4, r5, r6, pc}
 8003d2c:	20000b94 	.word	0x20000b94

08003d30 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003d30:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8003d32:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003d36:	2b03      	cmp	r3, #3
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003d38:	4604      	mov	r4, r0
 8003d3a:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8003d3c:	d10c      	bne.n	8003d58 <USBD_StdItfReq+0x28>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8003d3e:	790b      	ldrb	r3, [r1, #4]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d809      	bhi.n	8003d58 <USBD_StdItfReq+0x28>
    {
      pdev->pClass->Setup (pdev, req); 
 8003d44:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8003d4c:	88eb      	ldrh	r3, [r5, #6]
 8003d4e:	b92b      	cbnz	r3, 8003d5c <USBD_StdItfReq+0x2c>
      {
         USBD_CtlSendStatus(pdev);
 8003d50:	4620      	mov	r0, r4
 8003d52:	f000 f8ab 	bl	8003eac <USBD_CtlSendStatus>
 8003d56:	e001      	b.n	8003d5c <USBD_StdItfReq+0x2c>
       USBD_CtlError(pdev , req);
    }
    break;
    
  default:
     USBD_CtlError(pdev , req);
 8003d58:	f7ff fed2 	bl	8003b00 <USBD_CtlError>
    break;
  }
  return USBD_OK;
}
 8003d5c:	2000      	movs	r0, #0
 8003d5e:	bd38      	pop	{r3, r4, r5, pc}

08003d60 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003d60:	b570      	push	{r4, r5, r6, lr}
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
  
  switch (req->bRequest) 
 8003d62:	784e      	ldrb	r6, [r1, #1]
{
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8003d64:	888a      	ldrh	r2, [r1, #4]
  
  switch (req->bRequest) 
 8003d66:	2e01      	cmp	r6, #1
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003d68:	4604      	mov	r4, r0
 8003d6a:	460d      	mov	r5, r1
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8003d6c:	b2d3      	uxtb	r3, r2
  
  switch (req->bRequest) 
 8003d6e:	d010      	beq.n	8003d92 <USBD_StdEPReq+0x32>
 8003d70:	d326      	bcc.n	8003dc0 <USBD_StdEPReq+0x60>
 8003d72:	2e03      	cmp	r6, #3
 8003d74:	d14b      	bne.n	8003e0e <USBD_StdEPReq+0xae>
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev_state) 
 8003d76:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003d7a:	2a02      	cmp	r2, #2
 8003d7c:	d027      	beq.n	8003dce <USBD_StdEPReq+0x6e>
 8003d7e:	2a03      	cmp	r2, #3
 8003d80:	d143      	bne.n	8003e0a <USBD_StdEPReq+0xaa>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003d82:	884a      	ldrh	r2, [r1, #2]
 8003d84:	b992      	cbnz	r2, 8003dac <USBD_StdEPReq+0x4c>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8003d86:	065e      	lsls	r6, r3, #25
 8003d88:	d010      	beq.n	8003dac <USBD_StdEPReq+0x4c>
        { 
          USBD_LL_StallEP(pdev , ep_addr);
 8003d8a:	4619      	mov	r1, r3
 8003d8c:	f000 fa8e 	bl	80042ac <USBD_LL_StallEP>
 8003d90:	e00c      	b.n	8003dac <USBD_StdEPReq+0x4c>
    }
    break;
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev_state) 
 8003d92:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003d96:	2a02      	cmp	r2, #2
 8003d98:	d019      	beq.n	8003dce <USBD_StdEPReq+0x6e>
 8003d9a:	2a03      	cmp	r2, #3
 8003d9c:	d135      	bne.n	8003e0a <USBD_StdEPReq+0xaa>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003d9e:	884a      	ldrh	r2, [r1, #2]
 8003da0:	bbaa      	cbnz	r2, 8003e0e <USBD_StdEPReq+0xae>
      {
        if ((ep_addr & 0x7F) != 0x00) 
 8003da2:	0659      	lsls	r1, r3, #25
 8003da4:	d008      	beq.n	8003db8 <USBD_StdEPReq+0x58>
        {        
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8003da6:	4619      	mov	r1, r3
 8003da8:	f000 fa87 	bl	80042ba <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8003dac:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003db0:	4620      	mov	r0, r4
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	4629      	mov	r1, r5
 8003db6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8003db8:	4620      	mov	r0, r4
 8003dba:	f000 f877 	bl	8003eac <USBD_CtlSendStatus>
 8003dbe:	e026      	b.n	8003e0e <USBD_StdEPReq+0xae>
      break;    
    }
    break;
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev_state) 
 8003dc0:	f890 51fc 	ldrb.w	r5, [r0, #508]	; 0x1fc
 8003dc4:	2d02      	cmp	r5, #2
 8003dc6:	d002      	beq.n	8003dce <USBD_StdEPReq+0x6e>
 8003dc8:	2d03      	cmp	r5, #3
 8003dca:	d006      	beq.n	8003dda <USBD_StdEPReq+0x7a>
 8003dcc:	e01d      	b.n	8003e0a <USBD_StdEPReq+0xaa>
    {
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr & 0x7F) != 0x00) 
 8003dce:	065a      	lsls	r2, r3, #25
 8003dd0:	d01d      	beq.n	8003e0e <USBD_StdEPReq+0xae>
      {
        USBD_LL_StallEP(pdev , ep_addr);
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	f000 fa6a 	bl	80042ac <USBD_LL_StallEP>
 8003dd8:	e019      	b.n	8003e0e <USBD_StdEPReq+0xae>
 8003dda:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003dde:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003de2:	eb00 1505 	add.w	r5, r0, r5, lsl #4
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003de6:	4619      	mov	r1, r3
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003de8:	bf14      	ite	ne
 8003dea:	3514      	addne	r5, #20
 8003dec:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003df0:	f000 fa6a 	bl	80042c8 <USBD_LL_IsStallEP>
 8003df4:	b110      	cbz	r0, 8003dfc <USBD_StdEPReq+0x9c>
      {
        pep->status = 0x0001;     
 8003df6:	2301      	movs	r3, #1
 8003df8:	602b      	str	r3, [r5, #0]
 8003dfa:	e000      	b.n	8003dfe <USBD_StdEPReq+0x9e>
      }
      else
      {
        pep->status = 0x0000;  
 8003dfc:	6028      	str	r0, [r5, #0]
      }
      
      USBD_CtlSendData (pdev,
 8003dfe:	4620      	mov	r0, r4
 8003e00:	4629      	mov	r1, r5
 8003e02:	2202      	movs	r2, #2
 8003e04:	f000 f822 	bl	8003e4c <USBD_CtlSendData>
                        (uint8_t *)&pep->status,
                        2);
      break;
 8003e08:	e001      	b.n	8003e0e <USBD_StdEPReq+0xae>
      
    default:                         
      USBD_CtlError(pdev , req);
 8003e0a:	f7ff fe79 	bl	8003b00 <USBD_CtlError>
    
  default:
    break;
  }
  return ret;
}
 8003e0e:	2000      	movs	r0, #0
 8003e10:	bd70      	pop	{r4, r5, r6, pc}

08003e12 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8003e12:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8003e14:	b1c8      	cbz	r0, 8003e4a <USBD_GetString+0x38>
 8003e16:	4604      	mov	r4, r0
 8003e18:	1a23      	subs	r3, r4, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8003e1a:	f814 5b01 	ldrb.w	r5, [r4], #1
 8003e1e:	b2db      	uxtb	r3, r3
 8003e20:	2d00      	cmp	r5, #0
 8003e22:	d1f9      	bne.n	8003e18 <USBD_GetString+0x6>
{
  uint8_t idx = 0;
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8003e24:	005b      	lsls	r3, r3, #1
 8003e26:	3302      	adds	r3, #2
 8003e28:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8003e2a:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	704b      	strb	r3, [r1, #1]
 8003e30:	3801      	subs	r0, #1
 8003e32:	2302      	movs	r3, #2
    
    while (*desc != '\0') 
 8003e34:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8003e38:	b13c      	cbz	r4, 8003e4a <USBD_GetString+0x38>
    {
      unicode[idx++] = *desc++;
 8003e3a:	1c5a      	adds	r2, r3, #1
 8003e3c:	b2d2      	uxtb	r2, r2
 8003e3e:	54cc      	strb	r4, [r1, r3]
      unicode[idx++] =  0x00;
 8003e40:	3302      	adds	r3, #2
 8003e42:	2400      	movs	r4, #0
 8003e44:	b2db      	uxtb	r3, r3
 8003e46:	548c      	strb	r4, [r1, r2]
 8003e48:	e7f4      	b.n	8003e34 <USBD_GetString+0x22>
 8003e4a:	bd30      	pop	{r4, r5, pc}

08003e4c <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8003e4c:	b538      	push	{r3, r4, r5, lr}
 8003e4e:	4613      	mov	r3, r2
 8003e50:	460d      	mov	r5, r1
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8003e52:	2202      	movs	r2, #2
 8003e54:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8003e58:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 8003e5a:	61c3      	str	r3, [r0, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8003e5c:	2100      	movs	r1, #0
 8003e5e:	462a      	mov	r2, r5
 8003e60:	f000 fa4c 	bl	80042fc <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003e64:	2000      	movs	r0, #0
 8003e66:	bd38      	pop	{r3, r4, r5, pc}

08003e68 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8003e68:	b510      	push	{r4, lr}
 8003e6a:	460c      	mov	r4, r1
 8003e6c:	4613      	mov	r3, r2
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8003e6e:	2100      	movs	r1, #0
 8003e70:	4622      	mov	r2, r4
 8003e72:	f000 fa43 	bl	80042fc <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003e76:	2000      	movs	r0, #0
 8003e78:	bd10      	pop	{r4, pc}

08003e7a <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8003e7a:	b538      	push	{r3, r4, r5, lr}
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	460d      	mov	r5, r1
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8003e80:	2203      	movs	r2, #3
 8003e82:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8003e86:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
 8003e8a:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8003e8e:	2100      	movs	r1, #0
 8003e90:	462a      	mov	r2, r5
 8003e92:	f000 fa3a 	bl	800430a <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8003e96:	2000      	movs	r0, #0
 8003e98:	bd38      	pop	{r3, r4, r5, pc}

08003e9a <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8003e9a:	b510      	push	{r4, lr}
 8003e9c:	460c      	mov	r4, r1
 8003e9e:	4613      	mov	r3, r2

  USBD_LL_PrepareReceive (pdev,
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	4622      	mov	r2, r4
 8003ea4:	f000 fa31 	bl	800430a <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8003ea8:	2000      	movs	r0, #0
 8003eaa:	bd10      	pop	{r4, pc}

08003eac <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8003eac:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8003eae:	2100      	movs	r1, #0
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8003eb0:	2304      	movs	r3, #4
 8003eb2:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8003eb6:	460a      	mov	r2, r1
 8003eb8:	460b      	mov	r3, r1
 8003eba:	f000 fa1f 	bl	80042fc <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003ebe:	2000      	movs	r0, #0
 8003ec0:	bd08      	pop	{r3, pc}

08003ec2 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8003ec2:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8003ec4:	2100      	movs	r1, #0
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8003ec6:	2305      	movs	r3, #5
 8003ec8:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8003ecc:	460a      	mov	r2, r1
 8003ece:	460b      	mov	r3, r1
 8003ed0:	f000 fa1b 	bl	800430a <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8003ed4:	2000      	movs	r0, #0
 8003ed6:	bd08      	pop	{r3, pc}

08003ed8 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8003ed8:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8003edc:	b11b      	cbz	r3, 8003ee6 <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 8003ede:	2000      	movs	r0, #0
 8003ee0:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 8003ee4:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8003ee6:	2002      	movs	r0, #2
  }
}
 8003ee8:	4770      	bx	lr

08003eea <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8003eea:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8003eee:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8003ef0:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8003ef4:	b15b      	cbz	r3, 8003f0e <USBD_CDC_EP0_RxReady+0x24>
 8003ef6:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8003efa:	28ff      	cmp	r0, #255	; 0xff
 8003efc:	d007      	beq.n	8003f0e <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8003f04:	4621      	mov	r1, r4
 8003f06:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8003f08:	23ff      	movs	r3, #255	; 0xff
 8003f0a:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 8003f0e:	2000      	movs	r0, #0
 8003f10:	bd10      	pop	{r4, pc}
	...

08003f14 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8003f14:	2343      	movs	r3, #67	; 0x43
 8003f16:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8003f18:	4800      	ldr	r0, [pc, #0]	; (8003f1c <USBD_CDC_GetFSCfgDesc+0x8>)
 8003f1a:	4770      	bx	lr
 8003f1c:	20000018 	.word	0x20000018

08003f20 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8003f20:	2343      	movs	r3, #67	; 0x43
 8003f22:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8003f24:	4800      	ldr	r0, [pc, #0]	; (8003f28 <USBD_CDC_GetHSCfgDesc+0x8>)
 8003f26:	4770      	bx	lr
 8003f28:	200000e4 	.word	0x200000e4

08003f2c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8003f2c:	2343      	movs	r3, #67	; 0x43
 8003f2e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8003f30:	4800      	ldr	r0, [pc, #0]	; (8003f34 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8003f32:	4770      	bx	lr
 8003f34:	200000a0 	.word	0x200000a0

08003f38 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8003f38:	230a      	movs	r3, #10
 8003f3a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8003f3c:	4800      	ldr	r0, [pc, #0]	; (8003f40 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8003f3e:	4770      	bx	lr
 8003f40:	20000094 	.word	0x20000094

08003f44 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 8003f44:	b538      	push	{r3, r4, r5, lr}
 8003f46:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8003f48:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8003f4c:	f000 f9e4 	bl	8004318 <USBD_LL_GetRxDataSize>
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8003f50:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8003f54:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8003f58:	b14b      	cbz	r3, 8003f6e <USBD_CDC_DataOut+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8003f5a:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8003f5e:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8003f68:	4798      	blx	r3

    return USBD_OK;
 8003f6a:	2000      	movs	r0, #0
 8003f6c:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return USBD_FAIL;
 8003f6e:	2002      	movs	r0, #2
  }
}
 8003f70:	bd38      	pop	{r3, r4, r5, pc}

08003f72 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8003f72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f74:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003f76:	7809      	ldrb	r1, [r1, #0]
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8003f78:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003f7c:	f001 0360 	and.w	r3, r1, #96	; 0x60
 8003f80:	2b20      	cmp	r3, #32
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8003f82:	4606      	mov	r6, r0
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003f84:	d120      	bne.n	8003fc8 <USBD_CDC_Setup+0x56>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 8003f86:	88e2      	ldrh	r2, [r4, #6]
 8003f88:	7863      	ldrb	r3, [r4, #1]
 8003f8a:	b1ba      	cbz	r2, 8003fbc <USBD_CDC_Setup+0x4a>
    {
      if (req->bmRequest & 0x80)
 8003f8c:	0609      	lsls	r1, r1, #24
 8003f8e:	d50b      	bpl.n	8003fa8 <USBD_CDC_Setup+0x36>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003f90:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8003f94:	4618      	mov	r0, r3
 8003f96:	688f      	ldr	r7, [r1, #8]
 8003f98:	4629      	mov	r1, r5
 8003f9a:	47b8      	blx	r7
                                                          (uint8_t *)hcdc->data,
                                                          req->wLength);
          USBD_CtlSendData (pdev, 
 8003f9c:	4630      	mov	r0, r6
 8003f9e:	4629      	mov	r1, r5
 8003fa0:	88e2      	ldrh	r2, [r4, #6]
 8003fa2:	f7ff ff53 	bl	8003e4c <USBD_CtlSendData>
 8003fa6:	e00f      	b.n	8003fc8 <USBD_CDC_Setup+0x56>
                            (uint8_t *)hcdc->data,
                            req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
 8003fa8:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8003fac:	88e3      	ldrh	r3, [r4, #6]
 8003fae:	f885 3201 	strb.w	r3, [r5, #513]	; 0x201
        
        USBD_CtlPrepareRx (pdev, 
 8003fb2:	4629      	mov	r1, r5
 8003fb4:	88e2      	ldrh	r2, [r4, #6]
 8003fb6:	f7ff ff60 	bl	8003e7a <USBD_CtlPrepareRx>
 8003fba:	e005      	b.n	8003fc8 <USBD_CDC_Setup+0x56>
      }
      
    }
    else
    {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003fbc:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	688c      	ldr	r4, [r1, #8]
 8003fc4:	4611      	mov	r1, r2
 8003fc6:	47a0      	blx	r4
 
  default: 
    break;
  }
  return USBD_OK;
}
 8003fc8:	2000      	movs	r0, #0
 8003fca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003fcc <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8003fcc:	b510      	push	{r4, lr}
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8003fce:	2181      	movs	r1, #129	; 0x81
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8003fd0:	4604      	mov	r4, r0
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8003fd2:	f000 f964 	bl	800429e <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 8003fd6:	2101      	movs	r1, #1
 8003fd8:	4620      	mov	r0, r4
 8003fda:	f000 f960 	bl	800429e <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 8003fde:	4620      	mov	r0, r4
 8003fe0:	2182      	movs	r1, #130	; 0x82
 8003fe2:	f000 f95c 	bl	800429e <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8003fe6:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8003fea:	b153      	cbz	r3, 8004002 <USBD_CDC_DeInit+0x36>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8003fec:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8003ff4:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8003ff8:	f000 f998 	bl	800432c <USBD_static_free>
    pdev->pClassData = NULL;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
  }
  
  return ret;
}
 8004002:	2000      	movs	r0, #0
 8004004:	bd10      	pop	{r4, pc}

08004006 <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8004006:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004008:	7c03      	ldrb	r3, [r0, #16]
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 800400a:	4604      	mov	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 800400c:	2181      	movs	r1, #129	; 0x81
 800400e:	2202      	movs	r2, #2
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004010:	b94b      	cbnz	r3, 8004026 <USBD_CDC_Init+0x20>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8004012:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004016:	f000 f938 	bl	800428a <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 800401a:	4620      	mov	r0, r4
 800401c:	2101      	movs	r1, #1
 800401e:	2202      	movs	r2, #2
 8004020:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004024:	e006      	b.n	8004034 <USBD_CDC_Init+0x2e>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8004026:	2340      	movs	r3, #64	; 0x40
 8004028:	f000 f92f 	bl	800428a <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 800402c:	4620      	mov	r0, r4
 800402e:	2101      	movs	r1, #1
 8004030:	2202      	movs	r2, #2
 8004032:	2340      	movs	r3, #64	; 0x40
 8004034:	f000 f929 	bl	800428a <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 8004038:	2182      	movs	r1, #130	; 0x82
 800403a:	2203      	movs	r2, #3
 800403c:	2308      	movs	r3, #8
 800403e:	4620      	mov	r0, r4
 8004040:	f000 f923 	bl	800428a <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8004044:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004048:	f000 f96c 	bl	8004324 <USBD_static_malloc>
 800404c:	4606      	mov	r6, r0
 800404e:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 8004052:	b1c8      	cbz	r0, 8004088 <USBD_CDC_Init+0x82>
  else
  {
    hcdc = pdev->pClassData;
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004054:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800405c:	7c27      	ldrb	r7, [r4, #16]
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800405e:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
    
    /* Init Xfer states */
    hcdc->TxState =0;
 8004062:	2500      	movs	r5, #0
 8004064:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004068:	4620      	mov	r0, r4
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
 800406a:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800406e:	2101      	movs	r1, #1
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004070:	b92f      	cbnz	r7, 800407e <USBD_CDC_Init+0x78>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004072:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004076:	f000 f948 	bl	800430a <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 800407a:	4638      	mov	r0, r7
 800407c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800407e:	2340      	movs	r3, #64	; 0x40
 8004080:	f000 f943 	bl	800430a <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 8004084:	4628      	mov	r0, r5
 8004086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
  
  if(pdev->pClassData == NULL)
  {
    ret = 1; 
 8004088:	2001      	movs	r0, #1
    }
    
    
  }
  return ret;
}
 800408a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800408c <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 800408c:	b119      	cbz	r1, 8004096 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 800408e:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 8004092:	2000      	movs	r0, #0
 8004094:	4770      	bx	lr
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
 8004096:	2002      	movs	r0, #2
    pdev->pUserData= fops;
    ret = USBD_OK;    
  }
  
  return ret;
}
 8004098:	4770      	bx	lr

0800409a <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 800409a:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 800409e:	2000      	movs	r0, #0
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->TxBuffer = pbuff;
 80040a0:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 80040a4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
}
 80040a8:	4770      	bx	lr

080040aa <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 80040aa:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 80040ae:	2000      	movs	r0, #0
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 80040b0:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  
  return USBD_OK;
}
 80040b4:	4770      	bx	lr

080040b6 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 80040b6:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 80040b8:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 80040bc:	b175      	cbz	r5, 80040dc <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 80040be:	f8d5 4214 	ldr.w	r4, [r5, #532]	; 0x214
 80040c2:	b96c      	cbnz	r4, 80040e0 <USBD_CDC_TransmitPacket+0x2a>
    {
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 80040c4:	f8b5 3210 	ldrh.w	r3, [r5, #528]	; 0x210
 80040c8:	f8d5 2208 	ldr.w	r2, [r5, #520]	; 0x208
 80040cc:	2181      	movs	r1, #129	; 0x81
 80040ce:	f000 f915 	bl	80042fc <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 80040d2:	2301      	movs	r3, #1
 80040d4:	f8c5 3214 	str.w	r3, [r5, #532]	; 0x214
      return USBD_OK;
 80040d8:	4620      	mov	r0, r4
 80040da:	bd38      	pop	{r3, r4, r5, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 80040dc:	2002      	movs	r0, #2
 80040de:	bd38      	pop	{r3, r4, r5, pc}
      hcdc->TxState = 1;
      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 80040e0:	2001      	movs	r0, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 80040e2:	bd38      	pop	{r3, r4, r5, pc}

080040e4 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 80040e4:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 80040e8:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 80040ea:	b163      	cbz	r3, 8004106 <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80040ec:	7c04      	ldrb	r4, [r0, #16]
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80040ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80040f2:	2101      	movs	r1, #1
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80040f4:	b914      	cbnz	r4, 80040fc <USBD_CDC_ReceivePacket+0x18>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80040f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040fa:	e000      	b.n	80040fe <USBD_CDC_ReceivePacket+0x1a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80040fc:	2340      	movs	r3, #64	; 0x40
 80040fe:	f000 f904 	bl	800430a <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8004102:	2000      	movs	r0, #0
 8004104:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USBD_FAIL;
 8004106:	2002      	movs	r0, #2
  }
}
 8004108:	bd10      	pop	{r4, pc}
	...

0800410c <HAL_PCD_MspInit>:
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 800410c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIOA clock for USB DataLines */
  __GPIOA_CLK_ENABLE();
 8004110:	4c24      	ldr	r4, [pc, #144]	; (80041a4 <HAL_PCD_MspInit+0x98>)
 8004112:	6963      	ldr	r3, [r4, #20]
 8004114:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004118:	6163      	str	r3, [r4, #20]
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();
 800411a:	6963      	ldr	r3, [r4, #20]
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 800411c:	b086      	sub	sp, #24
  
  /* Enable the GPIOA clock for USB DataLines */
  __GPIOA_CLK_ENABLE();
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();
 800411e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004122:	6163      	str	r3, [r4, #20]

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 8004124:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004128:	2311      	movs	r3, #17
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800412a:	2500      	movs	r5, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800412c:	f04f 0803 	mov.w	r8, #3
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8004130:	270e      	movs	r7, #14
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8004132:	a901      	add	r1, sp, #4
 8004134:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004138:	9302      	str	r3, [sp, #8]
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 800413a:	9601      	str	r6, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800413c:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800413e:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8004142:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8004144:	f7fd fe6e 	bl	8001e24 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),0);
 8004148:	4631      	mov	r1, r6
 800414a:	462a      	mov	r2, r5
 800414c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004150:	f7fd ff32 	bl	8001fb8 <HAL_GPIO_WritePin>
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBD_LL_Delay(uint32_t Delay)
{
  HAL_Delay(Delay);
 8004154:	2001      	movs	r0, #1
 8004156:	f7fd fdf3 	bl	8001d40 <HAL_Delay>
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 

  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),0);
  USBD_LL_Delay(1);
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);
 800415a:	4631      	mov	r1, r6
 800415c:	2201      	movs	r2, #1
 800415e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004162:	f7fd ff29 	bl	8001fb8 <HAL_GPIO_WritePin>

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004166:	2302      	movs	r3, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 8004168:	a901      	add	r1, sp, #4
 800416a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800416e:	9302      	str	r3, [sp, #8]
  USBD_LL_Delay(1);
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 8004170:	9601      	str	r6, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004172:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004174:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8004178:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 800417a:	f7fd fe53 	bl	8001e24 <HAL_GPIO_Init>
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
  HAL_GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStruct); 
#endif  

  /* Enable USB FS Clock */
  __USB_CLK_ENABLE();
 800417e:	69e3      	ldr	r3, [r4, #28]
 8004180:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004184:	61e3      	str	r3, [r4, #28]
  
  /* Enable SYSCFG Clock */
  __SYSCFG_CLK_ENABLE();
 8004186:	69a3      	ldr	r3, [r4, #24]
 8004188:	f043 0301 	orr.w	r3, r3, #1
 800418c:	61a3      	str	r3, [r4, #24]
#endif
  
#if defined (USE_USB_INTERRUPT_DEFAULT)
  
  /* Set USB Default FS Interrupt priority */
  HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 5, 0);
 800418e:	2105      	movs	r1, #5
 8004190:	462a      	mov	r2, r5
 8004192:	2014      	movs	r0, #20
 8004194:	f7fd fdf4 	bl	8001d80 <HAL_NVIC_SetPriority>
  
  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn); 
 8004198:	2014      	movs	r0, #20
 800419a:	f7fd fe21 	bl	8001de0 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
  
  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(USB_LP_IRQn); 
#endif
}
 800419e:	b006      	add	sp, #24
 80041a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041a4:	40021000 	.word	0x40021000

080041a8 <HAL_PCD_SetupStageCallback>:
  * @brief  SetupStage callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 80041a8:	4601      	mov	r1, r0
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 80041aa:	f501 71a2 	add.w	r1, r1, #324	; 0x144
 80041ae:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 80041b2:	f7ff bbc2 	b.w	800393a <USBD_LL_SetupStage>

080041b6 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80041b6:	231c      	movs	r3, #28
 80041b8:	fb03 0301 	mla	r3, r3, r1, r0
 80041bc:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 80041c0:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80041c4:	f7ff bbe6 	b.w	8003994 <USBD_LL_DataOutStage>

080041c8 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80041c8:	231c      	movs	r3, #28
 80041ca:	fb03 0301 	mla	r3, r3, r1, r0
 80041ce:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 80041d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80041d4:	f7ff bc0e 	b.w	80039f4 <USBD_LL_DataInStage>

080041d8 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF(hpcd->pData);
 80041d8:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 80041dc:	f7ff bc70 	b.w	8003ac0 <USBD_LL_SOF>

080041e0 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
 80041e0:	b510      	push	{r4, lr}
 80041e2:	4604      	mov	r4, r0
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
 80041e4:	2101      	movs	r1, #1
 80041e6:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 80041ea:	f7ff fc66 	bl	8003aba <USBD_LL_SetSpeed>
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 80041ee:	f8d4 0174 	ldr.w	r0, [r4, #372]	; 0x174
}
 80041f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 80041f6:	f7ff bc41 	b.w	8003a7c <USBD_LL_Reset>

080041fa <HAL_PCD_SuspendCallback>:
  * @brief  Suspend callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 80041fa:	4770      	bx	lr

080041fc <HAL_PCD_ResumeCallback>:
  * @brief  Resume callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 80041fc:	4770      	bx	lr
	...

08004200 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
 8004200:	b538      	push	{r3, r4, r5, lr}
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
 8004202:	4a1c      	ldr	r2, [pc, #112]	; (8004274 <USBD_LL_Init+0x74>)
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
 8004204:	4605      	mov	r5, r0
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
 8004206:	481c      	ldr	r0, [pc, #112]	; (8004278 <USBD_LL_Init+0x78>)
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
  hpcd.Init.speed = PCD_SPEED_FULL;
  /* Link The driver to the stack */
  hpcd.pData = pdev;
  pdev->pData = &hpcd;
 8004208:	f8c5 0220 	str.w	r0, [r5, #544]	; 0x220
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
 800420c:	2308      	movs	r3, #8
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
 800420e:	2400      	movs	r4, #0
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
 8004210:	e880 000c 	stmia.w	r0, {r2, r3}
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004214:	2302      	movs	r3, #2
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
 8004216:	60c4      	str	r4, [r0, #12]
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004218:	6103      	str	r3, [r0, #16]
  hpcd.Init.speed = PCD_SPEED_FULL;
 800421a:	6083      	str	r3, [r0, #8]
  /* Link The driver to the stack */
  hpcd.pData = pdev;
 800421c:	f8c0 5174 	str.w	r5, [r0, #372]	; 0x174
  pdev->pData = &hpcd;
  /* Initialize LL Driver */
  HAL_PCD_Init(pdev->pData);
 8004220:	f7fd fed3 	bl	8001fca <HAL_PCD_Init>
  
  HAL_PCDEx_PMAConfig(pdev->pData , 0x00 , PCD_SNG_BUF, 0x40);
 8004224:	4621      	mov	r1, r4
 8004226:	4622      	mov	r2, r4
 8004228:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 800422c:	2340      	movs	r3, #64	; 0x40
 800422e:	f7fe fdf4 	bl	8002e1a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , 0x80 , PCD_SNG_BUF, 0x80);
 8004232:	2180      	movs	r1, #128	; 0x80
 8004234:	4622      	mov	r2, r4
 8004236:	460b      	mov	r3, r1
 8004238:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 800423c:	f7fe fded 	bl	8002e1a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_IN_EP , PCD_SNG_BUF, 0xC0);  
 8004240:	4622      	mov	r2, r4
 8004242:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 8004246:	2181      	movs	r1, #129	; 0x81
 8004248:	23c0      	movs	r3, #192	; 0xc0
 800424a:	f7fe fde6 	bl	8002e1a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_OUT_EP , PCD_SNG_BUF, 0x110);
 800424e:	4622      	mov	r2, r4
 8004250:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 8004254:	2101      	movs	r1, #1
 8004256:	f44f 7388 	mov.w	r3, #272	; 0x110
 800425a:	f7fe fdde 	bl	8002e1a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_CMD_EP , PCD_SNG_BUF, 0x100); 
 800425e:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 8004262:	2182      	movs	r1, #130	; 0x82
 8004264:	4622      	mov	r2, r4
 8004266:	f44f 7380 	mov.w	r3, #256	; 0x100
 800426a:	f7fe fdd6 	bl	8002e1a <HAL_PCDEx_PMAConfig>
    
  return USBD_OK;
}
 800426e:	4620      	mov	r0, r4
 8004270:	bd38      	pop	{r3, r4, r5, pc}
 8004272:	bf00      	nop
 8004274:	40005c00 	.word	0x40005c00
 8004278:	20001164 	.word	0x20001164

0800427c <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800427c:	b508      	push	{r3, lr}
  HAL_PCD_Start(pdev->pData);
 800427e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004282:	f7fd feef 	bl	8002064 <HAL_PCD_Start>
  return USBD_OK;
}
 8004286:	2000      	movs	r0, #0
 8004288:	bd08      	pop	{r3, pc}

0800428a <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev,
                                  uint8_t ep_addr,
                                  uint8_t ep_type,
                                  uint16_t ep_mps)
{
 800428a:	b510      	push	{r4, lr}
 800428c:	4614      	mov	r4, r2
  HAL_PCD_EP_Open(pdev->pData,
 800428e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004292:	461a      	mov	r2, r3
 8004294:	4623      	mov	r3, r4
 8004296:	f7fd ff01 	bl	800209c <HAL_PCD_EP_Open>
                  ep_addr,
                  ep_mps,
                  ep_type);
  
  return USBD_OK;
}
 800429a:	2000      	movs	r0, #0
 800429c:	bd10      	pop	{r4, pc}

0800429e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800429e:	b508      	push	{r3, lr}
  HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80042a0:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042a4:	f7fe f896 	bl	80023d4 <HAL_PCD_EP_Close>
  return USBD_OK;
}
 80042a8:	2000      	movs	r0, #0
 80042aa:	bd08      	pop	{r3, pc}

080042ac <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80042ac:	b508      	push	{r3, lr}
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80042ae:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042b2:	f7fe fcfd 	bl	8002cb0 <HAL_PCD_EP_SetStall>
  return USBD_OK;
}
 80042b6:	2000      	movs	r0, #0
 80042b8:	bd08      	pop	{r3, pc}

080042ba <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80042ba:	b508      	push	{r3, lr}
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80042bc:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042c0:	f7fe fd47 	bl	8002d52 <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
}
 80042c4:	2000      	movs	r0, #0
 80042c6:	bd08      	pop	{r3, pc}

080042c8 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 80042c8:	f011 0f80 	tst.w	r1, #128	; 0x80
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80042cc:	f8d0 2220 	ldr.w	r2, [r0, #544]	; 0x220
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80042d0:	bf18      	it	ne
 80042d2:	f001 037f 	andne.w	r3, r1, #127	; 0x7f
 80042d6:	f04f 001c 	mov.w	r0, #28
 80042da:	bf15      	itete	ne
 80042dc:	fb00 2103 	mlane	r1, r0, r3, r2
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80042e0:	fb00 2101 	mlaeq	r1, r0, r1, r2
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80042e4:	f891 002a 	ldrbne.w	r0, [r1, #42]	; 0x2a
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80042e8:	f891 00b6 	ldrbeq.w	r0, [r1, #182]	; 0xb6
  }
}
 80042ec:	4770      	bx	lr

080042ee <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80042ee:	b508      	push	{r3, lr}
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80042f0:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042f4:	f7fd febc 	bl	8002070 <HAL_PCD_SetAddress>
  return USBD_OK; 
}
 80042f8:	2000      	movs	r0, #0
 80042fa:	bd08      	pop	{r3, pc}

080042fc <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, 
                                    uint8_t ep_addr,
                                    uint8_t *pbuf,
                                    uint16_t size)
{
 80042fc:	b508      	push	{r3, lr}
  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80042fe:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004302:	f7fe f9c1 	bl	8002688 <HAL_PCD_EP_Transmit>
  return USBD_OK;
}
 8004306:	2000      	movs	r0, #0
 8004308:	bd08      	pop	{r3, pc}

0800430a <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                          uint8_t ep_addr,
                                          uint8_t *pbuf,
                                          uint16_t size)
{
 800430a:	b508      	push	{r3, lr}
  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800430c:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004310:	f7fe f938 	bl	8002584 <HAL_PCD_EP_Receive>
  return USBD_OK;
}
 8004314:	2000      	movs	r0, #0
 8004316:	bd08      	pop	{r3, pc}

08004318 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004318:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount(pdev->pData, ep_addr);
 800431a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800431e:	f7fe f9ab 	bl	8002678 <HAL_PCD_EP_GetRxCount>
}
 8004322:	bd08      	pop	{r3, pc}

08004324 <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[MAX_STATIC_ALLOC_SIZE];
  return mem;
}
 8004324:	4800      	ldr	r0, [pc, #0]	; (8004328 <USBD_static_malloc+0x4>)
 8004326:	4770      	bx	lr
 8004328:	20000b98 	.word	0x20000b98

0800432c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800432c:	4770      	bx	lr
	...

08004330 <USBD_VCP_DeviceDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(hUSBDDeviceDesc);
 8004330:	2312      	movs	r3, #18
 8004332:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)hUSBDDeviceDesc;
}
 8004334:	4800      	ldr	r0, [pc, #0]	; (8004338 <USBD_VCP_DeviceDescriptor+0x8>)
 8004336:	4770      	bx	lr
 8004338:	08017199 	.word	0x08017199

0800433c <USBD_VCP_LangIDStrDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);  
 800433c:	2304      	movs	r3, #4
 800433e:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)USBD_LangIDDesc;
}
 8004340:	4800      	ldr	r0, [pc, #0]	; (8004344 <USBD_VCP_LangIDStrDescriptor+0x8>)
 8004342:	4770      	bx	lr
 8004344:	08017148 	.word	0x08017148

08004348 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
 8004348:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 800434a:	2400      	movs	r4, #0
 800434c:	b2e3      	uxtb	r3, r4
 800434e:	4293      	cmp	r3, r2
 8004350:	d20d      	bcs.n	800436e <IntToUnicode+0x26>
  {
    if( ((value >> 28)) < 0xA )
 8004352:	0f03      	lsrs	r3, r0, #28
 8004354:	2b09      	cmp	r3, #9
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 8004356:	bf94      	ite	ls
 8004358:	3330      	addls	r3, #48	; 0x30
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 800435a:	3337      	addhi	r3, #55	; 0x37
 800435c:	f801 3014 	strb.w	r3, [r1, r4, lsl #1]
 8004360:	eb01 0344 	add.w	r3, r1, r4, lsl #1
    }
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
 8004364:	2500      	movs	r5, #0
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
 8004366:	0100      	lsls	r0, r0, #4
    
    pbuf[ 2* idx + 1] = 0;
 8004368:	705d      	strb	r5, [r3, #1]
 800436a:	3401      	adds	r4, #1
 800436c:	e7ee      	b.n	800434c <IntToUnicode+0x4>
  }
}
 800436e:	bd30      	pop	{r4, r5, pc}

08004370 <USBD_VCP_SerialStrDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = USB_SIZ_STRING_SERIAL;
 8004370:	231a      	movs	r3, #26
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004372:	b510      	push	{r4, lr}
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 8004374:	4a09      	ldr	r2, [pc, #36]	; (800439c <USBD_VCP_SerialStrDescriptor+0x2c>)
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = USB_SIZ_STRING_SERIAL;
 8004376:	800b      	strh	r3, [r1, #0]
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 8004378:	4b09      	ldr	r3, [pc, #36]	; (80043a0 <USBD_VCP_SerialStrDescriptor+0x30>)
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
  
  deviceserial0 += deviceserial2;
 800437a:	6850      	ldr	r0, [r2, #4]
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 800437c:	681b      	ldr	r3, [r3, #0]
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 800437e:	6814      	ldr	r4, [r2, #0]
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
  
  deviceserial0 += deviceserial2;
  
  if (deviceserial0 != 0)
 8004380:	1818      	adds	r0, r3, r0
 8004382:	d008      	beq.n	8004396 <USBD_VCP_SerialStrDescriptor+0x26>
  {
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 8004384:	4907      	ldr	r1, [pc, #28]	; (80043a4 <USBD_VCP_SerialStrDescriptor+0x34>)
 8004386:	2208      	movs	r2, #8
 8004388:	f7ff ffde 	bl	8004348 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 800438c:	4620      	mov	r0, r4
 800438e:	4906      	ldr	r1, [pc, #24]	; (80043a8 <USBD_VCP_SerialStrDescriptor+0x38>)
 8004390:	2204      	movs	r2, #4
 8004392:	f7ff ffd9 	bl	8004348 <IntToUnicode>
  
  /* Update the serial number string descriptor with the data from the unique ID*/
  Get_SerialNum();
  
  return USBD_StringSerial;
}
 8004396:	4805      	ldr	r0, [pc, #20]	; (80043ac <USBD_VCP_SerialStrDescriptor+0x3c>)
 8004398:	bd10      	pop	{r4, pc}
 800439a:	bf00      	nop
 800439c:	1ffff7b0 	.word	0x1ffff7b0
 80043a0:	1ffff7ac 	.word	0x1ffff7ac
 80043a4:	20000146 	.word	0x20000146
 80043a8:	20000156 	.word	0x20000156
 80043ac:	20000144 	.word	0x20000144

080043b0 <USBD_VCP_ProductStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043b0:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 80043b2:	4c04      	ldr	r4, [pc, #16]	; (80043c4 <USBD_VCP_ProductStrDescriptor+0x14>)
 80043b4:	4804      	ldr	r0, [pc, #16]	; (80043c8 <USBD_VCP_ProductStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043b6:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 80043b8:	4621      	mov	r1, r4
 80043ba:	f7ff fd2a 	bl	8003e12 <USBD_GetString>
  return USBD_StrDesc;
}
 80043be:	4620      	mov	r0, r4
 80043c0:	bd10      	pop	{r4, pc}
 80043c2:	bf00      	nop
 80043c4:	200012dc 	.word	0x200012dc
 80043c8:	0801714c 	.word	0x0801714c

080043cc <USBD_VCP_ManufacturerStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043cc:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80043ce:	4c04      	ldr	r4, [pc, #16]	; (80043e0 <USBD_VCP_ManufacturerStrDescriptor+0x14>)
 80043d0:	4804      	ldr	r0, [pc, #16]	; (80043e4 <USBD_VCP_ManufacturerStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043d2:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80043d4:	4621      	mov	r1, r4
 80043d6:	f7ff fd1c 	bl	8003e12 <USBD_GetString>
  return USBD_StrDesc;
}
 80043da:	4620      	mov	r0, r4
 80043dc:	bd10      	pop	{r4, pc}
 80043de:	bf00      	nop
 80043e0:	200012dc 	.word	0x200012dc
 80043e4:	0801716d 	.word	0x0801716d

080043e8 <USBD_VCP_ConfigStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043e8:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 80043ea:	4c04      	ldr	r4, [pc, #16]	; (80043fc <USBD_VCP_ConfigStrDescriptor+0x14>)
 80043ec:	4804      	ldr	r0, [pc, #16]	; (8004400 <USBD_VCP_ConfigStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043ee:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 80043f0:	4621      	mov	r1, r4
 80043f2:	f7ff fd0e 	bl	8003e12 <USBD_GetString>
  return USBD_StrDesc;  
}
 80043f6:	4620      	mov	r0, r4
 80043f8:	bd10      	pop	{r4, pc}
 80043fa:	bf00      	nop
 80043fc:	200012dc 	.word	0x200012dc
 8004400:	08017180 	.word	0x08017180

08004404 <USBD_VCP_InterfaceStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004404:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8004406:	4c04      	ldr	r4, [pc, #16]	; (8004418 <USBD_VCP_InterfaceStrDescriptor+0x14>)
 8004408:	4804      	ldr	r0, [pc, #16]	; (800441c <USBD_VCP_InterfaceStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800440a:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 800440c:	4621      	mov	r1, r4
 800440e:	f7ff fd00 	bl	8003e12 <USBD_GetString>
  return USBD_StrDesc;  
}
 8004412:	4620      	mov	r0, r4
 8004414:	bd10      	pop	{r4, pc}
 8004416:	bf00      	nop
 8004418:	200012dc 	.word	0x200012dc
 800441c:	0801718b 	.word	0x0801718b

08004420 <CDC_Itf_DeInit>:
  */
static int8_t CDC_Itf_DeInit(void)
{

  return (USBD_OK);
}
 8004420:	2000      	movs	r0, #0
 8004422:	4770      	bx	lr

08004424 <CDC_Itf_Receive>:
  * @param  Buf: Buffer of data to be transmitted
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Receive(uint8_t* Buf, uint32_t *Len)
{
 8004424:	b508      	push	{r3, lr}
 8004426:	460b      	mov	r3, r1
 8004428:	4602      	mov	r2, r0
  /* Write data into Terminal Rx buffer */
  TerminalInputBufferWrite(INDEX_USB, (char *)Buf, *Len);
 800442a:	4611      	mov	r1, r2
 800442c:	2000      	movs	r0, #0
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	f7fc fc04 	bl	8000c3c <TerminalInputBufferWrite>
  USBD_CDC_ReceivePacket(&hUSBDDevice);  /* Reset for next packet */
 8004434:	4802      	ldr	r0, [pc, #8]	; (8004440 <CDC_Itf_Receive+0x1c>)
 8004436:	f7ff fe55 	bl	80040e4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
}
 800443a:	2000      	movs	r0, #0
 800443c:	bd08      	pop	{r3, pc}
 800443e:	bf00      	nop
 8004440:	20000f3c 	.word	0x20000f3c

08004444 <CDC_Itf_Init>:
  *         Initializes the CDC media low layer
  * @param  None
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Init(void)
{
 8004444:	b508      	push	{r3, lr}
  //  USBD_CDC_SetTxBuffer(&hUSBDDevice, NULL, 0);
  USBD_CDC_SetRxBuffer(&hUSBDDevice, UserRxBuffer);
 8004446:	4903      	ldr	r1, [pc, #12]	; (8004454 <CDC_Itf_Init+0x10>)
 8004448:	4803      	ldr	r0, [pc, #12]	; (8004458 <CDC_Itf_Init+0x14>)
 800444a:	f7ff fe2e 	bl	80040aa <USBD_CDC_SetRxBuffer>


  return (USBD_OK);
}
 800444e:	2000      	movs	r0, #0
 8004450:	bd08      	pop	{r3, pc}
 8004452:	bf00      	nop
 8004454:	2000144c 	.word	0x2000144c
 8004458:	20000f3c 	.word	0x20000f3c

0800445c <CDC_Itf_Control>:
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Control (uint8_t cmd, uint8_t* pbuf, uint16_t length)
{ 
  switch (cmd)
 800445c:	2820      	cmp	r0, #32
 800445e:	d012      	beq.n	8004486 <CDC_Itf_Control+0x2a>
 8004460:	2821      	cmp	r0, #33	; 0x21
 8004462:	d122      	bne.n	80044aa <CDC_Itf_Control+0x4e>
    /* Set the new configuration */

    break;

  case CDC_GET_LINE_CODING:
    pbuf[0] = (uint8_t)(LineCoding.bitrate);
 8004464:	4b12      	ldr	r3, [pc, #72]	; (80044b0 <CDC_Itf_Control+0x54>)
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	700a      	strb	r2, [r1, #0]
    pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	0a12      	lsrs	r2, r2, #8
 800446e:	704a      	strb	r2, [r1, #1]
    pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 8004470:	885a      	ldrh	r2, [r3, #2]
 8004472:	708a      	strb	r2, [r1, #2]
    pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 8004474:	78da      	ldrb	r2, [r3, #3]
 8004476:	70ca      	strb	r2, [r1, #3]
    pbuf[4] = LineCoding.format;
 8004478:	791a      	ldrb	r2, [r3, #4]
 800447a:	710a      	strb	r2, [r1, #4]
    pbuf[5] = LineCoding.paritytype;
 800447c:	795a      	ldrb	r2, [r3, #5]
 800447e:	714a      	strb	r2, [r1, #5]
    pbuf[6] = LineCoding.datatype;     
 8004480:	799b      	ldrb	r3, [r3, #6]
 8004482:	718b      	strb	r3, [r1, #6]
    
    /* Add your code here */
    break;
 8004484:	e011      	b.n	80044aa <CDC_Itf_Control+0x4e>
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 8004486:	788b      	ldrb	r3, [r1, #2]
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8004488:	784a      	ldrb	r2, [r1, #1]
 800448a:	4809      	ldr	r0, [pc, #36]	; (80044b0 <CDC_Itf_Control+0x54>)
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 800448c:	041b      	lsls	r3, r3, #16
 800448e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8004492:	780a      	ldrb	r2, [r1, #0]
 8004494:	4313      	orrs	r3, r2
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 8004496:	78ca      	ldrb	r2, [r1, #3]
 8004498:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 800449c:	6003      	str	r3, [r0, #0]
                            (pbuf[2] << 16) | (pbuf[3] << 24));
    LineCoding.format     = pbuf[4];
 800449e:	790b      	ldrb	r3, [r1, #4]
 80044a0:	7103      	strb	r3, [r0, #4]
    LineCoding.paritytype = pbuf[5];
 80044a2:	794b      	ldrb	r3, [r1, #5]
 80044a4:	7143      	strb	r3, [r0, #5]
    LineCoding.datatype   = pbuf[6];
 80044a6:	798b      	ldrb	r3, [r1, #6]
 80044a8:	7183      	strb	r3, [r0, #6]
  default:
    break;
  }
  
  return (USBD_OK);
}
 80044aa:	2000      	movs	r0, #0
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	20000160 	.word	0x20000160

080044b4 <SPIx_Init>:
  * @brief SPIx Bus initialization
  * @param None
  * @retval None
  */
static void SPIx_Init(void)
{
 80044b4:	b510      	push	{r4, lr}
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80044b6:	4c1c      	ldr	r4, [pc, #112]	; (8004528 <SPIx_Init+0x74>)
  * @brief SPIx Bus initialization
  * @param None
  * @retval None
  */
static void SPIx_Init(void)
{
 80044b8:	b086      	sub	sp, #24
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80044ba:	4620      	mov	r0, r4
 80044bc:	f7ff fa07 	bl	80038ce <HAL_SPI_GetState>
 80044c0:	2800      	cmp	r0, #0
 80044c2:	d12e      	bne.n	8004522 <SPIx_Init+0x6e>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 80044c4:	4b19      	ldr	r3, [pc, #100]	; (800452c <SPIx_Init+0x78>)
 80044c6:	6023      	str	r3, [r4, #0]
      to verify these constraints:
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80044c8:	2318      	movs	r3, #24
 80044ca:	61e3      	str	r3, [r4, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
    SpiHandle.Init.CRCPolynomial = 7;
 80044cc:	2307      	movs	r3, #7
 80044ce:	62e3      	str	r3, [r4, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 80044d0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80044d4:	60e3      	str	r3, [r4, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 80044d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80044da:	61a3      	str	r3, [r4, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 80044dc:	f44f 7382 	mov.w	r3, #260	; 0x104
 80044e0:	6063      	str	r3, [r4, #4]
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 80044e2:	4b13      	ldr	r3, [pc, #76]	; (8004530 <SPIx_Init+0x7c>)
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
 80044e4:	60a0      	str	r0, [r4, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 80044e6:	6160      	str	r0, [r4, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 80044e8:	6120      	str	r0, [r4, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80044ea:	62a0      	str	r0, [r4, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80044ec:	6220      	str	r0, [r4, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
 80044ee:	6260      	str	r0, [r4, #36]	; 0x24
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 80044f0:	699a      	ldr	r2, [r3, #24]
 80044f2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80044f6:	619a      	str	r2, [r3, #24]

  /* enable SPI1 gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80044f8:	695a      	ldr	r2, [r3, #20]
 80044fa:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80044fe:	615a      	str	r2, [r3, #20]

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8004500:	23e0      	movs	r3, #224	; 0xe0
 8004502:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8004504:	2302      	movs	r3, #2
 8004506:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004508:	2303      	movs	r3, #3
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
 800450a:	9003      	str	r0, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800450c:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 800450e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8004512:	2305      	movs	r3, #5
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8004514:	a901      	add	r1, sp, #4
  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8004516:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8004518:	f7fd fc84 	bl	8001e24 <HAL_GPIO_Init>
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode = SPI_MODE_MASTER;

    SPIx_MspInit(&SpiHandle);
    HAL_SPI_Init(&SpiHandle);
 800451c:	4620      	mov	r0, r4
 800451e:	f7ff f81e 	bl	800355e <HAL_SPI_Init>
  }
}
 8004522:	b006      	add	sp, #24
 8004524:	bd10      	pop	{r4, pc}
 8004526:	bf00      	nop
 8004528:	20000dc8 	.word	0x20000dc8
 800452c:	40013000 	.word	0x40013000
 8004530:	40021000 	.word	0x40021000

08004534 <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8004534:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  uint8_t receivedbyte = 0;
 8004536:	2300      	movs	r3, #0
 8004538:	f88d 3017 	strb.w	r3, [sp, #23]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 800453c:	4b0b      	ldr	r3, [pc, #44]	; (800456c <SPIx_WriteRead+0x38>)
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 800453e:	f88d 000f 	strb.w	r0, [sp, #15]

  uint8_t receivedbyte = 0;
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	9300      	str	r3, [sp, #0]
 8004546:	480a      	ldr	r0, [pc, #40]	; (8004570 <SPIx_WriteRead+0x3c>)
 8004548:	f10d 010f 	add.w	r1, sp, #15
 800454c:	f10d 0217 	add.w	r2, sp, #23
 8004550:	2301      	movs	r3, #1
 8004552:	f7ff f86f 	bl	8003634 <HAL_SPI_TransmitReceive>
 8004556:	b120      	cbz	r0, 8004562 <SPIx_WriteRead+0x2e>
  * @retval None
  */
static void SPIx_Error (void)
{
  /* De-initialize the SPI comunication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8004558:	4805      	ldr	r0, [pc, #20]	; (8004570 <SPIx_WriteRead+0x3c>)
 800455a:	f7ff f854 	bl	8003606 <HAL_SPI_DeInit>
  
  /* Re- Initiaize the SPI comunication BUS */
  SPIx_Init();
 800455e:	f7ff ffa9 	bl	80044b4 <SPIx_Init>
  {
    SPIx_Error();
  }
  
  return receivedbyte;
}
 8004562:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8004566:	b007      	add	sp, #28
 8004568:	f85d fb04 	ldr.w	pc, [sp], #4
 800456c:	20000178 	.word	0x20000178
 8004570:	20000dc8 	.word	0x20000dc8

08004574 <I2Cx_Init>:
  * @brief Discovery I2Cx Bus initialization
  * @param None
  * @retval None
  */
static void I2Cx_Init(void)
{
 8004574:	b530      	push	{r4, r5, lr}
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8004576:	4c16      	ldr	r4, [pc, #88]	; (80045d0 <I2Cx_Init+0x5c>)
  * @brief Discovery I2Cx Bus initialization
  * @param None
  * @retval None
  */
static void I2Cx_Init(void)
{
 8004578:	b087      	sub	sp, #28
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 800457a:	4620      	mov	r0, r4
 800457c:	f7fe ff36 	bl	80033ec <HAL_I2C_GetState>
 8004580:	bb18      	cbnz	r0, 80045ca <I2Cx_Init+0x56>
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
 8004582:	4b14      	ldr	r3, [pc, #80]	; (80045d4 <I2Cx_Init+0x60>)
 8004584:	6023      	str	r3, [r4, #0]
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
 8004586:	2332      	movs	r3, #50	; 0x32
 8004588:	60a3      	str	r3, [r4, #8]
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 800458a:	4d13      	ldr	r5, [pc, #76]	; (80045d8 <I2Cx_Init+0x64>)
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 800458c:	6120      	str	r0, [r4, #16]
{
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800458e:	2301      	movs	r3, #1
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
    I2cHandle.Init.OwnAddress2 = 0;
 8004590:	6160      	str	r0, [r4, #20]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 8004592:	61e0      	str	r0, [r4, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;	
 8004594:	6220      	str	r0, [r4, #32]
{
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004596:	60e3      	str	r3, [r4, #12]
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 8004598:	696b      	ldr	r3, [r5, #20]
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 800459a:	4810      	ldr	r0, [pc, #64]	; (80045dc <I2Cx_Init+0x68>)
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 800459c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045a0:	616b      	str	r3, [r5, #20]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
 80045a2:	23c0      	movs	r3, #192	; 0xc0
 80045a4:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80045a6:	2302      	movs	r3, #2
 80045a8:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 80045aa:	9303      	str	r3, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80045ac:	2303      	movs	r3, #3
 80045ae:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 80045b0:	2304      	movs	r3, #4
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 80045b2:	eb0d 0103 	add.w	r1, sp, r3
  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 80045b6:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 80045b8:	f7fd fc34 	bl	8001e24 <HAL_GPIO_Init>

  /* Enable the I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80045bc:	69eb      	ldr	r3, [r5, #28]
 80045be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80045c2:	61eb      	str	r3, [r5, #28]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;	

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
    HAL_I2C_Init(&I2cHandle);
 80045c4:	4620      	mov	r0, r4
 80045c6:	f7fe fdb3 	bl	8003130 <HAL_I2C_Init>
  }
}
 80045ca:	b007      	add	sp, #28
 80045cc:	bd30      	pop	{r4, r5, pc}
 80045ce:	bf00      	nop
 80045d0:	20000e28 	.word	0x20000e28
 80045d4:	40005400 	.word	0x40005400
 80045d8:	40021000 	.word	0x40021000
 80045dc:	48000400 	.word	0x48000400

080045e0 <BSP_LED_Init>:
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80045e0:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80045e2:	4604      	mov	r4, r0
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80045e4:	b086      	sub	sp, #24
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 80045e6:	b168      	cbz	r0, 8004604 <BSP_LED_Init+0x24>
 80045e8:	2801      	cmp	r0, #1
 80045ea:	d00b      	beq.n	8004604 <BSP_LED_Init+0x24>
 80045ec:	2802      	cmp	r0, #2
 80045ee:	d009      	beq.n	8004604 <BSP_LED_Init+0x24>
 80045f0:	2803      	cmp	r0, #3
 80045f2:	d007      	beq.n	8004604 <BSP_LED_Init+0x24>
 80045f4:	2804      	cmp	r0, #4
 80045f6:	d005      	beq.n	8004604 <BSP_LED_Init+0x24>
 80045f8:	2805      	cmp	r0, #5
 80045fa:	d003      	beq.n	8004604 <BSP_LED_Init+0x24>
 80045fc:	2806      	cmp	r0, #6
 80045fe:	d001      	beq.n	8004604 <BSP_LED_Init+0x24>
 8004600:	2807      	cmp	r0, #7
 8004602:	d104      	bne.n	800460e <BSP_LED_Init+0x2e>
 8004604:	4a0d      	ldr	r2, [pc, #52]	; (800463c <BSP_LED_Init+0x5c>)
 8004606:	6953      	ldr	r3, [r2, #20]
 8004608:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800460c:	6153      	str	r3, [r2, #20]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 800460e:	4b0c      	ldr	r3, [pc, #48]	; (8004640 <BSP_LED_Init+0x60>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 8004610:	4e0c      	ldr	r6, [pc, #48]	; (8004644 <BSP_LED_Init+0x64>)
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 8004612:	f833 5014 	ldrh.w	r5, [r3, r4, lsl #1]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 8004616:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 800461a:	9501      	str	r5, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800461c:	2301      	movs	r3, #1
 800461e:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004620:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 8004622:	a901      	add	r1, sp, #4

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004624:	2303      	movs	r3, #3
 8004626:	9304      	str	r3, [sp, #16]
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 8004628:	f7fd fbfc 	bl	8001e24 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800462c:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004630:	4629      	mov	r1, r5
 8004632:	2200      	movs	r2, #0
 8004634:	f7fd fcc0 	bl	8001fb8 <HAL_GPIO_WritePin>
}
 8004638:	b006      	add	sp, #24
 800463a:	bd70      	pop	{r4, r5, r6, pc}
 800463c:	40021000 	.word	0x40021000
 8004640:	080171ac 	.word	0x080171ac
 8004644:	20000184 	.word	0x20000184

08004648 <BSP_LED_On>:
  *     @arg LED10
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 8004648:	4a04      	ldr	r2, [pc, #16]	; (800465c <BSP_LED_On+0x14>)
  *     @arg LED9
  *     @arg LED10
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 800464a:	4603      	mov	r3, r0
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 800464c:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8004650:	4a03      	ldr	r2, [pc, #12]	; (8004660 <BSP_LED_On+0x18>)
 8004652:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8004656:	2201      	movs	r2, #1
 8004658:	f7fd bcae 	b.w	8001fb8 <HAL_GPIO_WritePin>
 800465c:	20000184 	.word	0x20000184
 8004660:	080171ac 	.word	0x080171ac

08004664 <BSP_LED_Off>:
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 8004664:	4a04      	ldr	r2, [pc, #16]	; (8004678 <BSP_LED_Off+0x14>)
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8004666:	4603      	mov	r3, r0
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 8004668:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 800466c:	4a03      	ldr	r2, [pc, #12]	; (800467c <BSP_LED_Off+0x18>)
 800466e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8004672:	2200      	movs	r2, #0
 8004674:	f7fd bca0 	b.w	8001fb8 <HAL_GPIO_WritePin>
 8004678:	20000184 	.word	0x20000184
 800467c:	080171ac 	.word	0x080171ac

08004680 <BSP_LED_Toggle>:
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8004680:	4a04      	ldr	r2, [pc, #16]	; (8004694 <BSP_LED_Toggle+0x14>)
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8004682:	4603      	mov	r3, r0
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8004684:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8004688:	4a03      	ldr	r2, [pc, #12]	; (8004698 <BSP_LED_Toggle+0x18>)
 800468a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800468e:	f7fd bc98 	b.w	8001fc2 <HAL_GPIO_TogglePin>
 8004692:	bf00      	nop
 8004694:	20000184 	.word	0x20000184
 8004698:	080171ac 	.word	0x080171ac

0800469c <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800469c:	b510      	push	{r4, lr}
 800469e:	4b19      	ldr	r3, [pc, #100]	; (8004704 <BSP_PB_Init+0x68>)
 80046a0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80046a2:	b918      	cbnz	r0, 80046ac <BSP_PB_Init+0x10>
 80046a4:	695a      	ldr	r2, [r3, #20]
 80046a6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80046aa:	615a      	str	r2, [r3, #20]
  __SYSCFG_CLK_ENABLE();
 80046ac:	699a      	ldr	r2, [r3, #24]
 80046ae:	f042 0201 	orr.w	r2, r2, #1
 80046b2:	619a      	str	r2, [r3, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80046b4:	b969      	cbnz	r1, 80046d2 <BSP_PB_Init+0x36>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80046b6:	2301      	movs	r3, #1
 80046b8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80046ba:	2302      	movs	r3, #2
 80046bc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80046be:	2303      	movs	r3, #3
 80046c0:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80046c2:	4b11      	ldr	r3, [pc, #68]	; (8004708 <BSP_PB_Init+0x6c>)

  if (ButtonMode == BUTTON_MODE_GPIO)
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80046c4:	9102      	str	r1, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80046c6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80046ca:	a901      	add	r1, sp, #4
 80046cc:	f7fd fbaa 	bl	8001e24 <HAL_GPIO_Init>
 80046d0:	e016      	b.n	8004700 <BSP_PB_Init+0x64>
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
 80046d2:	2901      	cmp	r1, #1
 80046d4:	d114      	bne.n	8004700 <BSP_PB_Init+0x64>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80046d6:	2303      	movs	r3, #3
 80046d8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 80046da:	4b0c      	ldr	r3, [pc, #48]	; (800470c <BSP_PB_Init+0x70>)
 80046dc:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80046de:	4b0a      	ldr	r3, [pc, #40]	; (8004708 <BSP_PB_Init+0x6c>)
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80046e0:	9101      	str	r1, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80046e2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046e6:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80046e8:	a901      	add	r1, sp, #4

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ea:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80046ec:	f7fd fb9a 	bl	8001e24 <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 80046f0:	2006      	movs	r0, #6
 80046f2:	210f      	movs	r1, #15
 80046f4:	4622      	mov	r2, r4
 80046f6:	f7fd fb43 	bl	8001d80 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 80046fa:	2006      	movs	r0, #6
 80046fc:	f7fd fb70 	bl	8001de0 <HAL_NVIC_EnableIRQ>
  }
}
 8004700:	b006      	add	sp, #24
 8004702:	bd10      	pop	{r4, pc}
 8004704:	40021000 	.word	0x40021000
 8004708:	2000017c 	.word	0x2000017c
 800470c:	10110000 	.word	0x10110000

08004710 <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8004710:	b508      	push	{r3, lr}
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8004712:	4b03      	ldr	r3, [pc, #12]	; (8004720 <BSP_PB_GetState+0x10>)
 8004714:	2101      	movs	r1, #1
 8004716:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800471a:	f7fd fc47 	bl	8001fac <HAL_GPIO_ReadPin>
}
 800471e:	bd08      	pop	{r3, pc}
 8004720:	2000017c 	.word	0x2000017c

08004724 <GYRO_IO_Init>:
  * @brief  Configures the GYROSCOPE SPI interface.
  * @param  None
  * @retval None
  */
void GYRO_IO_Init(void)
{
 8004724:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8004728:	4c16      	ldr	r4, [pc, #88]	; (8004784 <GYRO_IO_Init+0x60>)
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 800472a:	4d17      	ldr	r5, [pc, #92]	; (8004788 <GYRO_IO_Init+0x64>)
{
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 800472c:	6963      	ldr	r3, [r4, #20]
  * @brief  Configures the GYROSCOPE SPI interface.
  * @param  None
  * @retval None
  */
void GYRO_IO_Init(void)
{
 800472e:	b087      	sub	sp, #28
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8004730:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004734:	6163      	str	r3, [r4, #20]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8004736:	2600      	movs	r6, #0
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 8004738:	f04f 0908 	mov.w	r9, #8
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800473c:	f04f 0801 	mov.w	r8, #1
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004740:	2703      	movs	r7, #3
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 8004742:	4628      	mov	r0, r5
 8004744:	a901      	add	r1, sp, #4
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 8004746:	f8cd 9004 	str.w	r9, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800474a:	f8cd 8008 	str.w	r8, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800474e:	9603      	str	r6, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004750:	9704      	str	r7, [sp, #16]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 8004752:	f7fd fb67 	bl	8001e24 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();
 8004756:	4642      	mov	r2, r8
 8004758:	4628      	mov	r0, r5
 800475a:	4649      	mov	r1, r9
 800475c:	f7fd fc2c 	bl	8001fb8 <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8004760:	6963      	ldr	r3, [r4, #20]
 8004762:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004766:	6163      	str	r3, [r4, #20]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull= GPIO_NOPULL;
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004768:	4628      	mov	r0, r5
  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 800476a:	2306      	movs	r3, #6
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull= GPIO_NOPULL;
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 800476c:	a901      	add	r1, sp, #4
  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 800476e:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8004770:	9602      	str	r6, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004772:	9704      	str	r7, [sp, #16]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 8004774:	9603      	str	r6, [sp, #12]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004776:	f7fd fb55 	bl	8001e24 <HAL_GPIO_Init>
  
  SPIx_Init();
 800477a:	f7ff fe9b 	bl	80044b4 <SPIx_Init>
}
 800477e:	b007      	add	sp, #28
 8004780:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004784:	40021000 	.word	0x40021000
 8004788:	48001000 	.word	0x48001000

0800478c <GYRO_IO_Write>:
{
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 800478c:	2a01      	cmp	r2, #1
  * @param  WriteAddr : GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 800478e:	b570      	push	{r4, r5, r6, lr}
 8004790:	460d      	mov	r5, r1
 8004792:	4606      	mov	r6, r0
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 8004794:	bf88      	it	hi
 8004796:	f041 0540 	orrhi.w	r5, r1, #64	; 0x40
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 800479a:	480c      	ldr	r0, [pc, #48]	; (80047cc <GYRO_IO_Write+0x40>)
  * @param  WriteAddr : GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 800479c:	4614      	mov	r4, r2
  if(NumByteToWrite > 0x01)
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 800479e:	2108      	movs	r1, #8
 80047a0:	2200      	movs	r2, #0
 80047a2:	f7fd fc09 	bl	8001fb8 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 80047a6:	4628      	mov	r0, r5
 80047a8:	f7ff fec4 	bl	8004534 <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 80047ac:	b134      	cbz	r4, 80047bc <GYRO_IO_Write+0x30>
  {
    SPIx_WriteRead(*pBuffer);
 80047ae:	f816 0b01 	ldrb.w	r0, [r6], #1
    NumByteToWrite--;
 80047b2:	3c01      	subs	r4, #1
  SPIx_WriteRead(WriteAddr);
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
  {
    SPIx_WriteRead(*pBuffer);
 80047b4:	f7ff febe 	bl	8004534 <SPIx_WriteRead>
    NumByteToWrite--;
 80047b8:	b2a4      	uxth	r4, r4
 80047ba:	e7f7      	b.n	80047ac <GYRO_IO_Write+0x20>
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80047bc:	4803      	ldr	r0, [pc, #12]	; (80047cc <GYRO_IO_Write+0x40>)
 80047be:	2108      	movs	r1, #8
 80047c0:	2201      	movs	r2, #1
}
 80047c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    NumByteToWrite--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80047c6:	f7fd bbf7 	b.w	8001fb8 <HAL_GPIO_WritePin>
 80047ca:	bf00      	nop
 80047cc:	48001000 	.word	0x48001000

080047d0 <GYRO_IO_Read>:
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
  if(NumByteToRead > 0x01)
 80047d0:	2a01      	cmp	r2, #1
  * @param  ReadAddr : GYROSCOPE's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 80047d2:	b570      	push	{r4, r5, r6, lr}
  if(NumByteToRead > 0x01)
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 80047d4:	bf8c      	ite	hi
 80047d6:	f041 05c0 	orrhi.w	r5, r1, #192	; 0xc0
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 80047da:	f041 0580 	orrls.w	r5, r1, #128	; 0x80
  * @param  ReadAddr : GYROSCOPE's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 80047de:	4606      	mov	r6, r0
 80047e0:	4614      	mov	r4, r2
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80047e2:	480c      	ldr	r0, [pc, #48]	; (8004814 <GYRO_IO_Read+0x44>)
 80047e4:	2108      	movs	r1, #8
 80047e6:	2200      	movs	r2, #0
 80047e8:	f7fd fbe6 	bl	8001fb8 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 80047ec:	4628      	mov	r0, r5
 80047ee:	f7ff fea1 	bl	8004534 <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 80047f2:	b13c      	cbz	r4, 8004804 <GYRO_IO_Read+0x34>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 80047f4:	2000      	movs	r0, #0
 80047f6:	f7ff fe9d 	bl	8004534 <SPIx_WriteRead>
    NumByteToRead--;
 80047fa:	3c01      	subs	r4, #1
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 80047fc:	f806 0b01 	strb.w	r0, [r6], #1
    NumByteToRead--;
 8004800:	b2a4      	uxth	r4, r4
 8004802:	e7f6      	b.n	80047f2 <GYRO_IO_Read+0x22>
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8004804:	4803      	ldr	r0, [pc, #12]	; (8004814 <GYRO_IO_Read+0x44>)
 8004806:	2108      	movs	r1, #8
 8004808:	2201      	movs	r2, #1
}  
 800480a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    NumByteToRead--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 800480e:	f7fd bbd3 	b.w	8001fb8 <HAL_GPIO_WritePin>
 8004812:	bf00      	nop
 8004814:	48001000 	.word	0x48001000

08004818 <COMPASSACCELERO_IO_Init>:
void COMPASSACCELERO_IO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 8004818:	4b16      	ldr	r3, [pc, #88]	; (8004874 <COMPASSACCELERO_IO_Init+0x5c>)
 800481a:	695a      	ldr	r2, [r3, #20]
  * @brief  Configures COMPASS / ACCELEROMETER I2C interface.
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_Init(void)
{
 800481c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 800481e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004822:	615a      	str	r2, [r3, #20]
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8004824:	695a      	ldr	r2, [r3, #20]
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8004826:	4d14      	ldr	r5, [pc, #80]	; (8004878 <COMPASSACCELERO_IO_Init+0x60>)
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8004828:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
  * @brief  Configures COMPASS / ACCELEROMETER I2C interface.
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_Init(void)
{
 800482c:	b086      	sub	sp, #24
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800482e:	615a      	str	r2, [r3, #20]
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 8004830:	2304      	movs	r3, #4
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8004832:	2400      	movs	r4, #0
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8004834:	eb0d 0103 	add.w	r1, sp, r3
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004838:	2603      	movs	r6, #3
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 800483a:	4628      	mov	r0, r5
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 800483c:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 800483e:	9402      	str	r4, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8004840:	9403      	str	r4, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004842:	9604      	str	r6, [sp, #16]
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8004844:	f7fd faee 	bl	8001e24 <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_DRDY_EXTI_IRQn, 0x00, 0x00);
 8004848:	4622      	mov	r2, r4
 800484a:	4621      	mov	r1, r4
 800484c:	2008      	movs	r0, #8
 800484e:	f7fd fa97 	bl	8001d80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_DRDY_EXTI_IRQn);
 8004852:	2008      	movs	r0, #8
 8004854:	f7fd fac4 	bl	8001de0 <HAL_NVIC_EnableIRQ>
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 8004858:	2330      	movs	r3, #48	; 0x30
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 800485a:	4628      	mov	r0, r5
 800485c:	a901      	add	r1, sp, #4
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_DRDY_EXTI_IRQn, 0x00, 0x00);
  HAL_NVIC_EnableIRQ(ACCELERO_DRDY_EXTI_IRQn);
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 800485e:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8004860:	9402      	str	r4, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004862:	9604      	str	r6, [sp, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8004864:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004866:	f7fd fadd 	bl	8001e24 <HAL_GPIO_Init>
  
  I2Cx_Init();
 800486a:	f7ff fe83 	bl	8004574 <I2Cx_Init>
}
 800486e:	b006      	add	sp, #24
 8004870:	bd70      	pop	{r4, r5, r6, pc}
 8004872:	bf00      	nop
 8004874:	40021000 	.word	0x40021000
 8004878:	48001000 	.word	0x48001000

0800487c <COMPASSACCELERO_IO_ITConfig>:
  * @brief  Configures COMPASS / ACCELERO click IT
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 800487c:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800487e:	4a0e      	ldr	r2, [pc, #56]	; (80048b8 <COMPASSACCELERO_IO_ITConfig+0x3c>)
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004880:	480e      	ldr	r0, [pc, #56]	; (80048bc <COMPASSACCELERO_IO_ITConfig+0x40>)
void COMPASSACCELERO_IO_ITConfig(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8004882:	6953      	ldr	r3, [r2, #20]
  * @brief  Configures COMPASS / ACCELERO click IT
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 8004884:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8004886:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800488a:	6153      	str	r3, [r2, #20]
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 800488c:	2330      	movs	r3, #48	; 0x30
 800488e:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8004890:	4b0b      	ldr	r3, [pc, #44]	; (80048c0 <COMPASSACCELERO_IO_ITConfig+0x44>)
 8004892:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8004894:	2400      	movs	r4, #0
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004896:	2303      	movs	r3, #3
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004898:	a901      	add	r1, sp, #4
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800489a:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800489c:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 800489e:	f7fd fac1 	bl	8001e24 <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_INT1_EXTI_IRQn, 0x00, 0x00);
 80048a2:	4621      	mov	r1, r4
 80048a4:	4622      	mov	r2, r4
 80048a6:	200a      	movs	r0, #10
 80048a8:	f7fd fa6a 	bl	8001d80 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_INT1_EXTI_IRQn);
 80048ac:	200a      	movs	r0, #10
 80048ae:	f7fd fa97 	bl	8001de0 <HAL_NVIC_EnableIRQ>
  
}
 80048b2:	b006      	add	sp, #24
 80048b4:	bd10      	pop	{r4, pc}
 80048b6:	bf00      	nop
 80048b8:	40021000 	.word	0x40021000
 80048bc:	48001000 	.word	0x48001000
 80048c0:	10110000 	.word	0x10110000

080048c4 <COMPASSACCELERO_IO_Write>:
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER register to be written.
  * @param  Value : Data to be written
  * @retval   None
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
 80048c4:	b510      	push	{r4, lr}
 80048c6:	b086      	sub	sp, #24
 80048c8:	ab06      	add	r3, sp, #24
 80048ca:	4604      	mov	r4, r0
 80048cc:	f803 2d01 	strb.w	r2, [r3, #-1]!
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 80048d0:	460a      	mov	r2, r1
 80048d2:	9300      	str	r3, [sp, #0]
 80048d4:	4908      	ldr	r1, [pc, #32]	; (80048f8 <COMPASSACCELERO_IO_Write+0x34>)
 80048d6:	4809      	ldr	r0, [pc, #36]	; (80048fc <COMPASSACCELERO_IO_Write+0x38>)
 80048d8:	2301      	movs	r3, #1
 80048da:	9301      	str	r3, [sp, #4]
 80048dc:	6809      	ldr	r1, [r1, #0]
 80048de:	9102      	str	r1, [sp, #8]
 80048e0:	4621      	mov	r1, r4
 80048e2:	f7fe fc85 	bl	80031f0 <HAL_I2C_Mem_Write>
  
  /* Check the communication status */
  if(status != HAL_OK)
 80048e6:	b120      	cbz	r0, 80048f2 <COMPASSACCELERO_IO_Write+0x2e>
  * @retval None
  */
static void I2Cx_Error (void)
{
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 80048e8:	4804      	ldr	r0, [pc, #16]	; (80048fc <COMPASSACCELERO_IO_Write+0x38>)
 80048ea:	f7fe fc6a 	bl	80031c2 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 80048ee:	f7ff fe41 	bl	8004574 <I2Cx_Init>
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
  /* call I2Cx Read data bus function */
  I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
}
 80048f2:	b006      	add	sp, #24
 80048f4:	bd10      	pop	{r4, pc}
 80048f6:	bf00      	nop
 80048f8:	20000180 	.word	0x20000180
 80048fc:	20000e28 	.word	0x20000e28

08004900 <COMPASSACCELERO_IO_Read>:
  * @param  DeviceAddr : specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr : specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 8004900:	b510      	push	{r4, lr}
 8004902:	b086      	sub	sp, #24
  * @retval Data read at register @
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint8_t value = 0;
 8004904:	ab06      	add	r3, sp, #24
 8004906:	2200      	movs	r2, #0
 8004908:	f803 2d01 	strb.w	r2, [r3, #-1]!
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 800490c:	460a      	mov	r2, r1
 800490e:	9300      	str	r3, [sp, #0]
 8004910:	4909      	ldr	r1, [pc, #36]	; (8004938 <COMPASSACCELERO_IO_Read+0x38>)
 8004912:	2301      	movs	r3, #1
 8004914:	9301      	str	r3, [sp, #4]
  * @param  DeviceAddr : specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr : specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 8004916:	4604      	mov	r4, r0
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint8_t value = 0;
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8004918:	6809      	ldr	r1, [r1, #0]
 800491a:	9102      	str	r1, [sp, #8]
 800491c:	4807      	ldr	r0, [pc, #28]	; (800493c <COMPASSACCELERO_IO_Read+0x3c>)
 800491e:	4621      	mov	r1, r4
 8004920:	f7fe fce2 	bl	80032e8 <HAL_I2C_Mem_Read>
 
  /* Check the communication status */
  if(status != HAL_OK)
 8004924:	b120      	cbz	r0, 8004930 <COMPASSACCELERO_IO_Read+0x30>
  * @retval None
  */
static void I2Cx_Error (void)
{
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8004926:	4805      	ldr	r0, [pc, #20]	; (800493c <COMPASSACCELERO_IO_Read+0x3c>)
 8004928:	f7fe fc4b 	bl	80031c2 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 800492c:	f7ff fe22 	bl	8004574 <I2Cx_Init>
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
  /* call I2Cx Read data bus function */   
  return I2Cx_ReadData(DeviceAddr, RegisterAddr);
}
 8004930:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8004934:	b006      	add	sp, #24
 8004936:	bd10      	pop	{r4, pc}
 8004938:	20000180 	.word	0x20000180
 800493c:	20000e28 	.word	0x20000e28

08004940 <BSP_ACCELERO_Init>:
  * @brief  Set ACCELEROMETER Initialization.
  * @param  None
  * @retval ACCELERO_OK if no problem during initialization
  */
uint8_t BSP_ACCELERO_Init(void)
{  
 8004940:	b538      	push	{r3, r4, r5, lr}
  uint8_t ret = ACCELERO_ERROR;
  uint16_t ctrl = 0x0000;
  ACCELERO_InitTypeDef LSM303DLHC_InitStructure;
  ACCELERO_FilterConfigTypeDef LSM303DLHC_FilterStructure;
 
  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
 8004942:	4c09      	ldr	r4, [pc, #36]	; (8004968 <BSP_ACCELERO_Init+0x28>)
 8004944:	6863      	ldr	r3, [r4, #4]
 8004946:	4798      	blx	r3
 8004948:	2833      	cmp	r0, #51	; 0x33
 800494a:	d10b      	bne.n	8004964 <BSP_ACCELERO_Init+0x24>
  {
    /* Initialize the gyroscope driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 800494c:	4d07      	ldr	r5, [pc, #28]	; (800496c <BSP_ACCELERO_Init+0x2c>)
    
    ctrl |= ((LSM303DLHC_InitStructure.BlockData_Update | LSM303DLHC_InitStructure.Endianness | \
                      LSM303DLHC_InitStructure.AccFull_Scale | LSM303DLHC_InitStructure.High_Resolution) << 8);
    
  /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 800494e:	6823      	ldr	r3, [r4, #0]
  ACCELERO_FilterConfigTypeDef LSM303DLHC_FilterStructure;
 
  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
  {
    /* Initialize the gyroscope driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 8004950:	602c      	str	r4, [r5, #0]
    
    ctrl |= ((LSM303DLHC_InitStructure.BlockData_Update | LSM303DLHC_InitStructure.Endianness | \
                      LSM303DLHC_InitStructure.AccFull_Scale | LSM303DLHC_InitStructure.High_Resolution) << 8);
    
  /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8004952:	f640 0047 	movw	r0, #2119	; 0x847
 8004956:	4798      	blx	r3
                      LSM303DLHC_FilterStructure.HighPassFilter_CutOff_Frequency|\
                      LSM303DLHC_FilterStructure.HighPassFilter_AOI1|\
                      LSM303DLHC_FilterStructure.HighPassFilter_AOI2);

  /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 8004958:	682b      	ldr	r3, [r5, #0]
 800495a:	2090      	movs	r0, #144	; 0x90
 800495c:	6a1b      	ldr	r3, [r3, #32]
 800495e:	4798      	blx	r3

    ret = ACCELERO_OK;
 8004960:	2000      	movs	r0, #0
 8004962:	bd38      	pop	{r3, r4, r5, pc}
  }  
  else
  {
    ret = ACCELERO_ERROR;
 8004964:	2001      	movs	r0, #1
  }

  return ret;
}
 8004966:	bd38      	pop	{r3, r4, r5, pc}
 8004968:	200001a4 	.word	0x200001a4
 800496c:	20000e60 	.word	0x20000e60

08004970 <BSP_ACCELERO_GetXYZ>:
  *                 pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
* @retval None
*/
void BSP_ACCELERO_GetXYZ(int16_t *pDataXYZ)
{
  if(AccelerometerDrv->GetXYZ!= NULL)
 8004970:	4b02      	ldr	r3, [pc, #8]	; (800497c <BSP_ACCELERO_GetXYZ+0xc>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004976:	b103      	cbz	r3, 800497a <BSP_ACCELERO_GetXYZ+0xa>
  {   
    AccelerometerDrv->GetXYZ(pDataXYZ);
 8004978:	4718      	bx	r3
 800497a:	4770      	bx	lr
 800497c:	20000e60 	.word	0x20000e60

08004980 <BSP_GYRO_Init>:
  * @brief  Set GYROSCOPE Initialization.
  * @param  None
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{  
 8004980:	b538      	push	{r3, r4, r5, lr}
  uint8_t ret = GYRO_ERROR;
  uint16_t ctrl = 0x0000;
  GYRO_InitTypeDef L3GD20_InitStructure;
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 8004982:	4c0e      	ldr	r4, [pc, #56]	; (80049bc <BSP_GYRO_Init+0x3c>)
 8004984:	6863      	ldr	r3, [r4, #4]
 8004986:	4798      	blx	r3
 8004988:	28d4      	cmp	r0, #212	; 0xd4
 800498a:	4625      	mov	r5, r4
 800498c:	d10f      	bne.n	80049ae <BSP_GYRO_Init+0x2e>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 800498e:	4c0c      	ldr	r4, [pc, #48]	; (80049c0 <BSP_GYRO_Init+0x40>)
	
    ctrl |= (uint16_t) ((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
                        L3GD20_InitStructure.Full_Scale) << 8);

    /* L3gd20 Init */	 
    GyroscopeDrv->Init(ctrl);
 8004990:	682b      	ldr	r3, [r5, #0]
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 8004992:	6025      	str	r5, [r4, #0]
	
    ctrl |= (uint16_t) ((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
                        L3GD20_InitStructure.Full_Scale) << 8);

    /* L3gd20 Init */	 
    GyroscopeDrv->Init(ctrl);
 8004994:	f241 003f 	movw	r0, #4159	; 0x103f
 8004998:	4798      	blx	r3
    L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
	
    ctrl = (uint8_t) ((L3GD20_FilterStructure.HighPassFilter_Mode_Selection |\
                       L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency));		
	
    GyroscopeDrv->FilterConfig(ctrl) ;
 800499a:	6823      	ldr	r3, [r4, #0]
 800499c:	2000      	movs	r0, #0
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	4798      	blx	r3
  
    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 80049a2:	6823      	ldr	r3, [r4, #0]
 80049a4:	2010      	movs	r0, #16
 80049a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a8:	4798      	blx	r3
	
    ret = GYRO_OK;
 80049aa:	2000      	movs	r0, #0
 80049ac:	bd38      	pop	{r3, r4, r5, pc}
  uint8_t ret = GYRO_ERROR;
  uint16_t ctrl = 0x0000;
  GYRO_InitTypeDef L3GD20_InitStructure;
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 80049ae:	6863      	ldr	r3, [r4, #4]
 80049b0:	4798      	blx	r3
 80049b2:	28d5      	cmp	r0, #213	; 0xd5
 80049b4:	d0eb      	beq.n	800498e <BSP_GYRO_Init+0xe>
	
    ret = GYRO_OK;
  }
  else
  {
    ret = GYRO_ERROR;
 80049b6:	2001      	movs	r0, #1
  }
  
  return ret;
}
 80049b8:	bd38      	pop	{r3, r4, r5, pc}
 80049ba:	bf00      	nop
 80049bc:	200001d0 	.word	0x200001d0
 80049c0:	20000e64 	.word	0x20000e64

080049c4 <BSP_GYRO_GetXYZ>:
  * @param pfData: pointer on floating array         
  * @retval None
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
  if(GyroscopeDrv->GetXYZ!= NULL)
 80049c4:	4b02      	ldr	r3, [pc, #8]	; (80049d0 <BSP_GYRO_GetXYZ+0xc>)
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ca:	b103      	cbz	r3, 80049ce <BSP_GYRO_GetXYZ+0xa>
  {
	GyroscopeDrv->GetXYZ(pfData);
 80049cc:	4718      	bx	r3
 80049ce:	4770      	bx	lr
 80049d0:	20000e64 	.word	0x20000e64

080049d4 <LSM303DLHC_AccInit>:
  * @brief    Set LSM303DLHC Initialization.
  * @param  InitStruct: init parameters
  * @retval   None
  */
void LSM303DLHC_AccInit(uint16_t InitStruct)
{  
 80049d4:	b510      	push	{r4, lr}
 80049d6:	4604      	mov	r4, r0
  uint8_t ctrl = 0x00;
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 80049d8:	f7ff ff1e 	bl	8004818 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
 80049dc:	b2e2      	uxtb	r2, r4
 80049de:	2032      	movs	r0, #50	; 0x32
 80049e0:	2120      	movs	r1, #32
 80049e2:	f7ff ff6f 	bl	80048c4 <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 80049e6:	2032      	movs	r0, #50	; 0x32
 80049e8:	2123      	movs	r1, #35	; 0x23
 80049ea:	2200      	movs	r2, #0
}
 80049ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ctrl = (uint8_t) InitStruct;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 80049f0:	f7ff bf68 	b.w	80048c4 <COMPASSACCELERO_IO_Write>

080049f4 <LSM303DLHC_AccReadID>:
/**
  * @brief     Read LSM303DLHC ID.
  * @retval   ID 
  */
uint8_t LSM303DLHC_AccReadID(void)
{  
 80049f4:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 80049f6:	f7ff ff0f 	bl	8004818 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address*/
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 80049fa:	2032      	movs	r0, #50	; 0x32
 80049fc:	210f      	movs	r1, #15

  return ctrl;
}
 80049fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
  
  /* Read value at Who am I register address*/
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 8004a02:	f7ff bf7d 	b.w	8004900 <COMPASSACCELERO_IO_Read>

08004a06 <LSM303DLHC_AccRebootCmd>:
/**
  * @brief     Reboot memory content of LSM303DLHC
  * @retval   None
  */
void LSM303DLHC_AccRebootCmd(void)
{
 8004a06:	b508      	push	{r3, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8004a08:	2124      	movs	r1, #36	; 0x24
 8004a0a:	2032      	movs	r0, #50	; 0x32
 8004a0c:	f7ff ff78 	bl	8004900 <COMPASSACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
 8004a10:	f060 027f 	orn	r2, r0, #127	; 0x7f
  
  /* Write value to ACC MEMS CTRL_REG5 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 8004a14:	2124      	movs	r1, #36	; 0x24
 8004a16:	2032      	movs	r0, #50	; 0x32
 8004a18:	b2d2      	uxtb	r2, r2
}
 8004a1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
  
  /* Write value to ACC MEMS CTRL_REG5 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 8004a1e:	f7ff bf51 	b.w	80048c4 <COMPASSACCELERO_IO_Write>

08004a22 <LSM303DLHC_AccFilterConfig>:
  * @brief     Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval   None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 8004a22:	b510      	push	{r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004a24:	2121      	movs	r1, #33	; 0x21
  * @brief     Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval   None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 8004a26:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004a28:	2032      	movs	r0, #50	; 0x32
 8004a2a:	f7ff ff69 	bl	8004900 <COMPASSACCELERO_IO_Read>
  
  tmpreg &= 0x0C;
 8004a2e:	f000 020c 	and.w	r2, r0, #12
  tmpreg |= FilterStruct;
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004a32:	4322      	orrs	r2, r4
 8004a34:	2032      	movs	r0, #50	; 0x32
 8004a36:	2121      	movs	r1, #33	; 0x21
}
 8004a38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  tmpreg &= 0x0C;
  tmpreg |= FilterStruct;
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004a3c:	f7ff bf42 	b.w	80048c4 <COMPASSACCELERO_IO_Write>

08004a40 <LSM303DLHC_AccFilterCmd>:
  *         @arg: LSM303DLHC_HighPassFilter_DISABLE 
  *         @arg: LSM303DLHC_HighPassFilter_ENABLE          
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
 {
 8004a40:	b510      	push	{r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004a42:	2121      	movs	r1, #33	; 0x21
  *         @arg: LSM303DLHC_HighPassFilter_DISABLE 
  *         @arg: LSM303DLHC_HighPassFilter_ENABLE          
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
 {
 8004a44:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004a46:	2032      	movs	r0, #50	; 0x32
 8004a48:	f7ff ff5a 	bl	8004900 <COMPASSACCELERO_IO_Read>
                  
  tmpreg &= 0xF7;
 8004a4c:	f000 02f7 	and.w	r2, r0, #247	; 0xf7

  tmpreg |= HighPassFilterState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004a50:	4322      	orrs	r2, r4
 8004a52:	2032      	movs	r0, #50	; 0x32
 8004a54:	2121      	movs	r1, #33	; 0x21
}
 8004a56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tmpreg &= 0xF7;

  tmpreg |= HighPassFilterState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004a5a:	f7ff bf33 	b.w	80048c4 <COMPASSACCELERO_IO_Write>

08004a5e <LSM303DLHC_AccReadXYZ>:
  * @brief  Read X, Y & Z Accelration values 
* @param  pfData : Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 8004a5e:	b5f0      	push	{r4, r5, r6, r7, lr}
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8004a60:	2123      	movs	r1, #35	; 0x23
  * @brief  Read X, Y & Z Accelration values 
* @param  pfData : Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 8004a62:	b085      	sub	sp, #20
 8004a64:	4605      	mov	r5, r0
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8004a66:	2032      	movs	r0, #50	; 0x32
 8004a68:	f7ff ff4a 	bl	8004900 <COMPASSACCELERO_IO_Read>
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8004a6c:	2124      	movs	r1, #36	; 0x24
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8004a6e:	4604      	mov	r4, r0
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8004a70:	2032      	movs	r0, #50	; 0x32
 8004a72:	f7ff ff45 	bl	8004900 <COMPASSACCELERO_IO_Read>

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8004a76:	2128      	movs	r1, #40	; 0x28
 8004a78:	2032      	movs	r0, #50	; 0x32
 8004a7a:	f7ff ff41 	bl	8004900 <COMPASSACCELERO_IO_Read>
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8004a7e:	2129      	movs	r1, #41	; 0x29
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8004a80:	f88d 0008 	strb.w	r0, [sp, #8]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8004a84:	2032      	movs	r0, #50	; 0x32
 8004a86:	f7ff ff3b 	bl	8004900 <COMPASSACCELERO_IO_Read>
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8004a8a:	212a      	movs	r1, #42	; 0x2a
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8004a8c:	f88d 0009 	strb.w	r0, [sp, #9]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8004a90:	2032      	movs	r0, #50	; 0x32
 8004a92:	f7ff ff35 	bl	8004900 <COMPASSACCELERO_IO_Read>
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8004a96:	212b      	movs	r1, #43	; 0x2b
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8004a98:	f88d 000a 	strb.w	r0, [sp, #10]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8004a9c:	2032      	movs	r0, #50	; 0x32
 8004a9e:	f7ff ff2f 	bl	8004900 <COMPASSACCELERO_IO_Read>
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8004aa2:	212c      	movs	r1, #44	; 0x2c

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8004aa4:	f88d 000b 	strb.w	r0, [sp, #11]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8004aa8:	2032      	movs	r0, #50	; 0x32
 8004aaa:	f7ff ff29 	bl	8004900 <COMPASSACCELERO_IO_Read>
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8004aae:	212d      	movs	r1, #45	; 0x2d
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8004ab0:	f88d 000c 	strb.w	r0, [sp, #12]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8004ab4:	2032      	movs	r0, #50	; 0x32
 8004ab6:	f7ff ff23 	bl	8004900 <COMPASSACCELERO_IO_Read>
  
  /* check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
 8004aba:	f014 0f40 	tst.w	r4, #64	; 0x40
 8004abe:	f99d 6009 	ldrsb.w	r6, [sp, #9]
 8004ac2:	f99d 7008 	ldrsb.w	r7, [sp, #8]
 8004ac6:	f99d 200b 	ldrsb.w	r2, [sp, #11]
 8004aca:	f99d 100a 	ldrsb.w	r1, [sp, #10]
 8004ace:	f99d 300c 	ldrsb.w	r3, [sp, #12]
 8004ad2:	b240      	sxtb	r0, r0
 8004ad4:	d116      	bne.n	8004b04 <LSM303DLHC_AccReadXYZ+0xa6>
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8004ad6:	eb07 2606 	add.w	r6, r7, r6, lsl #8
 8004ada:	eb01 2202 	add.w	r2, r1, r2, lsl #8
 8004ade:	f8ad 6000 	strh.w	r6, [sp]
 8004ae2:	f8ad 2002 	strh.w	r2, [sp, #2]
 8004ae6:	eb03 2000 	add.w	r0, r3, r0, lsl #8
    }
  }

  /* normal mode */
  /* switch the sensitivity value set in the CRTL4*/
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 8004aea:	f004 0430 	and.w	r4, r4, #48	; 0x30
 8004aee:	2c20      	cmp	r4, #32
  /* check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8004af0:	f8ad 0004 	strh.w	r0, [sp, #4]
    }
  }

  /* normal mode */
  /* switch the sensitivity value set in the CRTL4*/
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 8004af4:	d011      	beq.n	8004b1a <LSM303DLHC_AccReadXYZ+0xbc>
 8004af6:	2c30      	cmp	r4, #48	; 0x30
 8004af8:	d011      	beq.n	8004b1e <LSM303DLHC_AccReadXYZ+0xc0>
 8004afa:	2c10      	cmp	r4, #16
{
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 8004afc:	bf0c      	ite	eq
 8004afe:	2302      	moveq	r3, #2
 8004b00:	2301      	movne	r3, #1
 8004b02:	e00d      	b.n	8004b20 <LSM303DLHC_AccReadXYZ+0xc2>
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8004b04:	eb06 2607 	add.w	r6, r6, r7, lsl #8
 8004b08:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8004b0c:	f8ad 6000 	strh.w	r6, [sp]
 8004b10:	f8ad 2002 	strh.w	r2, [sp, #2]
 8004b14:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 8004b18:	e7e7      	b.n	8004aea <LSM303DLHC_AccReadXYZ+0x8c>
    break;
  case LSM303DLHC_FULLSCALE_4G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_4G;
    break;
  case LSM303DLHC_FULLSCALE_8G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_8G;
 8004b1a:	2304      	movs	r3, #4
    break;
 8004b1c:	e000      	b.n	8004b20 <LSM303DLHC_AccReadXYZ+0xc2>
  case LSM303DLHC_FULLSCALE_16G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_16G;
 8004b1e:	230c      	movs	r3, #12
  }

  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8004b20:	f8bd 2000 	ldrh.w	r2, [sp]
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	fb12 f203 	smulbb	r2, r2, r3
 8004b2a:	802a      	strh	r2, [r5, #0]
 8004b2c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8004b30:	fb12 f203 	smulbb	r2, r2, r3
 8004b34:	806a      	strh	r2, [r5, #2]
 8004b36:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8004b3a:	fb12 f303 	smulbb	r3, r2, r3
 8004b3e:	80ab      	strh	r3, [r5, #4]
  }

}
 8004b40:	b005      	add	sp, #20
 8004b42:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b44 <LSM303DLHC_AccFilterClickCmd>:
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
 {
 8004b44:	b510      	push	{r4, lr}
  uint8_t tmpreg = 0x00;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004b46:	2121      	movs	r1, #33	; 0x21
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
 {
 8004b48:	4604      	mov	r4, r0
  uint8_t tmpreg = 0x00;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004b4a:	2032      	movs	r0, #50	; 0x32
 8004b4c:	f7ff fed8 	bl	8004900 <COMPASSACCELERO_IO_Read>

  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);
 8004b50:	f000 02fb 	and.w	r2, r0, #251	; 0xfb

  tmpreg |= HighPassFilterClickState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004b54:	4322      	orrs	r2, r4
 8004b56:	2032      	movs	r0, #50	; 0x32
 8004b58:	2121      	movs	r1, #33	; 0x21
}
 8004b5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);

  tmpreg |= HighPassFilterClickState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004b5e:	f7ff beb1 	b.w	80048c4 <COMPASSACCELERO_IO_Write>

08004b62 <LSM303DLHC_AccIT1Enable>:
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN              
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 8004b62:	b510      	push	{r4, lr}
  uint8_t tmpval = 0x00;
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 8004b64:	2122      	movs	r1, #34	; 0x22
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN              
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 8004b66:	4604      	mov	r4, r0
  uint8_t tmpval = 0x00;
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 8004b68:	2032      	movs	r0, #50	; 0x32
 8004b6a:	f7ff fec9 	bl	8004900 <COMPASSACCELERO_IO_Read>
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
 8004b6e:	ea40 0204 	orr.w	r2, r0, r4
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 8004b72:	2122      	movs	r1, #34	; 0x22
 8004b74:	2032      	movs	r0, #50	; 0x32
 8004b76:	b2d2      	uxtb	r2, r2
}
 8004b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 8004b7c:	f7ff bea2 	b.w	80048c4 <COMPASSACCELERO_IO_Write>

08004b80 <LSM303DLHC_AccClickITEnable>:
  * @param  ITCombination: Or or And combination
  *         ITAxes: axes to be enabled 
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8004b80:	b510      	push	{r4, lr}
  uint8_t tmpval = 0x00;
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 8004b82:	2138      	movs	r1, #56	; 0x38
  * @param  ITCombination: Or or And combination
  *         ITAxes: axes to be enabled 
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8004b84:	4604      	mov	r4, r0
  uint8_t tmpval = 0x00;
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 8004b86:	2032      	movs	r0, #50	; 0x32
 8004b88:	f7ff feba 	bl	8004900 <COMPASSACCELERO_IO_Read>
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 8004b8c:	ea40 0204 	orr.w	r2, r0, r4
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A, tmpval);
 8004b90:	2138      	movs	r1, #56	; 0x38
 8004b92:	2032      	movs	r0, #50	; 0x32
 8004b94:	b2d2      	uxtb	r2, r2
 8004b96:	f7ff fe95 	bl	80048c4 <COMPASSACCELERO_IO_Write>

  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_THS_A, tmpval);
 8004b9a:	2032      	movs	r0, #50	; 0x32
 8004b9c:	213a      	movs	r1, #58	; 0x3a
 8004b9e:	220a      	movs	r2, #10
 8004ba0:	f7ff fe90 	bl	80048c4 <COMPASSACCELERO_IO_Write>

  /* Configure Time Limit */
  tmpval = 0x05;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LIMIT_A, tmpval);
 8004ba4:	2032      	movs	r0, #50	; 0x32
 8004ba6:	213b      	movs	r1, #59	; 0x3b
 8004ba8:	2205      	movs	r2, #5
 8004baa:	f7ff fe8b 	bl	80048c4 <COMPASSACCELERO_IO_Write>

  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);
 8004bae:	2032      	movs	r0, #50	; 0x32
 8004bb0:	213c      	movs	r1, #60	; 0x3c
 8004bb2:	2205      	movs	r2, #5
 8004bb4:	f7ff fe86 	bl	80048c4 <COMPASSACCELERO_IO_Write>

  /* Configure Click Window */
  tmpval = 0x32;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8004bb8:	2032      	movs	r0, #50	; 0x32
 8004bba:	213d      	movs	r1, #61	; 0x3d
 8004bbc:	4602      	mov	r2, r0

}
 8004bbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);

  /* Configure Click Window */
  tmpval = 0x32;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8004bc2:	f7ff be7f 	b.w	80048c4 <COMPASSACCELERO_IO_Write>

08004bc6 <LSM303DLHC_AccZClickITConfig>:
  * @brief  click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccZClickITConfig(void)
{  
 8004bc6:	b508      	push	{r3, lr}
  /* configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 8004bc8:	f7ff fe58 	bl	800487c <COMPASSACCELERO_IO_ITConfig>
  
  /* select click IT as INT1 interrupt */
  LSM303DLHC_AccIT1Enable(LSM303DLHC_IT1_CLICK);
 8004bcc:	2080      	movs	r0, #128	; 0x80
 8004bce:	f7ff ffc8 	bl	8004b62 <LSM303DLHC_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
 8004bd2:	2004      	movs	r0, #4
 8004bd4:	f7ff ffb6 	bl	8004b44 <LSM303DLHC_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 8004bd8:	2010      	movs	r0, #16
  
}
 8004bda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 8004bde:	f7ff bfcf 	b.w	8004b80 <LSM303DLHC_AccClickITEnable>

08004be2 <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8004be2:	b537      	push	{r0, r1, r2, r4, r5, lr}
  
  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();

  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
 8004be4:	ac02      	add	r4, sp, #8
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
  uint8_t ctrl = 0x00;
 8004be6:	2300      	movs	r3, #0
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8004be8:	4605      	mov	r5, r0
  uint8_t ctrl = 0x00;
 8004bea:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();
 8004bee:	f7ff fd99 	bl	8004724 <GYRO_IO_Init>

  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
 8004bf2:	f804 5d01 	strb.w	r5, [r4, #-1]!
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8004bf6:	2120      	movs	r1, #32
 8004bf8:	4620      	mov	r0, r4
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f7ff fdc6 	bl	800478c <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 regsister */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8004c00:	0a2d      	lsrs	r5, r5, #8
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8004c02:	4620      	mov	r0, r4
 8004c04:	2123      	movs	r1, #35	; 0x23
 8004c06:	2201      	movs	r2, #1
  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
  
  /* Write value to MEMS CTRL_REG4 regsister */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8004c08:	f88d 5007 	strb.w	r5, [sp, #7]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8004c0c:	f7ff fdbe 	bl	800478c <GYRO_IO_Write>
}
 8004c10:	b003      	add	sp, #12
 8004c12:	bd30      	pop	{r4, r5, pc}

08004c14 <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  Device ID address
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 8004c14:	b507      	push	{r0, r1, r2, lr}
  uint8_t tmp;

  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();
 8004c16:	f7ff fd85 	bl	8004724 <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 8004c1a:	f10d 0007 	add.w	r0, sp, #7
 8004c1e:	210f      	movs	r1, #15
 8004c20:	2201      	movs	r2, #1
 8004c22:	f7ff fdd5 	bl	80047d0 <GYRO_IO_Read>

  /* Return the ID */
  return (uint8_t)tmp;
}
 8004c26:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8004c2a:	b003      	add	sp, #12
 8004c2c:	f85d fb04 	ldr.w	pc, [sp], #4

08004c30 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 8004c30:	b507      	push	{r0, r1, r2, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004c32:	2124      	movs	r1, #36	; 0x24
 8004c34:	f10d 0007 	add.w	r0, sp, #7
 8004c38:	2201      	movs	r2, #1
 8004c3a:	f7ff fdc9 	bl	80047d0 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8004c3e:	f89d 3007 	ldrb.w	r3, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004c42:	f10d 0007 	add.w	r0, sp, #7
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8004c46:	f063 037f 	orn	r3, r3, #127	; 0x7f
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004c4a:	2124      	movs	r1, #36	; 0x24
 8004c4c:	2201      	movs	r2, #1
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8004c4e:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004c52:	f7ff fd9b 	bl	800478c <GYRO_IO_Write>
}
 8004c56:	b003      	add	sp, #12
 8004c58:	f85d fb04 	ldr.w	pc, [sp], #4

08004c5c <L3GD20_INT1InterruptConfig>:
  * @param  L3GD20_InterruptConfig_TypeDef: pointer to a L3GD20_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8004c5c:	b513      	push	{r0, r1, r4, lr}
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8004c5e:	2300      	movs	r3, #0
  * @param  L3GD20_InterruptConfig_TypeDef: pointer to a L3GD20_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8004c60:	4604      	mov	r4, r0
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8004c62:	2130      	movs	r1, #48	; 0x30
 8004c64:	f10d 0006 	add.w	r0, sp, #6
 8004c68:	2201      	movs	r2, #1
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8004c6a:	f88d 3006 	strb.w	r3, [sp, #6]
 8004c6e:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8004c72:	f7ff fdad 	bl	80047d0 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8004c76:	f10d 0007 	add.w	r0, sp, #7
 8004c7a:	2122      	movs	r1, #34	; 0x22
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	f7ff fda7 	bl	80047d0 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
  
  ctrl3 &= 0xDF;
 8004c82:	f89d 0007 	ldrb.w	r0, [sp, #7]
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
  
  ctrl_cfr &= 0x80;
 8004c86:	f89d 3006 	ldrb.w	r3, [sp, #6]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
  
  ctrl3 &= 0xDF;
 8004c8a:	f020 0020 	bic.w	r0, r0, #32
  ctrl3 |= ((uint8_t) Int1Config);
 8004c8e:	4320      	orrs	r0, r4
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
  
  ctrl_cfr &= 0x80;
 8004c90:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
  
  ctrl3 &= 0xDF;
  ctrl3 |= ((uint8_t) Int1Config);
 8004c94:	f88d 0007 	strb.w	r0, [sp, #7]
                   L3GD20_IntConfigStruct->Interrupt_Axes);
                   
  ctrl3 |= (uint8_t)(L3GD20_IntConfigStruct->Interrupt_ActiveEdge);
*/  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8004c98:	2130      	movs	r1, #48	; 0x30
 8004c9a:	f10d 0006 	add.w	r0, sp, #6
 8004c9e:	2201      	movs	r2, #1
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
  
  ctrl_cfr &= 0x80;
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8004ca0:	f88d 3006 	strb.w	r3, [sp, #6]
                   L3GD20_IntConfigStruct->Interrupt_Axes);
                   
  ctrl3 |= (uint8_t)(L3GD20_IntConfigStruct->Interrupt_ActiveEdge);
*/  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8004ca4:	f7ff fd72 	bl	800478c <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8004ca8:	f10d 0007 	add.w	r0, sp, #7
 8004cac:	2122      	movs	r1, #34	; 0x22
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f7ff fd6c 	bl	800478c <GYRO_IO_Write>
}
 8004cb4:	b002      	add	sp, #8
 8004cb6:	bd10      	pop	{r4, pc}

08004cb8 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8004cb8:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004cba:	2201      	movs	r2, #1
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8004cbc:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004cbe:	2122      	movs	r1, #34	; 0x22
 8004cc0:	f10d 0007 	add.w	r0, sp, #7
 8004cc4:	f7ff fd84 	bl	80047d0 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8004cc8:	b924      	cbnz	r4, 8004cd4 <L3GD20_EnableIT+0x1c>
  {
    tmpreg &= 0x7F;	
 8004cca:	f89d 3007 	ldrb.w	r3, [sp, #7]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 8004cce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004cd2:	e007      	b.n	8004ce4 <L3GD20_EnableIT+0x2c>
  }
  else if(IntSel == L3GD20_INT2)
 8004cd4:	2c01      	cmp	r4, #1
 8004cd6:	d107      	bne.n	8004ce8 <L3GD20_EnableIT+0x30>
  {
    tmpreg &= 0xF7;
 8004cd8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004cdc:	f023 0308 	bic.w	r3, r3, #8
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 8004ce0:	f043 0308 	orr.w	r3, r3, #8
 8004ce4:	f88d 3007 	strb.w	r3, [sp, #7]
  }
  
  /* Write value to MEMS CTRL_REG3 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004ce8:	f10d 0007 	add.w	r0, sp, #7
 8004cec:	2122      	movs	r1, #34	; 0x22
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f7ff fd4c 	bl	800478c <GYRO_IO_Write>
}
 8004cf4:	b002      	add	sp, #8
 8004cf6:	bd10      	pop	{r4, pc}

08004cf8 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8004cf8:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004cfa:	2201      	movs	r2, #1
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8004cfc:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004cfe:	2122      	movs	r1, #34	; 0x22
 8004d00:	f10d 0007 	add.w	r0, sp, #7
 8004d04:	f7ff fd64 	bl	80047d0 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8004d08:	b924      	cbnz	r4, 8004d14 <L3GD20_DisableIT+0x1c>
  {
    tmpreg &= 0x7F;	
 8004d0a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004d0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d12:	e005      	b.n	8004d20 <L3GD20_DisableIT+0x28>
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
  }
  else if(IntSel == L3GD20_INT2)
 8004d14:	2c01      	cmp	r4, #1
 8004d16:	d105      	bne.n	8004d24 <L3GD20_DisableIT+0x2c>
  {
    tmpreg &= 0xF7;
 8004d18:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004d1c:	f023 0308 	bic.w	r3, r3, #8
 8004d20:	f88d 3007 	strb.w	r3, [sp, #7]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
  }
  
  /* Write value to MEMS CTRL_REG3 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004d24:	f10d 0007 	add.w	r0, sp, #7
 8004d28:	2122      	movs	r1, #34	; 0x22
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f7ff fd2e 	bl	800478c <GYRO_IO_Write>
}
 8004d30:	b002      	add	sp, #8
 8004d32:	bd10      	pop	{r4, pc}

08004d34 <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8004d34:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8004d36:	2201      	movs	r2, #1
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8004d38:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8004d3a:	2121      	movs	r1, #33	; 0x21
 8004d3c:	f10d 0007 	add.w	r0, sp, #7
 8004d40:	f7ff fd46 	bl	80047d0 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8004d44:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8004d48:	f020 003f 	bic.w	r0, r0, #63	; 0x3f
  
  /* Configure MEMS: mode and cutoff frquency */
  tmpreg |= FilterStruct;
 8004d4c:	4320      	orrs	r0, r4
 8004d4e:	f88d 0007 	strb.w	r0, [sp, #7]

  /* Write value to MEMS CTRL_REG2 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8004d52:	2121      	movs	r1, #33	; 0x21
 8004d54:	f10d 0007 	add.w	r0, sp, #7
 8004d58:	2201      	movs	r2, #1
 8004d5a:	f7ff fd17 	bl	800478c <GYRO_IO_Write>
}
 8004d5e:	b002      	add	sp, #8
 8004d60:	bd10      	pop	{r4, pc}

08004d62 <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8004d62:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004d64:	2201      	movs	r2, #1
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8004d66:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004d68:	2124      	movs	r1, #36	; 0x24
 8004d6a:	f10d 0007 	add.w	r0, sp, #7
 8004d6e:	f7ff fd2f 	bl	80047d0 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8004d72:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8004d76:	f020 0010 	bic.w	r0, r0, #16
  
  tmpreg |= HighPassFilterState;
 8004d7a:	4320      	orrs	r0, r4
 8004d7c:	f88d 0007 	strb.w	r0, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004d80:	2124      	movs	r1, #36	; 0x24
 8004d82:	f10d 0007 	add.w	r0, sp, #7
 8004d86:	2201      	movs	r2, #1
 8004d88:	f7ff fd00 	bl	800478c <GYRO_IO_Write>
}
 8004d8c:	b002      	add	sp, #8
 8004d8e:	bd10      	pop	{r4, pc}

08004d90 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
 8004d90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d92:	b087      	sub	sp, #28
 8004d94:	4604      	mov	r4, r0
  uint8_t tmpbuffer[6] ={0};
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
 8004d96:	a806      	add	r0, sp, #24
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
 8004d98:	2300      	movs	r3, #0
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
 8004d9a:	f800 3d11 	strb.w	r3, [r0, #-17]!
  float sensitivity = 0;
  int i =0;
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8004d9e:	2123      	movs	r1, #35	; 0x23
 8004da0:	2201      	movs	r2, #1
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
 8004da2:	9302      	str	r3, [sp, #8]
 8004da4:	f8ad 300c 	strh.w	r3, [sp, #12]
  int16_t RawData[3] = {0};
 8004da8:	9304      	str	r3, [sp, #16]
 8004daa:	f8ad 3014 	strh.w	r3, [sp, #20]
  uint8_t tmpreg = 0;
  float sensitivity = 0;
  int i =0;
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8004dae:	f7ff fd0f 	bl	80047d0 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8004db2:	a802      	add	r0, sp, #8
 8004db4:	2128      	movs	r1, #40	; 0x28
 8004db6:	2206      	movs	r2, #6
 8004db8:	f7ff fd0a 	bl	80047d0 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8004dbc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004dc0:	f89d 6009 	ldrb.w	r6, [sp, #9]
 8004dc4:	f89d 7008 	ldrb.w	r7, [sp, #8]
 8004dc8:	f89d 000b 	ldrb.w	r0, [sp, #11]
 8004dcc:	f89d 500a 	ldrb.w	r5, [sp, #10]
 8004dd0:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8004dd4:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8004dd8:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004ddc:	d11a      	bne.n	8004e14 <L3GD20_ReadXYZAngRate+0x84>
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8004dde:	eb07 2606 	add.w	r6, r7, r6, lsl #8
 8004de2:	eb05 2000 	add.w	r0, r5, r0, lsl #8
 8004de6:	f8ad 6010 	strh.w	r6, [sp, #16]
 8004dea:	f8ad 0012 	strh.w	r0, [sp, #18]
 8004dee:	eb01 2202 	add.w	r2, r1, r2, lsl #8
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8004df2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004df6:	2b10      	cmp	r3, #16
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8004df8:	f8ad 2014 	strh.w	r2, [sp, #20]
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8004dfc:	d015      	beq.n	8004e2a <L3GD20_ReadXYZAngRate+0x9a>
 8004dfe:	2b20      	cmp	r3, #32
 8004e00:	d016      	beq.n	8004e30 <L3GD20_ReadXYZAngRate+0xa0>
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
  float sensitivity = 0;
 8004e02:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8004e58 <L3GD20_ReadXYZAngRate+0xc8>
 8004e06:	eddf 7a15 	vldr	s15, [pc, #84]	; 8004e5c <L3GD20_ReadXYZAngRate+0xcc>
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	bf08      	it	eq
 8004e0e:	eeb0 7a67 	vmoveq.f32	s14, s15
 8004e12:	e00f      	b.n	8004e34 <L3GD20_ReadXYZAngRate+0xa4>
  }
  else
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8004e14:	eb06 2607 	add.w	r6, r6, r7, lsl #8
 8004e18:	eb00 2005 	add.w	r0, r0, r5, lsl #8
 8004e1c:	f8ad 6010 	strh.w	r6, [sp, #16]
 8004e20:	f8ad 0012 	strh.w	r0, [sp, #18]
 8004e24:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8004e28:	e7e3      	b.n	8004df2 <L3GD20_ReadXYZAngRate+0x62>
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
    break;
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 8004e2a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8004e60 <L3GD20_ReadXYZAngRate+0xd0>
    break;
 8004e2e:	e001      	b.n	8004e34 <L3GD20_ReadXYZAngRate+0xa4>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8004e30:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8004e64 <L3GD20_ReadXYZAngRate+0xd4>
 8004e34:	4620      	mov	r0, r4
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8004e36:	2300      	movs	r3, #0
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8004e38:	aa04      	add	r2, sp, #16
 8004e3a:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8004e3e:	ee07 2a90 	vmov	s15, r2
 8004e42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8004e46:	3301      	adds	r3, #1
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8004e48:	ee67 7a87 	vmul.f32	s15, s15, s14
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8004e4c:	2b03      	cmp	r3, #3
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8004e4e:	ece0 7a01 	vstmia	r0!, {s15}
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8004e52:	d1f1      	bne.n	8004e38 <L3GD20_ReadXYZAngRate+0xa8>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
  }
}
 8004e54:	b007      	add	sp, #28
 8004e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e58:	00000000 	.word	0x00000000
 8004e5c:	410c0000 	.word	0x410c0000
 8004e60:	418c0000 	.word	0x418c0000
 8004e64:	428c0000 	.word	0x428c0000

08004e68 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004e68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004ea0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004e6c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004e6e:	e003      	b.n	8004e78 <LoopCopyDataInit>

08004e70 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004e70:	4b0c      	ldr	r3, [pc, #48]	; (8004ea4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004e72:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004e74:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004e76:	3104      	adds	r1, #4

08004e78 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004e78:	480b      	ldr	r0, [pc, #44]	; (8004ea8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004e7a:	4b0c      	ldr	r3, [pc, #48]	; (8004eac <LoopForever+0xe>)
	adds	r2, r0, r1
 8004e7c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004e7e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004e80:	d3f6      	bcc.n	8004e70 <CopyDataInit>
	ldr	r2, =_sbss
 8004e82:	4a0b      	ldr	r2, [pc, #44]	; (8004eb0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004e84:	e002      	b.n	8004e8c <LoopFillZerobss>

08004e86 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004e86:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004e88:	f842 3b04 	str.w	r3, [r2], #4

08004e8c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004e8c:	4b09      	ldr	r3, [pc, #36]	; (8004eb4 <LoopForever+0x16>)
	cmp	r2, r3
 8004e8e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004e90:	d3f9      	bcc.n	8004e86 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004e92:	f7fc fa4b 	bl	800132c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e96:	f000 f817 	bl	8004ec8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004e9a:	f7fb fae7 	bl	800046c <main>

08004e9e <LoopForever>:

LoopForever:
    b LoopForever
 8004e9e:	e7fe      	b.n	8004e9e <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004ea0:	20007fff 	.word	0x20007fff
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 8004ea4:	080172d8 	.word	0x080172d8
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004ea8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004eac:	20000a3c 	.word	0x20000a3c
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 8004eb0:	20000a3c 	.word	0x20000a3c
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 8004eb4:	20001c88 	.word	0x20001c88

08004eb8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004eb8:	e7fe      	b.n	8004eb8 <ADC1_2_IRQHandler>
	...

08004ebc <__errno>:
 8004ebc:	4b01      	ldr	r3, [pc, #4]	; (8004ec4 <__errno+0x8>)
 8004ebe:	6818      	ldr	r0, [r3, #0]
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	20000628 	.word	0x20000628

08004ec8 <__libc_init_array>:
 8004ec8:	b570      	push	{r4, r5, r6, lr}
 8004eca:	4e0f      	ldr	r6, [pc, #60]	; (8004f08 <__libc_init_array+0x40>)
 8004ecc:	4d0f      	ldr	r5, [pc, #60]	; (8004f0c <__libc_init_array+0x44>)
 8004ece:	1b76      	subs	r6, r6, r5
 8004ed0:	10b6      	asrs	r6, r6, #2
 8004ed2:	bf18      	it	ne
 8004ed4:	2400      	movne	r4, #0
 8004ed6:	d005      	beq.n	8004ee4 <__libc_init_array+0x1c>
 8004ed8:	3401      	adds	r4, #1
 8004eda:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ede:	4798      	blx	r3
 8004ee0:	42a6      	cmp	r6, r4
 8004ee2:	d1f9      	bne.n	8004ed8 <__libc_init_array+0x10>
 8004ee4:	4e0a      	ldr	r6, [pc, #40]	; (8004f10 <__libc_init_array+0x48>)
 8004ee6:	4d0b      	ldr	r5, [pc, #44]	; (8004f14 <__libc_init_array+0x4c>)
 8004ee8:	1b76      	subs	r6, r6, r5
 8004eea:	f001 fe5b 	bl	8006ba4 <_init>
 8004eee:	10b6      	asrs	r6, r6, #2
 8004ef0:	bf18      	it	ne
 8004ef2:	2400      	movne	r4, #0
 8004ef4:	d006      	beq.n	8004f04 <__libc_init_array+0x3c>
 8004ef6:	3401      	adds	r4, #1
 8004ef8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004efc:	4798      	blx	r3
 8004efe:	42a6      	cmp	r6, r4
 8004f00:	d1f9      	bne.n	8004ef6 <__libc_init_array+0x2e>
 8004f02:	bd70      	pop	{r4, r5, r6, pc}
 8004f04:	bd70      	pop	{r4, r5, r6, pc}
 8004f06:	bf00      	nop
 8004f08:	080172cc 	.word	0x080172cc
 8004f0c:	080172cc 	.word	0x080172cc
 8004f10:	080172d4 	.word	0x080172d4
 8004f14:	080172cc 	.word	0x080172cc

08004f18 <memset>:
 8004f18:	b470      	push	{r4, r5, r6}
 8004f1a:	0784      	lsls	r4, r0, #30
 8004f1c:	d046      	beq.n	8004fac <memset+0x94>
 8004f1e:	1e54      	subs	r4, r2, #1
 8004f20:	2a00      	cmp	r2, #0
 8004f22:	d041      	beq.n	8004fa8 <memset+0x90>
 8004f24:	b2cd      	uxtb	r5, r1
 8004f26:	4603      	mov	r3, r0
 8004f28:	e002      	b.n	8004f30 <memset+0x18>
 8004f2a:	1e62      	subs	r2, r4, #1
 8004f2c:	b3e4      	cbz	r4, 8004fa8 <memset+0x90>
 8004f2e:	4614      	mov	r4, r2
 8004f30:	f803 5b01 	strb.w	r5, [r3], #1
 8004f34:	079a      	lsls	r2, r3, #30
 8004f36:	d1f8      	bne.n	8004f2a <memset+0x12>
 8004f38:	2c03      	cmp	r4, #3
 8004f3a:	d92e      	bls.n	8004f9a <memset+0x82>
 8004f3c:	b2cd      	uxtb	r5, r1
 8004f3e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8004f42:	2c0f      	cmp	r4, #15
 8004f44:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8004f48:	d919      	bls.n	8004f7e <memset+0x66>
 8004f4a:	f103 0210 	add.w	r2, r3, #16
 8004f4e:	4626      	mov	r6, r4
 8004f50:	3e10      	subs	r6, #16
 8004f52:	2e0f      	cmp	r6, #15
 8004f54:	f842 5c10 	str.w	r5, [r2, #-16]
 8004f58:	f842 5c0c 	str.w	r5, [r2, #-12]
 8004f5c:	f842 5c08 	str.w	r5, [r2, #-8]
 8004f60:	f842 5c04 	str.w	r5, [r2, #-4]
 8004f64:	f102 0210 	add.w	r2, r2, #16
 8004f68:	d8f2      	bhi.n	8004f50 <memset+0x38>
 8004f6a:	f1a4 0210 	sub.w	r2, r4, #16
 8004f6e:	f022 020f 	bic.w	r2, r2, #15
 8004f72:	f004 040f 	and.w	r4, r4, #15
 8004f76:	3210      	adds	r2, #16
 8004f78:	2c03      	cmp	r4, #3
 8004f7a:	4413      	add	r3, r2
 8004f7c:	d90d      	bls.n	8004f9a <memset+0x82>
 8004f7e:	461e      	mov	r6, r3
 8004f80:	4622      	mov	r2, r4
 8004f82:	3a04      	subs	r2, #4
 8004f84:	2a03      	cmp	r2, #3
 8004f86:	f846 5b04 	str.w	r5, [r6], #4
 8004f8a:	d8fa      	bhi.n	8004f82 <memset+0x6a>
 8004f8c:	1f22      	subs	r2, r4, #4
 8004f8e:	f022 0203 	bic.w	r2, r2, #3
 8004f92:	3204      	adds	r2, #4
 8004f94:	4413      	add	r3, r2
 8004f96:	f004 0403 	and.w	r4, r4, #3
 8004f9a:	b12c      	cbz	r4, 8004fa8 <memset+0x90>
 8004f9c:	b2c9      	uxtb	r1, r1
 8004f9e:	441c      	add	r4, r3
 8004fa0:	f803 1b01 	strb.w	r1, [r3], #1
 8004fa4:	42a3      	cmp	r3, r4
 8004fa6:	d1fb      	bne.n	8004fa0 <memset+0x88>
 8004fa8:	bc70      	pop	{r4, r5, r6}
 8004faa:	4770      	bx	lr
 8004fac:	4614      	mov	r4, r2
 8004fae:	4603      	mov	r3, r0
 8004fb0:	e7c2      	b.n	8004f38 <memset+0x20>
 8004fb2:	bf00      	nop

08004fb4 <putchar>:
 8004fb4:	4b03      	ldr	r3, [pc, #12]	; (8004fc4 <putchar+0x10>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4601      	mov	r1, r0
 8004fba:	689a      	ldr	r2, [r3, #8]
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f001 b9d3 	b.w	8006368 <_putc_r>
 8004fc2:	bf00      	nop
 8004fc4:	20000628 	.word	0x20000628

08004fc8 <_puts_r>:
 8004fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fca:	4604      	mov	r4, r0
 8004fcc:	b089      	sub	sp, #36	; 0x24
 8004fce:	4608      	mov	r0, r1
 8004fd0:	460d      	mov	r5, r1
 8004fd2:	f000 f92b 	bl	800522c <strlen>
 8004fd6:	68a3      	ldr	r3, [r4, #8]
 8004fd8:	4f11      	ldr	r7, [pc, #68]	; (8005020 <_puts_r+0x58>)
 8004fda:	899a      	ldrh	r2, [r3, #12]
 8004fdc:	9504      	str	r5, [sp, #16]
 8004fde:	2102      	movs	r1, #2
 8004fe0:	f100 0e01 	add.w	lr, r0, #1
 8004fe4:	2601      	movs	r6, #1
 8004fe6:	ad04      	add	r5, sp, #16
 8004fe8:	9102      	str	r1, [sp, #8]
 8004fea:	0491      	lsls	r1, r2, #18
 8004fec:	9005      	str	r0, [sp, #20]
 8004fee:	f8cd e00c 	str.w	lr, [sp, #12]
 8004ff2:	9706      	str	r7, [sp, #24]
 8004ff4:	9607      	str	r6, [sp, #28]
 8004ff6:	9501      	str	r5, [sp, #4]
 8004ff8:	d406      	bmi.n	8005008 <_puts_r+0x40>
 8004ffa:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8004ffc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005000:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 8005004:	819a      	strh	r2, [r3, #12]
 8005006:	6659      	str	r1, [r3, #100]	; 0x64
 8005008:	4620      	mov	r0, r4
 800500a:	4619      	mov	r1, r3
 800500c:	aa01      	add	r2, sp, #4
 800500e:	f000 fca9 	bl	8005964 <__sfvwrite_r>
 8005012:	2800      	cmp	r0, #0
 8005014:	bf14      	ite	ne
 8005016:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800501a:	200a      	moveq	r0, #10
 800501c:	b009      	add	sp, #36	; 0x24
 800501e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005020:	080172c8 	.word	0x080172c8

08005024 <puts>:
 8005024:	4b02      	ldr	r3, [pc, #8]	; (8005030 <puts+0xc>)
 8005026:	4601      	mov	r1, r0
 8005028:	6818      	ldr	r0, [r3, #0]
 800502a:	f7ff bfcd 	b.w	8004fc8 <_puts_r>
 800502e:	bf00      	nop
 8005030:	20000628 	.word	0x20000628

08005034 <setvbuf>:
 8005034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005038:	4c3a      	ldr	r4, [pc, #232]	; (8005124 <setvbuf+0xf0>)
 800503a:	6826      	ldr	r6, [r4, #0]
 800503c:	460d      	mov	r5, r1
 800503e:	4604      	mov	r4, r0
 8005040:	4690      	mov	r8, r2
 8005042:	461f      	mov	r7, r3
 8005044:	b116      	cbz	r6, 800504c <setvbuf+0x18>
 8005046:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8005048:	2b00      	cmp	r3, #0
 800504a:	d03c      	beq.n	80050c6 <setvbuf+0x92>
 800504c:	f1b8 0f02 	cmp.w	r8, #2
 8005050:	d82f      	bhi.n	80050b2 <setvbuf+0x7e>
 8005052:	2f00      	cmp	r7, #0
 8005054:	db2d      	blt.n	80050b2 <setvbuf+0x7e>
 8005056:	4621      	mov	r1, r4
 8005058:	4630      	mov	r0, r6
 800505a:	f000 faa9 	bl	80055b0 <_fflush_r>
 800505e:	89a1      	ldrh	r1, [r4, #12]
 8005060:	2300      	movs	r3, #0
 8005062:	6063      	str	r3, [r4, #4]
 8005064:	61a3      	str	r3, [r4, #24]
 8005066:	060b      	lsls	r3, r1, #24
 8005068:	d427      	bmi.n	80050ba <setvbuf+0x86>
 800506a:	f021 0183 	bic.w	r1, r1, #131	; 0x83
 800506e:	b289      	uxth	r1, r1
 8005070:	f1b8 0f02 	cmp.w	r8, #2
 8005074:	81a1      	strh	r1, [r4, #12]
 8005076:	d02a      	beq.n	80050ce <setvbuf+0x9a>
 8005078:	2d00      	cmp	r5, #0
 800507a:	d036      	beq.n	80050ea <setvbuf+0xb6>
 800507c:	f1b8 0f01 	cmp.w	r8, #1
 8005080:	d011      	beq.n	80050a6 <setvbuf+0x72>
 8005082:	b289      	uxth	r1, r1
 8005084:	f001 0008 	and.w	r0, r1, #8
 8005088:	4b27      	ldr	r3, [pc, #156]	; (8005128 <setvbuf+0xf4>)
 800508a:	63f3      	str	r3, [r6, #60]	; 0x3c
 800508c:	b280      	uxth	r0, r0
 800508e:	6025      	str	r5, [r4, #0]
 8005090:	6125      	str	r5, [r4, #16]
 8005092:	6167      	str	r7, [r4, #20]
 8005094:	b178      	cbz	r0, 80050b6 <setvbuf+0x82>
 8005096:	f011 0f03 	tst.w	r1, #3
 800509a:	bf18      	it	ne
 800509c:	2700      	movne	r7, #0
 800509e:	60a7      	str	r7, [r4, #8]
 80050a0:	2000      	movs	r0, #0
 80050a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050a6:	f041 0101 	orr.w	r1, r1, #1
 80050aa:	427b      	negs	r3, r7
 80050ac:	81a1      	strh	r1, [r4, #12]
 80050ae:	61a3      	str	r3, [r4, #24]
 80050b0:	e7e7      	b.n	8005082 <setvbuf+0x4e>
 80050b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050ba:	6921      	ldr	r1, [r4, #16]
 80050bc:	4630      	mov	r0, r6
 80050be:	f000 fb79 	bl	80057b4 <_free_r>
 80050c2:	89a1      	ldrh	r1, [r4, #12]
 80050c4:	e7d1      	b.n	800506a <setvbuf+0x36>
 80050c6:	4630      	mov	r0, r6
 80050c8:	f000 fb06 	bl	80056d8 <__sinit>
 80050cc:	e7be      	b.n	800504c <setvbuf+0x18>
 80050ce:	2000      	movs	r0, #0
 80050d0:	f104 0343 	add.w	r3, r4, #67	; 0x43
 80050d4:	f041 0102 	orr.w	r1, r1, #2
 80050d8:	2500      	movs	r5, #0
 80050da:	2201      	movs	r2, #1
 80050dc:	81a1      	strh	r1, [r4, #12]
 80050de:	60a5      	str	r5, [r4, #8]
 80050e0:	6023      	str	r3, [r4, #0]
 80050e2:	6123      	str	r3, [r4, #16]
 80050e4:	6162      	str	r2, [r4, #20]
 80050e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050ea:	2f00      	cmp	r7, #0
 80050ec:	bf08      	it	eq
 80050ee:	f44f 6780 	moveq.w	r7, #1024	; 0x400
 80050f2:	4638      	mov	r0, r7
 80050f4:	f000 fdec 	bl	8005cd0 <malloc>
 80050f8:	4605      	mov	r5, r0
 80050fa:	b128      	cbz	r0, 8005108 <setvbuf+0xd4>
 80050fc:	89a1      	ldrh	r1, [r4, #12]
 80050fe:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8005102:	b289      	uxth	r1, r1
 8005104:	81a1      	strh	r1, [r4, #12]
 8005106:	e7b9      	b.n	800507c <setvbuf+0x48>
 8005108:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800510c:	f000 fde0 	bl	8005cd0 <malloc>
 8005110:	4605      	mov	r5, r0
 8005112:	b918      	cbnz	r0, 800511c <setvbuf+0xe8>
 8005114:	89a1      	ldrh	r1, [r4, #12]
 8005116:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800511a:	e7d9      	b.n	80050d0 <setvbuf+0x9c>
 800511c:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8005120:	e7ec      	b.n	80050fc <setvbuf+0xc8>
 8005122:	bf00      	nop
 8005124:	20000628 	.word	0x20000628
 8005128:	080055dd 	.word	0x080055dd

0800512c <strcasecmp>:
 800512c:	4b0f      	ldr	r3, [pc, #60]	; (800516c <strcasecmp+0x40>)
 800512e:	b430      	push	{r4, r5}
 8005130:	681d      	ldr	r5, [r3, #0]
 8005132:	e002      	b.n	800513a <strcasecmp+0xe>
 8005134:	1ad2      	subs	r2, r2, r3
 8005136:	d116      	bne.n	8005166 <strcasecmp+0x3a>
 8005138:	b1ab      	cbz	r3, 8005166 <strcasecmp+0x3a>
 800513a:	f810 4b01 	ldrb.w	r4, [r0], #1
 800513e:	192b      	adds	r3, r5, r4
 8005140:	4622      	mov	r2, r4
 8005142:	785b      	ldrb	r3, [r3, #1]
 8005144:	f003 0303 	and.w	r3, r3, #3
 8005148:	2b01      	cmp	r3, #1
 800514a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800514e:	bf08      	it	eq
 8005150:	f104 0220 	addeq.w	r2, r4, #32
 8005154:	18ec      	adds	r4, r5, r3
 8005156:	7864      	ldrb	r4, [r4, #1]
 8005158:	f004 0403 	and.w	r4, r4, #3
 800515c:	2c01      	cmp	r4, #1
 800515e:	d1e9      	bne.n	8005134 <strcasecmp+0x8>
 8005160:	3320      	adds	r3, #32
 8005162:	1ad2      	subs	r2, r2, r3
 8005164:	d0e9      	beq.n	800513a <strcasecmp+0xe>
 8005166:	4610      	mov	r0, r2
 8005168:	bc30      	pop	{r4, r5}
 800516a:	4770      	bx	lr
 800516c:	200001fc 	.word	0x200001fc

08005170 <strcpy>:
 8005170:	ea80 0201 	eor.w	r2, r0, r1
 8005174:	4684      	mov	ip, r0
 8005176:	f012 0f03 	tst.w	r2, #3
 800517a:	d14f      	bne.n	800521c <strcpy+0xac>
 800517c:	f011 0f03 	tst.w	r1, #3
 8005180:	d132      	bne.n	80051e8 <strcpy+0x78>
 8005182:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8005186:	f011 0f04 	tst.w	r1, #4
 800518a:	f851 3b04 	ldr.w	r3, [r1], #4
 800518e:	d00b      	beq.n	80051a8 <strcpy+0x38>
 8005190:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8005194:	439a      	bics	r2, r3
 8005196:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800519a:	bf04      	itt	eq
 800519c:	f84c 3b04 	streq.w	r3, [ip], #4
 80051a0:	f851 3b04 	ldreq.w	r3, [r1], #4
 80051a4:	d116      	bne.n	80051d4 <strcpy+0x64>
 80051a6:	bf00      	nop
 80051a8:	f851 4b04 	ldr.w	r4, [r1], #4
 80051ac:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 80051b0:	439a      	bics	r2, r3
 80051b2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80051b6:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 80051ba:	d10b      	bne.n	80051d4 <strcpy+0x64>
 80051bc:	f84c 3b04 	str.w	r3, [ip], #4
 80051c0:	43a2      	bics	r2, r4
 80051c2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80051c6:	bf04      	itt	eq
 80051c8:	f851 3b04 	ldreq.w	r3, [r1], #4
 80051cc:	f84c 4b04 	streq.w	r4, [ip], #4
 80051d0:	d0ea      	beq.n	80051a8 <strcpy+0x38>
 80051d2:	4623      	mov	r3, r4
 80051d4:	f80c 3b01 	strb.w	r3, [ip], #1
 80051d8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80051dc:	ea4f 2333 	mov.w	r3, r3, ror #8
 80051e0:	d1f8      	bne.n	80051d4 <strcpy+0x64>
 80051e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80051e6:	4770      	bx	lr
 80051e8:	f011 0f01 	tst.w	r1, #1
 80051ec:	d006      	beq.n	80051fc <strcpy+0x8c>
 80051ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80051f2:	f80c 2b01 	strb.w	r2, [ip], #1
 80051f6:	2a00      	cmp	r2, #0
 80051f8:	bf08      	it	eq
 80051fa:	4770      	bxeq	lr
 80051fc:	f011 0f02 	tst.w	r1, #2
 8005200:	d0bf      	beq.n	8005182 <strcpy+0x12>
 8005202:	f831 2b02 	ldrh.w	r2, [r1], #2
 8005206:	f012 0fff 	tst.w	r2, #255	; 0xff
 800520a:	bf16      	itet	ne
 800520c:	f82c 2b02 	strhne.w	r2, [ip], #2
 8005210:	f88c 2000 	strbeq.w	r2, [ip]
 8005214:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 8005218:	d1b3      	bne.n	8005182 <strcpy+0x12>
 800521a:	4770      	bx	lr
 800521c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005220:	f80c 2b01 	strb.w	r2, [ip], #1
 8005224:	2a00      	cmp	r2, #0
 8005226:	d1f9      	bne.n	800521c <strcpy+0xac>
 8005228:	4770      	bx	lr
 800522a:	bf00      	nop

0800522c <strlen>:
 800522c:	f020 0103 	bic.w	r1, r0, #3
 8005230:	f010 0003 	ands.w	r0, r0, #3
 8005234:	f1c0 0000 	rsb	r0, r0, #0
 8005238:	f851 3b04 	ldr.w	r3, [r1], #4
 800523c:	f100 0c04 	add.w	ip, r0, #4
 8005240:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8005244:	f06f 0200 	mvn.w	r2, #0
 8005248:	bf1c      	itt	ne
 800524a:	fa22 f20c 	lsrne.w	r2, r2, ip
 800524e:	4313      	orrne	r3, r2
 8005250:	f04f 0c01 	mov.w	ip, #1
 8005254:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8005258:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 800525c:	eba3 020c 	sub.w	r2, r3, ip
 8005260:	ea22 0203 	bic.w	r2, r2, r3
 8005264:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8005268:	bf04      	itt	eq
 800526a:	f851 3b04 	ldreq.w	r3, [r1], #4
 800526e:	3004      	addeq	r0, #4
 8005270:	d0f4      	beq.n	800525c <strlen+0x30>
 8005272:	f1c2 0100 	rsb	r1, r2, #0
 8005276:	ea02 0201 	and.w	r2, r2, r1
 800527a:	fab2 f282 	clz	r2, r2
 800527e:	f1c2 021f 	rsb	r2, r2, #31
 8005282:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 8005286:	4770      	bx	lr

08005288 <strtok>:
 8005288:	4b02      	ldr	r3, [pc, #8]	; (8005294 <strtok+0xc>)
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	2301      	movs	r3, #1
 800528e:	325c      	adds	r2, #92	; 0x5c
 8005290:	f000 b802 	b.w	8005298 <__strtok_r>
 8005294:	20000628 	.word	0x20000628

08005298 <__strtok_r>:
 8005298:	b4f0      	push	{r4, r5, r6, r7}
 800529a:	b320      	cbz	r0, 80052e6 <__strtok_r+0x4e>
 800529c:	4607      	mov	r7, r0
 800529e:	460d      	mov	r5, r1
 80052a0:	f817 6b01 	ldrb.w	r6, [r7], #1
 80052a4:	e001      	b.n	80052aa <__strtok_r+0x12>
 80052a6:	42a6      	cmp	r6, r4
 80052a8:	d016      	beq.n	80052d8 <__strtok_r+0x40>
 80052aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80052ae:	2c00      	cmp	r4, #0
 80052b0:	d1f9      	bne.n	80052a6 <__strtok_r+0xe>
 80052b2:	b1ee      	cbz	r6, 80052f0 <__strtok_r+0x58>
 80052b4:	463e      	mov	r6, r7
 80052b6:	460c      	mov	r4, r1
 80052b8:	f816 5b01 	ldrb.w	r5, [r6], #1
 80052bc:	e000      	b.n	80052c0 <__strtok_r+0x28>
 80052be:	b173      	cbz	r3, 80052de <__strtok_r+0x46>
 80052c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80052c4:	42ab      	cmp	r3, r5
 80052c6:	d1fa      	bne.n	80052be <__strtok_r+0x26>
 80052c8:	b15d      	cbz	r5, 80052e2 <__strtok_r+0x4a>
 80052ca:	2300      	movs	r3, #0
 80052cc:	703b      	strb	r3, [r7, #0]
 80052ce:	6016      	str	r6, [r2, #0]
 80052d0:	4606      	mov	r6, r0
 80052d2:	4630      	mov	r0, r6
 80052d4:	bcf0      	pop	{r4, r5, r6, r7}
 80052d6:	4770      	bx	lr
 80052d8:	b163      	cbz	r3, 80052f4 <__strtok_r+0x5c>
 80052da:	4638      	mov	r0, r7
 80052dc:	e7de      	b.n	800529c <__strtok_r+0x4>
 80052de:	4637      	mov	r7, r6
 80052e0:	e7e8      	b.n	80052b4 <__strtok_r+0x1c>
 80052e2:	462e      	mov	r6, r5
 80052e4:	e7f3      	b.n	80052ce <__strtok_r+0x36>
 80052e6:	6810      	ldr	r0, [r2, #0]
 80052e8:	2800      	cmp	r0, #0
 80052ea:	d1d7      	bne.n	800529c <__strtok_r+0x4>
 80052ec:	4606      	mov	r6, r0
 80052ee:	e7f0      	b.n	80052d2 <__strtok_r+0x3a>
 80052f0:	6016      	str	r6, [r2, #0]
 80052f2:	e7ee      	b.n	80052d2 <__strtok_r+0x3a>
 80052f4:	6017      	str	r7, [r2, #0]
 80052f6:	4606      	mov	r6, r0
 80052f8:	7003      	strb	r3, [r0, #0]
 80052fa:	e7ea      	b.n	80052d2 <__strtok_r+0x3a>

080052fc <_strtoul_r>:
 80052fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005300:	4c46      	ldr	r4, [pc, #280]	; (800541c <_strtoul_r+0x120>)
 8005302:	460f      	mov	r7, r1
 8005304:	f8d4 e000 	ldr.w	lr, [r4]
 8005308:	e000      	b.n	800530c <_strtoul_r+0x10>
 800530a:	4627      	mov	r7, r4
 800530c:	463c      	mov	r4, r7
 800530e:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005312:	eb0e 0605 	add.w	r6, lr, r5
 8005316:	7876      	ldrb	r6, [r6, #1]
 8005318:	f006 0608 	and.w	r6, r6, #8
 800531c:	f006 08ff 	and.w	r8, r6, #255	; 0xff
 8005320:	2e00      	cmp	r6, #0
 8005322:	d1f2      	bne.n	800530a <_strtoul_r+0xe>
 8005324:	2d2d      	cmp	r5, #45	; 0x2d
 8005326:	d051      	beq.n	80053cc <_strtoul_r+0xd0>
 8005328:	2d2b      	cmp	r5, #43	; 0x2b
 800532a:	bf04      	itt	eq
 800532c:	787d      	ldrbeq	r5, [r7, #1]
 800532e:	1cbc      	addeq	r4, r7, #2
 8005330:	b15b      	cbz	r3, 800534a <_strtoul_r+0x4e>
 8005332:	2b10      	cmp	r3, #16
 8005334:	d05b      	beq.n	80053ee <_strtoul_r+0xf2>
 8005336:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800533a:	fbb9 f9f3 	udiv	r9, r9, r3
 800533e:	fb03 fb09 	mul.w	fp, r3, r9
 8005342:	ea6f 0b0b 	mvn.w	fp, fp
 8005346:	469a      	mov	sl, r3
 8005348:	e007      	b.n	800535a <_strtoul_r+0x5e>
 800534a:	2d30      	cmp	r5, #48	; 0x30
 800534c:	d043      	beq.n	80053d6 <_strtoul_r+0xda>
 800534e:	230a      	movs	r3, #10
 8005350:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 8005420 <_strtoul_r+0x124>
 8005354:	469a      	mov	sl, r3
 8005356:	f04f 0b05 	mov.w	fp, #5
 800535a:	2700      	movs	r7, #0
 800535c:	46bc      	mov	ip, r7
 800535e:	e00c      	b.n	800537a <_strtoul_r+0x7e>
 8005360:	3d30      	subs	r5, #48	; 0x30
 8005362:	42ab      	cmp	r3, r5
 8005364:	dd19      	ble.n	800539a <_strtoul_r+0x9e>
 8005366:	1c7e      	adds	r6, r7, #1
 8005368:	d005      	beq.n	8005376 <_strtoul_r+0x7a>
 800536a:	45cc      	cmp	ip, r9
 800536c:	d824      	bhi.n	80053b8 <_strtoul_r+0xbc>
 800536e:	d021      	beq.n	80053b4 <_strtoul_r+0xb8>
 8005370:	fb0a 5c0c 	mla	ip, sl, ip, r5
 8005374:	2701      	movs	r7, #1
 8005376:	f814 5b01 	ldrb.w	r5, [r4], #1
 800537a:	eb0e 0605 	add.w	r6, lr, r5
 800537e:	7876      	ldrb	r6, [r6, #1]
 8005380:	f016 0f04 	tst.w	r6, #4
 8005384:	d1ec      	bne.n	8005360 <_strtoul_r+0x64>
 8005386:	f016 0603 	ands.w	r6, r6, #3
 800538a:	d006      	beq.n	800539a <_strtoul_r+0x9e>
 800538c:	2e01      	cmp	r6, #1
 800538e:	bf0c      	ite	eq
 8005390:	2637      	moveq	r6, #55	; 0x37
 8005392:	2657      	movne	r6, #87	; 0x57
 8005394:	1bad      	subs	r5, r5, r6
 8005396:	42ab      	cmp	r3, r5
 8005398:	dce5      	bgt.n	8005366 <_strtoul_r+0x6a>
 800539a:	2f00      	cmp	r7, #0
 800539c:	db11      	blt.n	80053c2 <_strtoul_r+0xc6>
 800539e:	f1c8 0000 	rsb	r0, r8, #0
 80053a2:	ea8c 0000 	eor.w	r0, ip, r0
 80053a6:	4440      	add	r0, r8
 80053a8:	b14a      	cbz	r2, 80053be <_strtoul_r+0xc2>
 80053aa:	b107      	cbz	r7, 80053ae <_strtoul_r+0xb2>
 80053ac:	1e61      	subs	r1, r4, #1
 80053ae:	6011      	str	r1, [r2, #0]
 80053b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053b4:	455d      	cmp	r5, fp
 80053b6:	dddb      	ble.n	8005370 <_strtoul_r+0x74>
 80053b8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80053bc:	e7db      	b.n	8005376 <_strtoul_r+0x7a>
 80053be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053c2:	2322      	movs	r3, #34	; 0x22
 80053c4:	6003      	str	r3, [r0, #0]
 80053c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80053ca:	e7ed      	b.n	80053a8 <_strtoul_r+0xac>
 80053cc:	1cbc      	adds	r4, r7, #2
 80053ce:	787d      	ldrb	r5, [r7, #1]
 80053d0:	f04f 0801 	mov.w	r8, #1
 80053d4:	e7ac      	b.n	8005330 <_strtoul_r+0x34>
 80053d6:	7823      	ldrb	r3, [r4, #0]
 80053d8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80053dc:	2b58      	cmp	r3, #88	; 0x58
 80053de:	d013      	beq.n	8005408 <_strtoul_r+0x10c>
 80053e0:	2308      	movs	r3, #8
 80053e2:	469a      	mov	sl, r3
 80053e4:	f04f 0b07 	mov.w	fp, #7
 80053e8:	f06f 4960 	mvn.w	r9, #3758096384	; 0xe0000000
 80053ec:	e7b5      	b.n	800535a <_strtoul_r+0x5e>
 80053ee:	2d30      	cmp	r5, #48	; 0x30
 80053f0:	d005      	beq.n	80053fe <_strtoul_r+0x102>
 80053f2:	f04f 0b0f 	mov.w	fp, #15
 80053f6:	f06f 4970 	mvn.w	r9, #4026531840	; 0xf0000000
 80053fa:	469a      	mov	sl, r3
 80053fc:	e7ad      	b.n	800535a <_strtoul_r+0x5e>
 80053fe:	7826      	ldrb	r6, [r4, #0]
 8005400:	f006 06df 	and.w	r6, r6, #223	; 0xdf
 8005404:	2e58      	cmp	r6, #88	; 0x58
 8005406:	d1f4      	bne.n	80053f2 <_strtoul_r+0xf6>
 8005408:	f04f 0a10 	mov.w	sl, #16
 800540c:	7865      	ldrb	r5, [r4, #1]
 800540e:	4653      	mov	r3, sl
 8005410:	f04f 0b0f 	mov.w	fp, #15
 8005414:	3402      	adds	r4, #2
 8005416:	f06f 4970 	mvn.w	r9, #4026531840	; 0xf0000000
 800541a:	e79e      	b.n	800535a <_strtoul_r+0x5e>
 800541c:	200001fc 	.word	0x200001fc
 8005420:	19999999 	.word	0x19999999

08005424 <strtoul>:
 8005424:	b430      	push	{r4, r5}
 8005426:	4c04      	ldr	r4, [pc, #16]	; (8005438 <strtoul+0x14>)
 8005428:	460d      	mov	r5, r1
 800542a:	4613      	mov	r3, r2
 800542c:	4601      	mov	r1, r0
 800542e:	462a      	mov	r2, r5
 8005430:	6820      	ldr	r0, [r4, #0]
 8005432:	bc30      	pop	{r4, r5}
 8005434:	f7ff bf62 	b.w	80052fc <_strtoul_r>
 8005438:	20000628 	.word	0x20000628

0800543c <register_fini>:
 800543c:	4b02      	ldr	r3, [pc, #8]	; (8005448 <register_fini+0xc>)
 800543e:	b113      	cbz	r3, 8005446 <register_fini+0xa>
 8005440:	4802      	ldr	r0, [pc, #8]	; (800544c <register_fini+0x10>)
 8005442:	f000 b805 	b.w	8005450 <atexit>
 8005446:	4770      	bx	lr
 8005448:	00000000 	.word	0x00000000
 800544c:	080056ed 	.word	0x080056ed

08005450 <atexit>:
 8005450:	4601      	mov	r1, r0
 8005452:	2000      	movs	r0, #0
 8005454:	4602      	mov	r2, r0
 8005456:	4603      	mov	r3, r0
 8005458:	f001 baa0 	b.w	800699c <__register_exitproc>

0800545c <__sflush_r>:
 800545c:	898b      	ldrh	r3, [r1, #12]
 800545e:	b29a      	uxth	r2, r3
 8005460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005464:	460d      	mov	r5, r1
 8005466:	0711      	lsls	r1, r2, #28
 8005468:	4680      	mov	r8, r0
 800546a:	d43c      	bmi.n	80054e6 <__sflush_r+0x8a>
 800546c:	686a      	ldr	r2, [r5, #4]
 800546e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005472:	2a00      	cmp	r2, #0
 8005474:	81ab      	strh	r3, [r5, #12]
 8005476:	dd65      	ble.n	8005544 <__sflush_r+0xe8>
 8005478:	6aae      	ldr	r6, [r5, #40]	; 0x28
 800547a:	2e00      	cmp	r6, #0
 800547c:	d04b      	beq.n	8005516 <__sflush_r+0xba>
 800547e:	b29b      	uxth	r3, r3
 8005480:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005484:	2100      	movs	r1, #0
 8005486:	b292      	uxth	r2, r2
 8005488:	f8d8 4000 	ldr.w	r4, [r8]
 800548c:	f8c8 1000 	str.w	r1, [r8]
 8005490:	2a00      	cmp	r2, #0
 8005492:	d05b      	beq.n	800554c <__sflush_r+0xf0>
 8005494:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8005496:	075f      	lsls	r7, r3, #29
 8005498:	d505      	bpl.n	80054a6 <__sflush_r+0x4a>
 800549a:	6869      	ldr	r1, [r5, #4]
 800549c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800549e:	1a52      	subs	r2, r2, r1
 80054a0:	b10b      	cbz	r3, 80054a6 <__sflush_r+0x4a>
 80054a2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80054a4:	1ad2      	subs	r2, r2, r3
 80054a6:	4640      	mov	r0, r8
 80054a8:	69e9      	ldr	r1, [r5, #28]
 80054aa:	2300      	movs	r3, #0
 80054ac:	47b0      	blx	r6
 80054ae:	1c46      	adds	r6, r0, #1
 80054b0:	d056      	beq.n	8005560 <__sflush_r+0x104>
 80054b2:	89ab      	ldrh	r3, [r5, #12]
 80054b4:	692a      	ldr	r2, [r5, #16]
 80054b6:	602a      	str	r2, [r5, #0]
 80054b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054bc:	b29b      	uxth	r3, r3
 80054be:	2200      	movs	r2, #0
 80054c0:	606a      	str	r2, [r5, #4]
 80054c2:	04da      	lsls	r2, r3, #19
 80054c4:	81ab      	strh	r3, [r5, #12]
 80054c6:	d43b      	bmi.n	8005540 <__sflush_r+0xe4>
 80054c8:	6b29      	ldr	r1, [r5, #48]	; 0x30
 80054ca:	f8c8 4000 	str.w	r4, [r8]
 80054ce:	b311      	cbz	r1, 8005516 <__sflush_r+0xba>
 80054d0:	f105 0340 	add.w	r3, r5, #64	; 0x40
 80054d4:	4299      	cmp	r1, r3
 80054d6:	d002      	beq.n	80054de <__sflush_r+0x82>
 80054d8:	4640      	mov	r0, r8
 80054da:	f000 f96b 	bl	80057b4 <_free_r>
 80054de:	2000      	movs	r0, #0
 80054e0:	6328      	str	r0, [r5, #48]	; 0x30
 80054e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054e6:	692e      	ldr	r6, [r5, #16]
 80054e8:	b1ae      	cbz	r6, 8005516 <__sflush_r+0xba>
 80054ea:	682c      	ldr	r4, [r5, #0]
 80054ec:	602e      	str	r6, [r5, #0]
 80054ee:	0791      	lsls	r1, r2, #30
 80054f0:	bf0c      	ite	eq
 80054f2:	696b      	ldreq	r3, [r5, #20]
 80054f4:	2300      	movne	r3, #0
 80054f6:	1ba4      	subs	r4, r4, r6
 80054f8:	60ab      	str	r3, [r5, #8]
 80054fa:	e00a      	b.n	8005512 <__sflush_r+0xb6>
 80054fc:	4632      	mov	r2, r6
 80054fe:	4623      	mov	r3, r4
 8005500:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 8005502:	69e9      	ldr	r1, [r5, #28]
 8005504:	4640      	mov	r0, r8
 8005506:	47b8      	blx	r7
 8005508:	2800      	cmp	r0, #0
 800550a:	eba4 0400 	sub.w	r4, r4, r0
 800550e:	4406      	add	r6, r0
 8005510:	dd04      	ble.n	800551c <__sflush_r+0xc0>
 8005512:	2c00      	cmp	r4, #0
 8005514:	dcf2      	bgt.n	80054fc <__sflush_r+0xa0>
 8005516:	2000      	movs	r0, #0
 8005518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800551c:	89ab      	ldrh	r3, [r5, #12]
 800551e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005522:	81ab      	strh	r3, [r5, #12]
 8005524:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800552c:	89ab      	ldrh	r3, [r5, #12]
 800552e:	692a      	ldr	r2, [r5, #16]
 8005530:	6069      	str	r1, [r5, #4]
 8005532:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005536:	b29b      	uxth	r3, r3
 8005538:	81ab      	strh	r3, [r5, #12]
 800553a:	04db      	lsls	r3, r3, #19
 800553c:	602a      	str	r2, [r5, #0]
 800553e:	d5c3      	bpl.n	80054c8 <__sflush_r+0x6c>
 8005540:	6528      	str	r0, [r5, #80]	; 0x50
 8005542:	e7c1      	b.n	80054c8 <__sflush_r+0x6c>
 8005544:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8005546:	2a00      	cmp	r2, #0
 8005548:	dc96      	bgt.n	8005478 <__sflush_r+0x1c>
 800554a:	e7e4      	b.n	8005516 <__sflush_r+0xba>
 800554c:	2301      	movs	r3, #1
 800554e:	4640      	mov	r0, r8
 8005550:	69e9      	ldr	r1, [r5, #28]
 8005552:	47b0      	blx	r6
 8005554:	1c43      	adds	r3, r0, #1
 8005556:	4602      	mov	r2, r0
 8005558:	d019      	beq.n	800558e <__sflush_r+0x132>
 800555a:	89ab      	ldrh	r3, [r5, #12]
 800555c:	6aae      	ldr	r6, [r5, #40]	; 0x28
 800555e:	e79a      	b.n	8005496 <__sflush_r+0x3a>
 8005560:	f8d8 1000 	ldr.w	r1, [r8]
 8005564:	2900      	cmp	r1, #0
 8005566:	d0e1      	beq.n	800552c <__sflush_r+0xd0>
 8005568:	291d      	cmp	r1, #29
 800556a:	d007      	beq.n	800557c <__sflush_r+0x120>
 800556c:	2916      	cmp	r1, #22
 800556e:	d005      	beq.n	800557c <__sflush_r+0x120>
 8005570:	89ab      	ldrh	r3, [r5, #12]
 8005572:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005576:	81ab      	strh	r3, [r5, #12]
 8005578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800557c:	89ab      	ldrh	r3, [r5, #12]
 800557e:	692a      	ldr	r2, [r5, #16]
 8005580:	602a      	str	r2, [r5, #0]
 8005582:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005586:	2200      	movs	r2, #0
 8005588:	81ab      	strh	r3, [r5, #12]
 800558a:	606a      	str	r2, [r5, #4]
 800558c:	e79c      	b.n	80054c8 <__sflush_r+0x6c>
 800558e:	f8d8 3000 	ldr.w	r3, [r8]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d0e1      	beq.n	800555a <__sflush_r+0xfe>
 8005596:	2b1d      	cmp	r3, #29
 8005598:	d007      	beq.n	80055aa <__sflush_r+0x14e>
 800559a:	2b16      	cmp	r3, #22
 800559c:	d005      	beq.n	80055aa <__sflush_r+0x14e>
 800559e:	89ab      	ldrh	r3, [r5, #12]
 80055a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80055a4:	81ab      	strh	r3, [r5, #12]
 80055a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055aa:	f8c8 4000 	str.w	r4, [r8]
 80055ae:	e7b2      	b.n	8005516 <__sflush_r+0xba>

080055b0 <_fflush_r>:
 80055b0:	b510      	push	{r4, lr}
 80055b2:	4604      	mov	r4, r0
 80055b4:	b082      	sub	sp, #8
 80055b6:	b108      	cbz	r0, 80055bc <_fflush_r+0xc>
 80055b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80055ba:	b153      	cbz	r3, 80055d2 <_fflush_r+0x22>
 80055bc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 80055c0:	b908      	cbnz	r0, 80055c6 <_fflush_r+0x16>
 80055c2:	b002      	add	sp, #8
 80055c4:	bd10      	pop	{r4, pc}
 80055c6:	4620      	mov	r0, r4
 80055c8:	b002      	add	sp, #8
 80055ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055ce:	f7ff bf45 	b.w	800545c <__sflush_r>
 80055d2:	9101      	str	r1, [sp, #4]
 80055d4:	f000 f880 	bl	80056d8 <__sinit>
 80055d8:	9901      	ldr	r1, [sp, #4]
 80055da:	e7ef      	b.n	80055bc <_fflush_r+0xc>

080055dc <_cleanup_r>:
 80055dc:	4901      	ldr	r1, [pc, #4]	; (80055e4 <_cleanup_r+0x8>)
 80055de:	f000 bb4d 	b.w	8005c7c <_fwalk_reent>
 80055e2:	bf00      	nop
 80055e4:	08006a41 	.word	0x08006a41

080055e8 <__sinit.part.1>:
 80055e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ec:	4b35      	ldr	r3, [pc, #212]	; (80056c4 <__sinit.part.1+0xdc>)
 80055ee:	6845      	ldr	r5, [r0, #4]
 80055f0:	63c3      	str	r3, [r0, #60]	; 0x3c
 80055f2:	2400      	movs	r4, #0
 80055f4:	4607      	mov	r7, r0
 80055f6:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
 80055fa:	2304      	movs	r3, #4
 80055fc:	2103      	movs	r1, #3
 80055fe:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
 8005602:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
 8005606:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
 800560a:	b083      	sub	sp, #12
 800560c:	602c      	str	r4, [r5, #0]
 800560e:	606c      	str	r4, [r5, #4]
 8005610:	60ac      	str	r4, [r5, #8]
 8005612:	666c      	str	r4, [r5, #100]	; 0x64
 8005614:	81ec      	strh	r4, [r5, #14]
 8005616:	612c      	str	r4, [r5, #16]
 8005618:	616c      	str	r4, [r5, #20]
 800561a:	61ac      	str	r4, [r5, #24]
 800561c:	81ab      	strh	r3, [r5, #12]
 800561e:	4621      	mov	r1, r4
 8005620:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 8005624:	2208      	movs	r2, #8
 8005626:	f7ff fc77 	bl	8004f18 <memset>
 800562a:	68be      	ldr	r6, [r7, #8]
 800562c:	f8df b098 	ldr.w	fp, [pc, #152]	; 80056c8 <__sinit.part.1+0xe0>
 8005630:	f8df a098 	ldr.w	sl, [pc, #152]	; 80056cc <__sinit.part.1+0xe4>
 8005634:	f8df 9098 	ldr.w	r9, [pc, #152]	; 80056d0 <__sinit.part.1+0xe8>
 8005638:	f8df 8098 	ldr.w	r8, [pc, #152]	; 80056d4 <__sinit.part.1+0xec>
 800563c:	f8c5 b020 	str.w	fp, [r5, #32]
 8005640:	2301      	movs	r3, #1
 8005642:	2209      	movs	r2, #9
 8005644:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 8005648:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 800564c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 8005650:	61ed      	str	r5, [r5, #28]
 8005652:	4621      	mov	r1, r4
 8005654:	81f3      	strh	r3, [r6, #14]
 8005656:	81b2      	strh	r2, [r6, #12]
 8005658:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 800565c:	6034      	str	r4, [r6, #0]
 800565e:	6074      	str	r4, [r6, #4]
 8005660:	60b4      	str	r4, [r6, #8]
 8005662:	6674      	str	r4, [r6, #100]	; 0x64
 8005664:	6134      	str	r4, [r6, #16]
 8005666:	6174      	str	r4, [r6, #20]
 8005668:	61b4      	str	r4, [r6, #24]
 800566a:	2208      	movs	r2, #8
 800566c:	9301      	str	r3, [sp, #4]
 800566e:	f7ff fc53 	bl	8004f18 <memset>
 8005672:	68fd      	ldr	r5, [r7, #12]
 8005674:	61f6      	str	r6, [r6, #28]
 8005676:	2012      	movs	r0, #18
 8005678:	2202      	movs	r2, #2
 800567a:	f8c6 b020 	str.w	fp, [r6, #32]
 800567e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 8005682:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 8005686:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 800568a:	4621      	mov	r1, r4
 800568c:	81a8      	strh	r0, [r5, #12]
 800568e:	81ea      	strh	r2, [r5, #14]
 8005690:	602c      	str	r4, [r5, #0]
 8005692:	606c      	str	r4, [r5, #4]
 8005694:	60ac      	str	r4, [r5, #8]
 8005696:	666c      	str	r4, [r5, #100]	; 0x64
 8005698:	612c      	str	r4, [r5, #16]
 800569a:	616c      	str	r4, [r5, #20]
 800569c:	61ac      	str	r4, [r5, #24]
 800569e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 80056a2:	2208      	movs	r2, #8
 80056a4:	f7ff fc38 	bl	8004f18 <memset>
 80056a8:	9b01      	ldr	r3, [sp, #4]
 80056aa:	61ed      	str	r5, [r5, #28]
 80056ac:	f8c5 b020 	str.w	fp, [r5, #32]
 80056b0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 80056b4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 80056b8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 80056bc:	63bb      	str	r3, [r7, #56]	; 0x38
 80056be:	b003      	add	sp, #12
 80056c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056c4:	080055dd 	.word	0x080055dd
 80056c8:	080067ad 	.word	0x080067ad
 80056cc:	080067d1 	.word	0x080067d1
 80056d0:	08006809 	.word	0x08006809
 80056d4:	08006829 	.word	0x08006829

080056d8 <__sinit>:
 80056d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80056da:	b103      	cbz	r3, 80056de <__sinit+0x6>
 80056dc:	4770      	bx	lr
 80056de:	f7ff bf83 	b.w	80055e8 <__sinit.part.1>
 80056e2:	bf00      	nop

080056e4 <__sfp_lock_acquire>:
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop

080056e8 <__sfp_lock_release>:
 80056e8:	4770      	bx	lr
 80056ea:	bf00      	nop

080056ec <__libc_fini_array>:
 80056ec:	b538      	push	{r3, r4, r5, lr}
 80056ee:	4b08      	ldr	r3, [pc, #32]	; (8005710 <__libc_fini_array+0x24>)
 80056f0:	4d08      	ldr	r5, [pc, #32]	; (8005714 <__libc_fini_array+0x28>)
 80056f2:	1aed      	subs	r5, r5, r3
 80056f4:	10ac      	asrs	r4, r5, #2
 80056f6:	bf18      	it	ne
 80056f8:	18ed      	addne	r5, r5, r3
 80056fa:	d005      	beq.n	8005708 <__libc_fini_array+0x1c>
 80056fc:	3c01      	subs	r4, #1
 80056fe:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8005702:	4798      	blx	r3
 8005704:	2c00      	cmp	r4, #0
 8005706:	d1f9      	bne.n	80056fc <__libc_fini_array+0x10>
 8005708:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800570c:	f001 ba50 	b.w	8006bb0 <_fini>
 8005710:	080172d4 	.word	0x080172d4
 8005714:	080172d8 	.word	0x080172d8

08005718 <_malloc_trim_r>:
 8005718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800571a:	4f23      	ldr	r7, [pc, #140]	; (80057a8 <_malloc_trim_r+0x90>)
 800571c:	460c      	mov	r4, r1
 800571e:	4606      	mov	r6, r0
 8005720:	f000 fe1e 	bl	8006360 <__malloc_lock>
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	685d      	ldr	r5, [r3, #4]
 8005728:	f025 0503 	bic.w	r5, r5, #3
 800572c:	1b29      	subs	r1, r5, r4
 800572e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
 8005732:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 8005736:	f021 010f 	bic.w	r1, r1, #15
 800573a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 800573e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8005742:	db07      	blt.n	8005754 <_malloc_trim_r+0x3c>
 8005744:	4630      	mov	r0, r6
 8005746:	2100      	movs	r1, #0
 8005748:	f7fb f8de 	bl	8000908 <_sbrk_r>
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	442b      	add	r3, r5
 8005750:	4298      	cmp	r0, r3
 8005752:	d004      	beq.n	800575e <_malloc_trim_r+0x46>
 8005754:	4630      	mov	r0, r6
 8005756:	f000 fe05 	bl	8006364 <__malloc_unlock>
 800575a:	2000      	movs	r0, #0
 800575c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800575e:	4630      	mov	r0, r6
 8005760:	4261      	negs	r1, r4
 8005762:	f7fb f8d1 	bl	8000908 <_sbrk_r>
 8005766:	3001      	adds	r0, #1
 8005768:	d00d      	beq.n	8005786 <_malloc_trim_r+0x6e>
 800576a:	4b10      	ldr	r3, [pc, #64]	; (80057ac <_malloc_trim_r+0x94>)
 800576c:	68ba      	ldr	r2, [r7, #8]
 800576e:	6819      	ldr	r1, [r3, #0]
 8005770:	1b2d      	subs	r5, r5, r4
 8005772:	f045 0501 	orr.w	r5, r5, #1
 8005776:	4630      	mov	r0, r6
 8005778:	1b09      	subs	r1, r1, r4
 800577a:	6055      	str	r5, [r2, #4]
 800577c:	6019      	str	r1, [r3, #0]
 800577e:	f000 fdf1 	bl	8006364 <__malloc_unlock>
 8005782:	2001      	movs	r0, #1
 8005784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005786:	4630      	mov	r0, r6
 8005788:	2100      	movs	r1, #0
 800578a:	f7fb f8bd 	bl	8000908 <_sbrk_r>
 800578e:	68ba      	ldr	r2, [r7, #8]
 8005790:	1a83      	subs	r3, r0, r2
 8005792:	2b0f      	cmp	r3, #15
 8005794:	ddde      	ble.n	8005754 <_malloc_trim_r+0x3c>
 8005796:	4c06      	ldr	r4, [pc, #24]	; (80057b0 <_malloc_trim_r+0x98>)
 8005798:	4904      	ldr	r1, [pc, #16]	; (80057ac <_malloc_trim_r+0x94>)
 800579a:	6824      	ldr	r4, [r4, #0]
 800579c:	f043 0301 	orr.w	r3, r3, #1
 80057a0:	1b00      	subs	r0, r0, r4
 80057a2:	6053      	str	r3, [r2, #4]
 80057a4:	6008      	str	r0, [r1, #0]
 80057a6:	e7d5      	b.n	8005754 <_malloc_trim_r+0x3c>
 80057a8:	2000062c 	.word	0x2000062c
 80057ac:	20000e74 	.word	0x20000e74
 80057b0:	20000a38 	.word	0x20000a38

080057b4 <_free_r>:
 80057b4:	2900      	cmp	r1, #0
 80057b6:	d04e      	beq.n	8005856 <_free_r+0xa2>
 80057b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057bc:	460c      	mov	r4, r1
 80057be:	4680      	mov	r8, r0
 80057c0:	f000 fdce 	bl	8006360 <__malloc_lock>
 80057c4:	f854 7c04 	ldr.w	r7, [r4, #-4]
 80057c8:	4962      	ldr	r1, [pc, #392]	; (8005954 <_free_r+0x1a0>)
 80057ca:	f027 0201 	bic.w	r2, r7, #1
 80057ce:	f1a4 0508 	sub.w	r5, r4, #8
 80057d2:	18ab      	adds	r3, r5, r2
 80057d4:	688e      	ldr	r6, [r1, #8]
 80057d6:	6858      	ldr	r0, [r3, #4]
 80057d8:	429e      	cmp	r6, r3
 80057da:	f020 0003 	bic.w	r0, r0, #3
 80057de:	d05a      	beq.n	8005896 <_free_r+0xe2>
 80057e0:	07fe      	lsls	r6, r7, #31
 80057e2:	6058      	str	r0, [r3, #4]
 80057e4:	d40b      	bmi.n	80057fe <_free_r+0x4a>
 80057e6:	f854 7c08 	ldr.w	r7, [r4, #-8]
 80057ea:	1bed      	subs	r5, r5, r7
 80057ec:	f101 0e08 	add.w	lr, r1, #8
 80057f0:	68ac      	ldr	r4, [r5, #8]
 80057f2:	4574      	cmp	r4, lr
 80057f4:	443a      	add	r2, r7
 80057f6:	d067      	beq.n	80058c8 <_free_r+0x114>
 80057f8:	68ef      	ldr	r7, [r5, #12]
 80057fa:	60e7      	str	r7, [r4, #12]
 80057fc:	60bc      	str	r4, [r7, #8]
 80057fe:	181c      	adds	r4, r3, r0
 8005800:	6864      	ldr	r4, [r4, #4]
 8005802:	07e4      	lsls	r4, r4, #31
 8005804:	d40c      	bmi.n	8005820 <_free_r+0x6c>
 8005806:	4f54      	ldr	r7, [pc, #336]	; (8005958 <_free_r+0x1a4>)
 8005808:	689c      	ldr	r4, [r3, #8]
 800580a:	42bc      	cmp	r4, r7
 800580c:	4402      	add	r2, r0
 800580e:	d07c      	beq.n	800590a <_free_r+0x156>
 8005810:	68d8      	ldr	r0, [r3, #12]
 8005812:	60e0      	str	r0, [r4, #12]
 8005814:	f042 0301 	orr.w	r3, r2, #1
 8005818:	6084      	str	r4, [r0, #8]
 800581a:	606b      	str	r3, [r5, #4]
 800581c:	50aa      	str	r2, [r5, r2]
 800581e:	e003      	b.n	8005828 <_free_r+0x74>
 8005820:	f042 0301 	orr.w	r3, r2, #1
 8005824:	606b      	str	r3, [r5, #4]
 8005826:	50aa      	str	r2, [r5, r2]
 8005828:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800582c:	d214      	bcs.n	8005858 <_free_r+0xa4>
 800582e:	08d2      	lsrs	r2, r2, #3
 8005830:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 8005834:	6848      	ldr	r0, [r1, #4]
 8005836:	689f      	ldr	r7, [r3, #8]
 8005838:	60af      	str	r7, [r5, #8]
 800583a:	1092      	asrs	r2, r2, #2
 800583c:	2401      	movs	r4, #1
 800583e:	fa04 f202 	lsl.w	r2, r4, r2
 8005842:	4310      	orrs	r0, r2
 8005844:	60eb      	str	r3, [r5, #12]
 8005846:	6048      	str	r0, [r1, #4]
 8005848:	609d      	str	r5, [r3, #8]
 800584a:	60fd      	str	r5, [r7, #12]
 800584c:	4640      	mov	r0, r8
 800584e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005852:	f000 bd87 	b.w	8006364 <__malloc_unlock>
 8005856:	4770      	bx	lr
 8005858:	0a53      	lsrs	r3, r2, #9
 800585a:	2b04      	cmp	r3, #4
 800585c:	d847      	bhi.n	80058ee <_free_r+0x13a>
 800585e:	0993      	lsrs	r3, r2, #6
 8005860:	f103 0438 	add.w	r4, r3, #56	; 0x38
 8005864:	0060      	lsls	r0, r4, #1
 8005866:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 800586a:	493a      	ldr	r1, [pc, #232]	; (8005954 <_free_r+0x1a0>)
 800586c:	6883      	ldr	r3, [r0, #8]
 800586e:	4283      	cmp	r3, r0
 8005870:	d043      	beq.n	80058fa <_free_r+0x146>
 8005872:	6859      	ldr	r1, [r3, #4]
 8005874:	f021 0103 	bic.w	r1, r1, #3
 8005878:	4291      	cmp	r1, r2
 800587a:	d902      	bls.n	8005882 <_free_r+0xce>
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	4298      	cmp	r0, r3
 8005880:	d1f7      	bne.n	8005872 <_free_r+0xbe>
 8005882:	68da      	ldr	r2, [r3, #12]
 8005884:	60ea      	str	r2, [r5, #12]
 8005886:	60ab      	str	r3, [r5, #8]
 8005888:	4640      	mov	r0, r8
 800588a:	6095      	str	r5, [r2, #8]
 800588c:	60dd      	str	r5, [r3, #12]
 800588e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005892:	f000 bd67 	b.w	8006364 <__malloc_unlock>
 8005896:	07ff      	lsls	r7, r7, #31
 8005898:	4402      	add	r2, r0
 800589a:	d407      	bmi.n	80058ac <_free_r+0xf8>
 800589c:	f854 3c08 	ldr.w	r3, [r4, #-8]
 80058a0:	1aed      	subs	r5, r5, r3
 80058a2:	441a      	add	r2, r3
 80058a4:	68a8      	ldr	r0, [r5, #8]
 80058a6:	68eb      	ldr	r3, [r5, #12]
 80058a8:	60c3      	str	r3, [r0, #12]
 80058aa:	6098      	str	r0, [r3, #8]
 80058ac:	4b2b      	ldr	r3, [pc, #172]	; (800595c <_free_r+0x1a8>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f042 0001 	orr.w	r0, r2, #1
 80058b4:	429a      	cmp	r2, r3
 80058b6:	6068      	str	r0, [r5, #4]
 80058b8:	608d      	str	r5, [r1, #8]
 80058ba:	d3c7      	bcc.n	800584c <_free_r+0x98>
 80058bc:	4b28      	ldr	r3, [pc, #160]	; (8005960 <_free_r+0x1ac>)
 80058be:	4640      	mov	r0, r8
 80058c0:	6819      	ldr	r1, [r3, #0]
 80058c2:	f7ff ff29 	bl	8005718 <_malloc_trim_r>
 80058c6:	e7c1      	b.n	800584c <_free_r+0x98>
 80058c8:	1819      	adds	r1, r3, r0
 80058ca:	6849      	ldr	r1, [r1, #4]
 80058cc:	07c9      	lsls	r1, r1, #31
 80058ce:	d409      	bmi.n	80058e4 <_free_r+0x130>
 80058d0:	68d9      	ldr	r1, [r3, #12]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	4402      	add	r2, r0
 80058d6:	f042 0001 	orr.w	r0, r2, #1
 80058da:	60d9      	str	r1, [r3, #12]
 80058dc:	608b      	str	r3, [r1, #8]
 80058de:	6068      	str	r0, [r5, #4]
 80058e0:	50aa      	str	r2, [r5, r2]
 80058e2:	e7b3      	b.n	800584c <_free_r+0x98>
 80058e4:	f042 0301 	orr.w	r3, r2, #1
 80058e8:	606b      	str	r3, [r5, #4]
 80058ea:	50aa      	str	r2, [r5, r2]
 80058ec:	e7ae      	b.n	800584c <_free_r+0x98>
 80058ee:	2b14      	cmp	r3, #20
 80058f0:	d814      	bhi.n	800591c <_free_r+0x168>
 80058f2:	f103 045b 	add.w	r4, r3, #91	; 0x5b
 80058f6:	0060      	lsls	r0, r4, #1
 80058f8:	e7b5      	b.n	8005866 <_free_r+0xb2>
 80058fa:	684a      	ldr	r2, [r1, #4]
 80058fc:	10a4      	asrs	r4, r4, #2
 80058fe:	2001      	movs	r0, #1
 8005900:	40a0      	lsls	r0, r4
 8005902:	4302      	orrs	r2, r0
 8005904:	604a      	str	r2, [r1, #4]
 8005906:	461a      	mov	r2, r3
 8005908:	e7bc      	b.n	8005884 <_free_r+0xd0>
 800590a:	f042 0301 	orr.w	r3, r2, #1
 800590e:	614d      	str	r5, [r1, #20]
 8005910:	610d      	str	r5, [r1, #16]
 8005912:	60ec      	str	r4, [r5, #12]
 8005914:	60ac      	str	r4, [r5, #8]
 8005916:	606b      	str	r3, [r5, #4]
 8005918:	50aa      	str	r2, [r5, r2]
 800591a:	e797      	b.n	800584c <_free_r+0x98>
 800591c:	2b54      	cmp	r3, #84	; 0x54
 800591e:	d804      	bhi.n	800592a <_free_r+0x176>
 8005920:	0b13      	lsrs	r3, r2, #12
 8005922:	f103 046e 	add.w	r4, r3, #110	; 0x6e
 8005926:	0060      	lsls	r0, r4, #1
 8005928:	e79d      	b.n	8005866 <_free_r+0xb2>
 800592a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800592e:	d804      	bhi.n	800593a <_free_r+0x186>
 8005930:	0bd3      	lsrs	r3, r2, #15
 8005932:	f103 0477 	add.w	r4, r3, #119	; 0x77
 8005936:	0060      	lsls	r0, r4, #1
 8005938:	e795      	b.n	8005866 <_free_r+0xb2>
 800593a:	f240 5054 	movw	r0, #1364	; 0x554
 800593e:	4283      	cmp	r3, r0
 8005940:	d804      	bhi.n	800594c <_free_r+0x198>
 8005942:	0c93      	lsrs	r3, r2, #18
 8005944:	f103 047c 	add.w	r4, r3, #124	; 0x7c
 8005948:	0060      	lsls	r0, r4, #1
 800594a:	e78c      	b.n	8005866 <_free_r+0xb2>
 800594c:	20fc      	movs	r0, #252	; 0xfc
 800594e:	247e      	movs	r4, #126	; 0x7e
 8005950:	e789      	b.n	8005866 <_free_r+0xb2>
 8005952:	bf00      	nop
 8005954:	2000062c 	.word	0x2000062c
 8005958:	20000634 	.word	0x20000634
 800595c:	20000a34 	.word	0x20000a34
 8005960:	20000e70 	.word	0x20000e70

08005964 <__sfvwrite_r>:
 8005964:	6893      	ldr	r3, [r2, #8]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d07a      	beq.n	8005a60 <__sfvwrite_r+0xfc>
 800596a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800596e:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8005972:	f01e 0f08 	tst.w	lr, #8
 8005976:	b083      	sub	sp, #12
 8005978:	460c      	mov	r4, r1
 800597a:	4681      	mov	r9, r0
 800597c:	4616      	mov	r6, r2
 800597e:	d026      	beq.n	80059ce <__sfvwrite_r+0x6a>
 8005980:	690b      	ldr	r3, [r1, #16]
 8005982:	b323      	cbz	r3, 80059ce <__sfvwrite_r+0x6a>
 8005984:	f00e 0802 	and.w	r8, lr, #2
 8005988:	fa1f f088 	uxth.w	r0, r8
 800598c:	6835      	ldr	r5, [r6, #0]
 800598e:	b370      	cbz	r0, 80059ee <__sfvwrite_r+0x8a>
 8005990:	f04f 0a00 	mov.w	sl, #0
 8005994:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 8005c78 <__sfvwrite_r+0x314>
 8005998:	46d0      	mov	r8, sl
 800599a:	45d8      	cmp	r8, fp
 800599c:	4643      	mov	r3, r8
 800599e:	4652      	mov	r2, sl
 80059a0:	bf28      	it	cs
 80059a2:	465b      	movcs	r3, fp
 80059a4:	4648      	mov	r0, r9
 80059a6:	f1b8 0f00 	cmp.w	r8, #0
 80059aa:	d053      	beq.n	8005a54 <__sfvwrite_r+0xf0>
 80059ac:	69e1      	ldr	r1, [r4, #28]
 80059ae:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80059b0:	47b8      	blx	r7
 80059b2:	2800      	cmp	r0, #0
 80059b4:	dd73      	ble.n	8005a9e <__sfvwrite_r+0x13a>
 80059b6:	68b3      	ldr	r3, [r6, #8]
 80059b8:	1a1b      	subs	r3, r3, r0
 80059ba:	4482      	add	sl, r0
 80059bc:	ebc0 0808 	rsb	r8, r0, r8
 80059c0:	60b3      	str	r3, [r6, #8]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1e9      	bne.n	800599a <__sfvwrite_r+0x36>
 80059c6:	2000      	movs	r0, #0
 80059c8:	b003      	add	sp, #12
 80059ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059ce:	4648      	mov	r0, r9
 80059d0:	4621      	mov	r1, r4
 80059d2:	f000 ff81 	bl	80068d8 <__swsetup_r>
 80059d6:	2800      	cmp	r0, #0
 80059d8:	f040 8145 	bne.w	8005c66 <__sfvwrite_r+0x302>
 80059dc:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
 80059e0:	6835      	ldr	r5, [r6, #0]
 80059e2:	f00e 0802 	and.w	r8, lr, #2
 80059e6:	fa1f f088 	uxth.w	r0, r8
 80059ea:	2800      	cmp	r0, #0
 80059ec:	d1d0      	bne.n	8005990 <__sfvwrite_r+0x2c>
 80059ee:	f01e 0b01 	ands.w	fp, lr, #1
 80059f2:	d15d      	bne.n	8005ab0 <__sfvwrite_r+0x14c>
 80059f4:	46d8      	mov	r8, fp
 80059f6:	f1b8 0f00 	cmp.w	r8, #0
 80059fa:	d025      	beq.n	8005a48 <__sfvwrite_r+0xe4>
 80059fc:	f41e 7f00 	tst.w	lr, #512	; 0x200
 8005a00:	68a7      	ldr	r7, [r4, #8]
 8005a02:	d02f      	beq.n	8005a64 <__sfvwrite_r+0x100>
 8005a04:	45b8      	cmp	r8, r7
 8005a06:	46ba      	mov	sl, r7
 8005a08:	f0c0 80a9 	bcc.w	8005b5e <__sfvwrite_r+0x1fa>
 8005a0c:	f41e 6f90 	tst.w	lr, #1152	; 0x480
 8005a10:	f040 80b6 	bne.w	8005b80 <__sfvwrite_r+0x21c>
 8005a14:	6820      	ldr	r0, [r4, #0]
 8005a16:	4652      	mov	r2, sl
 8005a18:	4659      	mov	r1, fp
 8005a1a:	f000 fc3d 	bl	8006298 <memmove>
 8005a1e:	68a0      	ldr	r0, [r4, #8]
 8005a20:	6822      	ldr	r2, [r4, #0]
 8005a22:	1bc0      	subs	r0, r0, r7
 8005a24:	eb02 030a 	add.w	r3, r2, sl
 8005a28:	60a0      	str	r0, [r4, #8]
 8005a2a:	6023      	str	r3, [r4, #0]
 8005a2c:	4640      	mov	r0, r8
 8005a2e:	68b3      	ldr	r3, [r6, #8]
 8005a30:	1a1b      	subs	r3, r3, r0
 8005a32:	4483      	add	fp, r0
 8005a34:	ebc0 0808 	rsb	r8, r0, r8
 8005a38:	60b3      	str	r3, [r6, #8]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d0c3      	beq.n	80059c6 <__sfvwrite_r+0x62>
 8005a3e:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
 8005a42:	f1b8 0f00 	cmp.w	r8, #0
 8005a46:	d1d9      	bne.n	80059fc <__sfvwrite_r+0x98>
 8005a48:	f8d5 b000 	ldr.w	fp, [r5]
 8005a4c:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8005a50:	3508      	adds	r5, #8
 8005a52:	e7d0      	b.n	80059f6 <__sfvwrite_r+0x92>
 8005a54:	f8d5 a000 	ldr.w	sl, [r5]
 8005a58:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8005a5c:	3508      	adds	r5, #8
 8005a5e:	e79c      	b.n	800599a <__sfvwrite_r+0x36>
 8005a60:	2000      	movs	r0, #0
 8005a62:	4770      	bx	lr
 8005a64:	6820      	ldr	r0, [r4, #0]
 8005a66:	6923      	ldr	r3, [r4, #16]
 8005a68:	4298      	cmp	r0, r3
 8005a6a:	d803      	bhi.n	8005a74 <__sfvwrite_r+0x110>
 8005a6c:	6962      	ldr	r2, [r4, #20]
 8005a6e:	4590      	cmp	r8, r2
 8005a70:	f080 80b9 	bcs.w	8005be6 <__sfvwrite_r+0x282>
 8005a74:	4547      	cmp	r7, r8
 8005a76:	bf28      	it	cs
 8005a78:	4647      	movcs	r7, r8
 8005a7a:	463a      	mov	r2, r7
 8005a7c:	4659      	mov	r1, fp
 8005a7e:	f000 fc0b 	bl	8006298 <memmove>
 8005a82:	68a3      	ldr	r3, [r4, #8]
 8005a84:	6822      	ldr	r2, [r4, #0]
 8005a86:	1bdb      	subs	r3, r3, r7
 8005a88:	443a      	add	r2, r7
 8005a8a:	60a3      	str	r3, [r4, #8]
 8005a8c:	6022      	str	r2, [r4, #0]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d14a      	bne.n	8005b28 <__sfvwrite_r+0x1c4>
 8005a92:	4648      	mov	r0, r9
 8005a94:	4621      	mov	r1, r4
 8005a96:	f7ff fd8b 	bl	80055b0 <_fflush_r>
 8005a9a:	2800      	cmp	r0, #0
 8005a9c:	d044      	beq.n	8005b28 <__sfvwrite_r+0x1c4>
 8005a9e:	89a3      	ldrh	r3, [r4, #12]
 8005aa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005aa4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005aa8:	81a3      	strh	r3, [r4, #12]
 8005aaa:	b003      	add	sp, #12
 8005aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ab0:	4680      	mov	r8, r0
 8005ab2:	9000      	str	r0, [sp, #0]
 8005ab4:	4683      	mov	fp, r0
 8005ab6:	4682      	mov	sl, r0
 8005ab8:	f1ba 0f00 	cmp.w	sl, #0
 8005abc:	d02c      	beq.n	8005b18 <__sfvwrite_r+0x1b4>
 8005abe:	9b00      	ldr	r3, [sp, #0]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d050      	beq.n	8005b66 <__sfvwrite_r+0x202>
 8005ac4:	6820      	ldr	r0, [r4, #0]
 8005ac6:	6921      	ldr	r1, [r4, #16]
 8005ac8:	f8d4 e008 	ldr.w	lr, [r4, #8]
 8005acc:	6962      	ldr	r2, [r4, #20]
 8005ace:	45d0      	cmp	r8, sl
 8005ad0:	4643      	mov	r3, r8
 8005ad2:	bf28      	it	cs
 8005ad4:	4653      	movcs	r3, sl
 8005ad6:	4288      	cmp	r0, r1
 8005ad8:	461f      	mov	r7, r3
 8005ada:	d904      	bls.n	8005ae6 <__sfvwrite_r+0x182>
 8005adc:	eb0e 0c02 	add.w	ip, lr, r2
 8005ae0:	4563      	cmp	r3, ip
 8005ae2:	f300 8092 	bgt.w	8005c0a <__sfvwrite_r+0x2a6>
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	db20      	blt.n	8005b2c <__sfvwrite_r+0x1c8>
 8005aea:	4613      	mov	r3, r2
 8005aec:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8005aee:	69e1      	ldr	r1, [r4, #28]
 8005af0:	4648      	mov	r0, r9
 8005af2:	465a      	mov	r2, fp
 8005af4:	47b8      	blx	r7
 8005af6:	1e07      	subs	r7, r0, #0
 8005af8:	ddd1      	ble.n	8005a9e <__sfvwrite_r+0x13a>
 8005afa:	ebb8 0807 	subs.w	r8, r8, r7
 8005afe:	d025      	beq.n	8005b4c <__sfvwrite_r+0x1e8>
 8005b00:	68b3      	ldr	r3, [r6, #8]
 8005b02:	1bdb      	subs	r3, r3, r7
 8005b04:	44bb      	add	fp, r7
 8005b06:	ebc7 0a0a 	rsb	sl, r7, sl
 8005b0a:	60b3      	str	r3, [r6, #8]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	f43f af5a 	beq.w	80059c6 <__sfvwrite_r+0x62>
 8005b12:	f1ba 0f00 	cmp.w	sl, #0
 8005b16:	d1d2      	bne.n	8005abe <__sfvwrite_r+0x15a>
 8005b18:	2300      	movs	r3, #0
 8005b1a:	f8d5 b000 	ldr.w	fp, [r5]
 8005b1e:	f8d5 a004 	ldr.w	sl, [r5, #4]
 8005b22:	9300      	str	r3, [sp, #0]
 8005b24:	3508      	adds	r5, #8
 8005b26:	e7c7      	b.n	8005ab8 <__sfvwrite_r+0x154>
 8005b28:	4638      	mov	r0, r7
 8005b2a:	e780      	b.n	8005a2e <__sfvwrite_r+0xca>
 8005b2c:	461a      	mov	r2, r3
 8005b2e:	4659      	mov	r1, fp
 8005b30:	9301      	str	r3, [sp, #4]
 8005b32:	f000 fbb1 	bl	8006298 <memmove>
 8005b36:	68a2      	ldr	r2, [r4, #8]
 8005b38:	6821      	ldr	r1, [r4, #0]
 8005b3a:	9b01      	ldr	r3, [sp, #4]
 8005b3c:	ebb8 0807 	subs.w	r8, r8, r7
 8005b40:	eba2 0203 	sub.w	r2, r2, r3
 8005b44:	440b      	add	r3, r1
 8005b46:	60a2      	str	r2, [r4, #8]
 8005b48:	6023      	str	r3, [r4, #0]
 8005b4a:	d1d9      	bne.n	8005b00 <__sfvwrite_r+0x19c>
 8005b4c:	4648      	mov	r0, r9
 8005b4e:	4621      	mov	r1, r4
 8005b50:	f7ff fd2e 	bl	80055b0 <_fflush_r>
 8005b54:	2800      	cmp	r0, #0
 8005b56:	d1a2      	bne.n	8005a9e <__sfvwrite_r+0x13a>
 8005b58:	f8cd 8000 	str.w	r8, [sp]
 8005b5c:	e7d0      	b.n	8005b00 <__sfvwrite_r+0x19c>
 8005b5e:	6820      	ldr	r0, [r4, #0]
 8005b60:	4647      	mov	r7, r8
 8005b62:	46c2      	mov	sl, r8
 8005b64:	e757      	b.n	8005a16 <__sfvwrite_r+0xb2>
 8005b66:	4658      	mov	r0, fp
 8005b68:	210a      	movs	r1, #10
 8005b6a:	4652      	mov	r2, sl
 8005b6c:	f000 fb4a 	bl	8006204 <memchr>
 8005b70:	2800      	cmp	r0, #0
 8005b72:	d073      	beq.n	8005c5c <__sfvwrite_r+0x2f8>
 8005b74:	3001      	adds	r0, #1
 8005b76:	2301      	movs	r3, #1
 8005b78:	ebcb 0800 	rsb	r8, fp, r0
 8005b7c:	9300      	str	r3, [sp, #0]
 8005b7e:	e7a1      	b.n	8005ac4 <__sfvwrite_r+0x160>
 8005b80:	6967      	ldr	r7, [r4, #20]
 8005b82:	6921      	ldr	r1, [r4, #16]
 8005b84:	6823      	ldr	r3, [r4, #0]
 8005b86:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 8005b8a:	1a5b      	subs	r3, r3, r1
 8005b8c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 8005b90:	1c58      	adds	r0, r3, #1
 8005b92:	107f      	asrs	r7, r7, #1
 8005b94:	4440      	add	r0, r8
 8005b96:	4287      	cmp	r7, r0
 8005b98:	463a      	mov	r2, r7
 8005b9a:	bf3c      	itt	cc
 8005b9c:	4607      	movcc	r7, r0
 8005b9e:	463a      	movcc	r2, r7
 8005ba0:	f41e 6f80 	tst.w	lr, #1024	; 0x400
 8005ba4:	9300      	str	r3, [sp, #0]
 8005ba6:	d046      	beq.n	8005c36 <__sfvwrite_r+0x2d2>
 8005ba8:	4611      	mov	r1, r2
 8005baa:	4648      	mov	r0, r9
 8005bac:	f000 f898 	bl	8005ce0 <_malloc_r>
 8005bb0:	9b00      	ldr	r3, [sp, #0]
 8005bb2:	4682      	mov	sl, r0
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	d059      	beq.n	8005c6c <__sfvwrite_r+0x308>
 8005bb8:	461a      	mov	r2, r3
 8005bba:	6921      	ldr	r1, [r4, #16]
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	f7fa fb2f 	bl	8000220 <memcpy>
 8005bc2:	89a2      	ldrh	r2, [r4, #12]
 8005bc4:	9b00      	ldr	r3, [sp, #0]
 8005bc6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8005bca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005bce:	81a2      	strh	r2, [r4, #12]
 8005bd0:	eb0a 0003 	add.w	r0, sl, r3
 8005bd4:	1afb      	subs	r3, r7, r3
 8005bd6:	f8c4 a010 	str.w	sl, [r4, #16]
 8005bda:	6167      	str	r7, [r4, #20]
 8005bdc:	6020      	str	r0, [r4, #0]
 8005bde:	60a3      	str	r3, [r4, #8]
 8005be0:	4647      	mov	r7, r8
 8005be2:	46c2      	mov	sl, r8
 8005be4:	e717      	b.n	8005a16 <__sfvwrite_r+0xb2>
 8005be6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8005bea:	4543      	cmp	r3, r8
 8005bec:	bf28      	it	cs
 8005bee:	4643      	movcs	r3, r8
 8005bf0:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8005bf2:	fb93 f3f2 	sdiv	r3, r3, r2
 8005bf6:	4648      	mov	r0, r9
 8005bf8:	fb03 f302 	mul.w	r3, r3, r2
 8005bfc:	69e1      	ldr	r1, [r4, #28]
 8005bfe:	465a      	mov	r2, fp
 8005c00:	47b8      	blx	r7
 8005c02:	2800      	cmp	r0, #0
 8005c04:	f73f af13 	bgt.w	8005a2e <__sfvwrite_r+0xca>
 8005c08:	e749      	b.n	8005a9e <__sfvwrite_r+0x13a>
 8005c0a:	4662      	mov	r2, ip
 8005c0c:	4659      	mov	r1, fp
 8005c0e:	f8cd c004 	str.w	ip, [sp, #4]
 8005c12:	f000 fb41 	bl	8006298 <memmove>
 8005c16:	6823      	ldr	r3, [r4, #0]
 8005c18:	f8dd c004 	ldr.w	ip, [sp, #4]
 8005c1c:	4463      	add	r3, ip
 8005c1e:	6023      	str	r3, [r4, #0]
 8005c20:	4648      	mov	r0, r9
 8005c22:	4621      	mov	r1, r4
 8005c24:	f7ff fcc4 	bl	80055b0 <_fflush_r>
 8005c28:	f8dd c004 	ldr.w	ip, [sp, #4]
 8005c2c:	2800      	cmp	r0, #0
 8005c2e:	f47f af36 	bne.w	8005a9e <__sfvwrite_r+0x13a>
 8005c32:	4667      	mov	r7, ip
 8005c34:	e761      	b.n	8005afa <__sfvwrite_r+0x196>
 8005c36:	4648      	mov	r0, r9
 8005c38:	f000 fbc2 	bl	80063c0 <_realloc_r>
 8005c3c:	9b00      	ldr	r3, [sp, #0]
 8005c3e:	4682      	mov	sl, r0
 8005c40:	2800      	cmp	r0, #0
 8005c42:	d1c5      	bne.n	8005bd0 <__sfvwrite_r+0x26c>
 8005c44:	4648      	mov	r0, r9
 8005c46:	6921      	ldr	r1, [r4, #16]
 8005c48:	f7ff fdb4 	bl	80057b4 <_free_r>
 8005c4c:	89a3      	ldrh	r3, [r4, #12]
 8005c4e:	220c      	movs	r2, #12
 8005c50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	f8c9 2000 	str.w	r2, [r9]
 8005c5a:	e721      	b.n	8005aa0 <__sfvwrite_r+0x13c>
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	f10a 0801 	add.w	r8, sl, #1
 8005c62:	9300      	str	r3, [sp, #0]
 8005c64:	e72e      	b.n	8005ac4 <__sfvwrite_r+0x160>
 8005c66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c6a:	e6ad      	b.n	80059c8 <__sfvwrite_r+0x64>
 8005c6c:	230c      	movs	r3, #12
 8005c6e:	f8c9 3000 	str.w	r3, [r9]
 8005c72:	89a3      	ldrh	r3, [r4, #12]
 8005c74:	e714      	b.n	8005aa0 <__sfvwrite_r+0x13c>
 8005c76:	bf00      	nop
 8005c78:	7ffffc00 	.word	0x7ffffc00

08005c7c <_fwalk_reent>:
 8005c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c80:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 8005c84:	d01f      	beq.n	8005cc6 <_fwalk_reent+0x4a>
 8005c86:	4688      	mov	r8, r1
 8005c88:	4606      	mov	r6, r0
 8005c8a:	f04f 0900 	mov.w	r9, #0
 8005c8e:	687d      	ldr	r5, [r7, #4]
 8005c90:	68bc      	ldr	r4, [r7, #8]
 8005c92:	3d01      	subs	r5, #1
 8005c94:	d411      	bmi.n	8005cba <_fwalk_reent+0x3e>
 8005c96:	89a3      	ldrh	r3, [r4, #12]
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8005c9e:	d908      	bls.n	8005cb2 <_fwalk_reent+0x36>
 8005ca0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	4621      	mov	r1, r4
 8005ca8:	4630      	mov	r0, r6
 8005caa:	d002      	beq.n	8005cb2 <_fwalk_reent+0x36>
 8005cac:	47c0      	blx	r8
 8005cae:	ea49 0900 	orr.w	r9, r9, r0
 8005cb2:	1c6b      	adds	r3, r5, #1
 8005cb4:	f104 0468 	add.w	r4, r4, #104	; 0x68
 8005cb8:	d1ed      	bne.n	8005c96 <_fwalk_reent+0x1a>
 8005cba:	683f      	ldr	r7, [r7, #0]
 8005cbc:	2f00      	cmp	r7, #0
 8005cbe:	d1e6      	bne.n	8005c8e <_fwalk_reent+0x12>
 8005cc0:	4648      	mov	r0, r9
 8005cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cc6:	46b9      	mov	r9, r7
 8005cc8:	4648      	mov	r0, r9
 8005cca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cce:	bf00      	nop

08005cd0 <malloc>:
 8005cd0:	4b02      	ldr	r3, [pc, #8]	; (8005cdc <malloc+0xc>)
 8005cd2:	4601      	mov	r1, r0
 8005cd4:	6818      	ldr	r0, [r3, #0]
 8005cd6:	f000 b803 	b.w	8005ce0 <_malloc_r>
 8005cda:	bf00      	nop
 8005cdc:	20000628 	.word	0x20000628

08005ce0 <_malloc_r>:
 8005ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ce4:	f101 050b 	add.w	r5, r1, #11
 8005ce8:	2d16      	cmp	r5, #22
 8005cea:	b083      	sub	sp, #12
 8005cec:	4606      	mov	r6, r0
 8005cee:	d927      	bls.n	8005d40 <_malloc_r+0x60>
 8005cf0:	f035 0507 	bics.w	r5, r5, #7
 8005cf4:	f100 80b6 	bmi.w	8005e64 <_malloc_r+0x184>
 8005cf8:	42a9      	cmp	r1, r5
 8005cfa:	f200 80b3 	bhi.w	8005e64 <_malloc_r+0x184>
 8005cfe:	f000 fb2f 	bl	8006360 <__malloc_lock>
 8005d02:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8005d06:	d222      	bcs.n	8005d4e <_malloc_r+0x6e>
 8005d08:	4fc2      	ldr	r7, [pc, #776]	; (8006014 <_malloc_r+0x334>)
 8005d0a:	08e8      	lsrs	r0, r5, #3
 8005d0c:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
 8005d10:	68dc      	ldr	r4, [r3, #12]
 8005d12:	429c      	cmp	r4, r3
 8005d14:	f000 81c8 	beq.w	80060a8 <_malloc_r+0x3c8>
 8005d18:	6863      	ldr	r3, [r4, #4]
 8005d1a:	68e1      	ldr	r1, [r4, #12]
 8005d1c:	68a5      	ldr	r5, [r4, #8]
 8005d1e:	f023 0303 	bic.w	r3, r3, #3
 8005d22:	4423      	add	r3, r4
 8005d24:	4630      	mov	r0, r6
 8005d26:	685a      	ldr	r2, [r3, #4]
 8005d28:	60e9      	str	r1, [r5, #12]
 8005d2a:	f042 0201 	orr.w	r2, r2, #1
 8005d2e:	608d      	str	r5, [r1, #8]
 8005d30:	605a      	str	r2, [r3, #4]
 8005d32:	f000 fb17 	bl	8006364 <__malloc_unlock>
 8005d36:	3408      	adds	r4, #8
 8005d38:	4620      	mov	r0, r4
 8005d3a:	b003      	add	sp, #12
 8005d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d40:	2910      	cmp	r1, #16
 8005d42:	f200 808f 	bhi.w	8005e64 <_malloc_r+0x184>
 8005d46:	f000 fb0b 	bl	8006360 <__malloc_lock>
 8005d4a:	2510      	movs	r5, #16
 8005d4c:	e7dc      	b.n	8005d08 <_malloc_r+0x28>
 8005d4e:	0a68      	lsrs	r0, r5, #9
 8005d50:	f000 808f 	beq.w	8005e72 <_malloc_r+0x192>
 8005d54:	2804      	cmp	r0, #4
 8005d56:	f200 8154 	bhi.w	8006002 <_malloc_r+0x322>
 8005d5a:	09a8      	lsrs	r0, r5, #6
 8005d5c:	3038      	adds	r0, #56	; 0x38
 8005d5e:	0041      	lsls	r1, r0, #1
 8005d60:	4fac      	ldr	r7, [pc, #688]	; (8006014 <_malloc_r+0x334>)
 8005d62:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 8005d66:	68cc      	ldr	r4, [r1, #12]
 8005d68:	42a1      	cmp	r1, r4
 8005d6a:	d106      	bne.n	8005d7a <_malloc_r+0x9a>
 8005d6c:	e00c      	b.n	8005d88 <_malloc_r+0xa8>
 8005d6e:	2a00      	cmp	r2, #0
 8005d70:	f280 8082 	bge.w	8005e78 <_malloc_r+0x198>
 8005d74:	68e4      	ldr	r4, [r4, #12]
 8005d76:	42a1      	cmp	r1, r4
 8005d78:	d006      	beq.n	8005d88 <_malloc_r+0xa8>
 8005d7a:	6863      	ldr	r3, [r4, #4]
 8005d7c:	f023 0303 	bic.w	r3, r3, #3
 8005d80:	1b5a      	subs	r2, r3, r5
 8005d82:	2a0f      	cmp	r2, #15
 8005d84:	ddf3      	ble.n	8005d6e <_malloc_r+0x8e>
 8005d86:	3801      	subs	r0, #1
 8005d88:	3001      	adds	r0, #1
 8005d8a:	49a2      	ldr	r1, [pc, #648]	; (8006014 <_malloc_r+0x334>)
 8005d8c:	693c      	ldr	r4, [r7, #16]
 8005d8e:	f101 0e08 	add.w	lr, r1, #8
 8005d92:	4574      	cmp	r4, lr
 8005d94:	f000 817d 	beq.w	8006092 <_malloc_r+0x3b2>
 8005d98:	6863      	ldr	r3, [r4, #4]
 8005d9a:	f023 0303 	bic.w	r3, r3, #3
 8005d9e:	1b5a      	subs	r2, r3, r5
 8005da0:	2a0f      	cmp	r2, #15
 8005da2:	f300 8163 	bgt.w	800606c <_malloc_r+0x38c>
 8005da6:	2a00      	cmp	r2, #0
 8005da8:	f8c1 e014 	str.w	lr, [r1, #20]
 8005dac:	f8c1 e010 	str.w	lr, [r1, #16]
 8005db0:	da73      	bge.n	8005e9a <_malloc_r+0x1ba>
 8005db2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005db6:	f080 8139 	bcs.w	800602c <_malloc_r+0x34c>
 8005dba:	08db      	lsrs	r3, r3, #3
 8005dbc:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
 8005dc0:	ea4f 0ca3 	mov.w	ip, r3, asr #2
 8005dc4:	684a      	ldr	r2, [r1, #4]
 8005dc6:	f8d8 9008 	ldr.w	r9, [r8, #8]
 8005dca:	f8c4 9008 	str.w	r9, [r4, #8]
 8005dce:	2301      	movs	r3, #1
 8005dd0:	fa03 f30c 	lsl.w	r3, r3, ip
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	f8c4 800c 	str.w	r8, [r4, #12]
 8005dda:	604b      	str	r3, [r1, #4]
 8005ddc:	f8c8 4008 	str.w	r4, [r8, #8]
 8005de0:	f8c9 400c 	str.w	r4, [r9, #12]
 8005de4:	1082      	asrs	r2, r0, #2
 8005de6:	2401      	movs	r4, #1
 8005de8:	4094      	lsls	r4, r2
 8005dea:	429c      	cmp	r4, r3
 8005dec:	d862      	bhi.n	8005eb4 <_malloc_r+0x1d4>
 8005dee:	4223      	tst	r3, r4
 8005df0:	d106      	bne.n	8005e00 <_malloc_r+0x120>
 8005df2:	f020 0003 	bic.w	r0, r0, #3
 8005df6:	0064      	lsls	r4, r4, #1
 8005df8:	4223      	tst	r3, r4
 8005dfa:	f100 0004 	add.w	r0, r0, #4
 8005dfe:	d0fa      	beq.n	8005df6 <_malloc_r+0x116>
 8005e00:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
 8005e04:	46c4      	mov	ip, r8
 8005e06:	4681      	mov	r9, r0
 8005e08:	f8dc 300c 	ldr.w	r3, [ip, #12]
 8005e0c:	459c      	cmp	ip, r3
 8005e0e:	d107      	bne.n	8005e20 <_malloc_r+0x140>
 8005e10:	e141      	b.n	8006096 <_malloc_r+0x3b6>
 8005e12:	2900      	cmp	r1, #0
 8005e14:	f280 8151 	bge.w	80060ba <_malloc_r+0x3da>
 8005e18:	68db      	ldr	r3, [r3, #12]
 8005e1a:	459c      	cmp	ip, r3
 8005e1c:	f000 813b 	beq.w	8006096 <_malloc_r+0x3b6>
 8005e20:	685a      	ldr	r2, [r3, #4]
 8005e22:	f022 0203 	bic.w	r2, r2, #3
 8005e26:	1b51      	subs	r1, r2, r5
 8005e28:	290f      	cmp	r1, #15
 8005e2a:	ddf2      	ble.n	8005e12 <_malloc_r+0x132>
 8005e2c:	461c      	mov	r4, r3
 8005e2e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8005e32:	f854 8f08 	ldr.w	r8, [r4, #8]!
 8005e36:	195a      	adds	r2, r3, r5
 8005e38:	f045 0901 	orr.w	r9, r5, #1
 8005e3c:	f041 0501 	orr.w	r5, r1, #1
 8005e40:	f8c3 9004 	str.w	r9, [r3, #4]
 8005e44:	4630      	mov	r0, r6
 8005e46:	f8c8 c00c 	str.w	ip, [r8, #12]
 8005e4a:	f8cc 8008 	str.w	r8, [ip, #8]
 8005e4e:	617a      	str	r2, [r7, #20]
 8005e50:	613a      	str	r2, [r7, #16]
 8005e52:	f8c2 e00c 	str.w	lr, [r2, #12]
 8005e56:	f8c2 e008 	str.w	lr, [r2, #8]
 8005e5a:	6055      	str	r5, [r2, #4]
 8005e5c:	5051      	str	r1, [r2, r1]
 8005e5e:	f000 fa81 	bl	8006364 <__malloc_unlock>
 8005e62:	e769      	b.n	8005d38 <_malloc_r+0x58>
 8005e64:	2400      	movs	r4, #0
 8005e66:	230c      	movs	r3, #12
 8005e68:	4620      	mov	r0, r4
 8005e6a:	6033      	str	r3, [r6, #0]
 8005e6c:	b003      	add	sp, #12
 8005e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e72:	217e      	movs	r1, #126	; 0x7e
 8005e74:	203f      	movs	r0, #63	; 0x3f
 8005e76:	e773      	b.n	8005d60 <_malloc_r+0x80>
 8005e78:	4423      	add	r3, r4
 8005e7a:	68e1      	ldr	r1, [r4, #12]
 8005e7c:	685a      	ldr	r2, [r3, #4]
 8005e7e:	68a5      	ldr	r5, [r4, #8]
 8005e80:	f042 0201 	orr.w	r2, r2, #1
 8005e84:	60e9      	str	r1, [r5, #12]
 8005e86:	4630      	mov	r0, r6
 8005e88:	608d      	str	r5, [r1, #8]
 8005e8a:	605a      	str	r2, [r3, #4]
 8005e8c:	f000 fa6a 	bl	8006364 <__malloc_unlock>
 8005e90:	3408      	adds	r4, #8
 8005e92:	4620      	mov	r0, r4
 8005e94:	b003      	add	sp, #12
 8005e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e9a:	4423      	add	r3, r4
 8005e9c:	4630      	mov	r0, r6
 8005e9e:	685a      	ldr	r2, [r3, #4]
 8005ea0:	f042 0201 	orr.w	r2, r2, #1
 8005ea4:	605a      	str	r2, [r3, #4]
 8005ea6:	f000 fa5d 	bl	8006364 <__malloc_unlock>
 8005eaa:	3408      	adds	r4, #8
 8005eac:	4620      	mov	r0, r4
 8005eae:	b003      	add	sp, #12
 8005eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eb4:	68bc      	ldr	r4, [r7, #8]
 8005eb6:	6863      	ldr	r3, [r4, #4]
 8005eb8:	f023 0803 	bic.w	r8, r3, #3
 8005ebc:	4545      	cmp	r5, r8
 8005ebe:	d804      	bhi.n	8005eca <_malloc_r+0x1ea>
 8005ec0:	ebc5 0308 	rsb	r3, r5, r8
 8005ec4:	2b0f      	cmp	r3, #15
 8005ec6:	f300 808c 	bgt.w	8005fe2 <_malloc_r+0x302>
 8005eca:	4b53      	ldr	r3, [pc, #332]	; (8006018 <_malloc_r+0x338>)
 8005ecc:	f8df a158 	ldr.w	sl, [pc, #344]	; 8006028 <_malloc_r+0x348>
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	f8da 3000 	ldr.w	r3, [sl]
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	442a      	add	r2, r5
 8005eda:	eb04 0b08 	add.w	fp, r4, r8
 8005ede:	f000 8150 	beq.w	8006182 <_malloc_r+0x4a2>
 8005ee2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005ee6:	320f      	adds	r2, #15
 8005ee8:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8005eec:	f022 020f 	bic.w	r2, r2, #15
 8005ef0:	4611      	mov	r1, r2
 8005ef2:	4630      	mov	r0, r6
 8005ef4:	9201      	str	r2, [sp, #4]
 8005ef6:	f7fa fd07 	bl	8000908 <_sbrk_r>
 8005efa:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8005efe:	4681      	mov	r9, r0
 8005f00:	9a01      	ldr	r2, [sp, #4]
 8005f02:	f000 8147 	beq.w	8006194 <_malloc_r+0x4b4>
 8005f06:	4583      	cmp	fp, r0
 8005f08:	f200 80ee 	bhi.w	80060e8 <_malloc_r+0x408>
 8005f0c:	4b43      	ldr	r3, [pc, #268]	; (800601c <_malloc_r+0x33c>)
 8005f0e:	6819      	ldr	r1, [r3, #0]
 8005f10:	45cb      	cmp	fp, r9
 8005f12:	4411      	add	r1, r2
 8005f14:	6019      	str	r1, [r3, #0]
 8005f16:	f000 8142 	beq.w	800619e <_malloc_r+0x4be>
 8005f1a:	f8da 0000 	ldr.w	r0, [sl]
 8005f1e:	f8df e108 	ldr.w	lr, [pc, #264]	; 8006028 <_malloc_r+0x348>
 8005f22:	3001      	adds	r0, #1
 8005f24:	bf1b      	ittet	ne
 8005f26:	ebcb 0b09 	rsbne	fp, fp, r9
 8005f2a:	4459      	addne	r1, fp
 8005f2c:	f8ce 9000 	streq.w	r9, [lr]
 8005f30:	6019      	strne	r1, [r3, #0]
 8005f32:	f019 0107 	ands.w	r1, r9, #7
 8005f36:	f000 8107 	beq.w	8006148 <_malloc_r+0x468>
 8005f3a:	f1c1 0008 	rsb	r0, r1, #8
 8005f3e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 8005f42:	4481      	add	r9, r0
 8005f44:	3108      	adds	r1, #8
 8005f46:	444a      	add	r2, r9
 8005f48:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8005f4c:	ebc2 0a01 	rsb	sl, r2, r1
 8005f50:	4651      	mov	r1, sl
 8005f52:	4630      	mov	r0, r6
 8005f54:	9301      	str	r3, [sp, #4]
 8005f56:	f7fa fcd7 	bl	8000908 <_sbrk_r>
 8005f5a:	1c43      	adds	r3, r0, #1
 8005f5c:	9b01      	ldr	r3, [sp, #4]
 8005f5e:	f000 812c 	beq.w	80061ba <_malloc_r+0x4da>
 8005f62:	ebc9 0200 	rsb	r2, r9, r0
 8005f66:	4452      	add	r2, sl
 8005f68:	f042 0201 	orr.w	r2, r2, #1
 8005f6c:	6819      	ldr	r1, [r3, #0]
 8005f6e:	f8c7 9008 	str.w	r9, [r7, #8]
 8005f72:	4451      	add	r1, sl
 8005f74:	42bc      	cmp	r4, r7
 8005f76:	f8c9 2004 	str.w	r2, [r9, #4]
 8005f7a:	6019      	str	r1, [r3, #0]
 8005f7c:	f8df a09c 	ldr.w	sl, [pc, #156]	; 800601c <_malloc_r+0x33c>
 8005f80:	d016      	beq.n	8005fb0 <_malloc_r+0x2d0>
 8005f82:	f1b8 0f0f 	cmp.w	r8, #15
 8005f86:	f240 80ee 	bls.w	8006166 <_malloc_r+0x486>
 8005f8a:	6862      	ldr	r2, [r4, #4]
 8005f8c:	f1a8 030c 	sub.w	r3, r8, #12
 8005f90:	f023 0307 	bic.w	r3, r3, #7
 8005f94:	18e0      	adds	r0, r4, r3
 8005f96:	f002 0201 	and.w	r2, r2, #1
 8005f9a:	f04f 0e05 	mov.w	lr, #5
 8005f9e:	431a      	orrs	r2, r3
 8005fa0:	2b0f      	cmp	r3, #15
 8005fa2:	6062      	str	r2, [r4, #4]
 8005fa4:	f8c0 e004 	str.w	lr, [r0, #4]
 8005fa8:	f8c0 e008 	str.w	lr, [r0, #8]
 8005fac:	f200 8109 	bhi.w	80061c2 <_malloc_r+0x4e2>
 8005fb0:	4b1b      	ldr	r3, [pc, #108]	; (8006020 <_malloc_r+0x340>)
 8005fb2:	68bc      	ldr	r4, [r7, #8]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	4291      	cmp	r1, r2
 8005fb8:	bf88      	it	hi
 8005fba:	6019      	strhi	r1, [r3, #0]
 8005fbc:	4b19      	ldr	r3, [pc, #100]	; (8006024 <_malloc_r+0x344>)
 8005fbe:	681a      	ldr	r2, [r3, #0]
 8005fc0:	4291      	cmp	r1, r2
 8005fc2:	6862      	ldr	r2, [r4, #4]
 8005fc4:	bf88      	it	hi
 8005fc6:	6019      	strhi	r1, [r3, #0]
 8005fc8:	f022 0203 	bic.w	r2, r2, #3
 8005fcc:	4295      	cmp	r5, r2
 8005fce:	eba2 0305 	sub.w	r3, r2, r5
 8005fd2:	d801      	bhi.n	8005fd8 <_malloc_r+0x2f8>
 8005fd4:	2b0f      	cmp	r3, #15
 8005fd6:	dc04      	bgt.n	8005fe2 <_malloc_r+0x302>
 8005fd8:	4630      	mov	r0, r6
 8005fda:	f000 f9c3 	bl	8006364 <__malloc_unlock>
 8005fde:	2400      	movs	r4, #0
 8005fe0:	e6aa      	b.n	8005d38 <_malloc_r+0x58>
 8005fe2:	1962      	adds	r2, r4, r5
 8005fe4:	f043 0301 	orr.w	r3, r3, #1
 8005fe8:	f045 0501 	orr.w	r5, r5, #1
 8005fec:	6065      	str	r5, [r4, #4]
 8005fee:	4630      	mov	r0, r6
 8005ff0:	60ba      	str	r2, [r7, #8]
 8005ff2:	6053      	str	r3, [r2, #4]
 8005ff4:	f000 f9b6 	bl	8006364 <__malloc_unlock>
 8005ff8:	3408      	adds	r4, #8
 8005ffa:	4620      	mov	r0, r4
 8005ffc:	b003      	add	sp, #12
 8005ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006002:	2814      	cmp	r0, #20
 8006004:	d968      	bls.n	80060d8 <_malloc_r+0x3f8>
 8006006:	2854      	cmp	r0, #84	; 0x54
 8006008:	f200 8097 	bhi.w	800613a <_malloc_r+0x45a>
 800600c:	0b28      	lsrs	r0, r5, #12
 800600e:	306e      	adds	r0, #110	; 0x6e
 8006010:	0041      	lsls	r1, r0, #1
 8006012:	e6a5      	b.n	8005d60 <_malloc_r+0x80>
 8006014:	2000062c 	.word	0x2000062c
 8006018:	20000e70 	.word	0x20000e70
 800601c:	20000e74 	.word	0x20000e74
 8006020:	20000e6c 	.word	0x20000e6c
 8006024:	20000e68 	.word	0x20000e68
 8006028:	20000a38 	.word	0x20000a38
 800602c:	0a5a      	lsrs	r2, r3, #9
 800602e:	2a04      	cmp	r2, #4
 8006030:	d955      	bls.n	80060de <_malloc_r+0x3fe>
 8006032:	2a14      	cmp	r2, #20
 8006034:	f200 80a7 	bhi.w	8006186 <_malloc_r+0x4a6>
 8006038:	325b      	adds	r2, #91	; 0x5b
 800603a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 800603e:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
 8006042:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006200 <_malloc_r+0x520>
 8006046:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800604a:	4561      	cmp	r1, ip
 800604c:	d07f      	beq.n	800614e <_malloc_r+0x46e>
 800604e:	684a      	ldr	r2, [r1, #4]
 8006050:	f022 0203 	bic.w	r2, r2, #3
 8006054:	4293      	cmp	r3, r2
 8006056:	d202      	bcs.n	800605e <_malloc_r+0x37e>
 8006058:	6889      	ldr	r1, [r1, #8]
 800605a:	458c      	cmp	ip, r1
 800605c:	d1f7      	bne.n	800604e <_malloc_r+0x36e>
 800605e:	68ca      	ldr	r2, [r1, #12]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	60e2      	str	r2, [r4, #12]
 8006064:	60a1      	str	r1, [r4, #8]
 8006066:	6094      	str	r4, [r2, #8]
 8006068:	60cc      	str	r4, [r1, #12]
 800606a:	e6bb      	b.n	8005de4 <_malloc_r+0x104>
 800606c:	1963      	adds	r3, r4, r5
 800606e:	f042 0701 	orr.w	r7, r2, #1
 8006072:	f045 0501 	orr.w	r5, r5, #1
 8006076:	6065      	str	r5, [r4, #4]
 8006078:	4630      	mov	r0, r6
 800607a:	614b      	str	r3, [r1, #20]
 800607c:	610b      	str	r3, [r1, #16]
 800607e:	f8c3 e00c 	str.w	lr, [r3, #12]
 8006082:	f8c3 e008 	str.w	lr, [r3, #8]
 8006086:	605f      	str	r7, [r3, #4]
 8006088:	509a      	str	r2, [r3, r2]
 800608a:	3408      	adds	r4, #8
 800608c:	f000 f96a 	bl	8006364 <__malloc_unlock>
 8006090:	e652      	b.n	8005d38 <_malloc_r+0x58>
 8006092:	684b      	ldr	r3, [r1, #4]
 8006094:	e6a6      	b.n	8005de4 <_malloc_r+0x104>
 8006096:	f109 0901 	add.w	r9, r9, #1
 800609a:	f019 0f03 	tst.w	r9, #3
 800609e:	f10c 0c08 	add.w	ip, ip, #8
 80060a2:	f47f aeb1 	bne.w	8005e08 <_malloc_r+0x128>
 80060a6:	e02c      	b.n	8006102 <_malloc_r+0x422>
 80060a8:	f104 0308 	add.w	r3, r4, #8
 80060ac:	6964      	ldr	r4, [r4, #20]
 80060ae:	42a3      	cmp	r3, r4
 80060b0:	bf08      	it	eq
 80060b2:	3002      	addeq	r0, #2
 80060b4:	f43f ae69 	beq.w	8005d8a <_malloc_r+0xaa>
 80060b8:	e62e      	b.n	8005d18 <_malloc_r+0x38>
 80060ba:	441a      	add	r2, r3
 80060bc:	461c      	mov	r4, r3
 80060be:	6851      	ldr	r1, [r2, #4]
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	f854 5f08 	ldr.w	r5, [r4, #8]!
 80060c6:	f041 0101 	orr.w	r1, r1, #1
 80060ca:	6051      	str	r1, [r2, #4]
 80060cc:	4630      	mov	r0, r6
 80060ce:	60eb      	str	r3, [r5, #12]
 80060d0:	609d      	str	r5, [r3, #8]
 80060d2:	f000 f947 	bl	8006364 <__malloc_unlock>
 80060d6:	e62f      	b.n	8005d38 <_malloc_r+0x58>
 80060d8:	305b      	adds	r0, #91	; 0x5b
 80060da:	0041      	lsls	r1, r0, #1
 80060dc:	e640      	b.n	8005d60 <_malloc_r+0x80>
 80060de:	099a      	lsrs	r2, r3, #6
 80060e0:	3238      	adds	r2, #56	; 0x38
 80060e2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 80060e6:	e7aa      	b.n	800603e <_malloc_r+0x35e>
 80060e8:	42bc      	cmp	r4, r7
 80060ea:	4b45      	ldr	r3, [pc, #276]	; (8006200 <_malloc_r+0x520>)
 80060ec:	f43f af0e 	beq.w	8005f0c <_malloc_r+0x22c>
 80060f0:	689c      	ldr	r4, [r3, #8]
 80060f2:	6862      	ldr	r2, [r4, #4]
 80060f4:	f022 0203 	bic.w	r2, r2, #3
 80060f8:	e768      	b.n	8005fcc <_malloc_r+0x2ec>
 80060fa:	f8d8 8000 	ldr.w	r8, [r8]
 80060fe:	4598      	cmp	r8, r3
 8006100:	d17c      	bne.n	80061fc <_malloc_r+0x51c>
 8006102:	f010 0f03 	tst.w	r0, #3
 8006106:	f1a8 0308 	sub.w	r3, r8, #8
 800610a:	f100 30ff 	add.w	r0, r0, #4294967295	; 0xffffffff
 800610e:	d1f4      	bne.n	80060fa <_malloc_r+0x41a>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	ea23 0304 	bic.w	r3, r3, r4
 8006116:	607b      	str	r3, [r7, #4]
 8006118:	0064      	lsls	r4, r4, #1
 800611a:	429c      	cmp	r4, r3
 800611c:	f63f aeca 	bhi.w	8005eb4 <_malloc_r+0x1d4>
 8006120:	2c00      	cmp	r4, #0
 8006122:	f43f aec7 	beq.w	8005eb4 <_malloc_r+0x1d4>
 8006126:	4223      	tst	r3, r4
 8006128:	4648      	mov	r0, r9
 800612a:	f47f ae69 	bne.w	8005e00 <_malloc_r+0x120>
 800612e:	0064      	lsls	r4, r4, #1
 8006130:	4223      	tst	r3, r4
 8006132:	f100 0004 	add.w	r0, r0, #4
 8006136:	d0fa      	beq.n	800612e <_malloc_r+0x44e>
 8006138:	e662      	b.n	8005e00 <_malloc_r+0x120>
 800613a:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 800613e:	d818      	bhi.n	8006172 <_malloc_r+0x492>
 8006140:	0be8      	lsrs	r0, r5, #15
 8006142:	3077      	adds	r0, #119	; 0x77
 8006144:	0041      	lsls	r1, r0, #1
 8006146:	e60b      	b.n	8005d60 <_malloc_r+0x80>
 8006148:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800614c:	e6fb      	b.n	8005f46 <_malloc_r+0x266>
 800614e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006152:	1092      	asrs	r2, r2, #2
 8006154:	f04f 0c01 	mov.w	ip, #1
 8006158:	fa0c f202 	lsl.w	r2, ip, r2
 800615c:	4313      	orrs	r3, r2
 800615e:	f8c8 3004 	str.w	r3, [r8, #4]
 8006162:	460a      	mov	r2, r1
 8006164:	e77d      	b.n	8006062 <_malloc_r+0x382>
 8006166:	2301      	movs	r3, #1
 8006168:	f8c9 3004 	str.w	r3, [r9, #4]
 800616c:	464c      	mov	r4, r9
 800616e:	2200      	movs	r2, #0
 8006170:	e72c      	b.n	8005fcc <_malloc_r+0x2ec>
 8006172:	f240 5354 	movw	r3, #1364	; 0x554
 8006176:	4298      	cmp	r0, r3
 8006178:	d81c      	bhi.n	80061b4 <_malloc_r+0x4d4>
 800617a:	0ca8      	lsrs	r0, r5, #18
 800617c:	307c      	adds	r0, #124	; 0x7c
 800617e:	0041      	lsls	r1, r0, #1
 8006180:	e5ee      	b.n	8005d60 <_malloc_r+0x80>
 8006182:	3210      	adds	r2, #16
 8006184:	e6b4      	b.n	8005ef0 <_malloc_r+0x210>
 8006186:	2a54      	cmp	r2, #84	; 0x54
 8006188:	d823      	bhi.n	80061d2 <_malloc_r+0x4f2>
 800618a:	0b1a      	lsrs	r2, r3, #12
 800618c:	326e      	adds	r2, #110	; 0x6e
 800618e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8006192:	e754      	b.n	800603e <_malloc_r+0x35e>
 8006194:	68bc      	ldr	r4, [r7, #8]
 8006196:	6862      	ldr	r2, [r4, #4]
 8006198:	f022 0203 	bic.w	r2, r2, #3
 800619c:	e716      	b.n	8005fcc <_malloc_r+0x2ec>
 800619e:	f3cb 000b 	ubfx	r0, fp, #0, #12
 80061a2:	2800      	cmp	r0, #0
 80061a4:	f47f aeb9 	bne.w	8005f1a <_malloc_r+0x23a>
 80061a8:	4442      	add	r2, r8
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	f042 0201 	orr.w	r2, r2, #1
 80061b0:	605a      	str	r2, [r3, #4]
 80061b2:	e6fd      	b.n	8005fb0 <_malloc_r+0x2d0>
 80061b4:	21fc      	movs	r1, #252	; 0xfc
 80061b6:	207e      	movs	r0, #126	; 0x7e
 80061b8:	e5d2      	b.n	8005d60 <_malloc_r+0x80>
 80061ba:	2201      	movs	r2, #1
 80061bc:	f04f 0a00 	mov.w	sl, #0
 80061c0:	e6d4      	b.n	8005f6c <_malloc_r+0x28c>
 80061c2:	f104 0108 	add.w	r1, r4, #8
 80061c6:	4630      	mov	r0, r6
 80061c8:	f7ff faf4 	bl	80057b4 <_free_r>
 80061cc:	f8da 1000 	ldr.w	r1, [sl]
 80061d0:	e6ee      	b.n	8005fb0 <_malloc_r+0x2d0>
 80061d2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80061d6:	d804      	bhi.n	80061e2 <_malloc_r+0x502>
 80061d8:	0bda      	lsrs	r2, r3, #15
 80061da:	3277      	adds	r2, #119	; 0x77
 80061dc:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 80061e0:	e72d      	b.n	800603e <_malloc_r+0x35e>
 80061e2:	f240 5154 	movw	r1, #1364	; 0x554
 80061e6:	428a      	cmp	r2, r1
 80061e8:	d804      	bhi.n	80061f4 <_malloc_r+0x514>
 80061ea:	0c9a      	lsrs	r2, r3, #18
 80061ec:	327c      	adds	r2, #124	; 0x7c
 80061ee:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 80061f2:	e724      	b.n	800603e <_malloc_r+0x35e>
 80061f4:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
 80061f8:	227e      	movs	r2, #126	; 0x7e
 80061fa:	e720      	b.n	800603e <_malloc_r+0x35e>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	e78b      	b.n	8006118 <_malloc_r+0x438>
 8006200:	2000062c 	.word	0x2000062c

08006204 <memchr>:
 8006204:	0783      	lsls	r3, r0, #30
 8006206:	b470      	push	{r4, r5, r6}
 8006208:	b2c9      	uxtb	r1, r1
 800620a:	d040      	beq.n	800628e <memchr+0x8a>
 800620c:	1e54      	subs	r4, r2, #1
 800620e:	2a00      	cmp	r2, #0
 8006210:	d03f      	beq.n	8006292 <memchr+0x8e>
 8006212:	7803      	ldrb	r3, [r0, #0]
 8006214:	428b      	cmp	r3, r1
 8006216:	bf18      	it	ne
 8006218:	1c43      	addne	r3, r0, #1
 800621a:	d106      	bne.n	800622a <memchr+0x26>
 800621c:	e01d      	b.n	800625a <memchr+0x56>
 800621e:	b1f4      	cbz	r4, 800625e <memchr+0x5a>
 8006220:	7802      	ldrb	r2, [r0, #0]
 8006222:	428a      	cmp	r2, r1
 8006224:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8006228:	d017      	beq.n	800625a <memchr+0x56>
 800622a:	f013 0f03 	tst.w	r3, #3
 800622e:	4618      	mov	r0, r3
 8006230:	f103 0301 	add.w	r3, r3, #1
 8006234:	d1f3      	bne.n	800621e <memchr+0x1a>
 8006236:	2c03      	cmp	r4, #3
 8006238:	d814      	bhi.n	8006264 <memchr+0x60>
 800623a:	b184      	cbz	r4, 800625e <memchr+0x5a>
 800623c:	7803      	ldrb	r3, [r0, #0]
 800623e:	428b      	cmp	r3, r1
 8006240:	d00b      	beq.n	800625a <memchr+0x56>
 8006242:	1905      	adds	r5, r0, r4
 8006244:	1c43      	adds	r3, r0, #1
 8006246:	e002      	b.n	800624e <memchr+0x4a>
 8006248:	7802      	ldrb	r2, [r0, #0]
 800624a:	428a      	cmp	r2, r1
 800624c:	d005      	beq.n	800625a <memchr+0x56>
 800624e:	42ab      	cmp	r3, r5
 8006250:	4618      	mov	r0, r3
 8006252:	f103 0301 	add.w	r3, r3, #1
 8006256:	d1f7      	bne.n	8006248 <memchr+0x44>
 8006258:	2000      	movs	r0, #0
 800625a:	bc70      	pop	{r4, r5, r6}
 800625c:	4770      	bx	lr
 800625e:	4620      	mov	r0, r4
 8006260:	bc70      	pop	{r4, r5, r6}
 8006262:	4770      	bx	lr
 8006264:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 8006268:	4602      	mov	r2, r0
 800626a:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 800626e:	4610      	mov	r0, r2
 8006270:	3204      	adds	r2, #4
 8006272:	6803      	ldr	r3, [r0, #0]
 8006274:	4073      	eors	r3, r6
 8006276:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 800627a:	ea25 0303 	bic.w	r3, r5, r3
 800627e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8006282:	d1da      	bne.n	800623a <memchr+0x36>
 8006284:	3c04      	subs	r4, #4
 8006286:	2c03      	cmp	r4, #3
 8006288:	4610      	mov	r0, r2
 800628a:	d8f0      	bhi.n	800626e <memchr+0x6a>
 800628c:	e7d5      	b.n	800623a <memchr+0x36>
 800628e:	4614      	mov	r4, r2
 8006290:	e7d1      	b.n	8006236 <memchr+0x32>
 8006292:	4610      	mov	r0, r2
 8006294:	e7e1      	b.n	800625a <memchr+0x56>
 8006296:	bf00      	nop

08006298 <memmove>:
 8006298:	4288      	cmp	r0, r1
 800629a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800629c:	d90d      	bls.n	80062ba <memmove+0x22>
 800629e:	188b      	adds	r3, r1, r2
 80062a0:	4298      	cmp	r0, r3
 80062a2:	d20a      	bcs.n	80062ba <memmove+0x22>
 80062a4:	1881      	adds	r1, r0, r2
 80062a6:	2a00      	cmp	r2, #0
 80062a8:	d054      	beq.n	8006354 <memmove+0xbc>
 80062aa:	1a9a      	subs	r2, r3, r2
 80062ac:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80062b0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d1f9      	bne.n	80062ac <memmove+0x14>
 80062b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062ba:	2a0f      	cmp	r2, #15
 80062bc:	d948      	bls.n	8006350 <memmove+0xb8>
 80062be:	ea40 0301 	orr.w	r3, r0, r1
 80062c2:	079b      	lsls	r3, r3, #30
 80062c4:	d147      	bne.n	8006356 <memmove+0xbe>
 80062c6:	f100 0410 	add.w	r4, r0, #16
 80062ca:	f101 0310 	add.w	r3, r1, #16
 80062ce:	4615      	mov	r5, r2
 80062d0:	f853 6c10 	ldr.w	r6, [r3, #-16]
 80062d4:	f844 6c10 	str.w	r6, [r4, #-16]
 80062d8:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 80062dc:	f844 6c0c 	str.w	r6, [r4, #-12]
 80062e0:	f853 6c08 	ldr.w	r6, [r3, #-8]
 80062e4:	f844 6c08 	str.w	r6, [r4, #-8]
 80062e8:	3d10      	subs	r5, #16
 80062ea:	f853 6c04 	ldr.w	r6, [r3, #-4]
 80062ee:	f844 6c04 	str.w	r6, [r4, #-4]
 80062f2:	2d0f      	cmp	r5, #15
 80062f4:	f103 0310 	add.w	r3, r3, #16
 80062f8:	f104 0410 	add.w	r4, r4, #16
 80062fc:	d8e8      	bhi.n	80062d0 <memmove+0x38>
 80062fe:	f1a2 0310 	sub.w	r3, r2, #16
 8006302:	f023 030f 	bic.w	r3, r3, #15
 8006306:	f002 0e0f 	and.w	lr, r2, #15
 800630a:	3310      	adds	r3, #16
 800630c:	f1be 0f03 	cmp.w	lr, #3
 8006310:	4419      	add	r1, r3
 8006312:	4403      	add	r3, r0
 8006314:	d921      	bls.n	800635a <memmove+0xc2>
 8006316:	1f1e      	subs	r6, r3, #4
 8006318:	460d      	mov	r5, r1
 800631a:	4674      	mov	r4, lr
 800631c:	3c04      	subs	r4, #4
 800631e:	f855 7b04 	ldr.w	r7, [r5], #4
 8006322:	f846 7f04 	str.w	r7, [r6, #4]!
 8006326:	2c03      	cmp	r4, #3
 8006328:	d8f8      	bhi.n	800631c <memmove+0x84>
 800632a:	f1ae 0404 	sub.w	r4, lr, #4
 800632e:	f024 0403 	bic.w	r4, r4, #3
 8006332:	3404      	adds	r4, #4
 8006334:	4423      	add	r3, r4
 8006336:	4421      	add	r1, r4
 8006338:	f002 0203 	and.w	r2, r2, #3
 800633c:	b152      	cbz	r2, 8006354 <memmove+0xbc>
 800633e:	3b01      	subs	r3, #1
 8006340:	440a      	add	r2, r1
 8006342:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006346:	f803 4f01 	strb.w	r4, [r3, #1]!
 800634a:	4291      	cmp	r1, r2
 800634c:	d1f9      	bne.n	8006342 <memmove+0xaa>
 800634e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006350:	4603      	mov	r3, r0
 8006352:	e7f3      	b.n	800633c <memmove+0xa4>
 8006354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006356:	4603      	mov	r3, r0
 8006358:	e7f1      	b.n	800633e <memmove+0xa6>
 800635a:	4672      	mov	r2, lr
 800635c:	e7ee      	b.n	800633c <memmove+0xa4>
 800635e:	bf00      	nop

08006360 <__malloc_lock>:
 8006360:	4770      	bx	lr
 8006362:	bf00      	nop

08006364 <__malloc_unlock>:
 8006364:	4770      	bx	lr
 8006366:	bf00      	nop

08006368 <_putc_r>:
 8006368:	b570      	push	{r4, r5, r6, lr}
 800636a:	460d      	mov	r5, r1
 800636c:	4614      	mov	r4, r2
 800636e:	4606      	mov	r6, r0
 8006370:	b108      	cbz	r0, 8006376 <_putc_r+0xe>
 8006372:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006374:	b1d3      	cbz	r3, 80063ac <_putc_r+0x44>
 8006376:	68a3      	ldr	r3, [r4, #8]
 8006378:	3b01      	subs	r3, #1
 800637a:	2b00      	cmp	r3, #0
 800637c:	60a3      	str	r3, [r4, #8]
 800637e:	db06      	blt.n	800638e <_putc_r+0x26>
 8006380:	6823      	ldr	r3, [r4, #0]
 8006382:	701d      	strb	r5, [r3, #0]
 8006384:	6823      	ldr	r3, [r4, #0]
 8006386:	1c5a      	adds	r2, r3, #1
 8006388:	6022      	str	r2, [r4, #0]
 800638a:	7818      	ldrb	r0, [r3, #0]
 800638c:	bd70      	pop	{r4, r5, r6, pc}
 800638e:	69a2      	ldr	r2, [r4, #24]
 8006390:	4293      	cmp	r3, r2
 8006392:	db0e      	blt.n	80063b2 <_putc_r+0x4a>
 8006394:	6823      	ldr	r3, [r4, #0]
 8006396:	701d      	strb	r5, [r3, #0]
 8006398:	6823      	ldr	r3, [r4, #0]
 800639a:	7819      	ldrb	r1, [r3, #0]
 800639c:	290a      	cmp	r1, #10
 800639e:	d1f2      	bne.n	8006386 <_putc_r+0x1e>
 80063a0:	4630      	mov	r0, r6
 80063a2:	4622      	mov	r2, r4
 80063a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80063a8:	f000 ba42 	b.w	8006830 <__swbuf_r>
 80063ac:	f7ff f994 	bl	80056d8 <__sinit>
 80063b0:	e7e1      	b.n	8006376 <_putc_r+0xe>
 80063b2:	4630      	mov	r0, r6
 80063b4:	4629      	mov	r1, r5
 80063b6:	4622      	mov	r2, r4
 80063b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80063bc:	f000 ba38 	b.w	8006830 <__swbuf_r>

080063c0 <_realloc_r>:
 80063c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063c4:	4617      	mov	r7, r2
 80063c6:	b083      	sub	sp, #12
 80063c8:	460e      	mov	r6, r1
 80063ca:	2900      	cmp	r1, #0
 80063cc:	f000 80e7 	beq.w	800659e <_realloc_r+0x1de>
 80063d0:	4681      	mov	r9, r0
 80063d2:	f107 050b 	add.w	r5, r7, #11
 80063d6:	f7ff ffc3 	bl	8006360 <__malloc_lock>
 80063da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80063de:	2d16      	cmp	r5, #22
 80063e0:	f023 0403 	bic.w	r4, r3, #3
 80063e4:	f1a6 0808 	sub.w	r8, r6, #8
 80063e8:	d84c      	bhi.n	8006484 <_realloc_r+0xc4>
 80063ea:	2210      	movs	r2, #16
 80063ec:	4615      	mov	r5, r2
 80063ee:	42af      	cmp	r7, r5
 80063f0:	d84d      	bhi.n	800648e <_realloc_r+0xce>
 80063f2:	4294      	cmp	r4, r2
 80063f4:	f280 8084 	bge.w	8006500 <_realloc_r+0x140>
 80063f8:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 80067a8 <_realloc_r+0x3e8>
 80063fc:	f8db 0008 	ldr.w	r0, [fp, #8]
 8006400:	eb08 0104 	add.w	r1, r8, r4
 8006404:	4288      	cmp	r0, r1
 8006406:	f000 80d6 	beq.w	80065b6 <_realloc_r+0x1f6>
 800640a:	6848      	ldr	r0, [r1, #4]
 800640c:	f020 0e01 	bic.w	lr, r0, #1
 8006410:	448e      	add	lr, r1
 8006412:	f8de e004 	ldr.w	lr, [lr, #4]
 8006416:	f01e 0f01 	tst.w	lr, #1
 800641a:	d13f      	bne.n	800649c <_realloc_r+0xdc>
 800641c:	f020 0003 	bic.w	r0, r0, #3
 8006420:	4420      	add	r0, r4
 8006422:	4290      	cmp	r0, r2
 8006424:	f280 80c1 	bge.w	80065aa <_realloc_r+0x1ea>
 8006428:	07db      	lsls	r3, r3, #31
 800642a:	f100 808f 	bmi.w	800654c <_realloc_r+0x18c>
 800642e:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8006432:	ebc3 0a08 	rsb	sl, r3, r8
 8006436:	f8da 3004 	ldr.w	r3, [sl, #4]
 800643a:	f023 0303 	bic.w	r3, r3, #3
 800643e:	eb00 0e03 	add.w	lr, r0, r3
 8006442:	4596      	cmp	lr, r2
 8006444:	db34      	blt.n	80064b0 <_realloc_r+0xf0>
 8006446:	68cb      	ldr	r3, [r1, #12]
 8006448:	688a      	ldr	r2, [r1, #8]
 800644a:	4657      	mov	r7, sl
 800644c:	60d3      	str	r3, [r2, #12]
 800644e:	609a      	str	r2, [r3, #8]
 8006450:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8006454:	f8da 300c 	ldr.w	r3, [sl, #12]
 8006458:	60cb      	str	r3, [r1, #12]
 800645a:	1f22      	subs	r2, r4, #4
 800645c:	2a24      	cmp	r2, #36	; 0x24
 800645e:	6099      	str	r1, [r3, #8]
 8006460:	f200 8136 	bhi.w	80066d0 <_realloc_r+0x310>
 8006464:	2a13      	cmp	r2, #19
 8006466:	f240 80fd 	bls.w	8006664 <_realloc_r+0x2a4>
 800646a:	6833      	ldr	r3, [r6, #0]
 800646c:	f8ca 3008 	str.w	r3, [sl, #8]
 8006470:	6873      	ldr	r3, [r6, #4]
 8006472:	f8ca 300c 	str.w	r3, [sl, #12]
 8006476:	2a1b      	cmp	r2, #27
 8006478:	f200 8140 	bhi.w	80066fc <_realloc_r+0x33c>
 800647c:	3608      	adds	r6, #8
 800647e:	f10a 0310 	add.w	r3, sl, #16
 8006482:	e0f0      	b.n	8006666 <_realloc_r+0x2a6>
 8006484:	f025 0507 	bic.w	r5, r5, #7
 8006488:	2d00      	cmp	r5, #0
 800648a:	462a      	mov	r2, r5
 800648c:	daaf      	bge.n	80063ee <_realloc_r+0x2e>
 800648e:	230c      	movs	r3, #12
 8006490:	2000      	movs	r0, #0
 8006492:	f8c9 3000 	str.w	r3, [r9]
 8006496:	b003      	add	sp, #12
 8006498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800649c:	07d9      	lsls	r1, r3, #31
 800649e:	d455      	bmi.n	800654c <_realloc_r+0x18c>
 80064a0:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80064a4:	ebc3 0a08 	rsb	sl, r3, r8
 80064a8:	f8da 3004 	ldr.w	r3, [sl, #4]
 80064ac:	f023 0303 	bic.w	r3, r3, #3
 80064b0:	4423      	add	r3, r4
 80064b2:	4293      	cmp	r3, r2
 80064b4:	db4a      	blt.n	800654c <_realloc_r+0x18c>
 80064b6:	4657      	mov	r7, sl
 80064b8:	f8da 100c 	ldr.w	r1, [sl, #12]
 80064bc:	f857 0f08 	ldr.w	r0, [r7, #8]!
 80064c0:	1f22      	subs	r2, r4, #4
 80064c2:	2a24      	cmp	r2, #36	; 0x24
 80064c4:	60c1      	str	r1, [r0, #12]
 80064c6:	6088      	str	r0, [r1, #8]
 80064c8:	f200 810e 	bhi.w	80066e8 <_realloc_r+0x328>
 80064cc:	2a13      	cmp	r2, #19
 80064ce:	f240 8109 	bls.w	80066e4 <_realloc_r+0x324>
 80064d2:	6831      	ldr	r1, [r6, #0]
 80064d4:	f8ca 1008 	str.w	r1, [sl, #8]
 80064d8:	6871      	ldr	r1, [r6, #4]
 80064da:	f8ca 100c 	str.w	r1, [sl, #12]
 80064de:	2a1b      	cmp	r2, #27
 80064e0:	f200 8121 	bhi.w	8006726 <_realloc_r+0x366>
 80064e4:	3608      	adds	r6, #8
 80064e6:	f10a 0210 	add.w	r2, sl, #16
 80064ea:	6831      	ldr	r1, [r6, #0]
 80064ec:	6011      	str	r1, [r2, #0]
 80064ee:	6871      	ldr	r1, [r6, #4]
 80064f0:	6051      	str	r1, [r2, #4]
 80064f2:	68b1      	ldr	r1, [r6, #8]
 80064f4:	6091      	str	r1, [r2, #8]
 80064f6:	461c      	mov	r4, r3
 80064f8:	f8da 3004 	ldr.w	r3, [sl, #4]
 80064fc:	463e      	mov	r6, r7
 80064fe:	46d0      	mov	r8, sl
 8006500:	1b62      	subs	r2, r4, r5
 8006502:	2a0f      	cmp	r2, #15
 8006504:	f003 0301 	and.w	r3, r3, #1
 8006508:	d80e      	bhi.n	8006528 <_realloc_r+0x168>
 800650a:	4323      	orrs	r3, r4
 800650c:	4444      	add	r4, r8
 800650e:	f8c8 3004 	str.w	r3, [r8, #4]
 8006512:	6863      	ldr	r3, [r4, #4]
 8006514:	f043 0301 	orr.w	r3, r3, #1
 8006518:	6063      	str	r3, [r4, #4]
 800651a:	4648      	mov	r0, r9
 800651c:	f7ff ff22 	bl	8006364 <__malloc_unlock>
 8006520:	4630      	mov	r0, r6
 8006522:	b003      	add	sp, #12
 8006524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006528:	eb08 0105 	add.w	r1, r8, r5
 800652c:	431d      	orrs	r5, r3
 800652e:	f042 0301 	orr.w	r3, r2, #1
 8006532:	440a      	add	r2, r1
 8006534:	f8c8 5004 	str.w	r5, [r8, #4]
 8006538:	604b      	str	r3, [r1, #4]
 800653a:	6853      	ldr	r3, [r2, #4]
 800653c:	f043 0301 	orr.w	r3, r3, #1
 8006540:	3108      	adds	r1, #8
 8006542:	6053      	str	r3, [r2, #4]
 8006544:	4648      	mov	r0, r9
 8006546:	f7ff f935 	bl	80057b4 <_free_r>
 800654a:	e7e6      	b.n	800651a <_realloc_r+0x15a>
 800654c:	4639      	mov	r1, r7
 800654e:	4648      	mov	r0, r9
 8006550:	f7ff fbc6 	bl	8005ce0 <_malloc_r>
 8006554:	4607      	mov	r7, r0
 8006556:	b1d8      	cbz	r0, 8006590 <_realloc_r+0x1d0>
 8006558:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800655c:	f023 0201 	bic.w	r2, r3, #1
 8006560:	4442      	add	r2, r8
 8006562:	f1a0 0108 	sub.w	r1, r0, #8
 8006566:	4291      	cmp	r1, r2
 8006568:	f000 80ac 	beq.w	80066c4 <_realloc_r+0x304>
 800656c:	1f22      	subs	r2, r4, #4
 800656e:	2a24      	cmp	r2, #36	; 0x24
 8006570:	f200 8099 	bhi.w	80066a6 <_realloc_r+0x2e6>
 8006574:	2a13      	cmp	r2, #19
 8006576:	d86a      	bhi.n	800664e <_realloc_r+0x28e>
 8006578:	4603      	mov	r3, r0
 800657a:	4632      	mov	r2, r6
 800657c:	6811      	ldr	r1, [r2, #0]
 800657e:	6019      	str	r1, [r3, #0]
 8006580:	6851      	ldr	r1, [r2, #4]
 8006582:	6059      	str	r1, [r3, #4]
 8006584:	6892      	ldr	r2, [r2, #8]
 8006586:	609a      	str	r2, [r3, #8]
 8006588:	4631      	mov	r1, r6
 800658a:	4648      	mov	r0, r9
 800658c:	f7ff f912 	bl	80057b4 <_free_r>
 8006590:	4648      	mov	r0, r9
 8006592:	f7ff fee7 	bl	8006364 <__malloc_unlock>
 8006596:	4638      	mov	r0, r7
 8006598:	b003      	add	sp, #12
 800659a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800659e:	4611      	mov	r1, r2
 80065a0:	b003      	add	sp, #12
 80065a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065a6:	f7ff bb9b 	b.w	8005ce0 <_malloc_r>
 80065aa:	68ca      	ldr	r2, [r1, #12]
 80065ac:	6889      	ldr	r1, [r1, #8]
 80065ae:	4604      	mov	r4, r0
 80065b0:	60ca      	str	r2, [r1, #12]
 80065b2:	6091      	str	r1, [r2, #8]
 80065b4:	e7a4      	b.n	8006500 <_realloc_r+0x140>
 80065b6:	6841      	ldr	r1, [r0, #4]
 80065b8:	f021 0103 	bic.w	r1, r1, #3
 80065bc:	4421      	add	r1, r4
 80065be:	f105 0010 	add.w	r0, r5, #16
 80065c2:	4281      	cmp	r1, r0
 80065c4:	da5b      	bge.n	800667e <_realloc_r+0x2be>
 80065c6:	07db      	lsls	r3, r3, #31
 80065c8:	d4c0      	bmi.n	800654c <_realloc_r+0x18c>
 80065ca:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80065ce:	ebc3 0a08 	rsb	sl, r3, r8
 80065d2:	f8da 3004 	ldr.w	r3, [sl, #4]
 80065d6:	f023 0303 	bic.w	r3, r3, #3
 80065da:	eb01 0c03 	add.w	ip, r1, r3
 80065de:	4560      	cmp	r0, ip
 80065e0:	f73f af66 	bgt.w	80064b0 <_realloc_r+0xf0>
 80065e4:	4657      	mov	r7, sl
 80065e6:	f8da 300c 	ldr.w	r3, [sl, #12]
 80065ea:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80065ee:	1f22      	subs	r2, r4, #4
 80065f0:	2a24      	cmp	r2, #36	; 0x24
 80065f2:	60cb      	str	r3, [r1, #12]
 80065f4:	6099      	str	r1, [r3, #8]
 80065f6:	f200 80b8 	bhi.w	800676a <_realloc_r+0x3aa>
 80065fa:	2a13      	cmp	r2, #19
 80065fc:	f240 80a9 	bls.w	8006752 <_realloc_r+0x392>
 8006600:	6833      	ldr	r3, [r6, #0]
 8006602:	f8ca 3008 	str.w	r3, [sl, #8]
 8006606:	6873      	ldr	r3, [r6, #4]
 8006608:	f8ca 300c 	str.w	r3, [sl, #12]
 800660c:	2a1b      	cmp	r2, #27
 800660e:	f200 80b5 	bhi.w	800677c <_realloc_r+0x3bc>
 8006612:	3608      	adds	r6, #8
 8006614:	f10a 0310 	add.w	r3, sl, #16
 8006618:	6832      	ldr	r2, [r6, #0]
 800661a:	601a      	str	r2, [r3, #0]
 800661c:	6872      	ldr	r2, [r6, #4]
 800661e:	605a      	str	r2, [r3, #4]
 8006620:	68b2      	ldr	r2, [r6, #8]
 8006622:	609a      	str	r2, [r3, #8]
 8006624:	eb0a 0205 	add.w	r2, sl, r5
 8006628:	ebc5 030c 	rsb	r3, r5, ip
 800662c:	f043 0301 	orr.w	r3, r3, #1
 8006630:	f8cb 2008 	str.w	r2, [fp, #8]
 8006634:	6053      	str	r3, [r2, #4]
 8006636:	f8da 3004 	ldr.w	r3, [sl, #4]
 800663a:	f003 0301 	and.w	r3, r3, #1
 800663e:	431d      	orrs	r5, r3
 8006640:	4648      	mov	r0, r9
 8006642:	f8ca 5004 	str.w	r5, [sl, #4]
 8006646:	f7ff fe8d 	bl	8006364 <__malloc_unlock>
 800664a:	4638      	mov	r0, r7
 800664c:	e769      	b.n	8006522 <_realloc_r+0x162>
 800664e:	6833      	ldr	r3, [r6, #0]
 8006650:	6003      	str	r3, [r0, #0]
 8006652:	6873      	ldr	r3, [r6, #4]
 8006654:	6043      	str	r3, [r0, #4]
 8006656:	2a1b      	cmp	r2, #27
 8006658:	d829      	bhi.n	80066ae <_realloc_r+0x2ee>
 800665a:	f100 0308 	add.w	r3, r0, #8
 800665e:	f106 0208 	add.w	r2, r6, #8
 8006662:	e78b      	b.n	800657c <_realloc_r+0x1bc>
 8006664:	463b      	mov	r3, r7
 8006666:	6832      	ldr	r2, [r6, #0]
 8006668:	601a      	str	r2, [r3, #0]
 800666a:	6872      	ldr	r2, [r6, #4]
 800666c:	605a      	str	r2, [r3, #4]
 800666e:	68b2      	ldr	r2, [r6, #8]
 8006670:	609a      	str	r2, [r3, #8]
 8006672:	463e      	mov	r6, r7
 8006674:	4674      	mov	r4, lr
 8006676:	f8da 3004 	ldr.w	r3, [sl, #4]
 800667a:	46d0      	mov	r8, sl
 800667c:	e740      	b.n	8006500 <_realloc_r+0x140>
 800667e:	eb08 0205 	add.w	r2, r8, r5
 8006682:	1b4b      	subs	r3, r1, r5
 8006684:	f043 0301 	orr.w	r3, r3, #1
 8006688:	f8cb 2008 	str.w	r2, [fp, #8]
 800668c:	6053      	str	r3, [r2, #4]
 800668e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8006692:	f003 0301 	and.w	r3, r3, #1
 8006696:	431d      	orrs	r5, r3
 8006698:	4648      	mov	r0, r9
 800669a:	f846 5c04 	str.w	r5, [r6, #-4]
 800669e:	f7ff fe61 	bl	8006364 <__malloc_unlock>
 80066a2:	4630      	mov	r0, r6
 80066a4:	e73d      	b.n	8006522 <_realloc_r+0x162>
 80066a6:	4631      	mov	r1, r6
 80066a8:	f7ff fdf6 	bl	8006298 <memmove>
 80066ac:	e76c      	b.n	8006588 <_realloc_r+0x1c8>
 80066ae:	68b3      	ldr	r3, [r6, #8]
 80066b0:	6083      	str	r3, [r0, #8]
 80066b2:	68f3      	ldr	r3, [r6, #12]
 80066b4:	60c3      	str	r3, [r0, #12]
 80066b6:	2a24      	cmp	r2, #36	; 0x24
 80066b8:	d02c      	beq.n	8006714 <_realloc_r+0x354>
 80066ba:	f100 0310 	add.w	r3, r0, #16
 80066be:	f106 0210 	add.w	r2, r6, #16
 80066c2:	e75b      	b.n	800657c <_realloc_r+0x1bc>
 80066c4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80066c8:	f022 0203 	bic.w	r2, r2, #3
 80066cc:	4414      	add	r4, r2
 80066ce:	e717      	b.n	8006500 <_realloc_r+0x140>
 80066d0:	4631      	mov	r1, r6
 80066d2:	4638      	mov	r0, r7
 80066d4:	4674      	mov	r4, lr
 80066d6:	463e      	mov	r6, r7
 80066d8:	f7ff fdde 	bl	8006298 <memmove>
 80066dc:	46d0      	mov	r8, sl
 80066de:	f8da 3004 	ldr.w	r3, [sl, #4]
 80066e2:	e70d      	b.n	8006500 <_realloc_r+0x140>
 80066e4:	463a      	mov	r2, r7
 80066e6:	e700      	b.n	80064ea <_realloc_r+0x12a>
 80066e8:	4631      	mov	r1, r6
 80066ea:	4638      	mov	r0, r7
 80066ec:	461c      	mov	r4, r3
 80066ee:	463e      	mov	r6, r7
 80066f0:	f7ff fdd2 	bl	8006298 <memmove>
 80066f4:	46d0      	mov	r8, sl
 80066f6:	f8da 3004 	ldr.w	r3, [sl, #4]
 80066fa:	e701      	b.n	8006500 <_realloc_r+0x140>
 80066fc:	68b3      	ldr	r3, [r6, #8]
 80066fe:	f8ca 3010 	str.w	r3, [sl, #16]
 8006702:	68f3      	ldr	r3, [r6, #12]
 8006704:	f8ca 3014 	str.w	r3, [sl, #20]
 8006708:	2a24      	cmp	r2, #36	; 0x24
 800670a:	d018      	beq.n	800673e <_realloc_r+0x37e>
 800670c:	3610      	adds	r6, #16
 800670e:	f10a 0318 	add.w	r3, sl, #24
 8006712:	e7a8      	b.n	8006666 <_realloc_r+0x2a6>
 8006714:	6933      	ldr	r3, [r6, #16]
 8006716:	6103      	str	r3, [r0, #16]
 8006718:	6973      	ldr	r3, [r6, #20]
 800671a:	6143      	str	r3, [r0, #20]
 800671c:	f106 0218 	add.w	r2, r6, #24
 8006720:	f100 0318 	add.w	r3, r0, #24
 8006724:	e72a      	b.n	800657c <_realloc_r+0x1bc>
 8006726:	68b1      	ldr	r1, [r6, #8]
 8006728:	f8ca 1010 	str.w	r1, [sl, #16]
 800672c:	68f1      	ldr	r1, [r6, #12]
 800672e:	f8ca 1014 	str.w	r1, [sl, #20]
 8006732:	2a24      	cmp	r2, #36	; 0x24
 8006734:	d00f      	beq.n	8006756 <_realloc_r+0x396>
 8006736:	3610      	adds	r6, #16
 8006738:	f10a 0218 	add.w	r2, sl, #24
 800673c:	e6d5      	b.n	80064ea <_realloc_r+0x12a>
 800673e:	6933      	ldr	r3, [r6, #16]
 8006740:	f8ca 3018 	str.w	r3, [sl, #24]
 8006744:	6973      	ldr	r3, [r6, #20]
 8006746:	f8ca 301c 	str.w	r3, [sl, #28]
 800674a:	3618      	adds	r6, #24
 800674c:	f10a 0320 	add.w	r3, sl, #32
 8006750:	e789      	b.n	8006666 <_realloc_r+0x2a6>
 8006752:	463b      	mov	r3, r7
 8006754:	e760      	b.n	8006618 <_realloc_r+0x258>
 8006756:	6932      	ldr	r2, [r6, #16]
 8006758:	f8ca 2018 	str.w	r2, [sl, #24]
 800675c:	6972      	ldr	r2, [r6, #20]
 800675e:	f8ca 201c 	str.w	r2, [sl, #28]
 8006762:	3618      	adds	r6, #24
 8006764:	f10a 0220 	add.w	r2, sl, #32
 8006768:	e6bf      	b.n	80064ea <_realloc_r+0x12a>
 800676a:	4631      	mov	r1, r6
 800676c:	4638      	mov	r0, r7
 800676e:	f8cd c004 	str.w	ip, [sp, #4]
 8006772:	f7ff fd91 	bl	8006298 <memmove>
 8006776:	f8dd c004 	ldr.w	ip, [sp, #4]
 800677a:	e753      	b.n	8006624 <_realloc_r+0x264>
 800677c:	68b3      	ldr	r3, [r6, #8]
 800677e:	f8ca 3010 	str.w	r3, [sl, #16]
 8006782:	68f3      	ldr	r3, [r6, #12]
 8006784:	f8ca 3014 	str.w	r3, [sl, #20]
 8006788:	2a24      	cmp	r2, #36	; 0x24
 800678a:	d003      	beq.n	8006794 <_realloc_r+0x3d4>
 800678c:	3610      	adds	r6, #16
 800678e:	f10a 0318 	add.w	r3, sl, #24
 8006792:	e741      	b.n	8006618 <_realloc_r+0x258>
 8006794:	6933      	ldr	r3, [r6, #16]
 8006796:	f8ca 3018 	str.w	r3, [sl, #24]
 800679a:	6973      	ldr	r3, [r6, #20]
 800679c:	f8ca 301c 	str.w	r3, [sl, #28]
 80067a0:	3618      	adds	r6, #24
 80067a2:	f10a 0320 	add.w	r3, sl, #32
 80067a6:	e737      	b.n	8006618 <_realloc_r+0x258>
 80067a8:	2000062c 	.word	0x2000062c

080067ac <__sread>:
 80067ac:	b510      	push	{r4, lr}
 80067ae:	460c      	mov	r4, r1
 80067b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067b4:	f7fa f99c 	bl	8000af0 <_read_r>
 80067b8:	2800      	cmp	r0, #0
 80067ba:	db03      	blt.n	80067c4 <__sread+0x18>
 80067bc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80067be:	4403      	add	r3, r0
 80067c0:	6523      	str	r3, [r4, #80]	; 0x50
 80067c2:	bd10      	pop	{r4, pc}
 80067c4:	89a3      	ldrh	r3, [r4, #12]
 80067c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067ca:	81a3      	strh	r3, [r4, #12]
 80067cc:	bd10      	pop	{r4, pc}
 80067ce:	bf00      	nop

080067d0 <__swrite>:
 80067d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067d4:	4616      	mov	r6, r2
 80067d6:	898a      	ldrh	r2, [r1, #12]
 80067d8:	461d      	mov	r5, r3
 80067da:	05d3      	lsls	r3, r2, #23
 80067dc:	460c      	mov	r4, r1
 80067de:	4607      	mov	r7, r0
 80067e0:	d506      	bpl.n	80067f0 <__swrite+0x20>
 80067e2:	2200      	movs	r2, #0
 80067e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067e8:	2302      	movs	r3, #2
 80067ea:	f7fa f8b1 	bl	8000950 <_lseek_r>
 80067ee:	89a2      	ldrh	r2, [r4, #12]
 80067f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80067f8:	81a2      	strh	r2, [r4, #12]
 80067fa:	4638      	mov	r0, r7
 80067fc:	4632      	mov	r2, r6
 80067fe:	462b      	mov	r3, r5
 8006800:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006804:	f7fa b9fe 	b.w	8000c04 <_write_r>

08006808 <__sseek>:
 8006808:	b510      	push	{r4, lr}
 800680a:	460c      	mov	r4, r1
 800680c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006810:	f7fa f89e 	bl	8000950 <_lseek_r>
 8006814:	89a3      	ldrh	r3, [r4, #12]
 8006816:	1c42      	adds	r2, r0, #1
 8006818:	bf0e      	itee	eq
 800681a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800681e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006822:	6520      	strne	r0, [r4, #80]	; 0x50
 8006824:	81a3      	strh	r3, [r4, #12]
 8006826:	bd10      	pop	{r4, pc}

08006828 <__sclose>:
 8006828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800682c:	f7fa b886 	b.w	800093c <_close_r>

08006830 <__swbuf_r>:
 8006830:	b570      	push	{r4, r5, r6, lr}
 8006832:	460d      	mov	r5, r1
 8006834:	4614      	mov	r4, r2
 8006836:	4606      	mov	r6, r0
 8006838:	b110      	cbz	r0, 8006840 <__swbuf_r+0x10>
 800683a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800683c:	2b00      	cmp	r3, #0
 800683e:	d048      	beq.n	80068d2 <__swbuf_r+0xa2>
 8006840:	89a2      	ldrh	r2, [r4, #12]
 8006842:	69a3      	ldr	r3, [r4, #24]
 8006844:	60a3      	str	r3, [r4, #8]
 8006846:	b291      	uxth	r1, r2
 8006848:	0708      	lsls	r0, r1, #28
 800684a:	d538      	bpl.n	80068be <__swbuf_r+0x8e>
 800684c:	6923      	ldr	r3, [r4, #16]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d035      	beq.n	80068be <__swbuf_r+0x8e>
 8006852:	0489      	lsls	r1, r1, #18
 8006854:	b2ed      	uxtb	r5, r5
 8006856:	d515      	bpl.n	8006884 <__swbuf_r+0x54>
 8006858:	6822      	ldr	r2, [r4, #0]
 800685a:	6961      	ldr	r1, [r4, #20]
 800685c:	1ad3      	subs	r3, r2, r3
 800685e:	428b      	cmp	r3, r1
 8006860:	da1c      	bge.n	800689c <__swbuf_r+0x6c>
 8006862:	3301      	adds	r3, #1
 8006864:	68a1      	ldr	r1, [r4, #8]
 8006866:	1c50      	adds	r0, r2, #1
 8006868:	3901      	subs	r1, #1
 800686a:	60a1      	str	r1, [r4, #8]
 800686c:	6020      	str	r0, [r4, #0]
 800686e:	7015      	strb	r5, [r2, #0]
 8006870:	6962      	ldr	r2, [r4, #20]
 8006872:	429a      	cmp	r2, r3
 8006874:	d01a      	beq.n	80068ac <__swbuf_r+0x7c>
 8006876:	89a3      	ldrh	r3, [r4, #12]
 8006878:	07db      	lsls	r3, r3, #31
 800687a:	d501      	bpl.n	8006880 <__swbuf_r+0x50>
 800687c:	2d0a      	cmp	r5, #10
 800687e:	d015      	beq.n	80068ac <__swbuf_r+0x7c>
 8006880:	4628      	mov	r0, r5
 8006882:	bd70      	pop	{r4, r5, r6, pc}
 8006884:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8006886:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800688a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
 800688e:	81a2      	strh	r2, [r4, #12]
 8006890:	6822      	ldr	r2, [r4, #0]
 8006892:	6661      	str	r1, [r4, #100]	; 0x64
 8006894:	6961      	ldr	r1, [r4, #20]
 8006896:	1ad3      	subs	r3, r2, r3
 8006898:	428b      	cmp	r3, r1
 800689a:	dbe2      	blt.n	8006862 <__swbuf_r+0x32>
 800689c:	4630      	mov	r0, r6
 800689e:	4621      	mov	r1, r4
 80068a0:	f7fe fe86 	bl	80055b0 <_fflush_r>
 80068a4:	b940      	cbnz	r0, 80068b8 <__swbuf_r+0x88>
 80068a6:	6822      	ldr	r2, [r4, #0]
 80068a8:	2301      	movs	r3, #1
 80068aa:	e7db      	b.n	8006864 <__swbuf_r+0x34>
 80068ac:	4630      	mov	r0, r6
 80068ae:	4621      	mov	r1, r4
 80068b0:	f7fe fe7e 	bl	80055b0 <_fflush_r>
 80068b4:	2800      	cmp	r0, #0
 80068b6:	d0e3      	beq.n	8006880 <__swbuf_r+0x50>
 80068b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80068bc:	bd70      	pop	{r4, r5, r6, pc}
 80068be:	4630      	mov	r0, r6
 80068c0:	4621      	mov	r1, r4
 80068c2:	f000 f809 	bl	80068d8 <__swsetup_r>
 80068c6:	2800      	cmp	r0, #0
 80068c8:	d1f6      	bne.n	80068b8 <__swbuf_r+0x88>
 80068ca:	89a2      	ldrh	r2, [r4, #12]
 80068cc:	6923      	ldr	r3, [r4, #16]
 80068ce:	b291      	uxth	r1, r2
 80068d0:	e7bf      	b.n	8006852 <__swbuf_r+0x22>
 80068d2:	f7fe ff01 	bl	80056d8 <__sinit>
 80068d6:	e7b3      	b.n	8006840 <__swbuf_r+0x10>

080068d8 <__swsetup_r>:
 80068d8:	b538      	push	{r3, r4, r5, lr}
 80068da:	4b2f      	ldr	r3, [pc, #188]	; (8006998 <__swsetup_r+0xc0>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4605      	mov	r5, r0
 80068e0:	460c      	mov	r4, r1
 80068e2:	b113      	cbz	r3, 80068ea <__swsetup_r+0x12>
 80068e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068e6:	2a00      	cmp	r2, #0
 80068e8:	d036      	beq.n	8006958 <__swsetup_r+0x80>
 80068ea:	89a2      	ldrh	r2, [r4, #12]
 80068ec:	b293      	uxth	r3, r2
 80068ee:	0718      	lsls	r0, r3, #28
 80068f0:	d50c      	bpl.n	800690c <__swsetup_r+0x34>
 80068f2:	6920      	ldr	r0, [r4, #16]
 80068f4:	b1a8      	cbz	r0, 8006922 <__swsetup_r+0x4a>
 80068f6:	f013 0201 	ands.w	r2, r3, #1
 80068fa:	d01e      	beq.n	800693a <__swsetup_r+0x62>
 80068fc:	6963      	ldr	r3, [r4, #20]
 80068fe:	2200      	movs	r2, #0
 8006900:	425b      	negs	r3, r3
 8006902:	61a3      	str	r3, [r4, #24]
 8006904:	60a2      	str	r2, [r4, #8]
 8006906:	b1f0      	cbz	r0, 8006946 <__swsetup_r+0x6e>
 8006908:	2000      	movs	r0, #0
 800690a:	bd38      	pop	{r3, r4, r5, pc}
 800690c:	06d9      	lsls	r1, r3, #27
 800690e:	d53b      	bpl.n	8006988 <__swsetup_r+0xb0>
 8006910:	0758      	lsls	r0, r3, #29
 8006912:	d425      	bmi.n	8006960 <__swsetup_r+0x88>
 8006914:	6920      	ldr	r0, [r4, #16]
 8006916:	f042 0308 	orr.w	r3, r2, #8
 800691a:	81a3      	strh	r3, [r4, #12]
 800691c:	b29b      	uxth	r3, r3
 800691e:	2800      	cmp	r0, #0
 8006920:	d1e9      	bne.n	80068f6 <__swsetup_r+0x1e>
 8006922:	f403 7220 	and.w	r2, r3, #640	; 0x280
 8006926:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800692a:	d0e4      	beq.n	80068f6 <__swsetup_r+0x1e>
 800692c:	4628      	mov	r0, r5
 800692e:	4621      	mov	r1, r4
 8006930:	f000 f8c8 	bl	8006ac4 <__smakebuf_r>
 8006934:	89a3      	ldrh	r3, [r4, #12]
 8006936:	6920      	ldr	r0, [r4, #16]
 8006938:	e7dd      	b.n	80068f6 <__swsetup_r+0x1e>
 800693a:	0799      	lsls	r1, r3, #30
 800693c:	bf58      	it	pl
 800693e:	6962      	ldrpl	r2, [r4, #20]
 8006940:	60a2      	str	r2, [r4, #8]
 8006942:	2800      	cmp	r0, #0
 8006944:	d1e0      	bne.n	8006908 <__swsetup_r+0x30>
 8006946:	89a3      	ldrh	r3, [r4, #12]
 8006948:	061a      	lsls	r2, r3, #24
 800694a:	d5de      	bpl.n	800690a <__swsetup_r+0x32>
 800694c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006950:	81a3      	strh	r3, [r4, #12]
 8006952:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006956:	bd38      	pop	{r3, r4, r5, pc}
 8006958:	4618      	mov	r0, r3
 800695a:	f7fe febd 	bl	80056d8 <__sinit>
 800695e:	e7c4      	b.n	80068ea <__swsetup_r+0x12>
 8006960:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006962:	b149      	cbz	r1, 8006978 <__swsetup_r+0xa0>
 8006964:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006968:	4299      	cmp	r1, r3
 800696a:	d003      	beq.n	8006974 <__swsetup_r+0x9c>
 800696c:	4628      	mov	r0, r5
 800696e:	f7fe ff21 	bl	80057b4 <_free_r>
 8006972:	89a2      	ldrh	r2, [r4, #12]
 8006974:	2300      	movs	r3, #0
 8006976:	6323      	str	r3, [r4, #48]	; 0x30
 8006978:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 800697c:	2300      	movs	r3, #0
 800697e:	6920      	ldr	r0, [r4, #16]
 8006980:	6063      	str	r3, [r4, #4]
 8006982:	b292      	uxth	r2, r2
 8006984:	6020      	str	r0, [r4, #0]
 8006986:	e7c6      	b.n	8006916 <__swsetup_r+0x3e>
 8006988:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800698c:	2309      	movs	r3, #9
 800698e:	602b      	str	r3, [r5, #0]
 8006990:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006994:	81a2      	strh	r2, [r4, #12]
 8006996:	bd38      	pop	{r3, r4, r5, pc}
 8006998:	20000628 	.word	0x20000628

0800699c <__register_exitproc>:
 800699c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069a0:	4c25      	ldr	r4, [pc, #148]	; (8006a38 <__register_exitproc+0x9c>)
 80069a2:	6825      	ldr	r5, [r4, #0]
 80069a4:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 80069a8:	4606      	mov	r6, r0
 80069aa:	4688      	mov	r8, r1
 80069ac:	4692      	mov	sl, r2
 80069ae:	4699      	mov	r9, r3
 80069b0:	b3cc      	cbz	r4, 8006a26 <__register_exitproc+0x8a>
 80069b2:	6860      	ldr	r0, [r4, #4]
 80069b4:	281f      	cmp	r0, #31
 80069b6:	dc18      	bgt.n	80069ea <__register_exitproc+0x4e>
 80069b8:	1c43      	adds	r3, r0, #1
 80069ba:	b17e      	cbz	r6, 80069dc <__register_exitproc+0x40>
 80069bc:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 80069c0:	2101      	movs	r1, #1
 80069c2:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
 80069c6:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
 80069ca:	fa01 f200 	lsl.w	r2, r1, r0
 80069ce:	4317      	orrs	r7, r2
 80069d0:	2e02      	cmp	r6, #2
 80069d2:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 80069d6:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
 80069da:	d01e      	beq.n	8006a1a <__register_exitproc+0x7e>
 80069dc:	3002      	adds	r0, #2
 80069de:	6063      	str	r3, [r4, #4]
 80069e0:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
 80069e4:	2000      	movs	r0, #0
 80069e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ea:	4b14      	ldr	r3, [pc, #80]	; (8006a3c <__register_exitproc+0xa0>)
 80069ec:	b303      	cbz	r3, 8006a30 <__register_exitproc+0x94>
 80069ee:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80069f2:	f7ff f96d 	bl	8005cd0 <malloc>
 80069f6:	4604      	mov	r4, r0
 80069f8:	b1d0      	cbz	r0, 8006a30 <__register_exitproc+0x94>
 80069fa:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 80069fe:	2700      	movs	r7, #0
 8006a00:	e880 0088 	stmia.w	r0, {r3, r7}
 8006a04:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8006a08:	4638      	mov	r0, r7
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 8006a10:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
 8006a14:	2e00      	cmp	r6, #0
 8006a16:	d0e1      	beq.n	80069dc <__register_exitproc+0x40>
 8006a18:	e7d0      	b.n	80069bc <__register_exitproc+0x20>
 8006a1a:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
 8006a1e:	430a      	orrs	r2, r1
 8006a20:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 8006a24:	e7da      	b.n	80069dc <__register_exitproc+0x40>
 8006a26:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 8006a2a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8006a2e:	e7c0      	b.n	80069b2 <__register_exitproc+0x16>
 8006a30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a38:	080172c4 	.word	0x080172c4
 8006a3c:	08005cd1 	.word	0x08005cd1

08006a40 <_fclose_r>:
 8006a40:	2900      	cmp	r1, #0
 8006a42:	d03d      	beq.n	8006ac0 <_fclose_r+0x80>
 8006a44:	b570      	push	{r4, r5, r6, lr}
 8006a46:	4605      	mov	r5, r0
 8006a48:	460c      	mov	r4, r1
 8006a4a:	b108      	cbz	r0, 8006a50 <_fclose_r+0x10>
 8006a4c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006a4e:	b37b      	cbz	r3, 8006ab0 <_fclose_r+0x70>
 8006a50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a54:	b90b      	cbnz	r3, 8006a5a <_fclose_r+0x1a>
 8006a56:	2000      	movs	r0, #0
 8006a58:	bd70      	pop	{r4, r5, r6, pc}
 8006a5a:	4628      	mov	r0, r5
 8006a5c:	4621      	mov	r1, r4
 8006a5e:	f7fe fcfd 	bl	800545c <__sflush_r>
 8006a62:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006a64:	4606      	mov	r6, r0
 8006a66:	b133      	cbz	r3, 8006a76 <_fclose_r+0x36>
 8006a68:	4628      	mov	r0, r5
 8006a6a:	69e1      	ldr	r1, [r4, #28]
 8006a6c:	4798      	blx	r3
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	bfb8      	it	lt
 8006a72:	f04f 36ff 	movlt.w	r6, #4294967295	; 0xffffffff
 8006a76:	89a3      	ldrh	r3, [r4, #12]
 8006a78:	061b      	lsls	r3, r3, #24
 8006a7a:	d41c      	bmi.n	8006ab6 <_fclose_r+0x76>
 8006a7c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006a7e:	b141      	cbz	r1, 8006a92 <_fclose_r+0x52>
 8006a80:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006a84:	4299      	cmp	r1, r3
 8006a86:	d002      	beq.n	8006a8e <_fclose_r+0x4e>
 8006a88:	4628      	mov	r0, r5
 8006a8a:	f7fe fe93 	bl	80057b4 <_free_r>
 8006a8e:	2300      	movs	r3, #0
 8006a90:	6323      	str	r3, [r4, #48]	; 0x30
 8006a92:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006a94:	b121      	cbz	r1, 8006aa0 <_fclose_r+0x60>
 8006a96:	4628      	mov	r0, r5
 8006a98:	f7fe fe8c 	bl	80057b4 <_free_r>
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	6463      	str	r3, [r4, #68]	; 0x44
 8006aa0:	f7fe fe20 	bl	80056e4 <__sfp_lock_acquire>
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	81a3      	strh	r3, [r4, #12]
 8006aa8:	f7fe fe1e 	bl	80056e8 <__sfp_lock_release>
 8006aac:	4630      	mov	r0, r6
 8006aae:	bd70      	pop	{r4, r5, r6, pc}
 8006ab0:	f7fe fe12 	bl	80056d8 <__sinit>
 8006ab4:	e7cc      	b.n	8006a50 <_fclose_r+0x10>
 8006ab6:	4628      	mov	r0, r5
 8006ab8:	6921      	ldr	r1, [r4, #16]
 8006aba:	f7fe fe7b 	bl	80057b4 <_free_r>
 8006abe:	e7dd      	b.n	8006a7c <_fclose_r+0x3c>
 8006ac0:	2000      	movs	r0, #0
 8006ac2:	4770      	bx	lr

08006ac4 <__smakebuf_r>:
 8006ac4:	898b      	ldrh	r3, [r1, #12]
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	f012 0f02 	tst.w	r2, #2
 8006acc:	d13c      	bne.n	8006b48 <__smakebuf_r+0x84>
 8006ace:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ad0:	460c      	mov	r4, r1
 8006ad2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ad6:	2900      	cmp	r1, #0
 8006ad8:	b091      	sub	sp, #68	; 0x44
 8006ada:	4605      	mov	r5, r0
 8006adc:	db19      	blt.n	8006b12 <__smakebuf_r+0x4e>
 8006ade:	aa01      	add	r2, sp, #4
 8006ae0:	f7f9 ff2f 	bl	8000942 <_fstat_r>
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	db12      	blt.n	8006b0e <__smakebuf_r+0x4a>
 8006ae8:	9b02      	ldr	r3, [sp, #8]
 8006aea:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006aee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006af2:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
 8006af6:	fab7 f787 	clz	r7, r7
 8006afa:	ea4f 1757 	mov.w	r7, r7, lsr #5
 8006afe:	d02a      	beq.n	8006b56 <__smakebuf_r+0x92>
 8006b00:	89a3      	ldrh	r3, [r4, #12]
 8006b02:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006b06:	81a3      	strh	r3, [r4, #12]
 8006b08:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8006b0c:	e00b      	b.n	8006b26 <__smakebuf_r+0x62>
 8006b0e:	89a3      	ldrh	r3, [r4, #12]
 8006b10:	b29a      	uxth	r2, r3
 8006b12:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006b16:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006b1a:	81a3      	strh	r3, [r4, #12]
 8006b1c:	bf0c      	ite	eq
 8006b1e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 8006b22:	2640      	movne	r6, #64	; 0x40
 8006b24:	2700      	movs	r7, #0
 8006b26:	4628      	mov	r0, r5
 8006b28:	4631      	mov	r1, r6
 8006b2a:	f7ff f8d9 	bl	8005ce0 <_malloc_r>
 8006b2e:	89a3      	ldrh	r3, [r4, #12]
 8006b30:	b340      	cbz	r0, 8006b84 <__smakebuf_r+0xc0>
 8006b32:	4a1a      	ldr	r2, [pc, #104]	; (8006b9c <__smakebuf_r+0xd8>)
 8006b34:	63ea      	str	r2, [r5, #60]	; 0x3c
 8006b36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b3a:	81a3      	strh	r3, [r4, #12]
 8006b3c:	6020      	str	r0, [r4, #0]
 8006b3e:	6120      	str	r0, [r4, #16]
 8006b40:	6166      	str	r6, [r4, #20]
 8006b42:	b99f      	cbnz	r7, 8006b6c <__smakebuf_r+0xa8>
 8006b44:	b011      	add	sp, #68	; 0x44
 8006b46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b48:	f101 0343 	add.w	r3, r1, #67	; 0x43
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	600b      	str	r3, [r1, #0]
 8006b50:	610b      	str	r3, [r1, #16]
 8006b52:	614a      	str	r2, [r1, #20]
 8006b54:	4770      	bx	lr
 8006b56:	4b12      	ldr	r3, [pc, #72]	; (8006ba0 <__smakebuf_r+0xdc>)
 8006b58:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d1d0      	bne.n	8006b00 <__smakebuf_r+0x3c>
 8006b5e:	89a3      	ldrh	r3, [r4, #12]
 8006b60:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8006b64:	4333      	orrs	r3, r6
 8006b66:	81a3      	strh	r3, [r4, #12]
 8006b68:	64e6      	str	r6, [r4, #76]	; 0x4c
 8006b6a:	e7dc      	b.n	8006b26 <__smakebuf_r+0x62>
 8006b6c:	4628      	mov	r0, r5
 8006b6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b72:	f7f9 feeb 	bl	800094c <_isatty_r>
 8006b76:	2800      	cmp	r0, #0
 8006b78:	d0e4      	beq.n	8006b44 <__smakebuf_r+0x80>
 8006b7a:	89a3      	ldrh	r3, [r4, #12]
 8006b7c:	f043 0301 	orr.w	r3, r3, #1
 8006b80:	81a3      	strh	r3, [r4, #12]
 8006b82:	e7df      	b.n	8006b44 <__smakebuf_r+0x80>
 8006b84:	059a      	lsls	r2, r3, #22
 8006b86:	d4dd      	bmi.n	8006b44 <__smakebuf_r+0x80>
 8006b88:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b8c:	f043 0302 	orr.w	r3, r3, #2
 8006b90:	2101      	movs	r1, #1
 8006b92:	81a3      	strh	r3, [r4, #12]
 8006b94:	6022      	str	r2, [r4, #0]
 8006b96:	6122      	str	r2, [r4, #16]
 8006b98:	6161      	str	r1, [r4, #20]
 8006b9a:	e7d3      	b.n	8006b44 <__smakebuf_r+0x80>
 8006b9c:	080055dd 	.word	0x080055dd
 8006ba0:	08006809 	.word	0x08006809

08006ba4 <_init>:
 8006ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ba6:	bf00      	nop
 8006ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006baa:	bc08      	pop	{r3}
 8006bac:	469e      	mov	lr, r3
 8006bae:	4770      	bx	lr

08006bb0 <_fini>:
 8006bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bb2:	bf00      	nop
 8006bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bb6:	bc08      	pop	{r3}
 8006bb8:	469e      	mov	lr, r3
 8006bba:	4770      	bx	lr
