module module_0 (
    output id_1,
    input id_2,
    output id_3,
    output logic [id_2 : id_2] id_4,
    output logic [id_3 : id_1] id_5
);
endmodule
