# Generated by Yosys 0.18+10 (git sha1 f797bf10a, gcc 11.2.0 -fPIC -Os)

.model mux_8_1
.inputs D0 D1 D2 D3 D4 D5 D6 D7 S0 S1 S2
.outputs out
.names $false
.names $true
1
.names $undef
.names D0 S1 S2 S0 D1 out
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.end
