Timing Analyzer report for toolflow
Fri Dec 10 22:09:10 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.53        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.3%      ;
;     Processor 3            ;  19.9%      ;
;     Processor 4            ;  10.2%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Fri Dec 10 22:08:53 2021 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 49.8 MHz ; 49.8 MHz        ; iCLK       ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; iCLK  ; -0.082 ; -0.082             ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.326 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 18.013 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.421 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.625 ; 0.000                             ;
+-------+-------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.082 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.008      ; 20.088     ;
; 0.208  ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 20.137     ;
; 0.416  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.013      ; 19.595     ;
; 0.460  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.008      ; 19.546     ;
; 0.738  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.348      ; 19.608     ;
; 0.749  ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 19.596     ;
; 0.758  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:18:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 19.587     ;
; 0.774  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.348      ; 19.572     ;
; 0.796  ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.348      ; 19.550     ;
; 0.827  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:1:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.348      ; 19.519     ;
; 0.854  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.348      ; 19.492     ;
; 0.912  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:16:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 19.433     ;
; 0.957  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.013      ; 19.054     ;
; 0.968  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:99:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.012      ; 19.042     ;
; 1.018  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:98:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.434     ; 18.546     ;
; 1.074  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:15:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 19.271     ;
; 1.117  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:4:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 18.797     ;
; 1.163  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:11:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 19.184     ;
; 1.215  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:17:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 19.130     ;
; 1.264  ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:99:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.351      ; 19.085     ;
; 1.279  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.348      ; 19.067     ;
; 1.289  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.413     ; 18.296     ;
; 1.295  ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 19.050     ;
; 1.299  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:18:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 19.046     ;
; 1.311  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.412     ; 18.275     ;
; 1.315  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.348      ; 19.031     ;
; 1.337  ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.348      ; 19.009     ;
; 1.338  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:8:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.401     ; 18.259     ;
; 1.340  ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:98:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 18.563     ;
; 1.368  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:1:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.348      ; 18.978     ;
; 1.392  ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:1:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 18.953     ;
; 1.395  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.348      ; 18.951     ;
; 1.427  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:132:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 18.918     ;
; 1.435  ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:4:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 18.912     ;
; 1.453  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:16:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 18.892     ;
; 1.472  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:99:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.017      ; 18.543     ;
; 1.534  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.411     ; 18.053     ;
; 1.539  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:98:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.429     ; 18.030     ;
; 1.581  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:50:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 18.320     ;
; 1.603  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:50:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 18.299     ;
; 1.607  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.571     ; 17.820     ;
; 1.615  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:15:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 18.730     ;
; 1.629  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.570     ; 17.799     ;
; 1.630  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:50:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:8:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 18.283     ;
; 1.639  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:19:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 18.706     ;
; 1.656  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:8:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.559     ; 17.783     ;
; 1.658  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:4:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 18.256     ;
; 1.704  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:11:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 18.643     ;
; 1.718  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:51:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 18.198     ;
; 1.740  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:51:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 18.177     ;
; 1.746  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:48:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.534     ; 17.718     ;
; 1.755  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:6:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.032      ; 18.275     ;
; 1.756  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:17:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 18.589     ;
; 1.767  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:51:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:8:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 18.161     ;
; 1.768  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:48:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.533     ; 17.697     ;
; 1.785  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:10:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.051      ; 18.264     ;
; 1.787  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:9:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.051      ; 18.262     ;
; 1.790  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:4:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.044      ; 18.252     ;
; 1.794  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:99:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.352      ; 18.556     ;
; 1.795  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:48:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:8:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.522     ; 17.681     ;
; 1.814  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:18:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:99:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.351      ; 18.535     ;
; 1.821  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:56:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.560     ; 17.617     ;
; 1.830  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:99:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.352      ; 18.520     ;
; 1.834  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:14:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.348      ; 18.512     ;
; 1.836  ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 18.509     ;
; 1.843  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:56:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:7:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.559     ; 17.596     ;
; 1.850  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:50:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 18.077     ;
; 1.852  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.569     ; 17.577     ;
; 1.852  ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:99:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.352      ; 18.498     ;
; 1.868  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:98:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 18.036     ;
; 1.870  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:56:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:8:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.548     ; 17.580     ;
; 1.881  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:18:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:98:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 18.022     ;
; 1.883  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:1:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:99:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.352      ; 18.467     ;
; 1.884  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:96:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.016     ; 18.098     ;
; 1.897  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:98:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 18.007     ;
; 1.899  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:106:DFFGI|s_Q                               ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.348      ; 18.447     ;
; 1.910  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:99:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.352      ; 18.440     ;
; 1.928  ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:98:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 17.976     ;
; 1.933  ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:1:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 18.412     ;
; 1.957  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:1:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:98:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 17.947     ;
; 1.963  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:51:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 17.955     ;
; 1.968  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:132:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 18.377     ;
; 1.968  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:16:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:99:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.351      ; 18.381     ;
; 1.976  ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:4:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 18.371     ;
; 1.977  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:98:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 17.927     ;
; 1.991  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:48:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.532     ; 17.475     ;
; 2.002  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:13:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 18.345     ;
; 2.028  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:10:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.348      ; 18.318     ;
; 2.035  ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:16:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:98:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 17.868     ;
; 2.047  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:50:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:6:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.348      ; 18.299     ;
; 2.048  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:97:DFFGI|s_Q       ; iCLK         ; iCLK        ; 20.000       ; 0.008      ; 17.958     ;
; 2.073  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:6:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.126     ; 17.799     ;
; 2.077  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:50:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:10:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.367      ; 18.288     ;
; 2.079  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:50:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:9:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.367      ; 18.286     ;
; 2.082  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:50:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:4:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.360      ; 18.276     ;
; 2.090  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:56:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:5:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.534     ; 17.374     ;
; 2.093  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.032      ; 17.937     ;
; 2.097  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:49:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:3:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 17.819     ;
; 2.103  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:10:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 17.788     ;
; 2.105  ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:9:DFFGI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 17.786     ;
+--------+----------------------------------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.326 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:68:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.002      ;
; 0.337 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:50:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.013      ;
; 0.338 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:41:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.012      ;
; 0.338 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:45:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.013      ;
; 0.345 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:51:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.008      ;
; 0.346 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 1.003      ;
; 0.346 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:40:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.022      ;
; 0.347 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:63:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.021      ;
; 0.347 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:57:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.010      ;
; 0.347 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:59:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.022      ;
; 0.350 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:48:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.011      ;
; 0.353 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.478      ; 1.053      ;
; 0.358 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.016      ;
; 0.371 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 1.028      ;
; 0.378 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:58:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 1.051      ;
; 0.382 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:55:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.058      ;
; 0.384 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:58:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:58:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.669      ;
; 0.386 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:46:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.045      ;
; 0.387 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:62:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.471      ; 1.080      ;
; 0.389 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:65:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 1.046      ;
; 0.393 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:54:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 1.066      ;
; 0.397 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:56:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.458      ; 1.077      ;
; 0.399 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:61:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.068      ;
; 0.402 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.674      ;
; 0.432 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:128:DFFGI|s_Q                                                                                     ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:103:DFFGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.698      ;
; 0.435 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:48:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.699      ;
; 0.437 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:36:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:48:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.703      ;
; 0.455 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:56:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:68:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.720      ;
; 0.572 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.839      ;
; 0.582 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:31:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.244      ;
; 0.598 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:72:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.430      ; 1.250      ;
; 0.620 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:77:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.445      ; 1.287      ;
; 0.623 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:35:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:47:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.889      ;
; 0.628 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:79:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 1.301      ;
; 0.630 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:148:DFFGI|s_Q                                                                                     ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:36:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.896      ;
; 0.631 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                         ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.436      ; 1.289      ;
; 0.631 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:39:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.461      ; 1.314      ;
; 0.638 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:33:DFFGI|s_Q                                                                                    ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:65:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.903      ;
; 0.647 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                                                                     ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.913      ;
; 0.660 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:47:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 1.309      ;
; 0.661 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:9:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.320      ;
; 0.663 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.930      ;
; 0.665 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:10:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.324      ;
; 0.675 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:79:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.446      ; 1.343      ;
; 0.715 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:4:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.370      ;
; 0.719 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.423      ; 1.364      ;
; 0.767 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:39:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:51:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.033      ;
; 0.778 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:44:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.013      ; 1.013      ;
; 0.787 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:17:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.013      ; 1.022      ;
; 0.788 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:42:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.013      ; 1.023      ;
; 0.789 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:24:DFFGI|s_Q                                                                                    ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:56:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.054      ;
; 0.789 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:30:DFFGI|s_Q                                                                                    ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:62:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 1.053      ;
; 0.794 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:18:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.013      ; 1.029      ;
; 0.794 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:16:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.013      ; 1.029      ;
; 0.796 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.063      ;
; 0.797 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:43:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.013      ; 1.032      ;
; 0.798 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                                                                     ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.065      ;
; 0.802 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:30:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:42:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.067      ;
; 0.803 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:64:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.013      ; 1.038      ;
; 0.803 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:53:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.004     ; 1.021      ;
; 0.804 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:78:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.013     ; 1.013      ;
; 0.811 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:40:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.077      ;
; 0.812 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:75:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.007      ; 1.041      ;
; 0.814 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:21:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; -0.015     ; 1.021      ;
; 0.837 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:73:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.009      ; 1.068      ;
; 0.838 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:13:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; -0.015     ; 1.045      ;
; 0.839 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:53:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:65:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.104      ;
; 0.847 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:30:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.509      ;
; 0.855 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:54:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:66:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.121      ;
; 0.859 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:67:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.002     ; 1.079      ;
; 0.863 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:12:DFFGI|s_Q                                                                              ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:12:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.133      ; 1.182      ;
; 0.879 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:5:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.534      ;
; 0.881 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.148      ;
; 0.885 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.152      ;
; 0.897 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:64:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.106      ; 1.189      ;
; 0.902 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:77:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_address_reg0                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.468      ; 1.592      ;
; 0.903 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:12:DFFGI|s_Q                                                                              ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:12:DFFGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 1.187      ;
; 0.915 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:1:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.577      ;
; 0.916 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:77:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.457      ; 1.595      ;
; 0.934 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:29:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.596      ;
; 0.944 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.599      ;
; 0.945 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:27:DFFGI|s_Q                                                                              ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:27:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.133      ; 1.264      ;
; 0.945 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:72:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 1.602      ;
; 0.951 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:49:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.440      ; 1.613      ;
; 0.953 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:72:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.617      ;
; 0.965 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:79:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_address_reg0                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 1.656      ;
; 0.968 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:76:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.444      ; 1.634      ;
; 0.972 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.239      ;
; 0.974 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:66:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.627      ;
; 0.982 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:62:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:62:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 1.267      ;
; 0.983 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:84:DFFGI|s_Q                                                                                    ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.249      ;
; 0.989 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:63:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:63:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 1.275      ;
; 1.002 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                                                                     ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.269      ;
; 1.005 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:59:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:59:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.272      ;
; 1.005 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q                                                                               ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.272      ;
; 1.008 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:0:DFFGI|s_Q                                                                               ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:0:DFFGI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.275      ;
; 1.017 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.676      ;
; 1.021 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:19:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.027      ; 1.270      ;
; 1.024 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:26:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; -0.013     ; 1.233      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
; 18.013 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.241      ; 2.150      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
; 1.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 2.004      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 54.07 MHz ; 54.07 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 1.506 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.330 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.181 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.282 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.644 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.506 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.024      ; 18.517     ;
; 1.798 ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 18.523     ;
; 2.002 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; 0.024      ; 18.021     ;
; 2.012 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.026      ; 18.013     ;
; 2.268 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 18.054     ;
; 2.284 ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 18.038     ;
; 2.294 ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 18.027     ;
; 2.345 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:18:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 17.976     ;
; 2.346 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 17.976     ;
; 2.366 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:1:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 17.956     ;
; 2.462 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 17.860     ;
; 2.470 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:99:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.028      ; 17.557     ;
; 2.483 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:16:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 17.838     ;
; 2.508 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; 0.026      ; 17.517     ;
; 2.516 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:98:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.383     ; 17.100     ;
; 2.632 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:4:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 17.293     ;
; 2.657 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:15:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 17.664     ;
; 2.668 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:11:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 17.656     ;
; 2.757 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:17:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 17.564     ;
; 2.762 ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:99:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 17.563     ;
; 2.763 ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 17.558     ;
; 2.764 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 17.558     ;
; 2.767 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:3:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.357     ; 16.875     ;
; 2.780 ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 17.542     ;
; 2.791 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:7:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.357     ; 16.851     ;
; 2.807 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:8:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.348     ; 16.844     ;
; 2.808 ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:98:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 17.106     ;
; 2.841 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:18:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 17.480     ;
; 2.842 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 17.480     ;
; 2.861 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:1:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.295     ; 6.843      ;
; 2.862 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:1:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 17.460     ;
; 2.864 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:1:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.295     ; 6.840      ;
; 2.883 ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:1:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 17.438     ;
; 2.896 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:28:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.304     ; 6.799      ;
; 2.898 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:28:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.304     ; 6.797      ;
; 2.899 ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:4:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 17.425     ;
; 2.907 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:132:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 17.414     ;
; 2.908 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:30:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.330     ; 6.761      ;
; 2.911 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:28:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.306     ; 6.782      ;
; 2.912 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:30:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.330     ; 6.757      ;
; 2.935 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:28:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.283     ; 6.781      ;
; 2.936 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:28:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.282     ; 6.781      ;
; 2.937 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:28:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.283     ; 6.779      ;
; 2.939 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:28:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.303     ; 6.757      ;
; 2.943 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:2:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.319     ; 6.737      ;
; 2.945 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:2:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.334     ; 6.720      ;
; 2.948 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:2:DFFGI|s_Q     ; iCLK         ; iCLK        ; 10.000       ; -0.334     ; 6.717      ;
; 2.948 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:28:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.287     ; 6.764      ;
; 2.951 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:2:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.333     ; 6.715      ;
; 2.955 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:2:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.333     ; 6.711      ;
; 2.958 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 17.364     ;
; 2.963 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:28:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.303     ; 6.733      ;
; 2.976 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:99:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.030      ; 17.053     ;
; 2.979 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:16:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 17.342     ;
; 2.980 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:5:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.355     ; 16.664     ;
; 3.009 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:1:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.296     ; 6.694      ;
; 3.022 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:98:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; -0.381     ; 16.596     ;
; 3.053 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:0:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.321     ; 6.625      ;
; 3.054 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:0:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.321     ; 6.624      ;
; 3.061 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:30:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.333     ; 6.605      ;
; 3.062 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:30:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.310     ; 6.627      ;
; 3.064 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:30:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.310     ; 6.625      ;
; 3.064 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:30:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.333     ; 6.602      ;
; 3.065 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:2:DFFGI|s_Q     ; iCLK         ; iCLK        ; 10.000       ; -0.324     ; 6.610      ;
; 3.065 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:2:DFFGI|s_Q     ; iCLK         ; iCLK        ; 10.000       ; -0.324     ; 6.610      ;
; 3.066 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:2:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.335     ; 6.598      ;
; 3.066 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:2:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.335     ; 6.598      ;
; 3.072 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:30:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.330     ; 6.597      ;
; 3.078 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:2:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.332     ; 6.589      ;
; 3.083 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:31:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.323     ; 6.593      ;
; 3.084 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:28:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.301     ; 6.614      ;
; 3.085 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:31:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.323     ; 6.591      ;
; 3.096 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:30:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.334     ; 6.569      ;
; 3.096 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:26:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.316     ; 6.587      ;
; 3.101 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:25:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.325     ; 6.573      ;
; 3.102 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:25:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.325     ; 6.572      ;
; 3.104 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:28:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.302     ; 6.593      ;
; 3.106 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:31:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.330     ; 6.563      ;
; 3.107 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:25:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.318     ; 6.574      ;
; 3.107 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:25:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.318     ; 6.574      ;
; 3.107 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:31:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.325     ; 6.567      ;
; 3.109 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:31:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.325     ; 6.565      ;
; 3.113 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:50:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:3:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 16.801     ;
; 3.114 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:19:DFFGI|s_Q                                  ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q      ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 17.207     ;
; 3.120 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:28:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.286     ; 6.593      ;
; 3.120 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:26:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.318     ; 6.561      ;
; 3.122 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:28:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.286     ; 6.591      ;
; 3.128 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:4:DFFGI|s_Q                                 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:100:DFFGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 16.797     ;
; 3.128 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:28:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.302     ; 6.569      ;
; 3.128 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:0:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.330     ; 6.541      ;
; 3.128 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:25:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.307     ; 6.564      ;
; 3.128 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:25:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.307     ; 6.564      ;
; 3.130 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:26:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.314     ; 6.555      ;
; 3.131 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:30:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.323     ; 6.545      ;
; 3.132 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:31:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.330     ; 6.537      ;
; 3.134 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:30:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.323     ; 6.542      ;
; 3.135 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:3:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.524     ; 16.340     ;
; 3.137 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:50:DFFGI|s_Q                                  ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:7:DFFGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 16.777     ;
; 3.144 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:0:DFFGI|s_Q    ; iCLK         ; iCLK        ; 10.000       ; -0.324     ; 6.531      ;
; 3.146 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ; MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:25:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; -0.309     ; 6.544      ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.330 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:68:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.407      ; 0.938      ;
; 0.337 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:58:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:58:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:50:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 0.945      ;
; 0.338 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:45:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 0.945      ;
; 0.340 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:41:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 0.946      ;
; 0.342 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:63:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 0.948      ;
; 0.342 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:40:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.407      ; 0.950      ;
; 0.345 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:59:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 0.952      ;
; 0.351 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 0.985      ;
; 0.354 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.944      ;
; 0.355 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:51:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.948      ;
; 0.357 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:57:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.392      ; 0.950      ;
; 0.363 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:48:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 0.953      ;
; 0.365 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.608      ;
; 0.369 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.958      ;
; 0.376 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.965      ;
; 0.381 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:58:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 0.983      ;
; 0.383 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:55:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 0.990      ;
; 0.385 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:62:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.422      ; 1.008      ;
; 0.390 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:65:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.979      ;
; 0.392 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:54:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 0.994      ;
; 0.392 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:46:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 0.982      ;
; 0.392 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:61:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 0.996      ;
; 0.396 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:56:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.411      ; 1.008      ;
; 0.398 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:128:DFFGI|s_Q                                                                                     ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:103:DFFGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.401 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:48:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.642      ;
; 0.404 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:36:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:48:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.646      ;
; 0.421 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:56:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:68:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.662      ;
; 0.520 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.763      ;
; 0.553 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:31:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 1.147      ;
; 0.569 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:35:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:47:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.812      ;
; 0.577 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:148:DFFGI|s_Q                                                                                     ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:36:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.819      ;
; 0.582 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:72:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.382      ; 1.165      ;
; 0.583 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:33:DFFGI|s_Q                                                                                    ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:65:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.825      ;
; 0.593 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                                                                     ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.836      ;
; 0.594 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                         ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.183      ;
; 0.605 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:77:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 1.204      ;
; 0.607 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.850      ;
; 0.609 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:39:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 1.225      ;
; 0.610 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:79:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 1.211      ;
; 0.641 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:47:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.378      ; 1.220      ;
; 0.642 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:9:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 1.232      ;
; 0.643 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:10:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 1.233      ;
; 0.654 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:79:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 1.253      ;
; 0.679 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:4:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.383      ; 1.263      ;
; 0.690 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.375      ; 1.266      ;
; 0.701 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:30:DFFGI|s_Q                                                                                    ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:62:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.942      ;
; 0.702 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:24:DFFGI|s_Q                                                                                    ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:56:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.943      ;
; 0.711 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:39:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:51:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.953      ;
; 0.726 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:40:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.968      ;
; 0.736 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.979      ;
; 0.740 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                                                                     ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.984      ;
; 0.745 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:53:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:65:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.986      ;
; 0.750 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:30:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:42:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.990      ;
; 0.754 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:44:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.001     ; 0.954      ;
; 0.756 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:43:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.001     ; 0.956      ;
; 0.759 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:42:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.001     ; 0.959      ;
; 0.762 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:17:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; -0.002     ; 0.961      ;
; 0.764 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:64:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.001     ; 0.964      ;
; 0.768 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:16:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; -0.002     ; 0.967      ;
; 0.768 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:53:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.018     ; 0.951      ;
; 0.768 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:54:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:66:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.010      ;
; 0.769 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:18:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; -0.002     ; 0.968      ;
; 0.772 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:78:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.026     ; 0.947      ;
; 0.781 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:75:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.006     ; 0.976      ;
; 0.789 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:30:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 1.383      ;
; 0.790 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:21:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; -0.029     ; 0.962      ;
; 0.791 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:12:DFFGI|s_Q                                                                              ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:12:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.123      ; 1.085      ;
; 0.797 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.040      ;
; 0.802 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.045      ;
; 0.805 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:13:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; -0.029     ; 0.977      ;
; 0.808 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:73:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; -0.005     ; 1.004      ;
; 0.819 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:67:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; -0.013     ; 1.007      ;
; 0.820 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:64:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.094      ; 1.085      ;
; 0.825 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:5:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.383      ; 1.409      ;
; 0.831 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:12:DFFGI|s_Q                                                                              ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:12:DFFGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 1.090      ;
; 0.849 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:77:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_address_reg0                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.421      ; 1.471      ;
; 0.850 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:1:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 1.444      ;
; 0.862 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:27:DFFGI|s_Q                                                                              ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:27:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.122      ; 1.155      ;
; 0.863 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:29:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 1.457      ;
; 0.868 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:77:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.411      ; 1.480      ;
; 0.882 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.383      ; 1.466      ;
; 0.885 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.128      ;
; 0.889 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:72:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.384      ; 1.474      ;
; 0.894 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:72:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 1.490      ;
; 0.895 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:49:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 1.486      ;
; 0.899 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:66:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.383      ; 1.483      ;
; 0.901 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:62:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:62:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 1.161      ;
; 0.903 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:84:DFFGI|s_Q                                                                                    ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.145      ;
; 0.907 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:63:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:63:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.090      ; 1.168      ;
; 0.907 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:79:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_address_reg0                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.421      ; 1.529      ;
; 0.911 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:76:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.397      ; 1.509      ;
; 0.924 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:59:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:59:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.167      ;
; 0.925 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q                                                                               ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.168      ;
; 0.925 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                                                                     ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.169      ;
; 0.927 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:0:DFFGI|s_Q                                                                               ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:0:DFFGI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.170      ;
; 0.941 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:146:DFFGI|s_Q                                                                                     ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:34:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.183      ;
; 0.952 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:30:DFFGI|s_Q                                                                              ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:30:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.195      ;
; 0.952 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:27:DFFGI|s_Q                                                                              ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:27:DFFGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 1.210      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
; 18.181 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.209      ; 1.959      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
; 1.282 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.354      ; 1.804      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 6.613 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.123 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 19.021 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.680 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.366 ; 0.000                            ;
+-------+-------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.613 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.197      ; 3.571      ;
; 6.616 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.197      ; 3.568      ;
; 6.622 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:30:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.167      ; 3.532      ;
; 6.626 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.167      ; 3.528      ;
; 6.684 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:31:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.173      ; 3.476      ;
; 6.685 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:31:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.173      ; 3.475      ;
; 6.699 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.174      ; 3.462      ;
; 6.701 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:31:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.175      ; 3.461      ;
; 6.703 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:31:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.175      ; 3.459      ;
; 6.707 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:28:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.191      ; 3.471      ;
; 6.707 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1 ; MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:11:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.175      ; 3.455      ;
; 6.707 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1 ; MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:21:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.175      ; 3.455      ;
; 6.707 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1 ; MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.175      ; 3.455      ;
; 6.707 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1 ; MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:20:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.175      ; 3.455      ;
; 6.710 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:28:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.191      ; 3.468      ;
; 6.712 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.163      ; 3.438      ;
; 6.716 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:2:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.163      ; 3.434      ;
; 6.716 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:31:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.167      ; 3.438      ;
; 6.719 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.164      ; 3.432      ;
; 6.719 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG9|dffg:\N_Bit_REG:25:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.177      ; 3.445      ;
; 6.719 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.177      ; 3.445      ;
; 6.724 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.164      ; 3.427      ;
; 6.724 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:31:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.167      ; 3.430      ;
; 6.725 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:25:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.170      ; 3.432      ;
; 6.726 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:25:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.170      ; 3.431      ;
; 6.731 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:28:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.190      ; 3.446      ;
; 6.733 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:28:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.192      ; 3.446      ;
; 6.733 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.173      ; 3.427      ;
; 6.733 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.173      ; 3.427      ;
; 6.739 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.196      ; 3.444      ;
; 6.742 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.180      ; 3.425      ;
; 6.743 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.178      ; 3.422      ;
; 6.744 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG7|dffg:\N_Bit_REG:2:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.176      ; 3.419      ;
; 6.744 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:28:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.192      ; 3.435      ;
; 6.744 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.180      ; 3.423      ;
; 6.745 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:2:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.176      ; 3.418      ;
; 6.746 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.187      ; 3.428      ;
; 6.746 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.187      ; 3.428      ;
; 6.747 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.164      ; 3.404      ;
; 6.748 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.168      ; 3.407      ;
; 6.748 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:28:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.214      ; 3.453      ;
; 6.749 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:28:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.214      ; 3.452      ;
; 6.750 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.164      ; 3.401      ;
; 6.751 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:28:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.214      ; 3.450      ;
; 6.752 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.161      ; 3.396      ;
; 6.753 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.161      ; 3.395      ;
; 6.753 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.167      ; 3.401      ;
; 6.755 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:25:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.168      ; 3.400      ;
; 6.755 ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                                                                            ; MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:21:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.359      ; 3.591      ;
; 6.755 ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                                                                            ; MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:11:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.359      ; 3.591      ;
; 6.755 ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                                                                            ; MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:12:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.359      ; 3.591      ;
; 6.755 ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                                                                            ; MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:20:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.359      ; 3.591      ;
; 6.756 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.176      ; 3.407      ;
; 6.761 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:28:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.205      ; 3.431      ;
; 6.763 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.168      ; 3.392      ;
; 6.764 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG31|dffg:\N_Bit_REG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.185      ; 3.408      ;
; 6.765 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.185      ; 3.407      ;
; 6.765 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:26:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.180      ; 3.402      ;
; 6.767 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG11|dffg:\N_Bit_REG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.163      ; 3.383      ;
; 6.768 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1 ; MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:28:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.185      ; 3.404      ;
; 6.768 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1 ; MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:16:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.185      ; 3.404      ;
; 6.771 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.199      ; 3.415      ;
; 6.776 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.199      ; 3.410      ;
; 6.784 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.180      ; 3.383      ;
; 6.785 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.167      ; 3.369      ;
; 6.785 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG16|dffg:\N_Bit_REG:25:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.194      ; 3.396      ;
; 6.788 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG25|dffg:\N_Bit_REG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.176      ; 3.375      ;
; 6.789 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.180      ; 3.378      ;
; 6.790 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:30:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.176      ; 3.373      ;
; 6.794 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG28|dffg:\N_Bit_REG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.167      ; 3.360      ;
; 6.795 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:31:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.165      ; 3.357      ;
; 6.802 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:28:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.193      ; 3.378      ;
; 6.803 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.169      ; 3.353      ;
; 6.803 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.169      ; 3.353      ;
; 6.805 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG6|dffg:\N_Bit_REG:28:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.192      ; 3.374      ;
; 6.805 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.172      ; 3.354      ;
; 6.805 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.149      ; 3.331      ;
; 6.806 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG4|dffg:\N_Bit_REG:1:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.165      ; 3.346      ;
; 6.807 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG13|dffg:\N_Bit_REG:8:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.128      ; 3.308      ;
; 6.807 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG12|dffg:\N_Bit_REG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.149      ; 3.329      ;
; 6.816 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG2|dffg:\N_Bit_REG:28:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.192      ; 3.363      ;
; 6.820 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG27|dffg:\N_Bit_REG:10:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.143      ; 3.310      ;
; 6.821 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG26|dffg:\N_Bit_REG:10:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.143      ; 3.309      ;
; 6.821 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:31:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.178      ; 3.344      ;
; 6.822 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:31:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.178      ; 3.343      ;
; 6.825 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG8|dffg:\N_Bit_REG:1:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.171      ; 3.333      ;
; 6.825 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.171      ; 3.333      ;
; 6.829 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG20|dffg:\N_Bit_REG:16:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.233      ; 3.391      ;
; 6.829 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG30|dffg:\N_Bit_REG:0:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.146      ; 3.304      ;
; 6.830 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG24|dffg:\N_Bit_REG:8:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.130      ; 3.287      ;
; 6.830 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG22|dffg:\N_Bit_REG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.154      ; 3.311      ;
; 6.830 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG3|dffg:\N_Bit_REG:0:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.144      ; 3.301      ;
; 6.830 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG5|dffg:\N_Bit_REG:0:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.144      ; 3.301      ;
; 6.831 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG15|dffg:\N_Bit_REG:28:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.205      ; 3.361      ;
; 6.832 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG17|dffg:\N_Bit_REG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.183      ; 3.338      ;
; 6.832 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG18|dffg:\N_Bit_REG:1:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.183      ; 3.338      ;
; 6.832 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.154      ; 3.309      ;
; 6.833 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG14|dffg:\N_Bit_REG:28:DFFGI|s_Q ; iCLK         ; iCLK        ; 10.000       ; 0.205      ; 3.359      ;
; 6.836 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG1|dffg:\N_Bit_REG:2:DFFGI|s_Q   ; iCLK         ; iCLK        ; 10.000       ; 0.167      ; 3.318      ;
; 6.836 ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg                                                            ; MIPSRegFile:REGFILE|Reg:REG10|dffg:\N_Bit_REG:2:DFFGI|s_Q  ; iCLK         ; iCLK        ; 10.000       ; 0.166      ; 3.317      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.123 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.263      ; 0.490      ;
; 0.125 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:68:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.467      ;
; 0.133 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:45:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 0.474      ;
; 0.134 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:41:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.474      ;
; 0.134 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:50:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.474      ;
; 0.136 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:40:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.478      ;
; 0.137 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:63:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.477      ;
; 0.137 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:59:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 0.478      ;
; 0.143 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:51:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.471      ;
; 0.144 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:57:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.472      ;
; 0.145 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:62:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.249      ; 0.498      ;
; 0.146 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.472      ;
; 0.147 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:48:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:56:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.492      ;
; 0.148 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:58:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.483      ;
; 0.149 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:55:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.489      ;
; 0.150 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:61:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 0.491      ;
; 0.155 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:54:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.490      ;
; 0.161 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:46:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.486      ;
; 0.166 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:65:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.489      ;
; 0.173 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:58:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:58:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.307      ;
; 0.182 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:128:DFFGI|s_Q                                                                                     ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:103:DFFGI|s_Q                                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.316      ;
; 0.194 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:48:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.317      ;
; 0.194 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:36:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:48:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.319      ;
; 0.205 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:56:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:68:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.328      ;
; 0.253 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:31:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.578      ;
; 0.264 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.269 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:77:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.604      ;
; 0.271 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:72:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.216      ; 0.591      ;
; 0.273 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:79:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.608      ;
; 0.273 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:35:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:47:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.398      ;
; 0.279 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:39:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 0.627      ;
; 0.279 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:148:DFFGI|s_Q                                                                                     ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:36:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.404      ;
; 0.290 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                                                                     ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:2:DFFGI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:33:DFFGI|s_Q                                                                                    ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:65:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.414      ;
; 0.292 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                         ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.620      ;
; 0.295 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:79:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.631      ;
; 0.300 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:10:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.624      ;
; 0.302 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:9:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.626      ;
; 0.302 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.427      ;
; 0.311 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:47:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.209      ; 0.624      ;
; 0.332 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:39:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:51:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.457      ;
; 0.335 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:4:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.214      ; 0.653      ;
; 0.336 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.206      ; 0.646      ;
; 0.341 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:30:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:42:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.468      ;
; 0.348 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:42:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.022      ; 0.474      ;
; 0.348 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                                                                     ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.474      ;
; 0.349 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:44:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.022      ; 0.475      ;
; 0.349 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:78:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.012      ; 0.465      ;
; 0.351 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.476      ;
; 0.352 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:43:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.022      ; 0.478      ;
; 0.355 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:53:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 0.477      ;
; 0.355 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:40:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.480      ;
; 0.356 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:64:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.022      ; 0.482      ;
; 0.356 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:17:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.020      ; 0.480      ;
; 0.356 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:24:DFFGI|s_Q                                                                                    ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:56:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.480      ;
; 0.356 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:30:DFFGI|s_Q                                                                                    ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:62:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.479      ;
; 0.358 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:16:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.020      ; 0.482      ;
; 0.359 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:18:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.020      ; 0.483      ;
; 0.366 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:21:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.009      ; 0.479      ;
; 0.366 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:53:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:65:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.490      ;
; 0.370 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:75:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.020      ; 0.494      ;
; 0.371 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:67:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.026      ; 0.501      ;
; 0.375 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:54:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:66:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.499      ;
; 0.378 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:73:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.019      ; 0.501      ;
; 0.379 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:13:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.009      ; 0.492      ;
; 0.384 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.509      ;
; 0.386 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:30:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.711      ;
; 0.389 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.514      ;
; 0.390 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:12:DFFGI|s_Q                                                                              ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:12:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.538      ;
; 0.394 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:64:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 0.541      ;
; 0.402 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:77:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_address_reg0                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.253      ; 0.759      ;
; 0.406 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:12:DFFGI|s_Q                                                                              ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:12:DFFGI|s_Q                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.539      ;
; 0.409 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:5:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.214      ; 0.727      ;
; 0.412 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:77:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 0.760      ;
; 0.416 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:1:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.741      ;
; 0.423 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:29:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.748      ;
; 0.427 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt2:27:DFFGI|s_Q                                                                              ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:27:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 0.575      ;
; 0.432 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:79:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_address_reg0                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.254      ; 0.790      ;
; 0.435 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:3:DFFGI|s_Q                                                                                       ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.214      ; 0.753      ;
; 0.436 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:84:DFFGI|s_Q                                                                                    ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:52:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.561      ;
; 0.438 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:72:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.771      ;
; 0.439 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                                                                     ; MEMWB:MEMWBREG|Reg:IFIDREG|dffg:\N_Bit_REG:0:DFFGI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.565      ;
; 0.439 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:72:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.758      ;
; 0.441 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:49:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_datain_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.767      ;
; 0.442 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:62:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:62:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.576      ;
; 0.443 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:66:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.214      ; 0.761      ;
; 0.444 ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:76:DFFGI|s_Q                                                                                    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.778      ;
; 0.446 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:63:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:63:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.580      ;
; 0.448 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:146:DFFGI|s_Q                                                                                     ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:34:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.572      ;
; 0.449 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.574      ;
; 0.452 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q                                                                               ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:1:DFFGI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.578      ;
; 0.455 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:59:DFFGI|s_Q                                                                                      ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:59:DFFGI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:0:DFFGI|s_Q                                                                               ; MIPSFetch:FETCHLOGIC|PC:PCREG|dffg:\N_Bit_REGpt1:0:DFFGI|s_Q                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.582      ;
; 0.461 ; IFID:IFIDREG|Reg:IFIDREG|dffg:\N_Bit_REG:26:DFFGI|s_Q                                                                                      ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.011      ; 0.576      ;
; 0.461 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:32:DFFGI|s_Q                                                                                      ; EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:44:DFFGI|s_Q                                                                                                              ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 0.606      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
; 19.021 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.116      ; 1.050      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.205      ; 0.975      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.082 ; 0.123 ; 18.013   ; 0.680   ; 9.366               ;
;  iCLK            ; -0.082 ; 0.123 ; 18.013   ; 0.680   ; 9.366               ;
; Design-wide TNS  ; -0.082 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; -0.082 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 5956043  ; 0        ; 13920    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 5956043  ; 0        ; 13920    ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+---------------------------------------------------+
; Unconstrained Paths Summary                       ;
+---------------------------------+--------+--------+
; Property                        ; Setup  ; Hold   ;
+---------------------------------+--------+--------+
; Illegal Clocks                  ; 0      ; 0      ;
; Unconstrained Clocks            ; 0      ; 0      ;
; Unconstrained Input Ports       ; 66     ; 66     ;
; Unconstrained Input Port Paths  ; 395886 ; 395886 ;
; Unconstrained Output Ports      ; 32     ; 32     ;
; Unconstrained Output Port Paths ; 5775   ; 5775   ;
+---------------------------------+--------+--------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Dec 10 22:08:50 2021
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.082              -0.082 iCLK 
Info (332146): Worst-case hold slack is 0.326
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.326               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.013               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.421               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.625               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.082
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.082 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115): To Node      : EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.404      3.404  R        clock network delay
    Info (332115):      3.667      0.263     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115):      6.516      2.849 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadataout[0]
    Info (332115):      7.579      1.063 RR    IC  DMEMTREGMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~0|datad
    Info (332115):      7.734      0.155 RR  CELL  DMEMTREGMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~0|combout
    Info (332115):      7.994      0.260 RR    IC  ALURD1MUX|\G_NBit_MUX2:0:MUXI|orgate|o_F~0|datad
    Info (332115):      8.149      0.155 RR  CELL  ALURD1MUX|\G_NBit_MUX2:0:MUXI|orgate|o_F~0|combout
    Info (332115):      8.541      0.392 RR    IC  MIPSALU|full32adder|add|\loop1:0:rippleAdder|g5or2|o_F~2|datac
    Info (332115):      8.826      0.285 RR  CELL  MIPSALU|full32adder|add|\loop1:0:rippleAdder|g5or2|o_F~2|combout
    Info (332115):      9.053      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:1:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):      9.340      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:1:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):      9.567      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:2:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):      9.854      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:2:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     10.082      0.228 RR    IC  MIPSALU|full32adder|add|\loop2:3:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     10.369      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:3:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     10.595      0.226 RR    IC  MIPSALU|full32adder|add|\loop2:4:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     10.750      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:4:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     10.977      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:5:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     11.132      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:5:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     11.359      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:6:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     11.514      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:6:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     11.742      0.228 RR    IC  MIPSALU|full32adder|add|\loop2:7:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     11.897      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:7:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     12.124      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:8:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     12.279      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:8:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     12.504      0.225 RR    IC  MIPSALU|full32adder|add|\loop2:9:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     12.791      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:9:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     13.019      0.228 RR    IC  MIPSALU|full32adder|add|\loop2:10:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     13.174      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:10:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     13.403      0.229 RR    IC  MIPSALU|full32adder|add|\loop2:11:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     13.558      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:11:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     13.785      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:12:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     13.940      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:12:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     14.168      0.228 RR    IC  MIPSALU|full32adder|add|\loop2:13:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     14.323      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:13:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     14.698      0.375 RR    IC  MIPSALU|full32adder|add|\loop2:14:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     14.853      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:14:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     15.080      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:15:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     15.235      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:15:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     15.462      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:16:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     15.617      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:16:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     15.846      0.229 RR    IC  MIPSALU|full32adder|add|\loop2:17:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     16.001      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:17:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     16.227      0.226 RR    IC  MIPSALU|full32adder|add|\loop2:18:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     16.382      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:18:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     16.606      0.224 RR    IC  MIPSALU|full32adder|add|\loop2:19:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     16.893      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:19:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     17.119      0.226 RR    IC  MIPSALU|full32adder|add|\loop2:20:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     17.274      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:20:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     17.500      0.226 RR    IC  MIPSALU|full32adder|add|\loop2:21:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     17.655      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:21:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     17.883      0.228 RR    IC  MIPSALU|full32adder|add|\loop2:22:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     18.038      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:22:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     18.264      0.226 RR    IC  MIPSALU|full32adder|add|\loop2:23:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     18.419      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:23:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     18.644      0.225 RR    IC  MIPSALU|full32adder|add|\loop2:24:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     18.931      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:24:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     19.159      0.228 RR    IC  MIPSALU|full32adder|add|\loop2:25:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     19.314      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:25:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     19.539      0.225 RR    IC  MIPSALU|full32adder|add|\loop2:26:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     19.826      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:26:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     20.053      0.227 RR    IC  MIPSALU|full32adder|add|\loop2:27:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     20.208      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:27:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     20.434      0.226 RR    IC  MIPSALU|full32adder|add|\loop2:28:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     20.721      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:28:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     20.946      0.225 RR    IC  MIPSALU|full32adder|add|\loop2:29:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     21.233      0.287 RR  CELL  MIPSALU|full32adder|add|\loop2:29:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     21.619      0.386 RR    IC  MIPSALU|full32adder|add|\loop2:30:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     21.774      0.155 RR  CELL  MIPSALU|full32adder|add|\loop2:30:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     21.985      0.211 RR    IC  MIPSALU|mux|o_output[0]~45|datad
    Info (332115):     22.140      0.155 RR  CELL  MIPSALU|mux|o_output[0]~45|combout
    Info (332115):     22.344      0.204 RR    IC  MIPSALU|mux|o_output[0]~46|datad
    Info (332115):     22.499      0.155 RR  CELL  MIPSALU|mux|o_output[0]~46|combout
    Info (332115):     22.703      0.204 RR    IC  MIPSALU|mux|o_output[0]~47|datad
    Info (332115):     22.858      0.155 RR  CELL  MIPSALU|mux|o_output[0]~47|combout
    Info (332115):     23.086      0.228 RR    IC  EXMEMREG|IFIDREG|\N_Bit_REG:69:DFFGI|s_Q|asdata
    Info (332115):     23.492      0.406 RR  CELL  EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.380      3.380  R        clock network delay
    Info (332115):     23.412      0.032           clock pessimism removed
    Info (332115):     23.392     -0.020           clock uncertainty
    Info (332115):     23.410      0.018     uTsu  EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    23.492
    Info (332115): Data Required Time :    23.410
    Info (332115): Slack              :    -0.082 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.326
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.326 
    Info (332115): ===================================================================
    Info (332115): From Node    : EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:68:DFFGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.924      2.924  R        clock network delay
    Info (332115):      3.156      0.232     uTco  EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:68:DFFGI|s_Q
    Info (332115):      3.156      0.000 RR  CELL  EXMEMREG|IFIDREG|\N_Bit_REG:68:DFFGI|s_Q|q
    Info (332115):      3.854      0.698 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[8]
    Info (332115):      3.926      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.410      3.410  R        clock network delay
    Info (332115):      3.378     -0.032           clock pessimism removed
    Info (332115):      3.378      0.000           clock uncertainty
    Info (332115):      3.600      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.926
    Info (332115): Data Required Time :     3.600
    Info (332115): Slack              :     0.326 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.013
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.013 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.080      3.080  R        clock network delay
    Info (332115):      3.312      0.232     uTco  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.312      0.000 RR  CELL  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.950      0.638 RR    IC  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.230      1.280 RF  CELL  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.289      3.289  R        clock network delay
    Info (332115):     23.321      0.032           clock pessimism removed
    Info (332115):     23.301     -0.020           clock uncertainty
    Info (332115):     23.243     -0.058     uTsu  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.230
    Info (332115): Data Required Time :    23.243
    Info (332115): Slack              :    18.013 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.421
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.421 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.967      2.967  R        clock network delay
    Info (332115):      3.199      0.232     uTco  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.199      0.000 FF  CELL  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.805      0.606 FF    IC  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.971      1.166 FR  CELL  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.396      3.396  R        clock network delay
    Info (332115):      3.364     -0.032           clock pessimism removed
    Info (332115):      3.364      0.000           clock uncertainty
    Info (332115):      3.550      0.186      uTh  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.971
    Info (332115): Data Required Time :     3.550
    Info (332115): Slack              :     1.421 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 1.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.506               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.330
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.330               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.181               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.282
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.282               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.644               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.506
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.506 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115): To Node      : EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.077      3.077  R        clock network delay
    Info (332115):      3.313      0.236     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
    Info (332115):      5.898      2.585 FR  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadataout[0]
    Info (332115):      6.885      0.987 RR    IC  DMEMTREGMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~0|datad
    Info (332115):      7.029      0.144 RR  CELL  DMEMTREGMUX|\G_NBit_MUX:0:MUXI|orgate|o_F~0|combout
    Info (332115):      7.266      0.237 RR    IC  ALURD1MUX|\G_NBit_MUX2:0:MUXI|orgate|o_F~0|datad
    Info (332115):      7.410      0.144 RR  CELL  ALURD1MUX|\G_NBit_MUX2:0:MUXI|orgate|o_F~0|combout
    Info (332115):      7.782      0.372 RR    IC  MIPSALU|full32adder|add|\loop1:0:rippleAdder|g5or2|o_F~2|datac
    Info (332115):      8.045      0.263 RR  CELL  MIPSALU|full32adder|add|\loop1:0:rippleAdder|g5or2|o_F~2|combout
    Info (332115):      8.253      0.208 RR    IC  MIPSALU|full32adder|add|\loop2:1:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):      8.518      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:1:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):      8.727      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:2:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):      8.992      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:2:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):      9.202      0.210 RR    IC  MIPSALU|full32adder|add|\loop2:3:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):      9.467      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:3:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):      9.675      0.208 RR    IC  MIPSALU|full32adder|add|\loop2:4:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):      9.819      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:4:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     10.028      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:5:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     10.172      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:5:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     10.381      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:6:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     10.525      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:6:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     10.735      0.210 RR    IC  MIPSALU|full32adder|add|\loop2:7:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     10.879      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:7:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     11.088      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:8:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     11.232      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:8:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     11.438      0.206 RR    IC  MIPSALU|full32adder|add|\loop2:9:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     11.703      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:9:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     11.913      0.210 RR    IC  MIPSALU|full32adder|add|\loop2:10:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     12.057      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:10:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     12.268      0.211 RR    IC  MIPSALU|full32adder|add|\loop2:11:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     12.412      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:11:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     12.621      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:12:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     12.765      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:12:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     12.975      0.210 RR    IC  MIPSALU|full32adder|add|\loop2:13:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     13.119      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:13:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     13.472      0.353 RR    IC  MIPSALU|full32adder|add|\loop2:14:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     13.616      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:14:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     13.825      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:15:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     13.969      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:15:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     14.178      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:16:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     14.322      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:16:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     14.533      0.211 RR    IC  MIPSALU|full32adder|add|\loop2:17:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     14.677      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:17:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     14.885      0.208 RR    IC  MIPSALU|full32adder|add|\loop2:18:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     15.029      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:18:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     15.234      0.205 RR    IC  MIPSALU|full32adder|add|\loop2:19:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     15.499      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:19:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     15.707      0.208 RR    IC  MIPSALU|full32adder|add|\loop2:20:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     15.851      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:20:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     16.059      0.208 RR    IC  MIPSALU|full32adder|add|\loop2:21:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     16.203      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:21:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     16.413      0.210 RR    IC  MIPSALU|full32adder|add|\loop2:22:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     16.557      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:22:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     16.765      0.208 RR    IC  MIPSALU|full32adder|add|\loop2:23:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     16.909      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:23:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     17.116      0.207 RR    IC  MIPSALU|full32adder|add|\loop2:24:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     17.381      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:24:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     17.591      0.210 RR    IC  MIPSALU|full32adder|add|\loop2:25:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     17.735      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:25:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     17.941      0.206 RR    IC  MIPSALU|full32adder|add|\loop2:26:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     18.206      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:26:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     18.415      0.209 RR    IC  MIPSALU|full32adder|add|\loop2:27:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     18.559      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:27:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     18.766      0.207 RR    IC  MIPSALU|full32adder|add|\loop2:28:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     19.031      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:28:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     19.237      0.206 RR    IC  MIPSALU|full32adder|add|\loop2:29:rippleAdder2|g5or2|o_F~0|datac
    Info (332115):     19.502      0.265 RR  CELL  MIPSALU|full32adder|add|\loop2:29:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     19.868      0.366 RR    IC  MIPSALU|full32adder|add|\loop2:30:rippleAdder2|g5or2|o_F~0|datad
    Info (332115):     20.012      0.144 RR  CELL  MIPSALU|full32adder|add|\loop2:30:rippleAdder2|g5or2|o_F~0|combout
    Info (332115):     20.206      0.194 RR    IC  MIPSALU|mux|o_output[0]~45|datad
    Info (332115):     20.350      0.144 RR  CELL  MIPSALU|mux|o_output[0]~45|combout
    Info (332115):     20.538      0.188 RR    IC  MIPSALU|mux|o_output[0]~46|datad
    Info (332115):     20.682      0.144 RR  CELL  MIPSALU|mux|o_output[0]~46|combout
    Info (332115):     20.870      0.188 RR    IC  MIPSALU|mux|o_output[0]~47|datad
    Info (332115):     21.014      0.144 RR  CELL  MIPSALU|mux|o_output[0]~47|combout
    Info (332115):     21.224      0.210 RR    IC  EXMEMREG|IFIDREG|\N_Bit_REG:69:DFFGI|s_Q|asdata
    Info (332115):     21.594      0.370 RR  CELL  EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.073      3.073  R        clock network delay
    Info (332115):     23.101      0.028           clock pessimism removed
    Info (332115):     23.081     -0.020           clock uncertainty
    Info (332115):     23.100      0.019     uTsu  EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:69:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    21.594
    Info (332115): Data Required Time :    23.100
    Info (332115): Slack              :     1.506 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.330
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.330 
    Info (332115): ===================================================================
    Info (332115): From Node    : EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:68:DFFGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.647      2.647  R        clock network delay
    Info (332115):      2.860      0.213     uTco  EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:68:DFFGI|s_Q
    Info (332115):      2.860      0.000 RR  CELL  EXMEMREG|IFIDREG|\N_Bit_REG:68:DFFGI|s_Q|q
    Info (332115):      3.512      0.652 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[8]
    Info (332115):      3.585      0.073 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.082      3.082  R        clock network delay
    Info (332115):      3.054     -0.028           clock pessimism removed
    Info (332115):      3.054      0.000           clock uncertainty
    Info (332115):      3.255      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.585
    Info (332115): Data Required Time :     3.255
    Info (332115): Slack              :     0.330 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.181
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.181 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.795      2.795  R        clock network delay
    Info (332115):      3.008      0.213     uTco  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.008      0.000 RR  CELL  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.606      0.598 RR    IC  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.754      1.148 RF  CELL  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.976      2.976  R        clock network delay
    Info (332115):     23.004      0.028           clock pessimism removed
    Info (332115):     22.984     -0.020           clock uncertainty
    Info (332115):     22.935     -0.049     uTsu  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.754
    Info (332115): Data Required Time :    22.935
    Info (332115): Slack              :    18.181 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.282
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.282 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.695      2.695  R        clock network delay
    Info (332115):      2.908      0.213     uTco  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      2.908      0.000 FF  CELL  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.450      0.542 FF    IC  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.499      1.049 FR  CELL  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.077      3.077  R        clock network delay
    Info (332115):      3.049     -0.028           clock pessimism removed
    Info (332115):      3.049      0.000           clock uncertainty
    Info (332115):      3.217      0.168      uTh  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.499
    Info (332115): Data Required Time :     3.217
    Info (332115): Slack              :     1.282 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 6.613
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.613               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.123               0.000 iCLK 
Info (332146): Worst-case recovery slack is 19.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.021               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.680
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.680               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.366
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.366               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.613
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.613 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg
    Info (332115): To Node      : MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:1:DFFGI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.786      1.786  R        clock network delay
    Info (332115):      1.914      0.128     uTco  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg
    Info (332115):      3.048      1.134 RF  CELL  DMem|ram_rtl_0|auto_generated|ram_block1a1|portadataout[0]
    Info (332115):      3.426      0.378 FF    IC  DMEMTREGMUX|\G_NBit_MUX:1:MUXI|orgate|o_F~0|datad
    Info (332115):      3.489      0.063 FF  CELL  DMEMTREGMUX|\G_NBit_MUX:1:MUXI|orgate|o_F~0|combout
    Info (332115):      3.863      0.374 FF    IC  WRITERADATAMUX|\G_NBit_MUX:1:MUXI|orgate|o_F~0|datad
    Info (332115):      3.926      0.063 FF  CELL  WRITERADATAMUX|\G_NBit_MUX:1:MUXI|orgate|o_F~0|combout
    Info (332115):      5.182      1.256 FF    IC  REGFILE|REG21|\N_Bit_REG:1:DFFGI|s_Q|asdata
    Info (332115):      5.357      0.175 FF  CELL  MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:1:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     11.964      1.964  F        clock network delay
    Info (332115):     11.983      0.019           clock pessimism removed
    Info (332115):     11.963     -0.020           clock uncertainty
    Info (332115):     11.970      0.007     uTsu  MIPSRegFile:REGFILE|Reg:REG21|dffg:\N_Bit_REG:1:DFFGI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.357
    Info (332115): Data Required Time :    11.970
    Info (332115): Slack              :     6.613 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.123
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.123 
    Info (332115): ===================================================================
    Info (332115): From Node    : EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.518      1.518  R        clock network delay
    Info (332115):      1.623      0.105     uTco  EXMEM:EXMEMREG|Reg:IFIDREG|dffg:\N_Bit_REG:60:DFFGI|s_Q
    Info (332115):      1.623      0.000 RR  CELL  EXMEMREG|IFIDREG|\N_Bit_REG:60:DFFGI|s_Q|q
    Info (332115):      1.972      0.349 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a8|portadatain[4]
    Info (332115):      2.008      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.801      1.801  R        clock network delay
    Info (332115):      1.781     -0.020           clock pessimism removed
    Info (332115):      1.781      0.000           clock uncertainty
    Info (332115):      1.885      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.008
    Info (332115): Data Required Time :     1.885
    Info (332115): Slack              :     0.123 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 19.021
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 19.021 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.640      1.640  R        clock network delay
    Info (332115):      1.745      0.105     uTco  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      1.745      0.000 FF  CELL  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.079      0.334 FF    IC  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.690      0.611 FR  CELL  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.736      1.736  R        clock network delay
    Info (332115):     21.756      0.020           clock pessimism removed
    Info (332115):     21.736     -0.020           clock uncertainty
    Info (332115):     21.711     -0.025     uTsu  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.690
    Info (332115): Data Required Time :    21.711
    Info (332115): Slack              :    19.021 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.680
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.680 
    Info (332115): ===================================================================
    Info (332115): From Node    : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.579      1.579  R        clock network delay
    Info (332115):      1.684      0.105     uTco  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      1.684      0.000 RR  CELL  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      1.974      0.290 RR    IC  IDEXREG|IFIDREG|\N_Bit_REG:151:DFFGI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.554      0.580 RF  CELL  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.804      1.804  R        clock network delay
    Info (332115):      1.784     -0.020           clock pessimism removed
    Info (332115):      1.784      0.000           clock uncertainty
    Info (332115):      1.874      0.090      uTh  IDEX:IDEXREG|Reg:IFIDREG|dffg:\N_Bit_REG:151:DFFGI|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.554
    Info (332115): Data Required Time :     1.874
    Info (332115): Slack              :     0.680 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 1254 megabytes
    Info: Processing ended: Fri Dec 10 22:09:10 2021
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:28


