WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1251896 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 20 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1251896 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 5970357 heartbeat IPC: 1.675 cumulative IPC: 1.06 (Simulation time: 00 hr 01 min 01 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 4718463 cumulative IPC: 1.06 (Simulation time: 00 hr 01 min 01 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 4718463 cumulative IPC: 1.06 (Simulation time: 00 hr 01 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_748B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.06 instructions: 5000002 cycles: 4718463
CPU 0 Branch Prediction Accuracy: 96.73% MPKI: 10.23 Average ROB Occupancy at Mispredict: 47.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0684
BRANCH_INDIRECT: 0.263
BRANCH_CONDITIONAL: 7.26
BRANCH_DIRECT_CALL: 0.109
BRANCH_INDIRECT_CALL: 0.544
BRANCH_RETURN: 1.99

LLC TOTAL        ACCESS:      52398 HIT:      35618 MISS:      16780
LLC LOAD         ACCESS:      23902 HIT:      15127 MISS:       8775
LLC RFO          ACCESS:       3719 HIT:        963 MISS:       2756
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      16264 HIT:      16263 MISS:          1
LLC TRANSLATION  ACCESS:       8513 HIT:       3265 MISS:       5248
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 369.2 cycles
cpu0_DTLB TOTAL        ACCESS:    1354029 HIT:    1264475 MISS:      89554
cpu0_DTLB LOAD         ACCESS:    1354029 HIT:    1264475 MISS:      89554
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 40.96 cycles
cpu0_ITLB TOTAL        ACCESS:     162937 HIT:     153650 MISS:       9287
cpu0_ITLB LOAD         ACCESS:     162937 HIT:     153650 MISS:       9287
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.063 cycles
cpu0_L1D TOTAL        ACCESS:    1554792 HIT:    1424409 MISS:     130383
cpu0_L1D LOAD         ACCESS:    1140285 HIT:    1041290 MISS:      98995
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     400947 HIT:     380210 MISS:      20737
cpu0_L1D TRANSLATION  ACCESS:      13560 HIT:       2909 MISS:      10651
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 54.29 cycles
cpu0_L1I TOTAL        ACCESS:     178117 HIT:     166471 MISS:      11646
cpu0_L1I LOAD         ACCESS:     178117 HIT:     166471 MISS:      11646
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 32.67 cycles
cpu0_L2C TOTAL        ACCESS:      89426 HIT:      53261 MISS:      36165
cpu0_L2C LOAD         ACCESS:      56364 HIT:      32462 MISS:      23902
cpu0_L2C RFO          ACCESS:       5078 HIT:       1359 MISS:       3719
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      17423 HIT:      17392 MISS:         31
cpu0_L2C TRANSLATION  ACCESS:      10561 HIT:       2048 MISS:       8513
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 191.8 cycles
cpu0_STLB TOTAL        ACCESS:      53412 HIT:      44316 MISS:       9096
cpu0_STLB LOAD         ACCESS:      53412 HIT:      44316 MISS:       9096
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 393 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4741
  ROW_BUFFER_MISS:      12031
 AVG DBUS CONGESTED CYCLE: 3.895
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        553
  FULL:       2239
