#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Oct 25 21:46:48 2015
# Process ID: 10952
# Log file: C:/Users/Julian/Development/N6480/ISE/N6480/planAhead_run_3/planAhead.log
# Journal file: C:/Users/Julian/Development/N6480/ISE/N6480/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Julian/Development/N6480/ISE/N6480/pa.fromNetlist.tcl
# create_project -name N6480 -dir "C:/Users/Julian/Development/N6480/ISE/N6480/planAhead_run_3" -part xc6slx4cpg196-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Julian/Development/N6480/ISE/N6480/n6480.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Julian/Development/N6480/ISE/N6480} }
# set_property target_constrs_file "n6480.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Julian/Development/N6480/ISE/N6480/n6480.ucf' to fileset 'constrs_1'
# add_files [list {n6480.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx4cpg196-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design n6480.ngc ...
WARNING:NetListWriters:298 - No output is written to n6480.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file n6480.edif ...
ngc2edif: Total memory usage is 94092 kilobytes

Parsing EDIF File [./planAhead_run_3/N6480.data/cache/n6480_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/N6480.data/cache/n6480_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'n6480' is not ideal for floorplanning, since the cellview 'n6480' defined in file 'n6480.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx4/cpg196/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[4] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[3] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[2] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[1] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[0] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
Parsing UCF File [C:/Users/Julian/Development/N6480/ISE/N6480/n6480.ucf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'n64_clock_BUFGP/BUFG' at site P7, Illegal to place instance n64_clock_BUFGP/BUFG on site P7 [C:/Users/Julian/Development/N6480/ISE/N6480/n6480.ucf:8]
Finished Parsing UCF File [C:/Users/Julian/Development/N6480/ISE/N6480/n6480.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 40c442f1
link_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 640.418 ; gain = 183.996
set_property package_pin "" [get_ports [list  {vga_blue[9]}]]
startgroup
set_property package_pin H14 [get_ports {vga_blue[9]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {vga_blue[8]}]
endgroup
save_constraints
startgroup
set_property package_pin F14 [get_ports {vga_blue[7]}]
endgroup
startgroup
set_property package_pin F13 [get_ports {vga_blue[6]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {vga_blue[5]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {vga_blue[4]}]
endgroup
startgroup
set_property package_pin E14 [get_ports {vga_blue[3]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {vga_blue[2]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {vga_blue[1]}]
endgroup
startgroup
set_property package_pin C13 [get_ports {vga_blue[0]}]
endgroup
startgroup
set_property package_pin C13 [get_ports {vga_blue[0]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {vga_blue[1]}]
endgroup
startgroup
set_property package_pin C13 [get_ports {vga_blue[0]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {vga_blue[2]}]
endgroup
startgroup
set_property package_pin D14 [get_ports {vga_blue[1]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {vga_blue[0]}]
endgroup
save_constraints
set_property package_pin "" [get_ports [list  {vga_green[9]}]]
set_property package_pin "" [get_ports [list  {vga_green[8]}]]
startgroup
set_property package_pin L2 [get_ports {vga_green[9]}]
endgroup
startgroup
set_property package_pin L1 [get_ports {vga_green[8]}]
endgroup
startgroup
set_property package_pin K2 [get_ports {vga_green[7]}]
endgroup
startgroup
set_property package_pin K1 [get_ports {vga_green[6]}]
endgroup
startgroup
set_property package_pin J2 [get_ports {vga_green[5]}]
endgroup
set_property package_pin "" [get_ports [list  {vga_green[3]}]]
startgroup
set_property package_pin J1 [get_ports {vga_green[4]}]
endgroup
startgroup
set_property package_pin G2 [get_ports {vga_green[3]}]
endgroup
startgroup
set_property package_pin G1 [get_ports {vga_green[2]}]
endgroup
startgroup
set_property package_pin H2 [get_ports {vga_green[1]}]
endgroup
startgroup
set_property package_pin H1 [get_ports {vga_green[0]}]
endgroup
save_constraints
set_property package_pin "" [get_ports [list  {vga_red[9]}]]
set_property package_pin "" [get_ports [list  {vga_red[9]}]]
startgroup
set_property package_pin L2 [get_ports {vga_green[9]}]
endgroup
startgroup
set_property package_pin F2 [get_ports {vga_red[9]}]
endgroup
startgroup
set_property package_pin F1 [get_ports {vga_red[8]}]
endgroup
startgroup
set_property package_pin E2 [get_ports {vga_red[7]}]
endgroup
startgroup
set_property package_pin E1 [get_ports {vga_red[6]}]
endgroup
startgroup
set_property package_pin D2 [get_ports {vga_red[5]}]
endgroup
startgroup
set_property package_pin D1 [get_ports {vga_red[4]}]
endgroup
startgroup
set_property package_pin C1 [get_ports {vga_red[3]}]
endgroup
startgroup
set_property package_pin B1 [get_ports {vga_red[2]}]
endgroup
save_constraints
startgroup
set_property package_pin A2 [get_ports {vga_red[1]}]
endgroup
startgroup
set_property package_pin B1 [get_ports {vga_red[2]}]
endgroup
startgroup
set_property package_pin B3 [get_ports {vga_red[0]}]
endgroup
save_constraints
startgroup
set_property package_pin P5 [get_ports vga_hsync]
endgroup
save_constraints
startgroup
set_property package_pin N5 [get_ports vga_vsync]
endgroup
save_constraints
startgroup
set_property package_pin N6 [get_ports vga_clk]
endgroup
save_constraints
startgroup
set_property package_pin M1 [get_ports vga_blank]
endgroup
save_constraints
startgroup
set_property package_pin M2 [get_ports vga_sync]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See C:/Users/Julian/Development/N6480/ISE/N6480\planAhead_pid10952.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Oct 25 21:59:37 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
