$date
	Thu Jan 15 12:41:39 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 $ count [3:0] $end
$scope module D0 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 # reset $end
$var reg 1 & q $end
$upscope $end
$scope module D1 $end
$var wire 1 ' clk $end
$var wire 1 ( d $end
$var wire 1 # reset $end
$var reg 1 ) q $end
$upscope $end
$scope module D2 $end
$var wire 1 * clk $end
$var wire 1 + d $end
$var wire 1 # reset $end
$var reg 1 , q $end
$upscope $end
$scope module D3 $end
$var wire 1 - clk $end
$var wire 1 . d $end
$var wire 1 # reset $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
1.
1-
0,
1+
1*
0)
1(
1'
0&
1%
b0 $
0#
0"
b0 !
$end
#5000
1"
#10000
0"
#12000
1#
#15000
0'
0%
b1 !
b1 $
1&
1"
#20000
0"
#25000
0*
0(
1)
1'
1%
b10 !
b10 $
0&
1"
#30000
0"
#35000
0'
0%
b11 !
b11 $
1&
1"
#40000
0"
#45000
0-
0+
1,
1*
1(
0)
1'
1%
b100 !
b100 $
0&
1"
#50000
0"
#55000
0'
0%
b101 !
b101 $
1&
1"
#60000
0"
#65000
0*
0(
1)
1'
1%
b110 !
b110 $
0&
1"
#70000
0"
#75000
0'
0%
b111 !
b111 $
1&
1"
#80000
0"
#85000
0.
1/
1-
1+
0,
1*
1(
0)
1'
1%
b1000 !
b1000 $
0&
1"
#90000
0"
#95000
0'
0%
b1001 !
b1001 $
1&
1"
#100000
0"
#105000
0*
0(
1)
1'
1%
b1010 !
b1010 $
0&
1"
