Loading plugins phase: Elapsed time ==> 0s.190ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\kotli\Documents\GitHub\Smartbottle_0_1\ALPHA\Alpha_test\Alpha_test.cydsn\Alpha_test.cyprj -d CY8C6347BZI-BLD53 -s C:\Users\kotli\Documents\GitHub\Smartbottle_0_1\ALPHA\Alpha_test\Alpha_test.cydsn\Generated_Source\PSoC6 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.926ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.060ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Alpha_test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kotli\Documents\GitHub\Smartbottle_0_1\ALPHA\Alpha_test\Alpha_test.cydsn\Alpha_test.cyprj -dcpsoc3 Alpha_test.v -verilog
======================================================================

======================================================================
Compiling:  Alpha_test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kotli\Documents\GitHub\Smartbottle_0_1\ALPHA\Alpha_test\Alpha_test.cydsn\Alpha_test.cyprj -dcpsoc3 Alpha_test.v -verilog
======================================================================

======================================================================
Compiling:  Alpha_test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kotli\Documents\GitHub\Smartbottle_0_1\ALPHA\Alpha_test\Alpha_test.cydsn\Alpha_test.cyprj -dcpsoc3 -verilog Alpha_test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Mar 08 00:47:31 2020


======================================================================
Compiling:  Alpha_test.v
Program  :   vpp
Options  :    -yv2 -q10 Alpha_test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Mar 08 00:47:31 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Alpha_test.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Alpha_test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kotli\Documents\GitHub\Smartbottle_0_1\ALPHA\Alpha_test\Alpha_test.cydsn\Alpha_test.cyprj -dcpsoc3 -verilog Alpha_test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Mar 08 00:47:31 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\kotli\Documents\GitHub\Smartbottle_0_1\ALPHA\Alpha_test\Alpha_test.cydsn\codegentemp\Alpha_test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\kotli\Documents\GitHub\Smartbottle_0_1\ALPHA\Alpha_test\Alpha_test.cydsn\codegentemp\Alpha_test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  Alpha_test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kotli\Documents\GitHub\Smartbottle_0_1\ALPHA\Alpha_test\Alpha_test.cydsn\Alpha_test.cyprj -dcpsoc3 -verilog Alpha_test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Mar 08 00:47:32 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\kotli\Documents\GitHub\Smartbottle_0_1\ALPHA\Alpha_test\Alpha_test.cydsn\codegentemp\Alpha_test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\kotli\Documents\GitHub\Smartbottle_0_1\ALPHA\Alpha_test\Alpha_test.cydsn\codegentemp\Alpha_test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CapSense:Net_636\
	\CapSense:Net_637\
	\CapSense:Net_638\
	\CapSense:Net_639\
	\CapSense:Net_608\
	\CapSense:Net_610\


Deleted 6 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CapSense:Net_589\ to zero
Aliasing \CapSense:Net_45\ to zero
Aliasing \CapSense:Net_46\ to zero
Aliasing \CapSense:Net_47\ to zero
Aliasing \CapSense:Net_48\ to zero
Aliasing \CapSense:Net_1423\ to zero
Aliasing \CapSense:Net_44\ to zero
Aliasing \CapSense:Net_851\ to zero
Removing Lhs of wire \CapSense:Net_589\[7] = zero[2]
Removing Lhs of wire \CapSense:Net_45\[10] = zero[2]
Removing Lhs of wire \CapSense:Net_46\[11] = zero[2]
Removing Lhs of wire \CapSense:Net_47\[12] = zero[2]
Removing Lhs of wire \CapSense:Net_48\[13] = zero[2]
Removing Lhs of wire \CapSense:Net_1423\[28] = zero[2]
Removing Lhs of wire \CapSense:Net_44\[31] = zero[2]
Removing Lhs of wire \CapSense:Net_851\[79] = zero[2]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kotli\Documents\GitHub\Smartbottle_0_1\ALPHA\Alpha_test\Alpha_test.cydsn\Alpha_test.cyprj -dcpsoc3 Alpha_test.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.739ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Sunday, 08 March 2020 00:47:32
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kotli\Documents\GitHub\Smartbottle_0_1\ALPHA\Alpha_test\Alpha_test.cydsn\Alpha_test.cyprj -d CY8C6347BZI-BLD53 Alpha_test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.276ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 43: Automatic-assigning  clock 'CapSense_ModClk'. Signal=\CapSense:Net_611_ff43\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 12 pin(s) will be assigned a location by the fitter: \CapSense:Csh(0)\, \CapSense:Shield(0)\, \CapSense:Sns(0)\, \CapSense:Sns(1)\, \CapSense:Sns(2)\, \CapSense:Sns(3)\, \CapSense:Sns(4)\, \CapSense:Sns(5)\, \CapSense:Sns(6)\, \CapSense:Sns(7)\, \CapSense:Sns(8)\, \CapSense:Sns(9)\

Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: CSD[0].csd_tx. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: CSD[0].csd_tx_n. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: CSD[0].csd_tx. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: CSD[0].csd_tx_n. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CY_CPUSS_SWJ_SWCLK_TCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CY_CPUSS_SWJ_SWCLK_TCLK(0)__PA ,
            fb => CPUSS_swj_swclk_tclk );

    Pin : Name = CY_CPUSS_SWJ_SWDIO_TMS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CY_CPUSS_SWJ_SWDIO_TMS(0)__PA ,
            fb => CPUSS_swj_swdio_tms );

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:dedicated_io_bus_0\ ,
            pad => \CapSense:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Csh(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Csh(0)\__PA ,
            analog_term => \CapSense:dedicated_io_bus_0\ ,
            pad => \CapSense:Csh(0)_PAD\ );

    Pin : Name = \CapSense:Shield(0)\
        Attributes:
            Alias: Shield
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Shield(0)\__PA ,
            analog_term => \CapSense:Net_273\ ,
            pad => \CapSense:Shield(0)_PAD\ );

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: Button0_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(0)\ ,
            pad => \CapSense:Sns(0)_PAD\ );

    Pin : Name = \CapSense:Sns(1)\
        Attributes:
            Alias: Button1_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(1)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(1)\ ,
            pad => \CapSense:Sns(1)_PAD\ );

    Pin : Name = \CapSense:Sns(2)\
        Attributes:
            Alias: Button2_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(2)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(2)\ ,
            pad => \CapSense:Sns(2)_PAD\ );

    Pin : Name = \CapSense:Sns(3)\
        Attributes:
            Alias: Button3_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(3)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(3)\ ,
            pad => \CapSense:Sns(3)_PAD\ );

    Pin : Name = \CapSense:Sns(4)\
        Attributes:
            Alias: Button4_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(4)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(4)\ ,
            pad => \CapSense:Sns(4)_PAD\ );

    Pin : Name = \CapSense:Sns(5)\
        Attributes:
            Alias: Button5_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(5)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(5)\ ,
            pad => \CapSense:Sns(5)_PAD\ );

    Pin : Name = \CapSense:Sns(6)\
        Attributes:
            Alias: Button6_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(6)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(6)\ ,
            pad => \CapSense:Sns(6)_PAD\ );

    Pin : Name = \CapSense:Sns(7)\
        Attributes:
            Alias: Button7_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(7)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(7)\ ,
            pad => \CapSense:Sns(7)_PAD\ );

    Pin : Name = \CapSense:Sns(8)\
        Attributes:
            Alias: Button8_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(8)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(8)\ ,
            pad => \CapSense:Sns(8)_PAD\ );

    Pin : Name = \CapSense:Sns(9)\
        Attributes:
            Alias: Button9_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(9)\__PA ,
            analog_term => \CapSense:CSD\_\CapSense:Sns(9)\ ,
            pad => \CapSense:Sns(9)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_849\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    8 :    8 :  0.00 %
Crypto Accelerator            :    0 :    1 :    1 :  0.00 %
Interrupts [CM0+]             :    5 :   27 :   32 : 15.63 %
Interrupts [CM4]              :    1 :  146 :  147 :  0.68 %
IO                            :   15 :   63 :   78 : 19.23 %
Interprocessor Communication  :    0 :   16 :   16 :  0.00 %
MCWDT                         :    0 :    2 :    2 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Energy Profiler               :    0 :    1 :    1 :  0.00 %
Real Time Clock               :    0 :    1 :    1 :  0.00 %
Bluetooth Low Energy          :    0 :    1 :    1 :  0.00 %
I2S                           :    0 :    1 :    1 :  0.00 %
PDM/PCM                       :    0 :    1 :    1 :  0.00 %
SCB                           :    0 :    9 :    9 :  0.00 %
Serial Memory Interface       :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
LCD                           :    0 :    1 :    1 :  0.00 %
SmartIO                       :    0 :    2 :    2 :  0.00 %
TCPWM                         :    0 :   32 :   32 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :   96 :   96 :  0.00 %
  Unique P-terms              :    0 :  192 :  192 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   12 :   12 :  0.00 %
  Status Cells                :    0 :   12 :   12 :  0.00 %
  Control Cells               :    0 :   12 :   12 :  0.00 %
7-Bit IDAC                    :    1 :    1 :    2 : 50.00 %
Continuous Time DAC           :    0 :    1 :    1 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Opamp                         :    0 :    2 :    2 :  0.00 %
Sample and Hold               :    0 :    1 :    1 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DieTemp Sensor                :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.057ms
Tech Mapping phase: Elapsed time ==> 0s.143ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
CY_CPUSS_SWJ_SWCLK_TCLK(0)          : [IOP=(6)][IoId=(7)]                
CY_CPUSS_SWJ_SWDIO_TMS(0)           : [IOP=(6)][IoId=(6)]                
\CapSense:Cmod(0)\                  : [IOP=(7)][IoId=(7)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
CPUSS                               : CPUSS_[FFB(CPUSS,0)]               
\CapSense:CSD\                      : CSD_[FFB(CSD,0)]                   
\CapSense:IDACMod\                  : CSIDAC7_[FFB(CSIDAC7,0)]           
\CapSense:Shield(0)\                : [IOP=(7)][IoId=(3)]                
\CapSense:Csh(0)\                   : [IOP=(7)][IoId=(1)]                
\CapSense:Sns(0)\                   : [IOP=(5)][IoId=(0)]                
\CapSense:Sns(1)\                   : [IOP=(5)][IoId=(1)]                
\CapSense:Sns(2)\                   : [IOP=(5)][IoId=(2)]                
\CapSense:Sns(3)\                   : [IOP=(5)][IoId=(3)]                
\CapSense:Sns(4)\                   : [IOP=(5)][IoId=(4)]                
\CapSense:Sns(5)\                   : [IOP=(5)][IoId=(5)]                
\CapSense:Sns(6)\                   : [IOP=(5)][IoId=(6)]                
\CapSense:Sns(7)\                   : [IOP=(6)][IoId=(0)]                
\CapSense:Sns(8)\                   : [IOP=(6)][IoId=(1)]                
\CapSense:Sns(9)\                   : [IOP=(6)][IoId=(2)]                

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.3333742s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.401ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0551765 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense:Net_273\ {
    CSD0_shield_internal
    CSD0_shield_v
    CSD0_shield
    CSD0_BYB
    amuxbusb_csd1
    AMUXSPLIT4_SWITCH_BB_SL
    amuxbridge_b_csd1_csd0
    AMUXSPLIT4_SWITCH_BB_SR
    amuxbusb_csd0
    P6_P50
    p6_0
    AMUXSPLIT5_SWITCH_BB_SR
    amuxbridge_b_sar_csd1
    AMUXSPLIT5_SWITCH_BB_SL
    amuxbusb_sar
  }
  Net: \CapSense:Net_34\ {
  }
  Net: \CapSense:Net_606\ {
    CSD0_idac0_out
    CSD0_source_idac_v
    CSD0_sense
    CSD0_source_v
    CSD0_sense_internal
  }
  Net: \CapSense:Net_847_0\ {
    CSD0_BYA
    amuxbusa_csd1
    AMUXSPLIT5_SWITCH_AA_SR
    amuxbridge_a_sar_csd1
    AMUXSPLIT5_SWITCH_AA_SL
    amuxbusa_sar
  }
  Net: \CapSense:Net_850\ {
  }
  Net: \CapSense:dedicated_io_bus_0\ {
    AMUXSPLIT4_SWITCH_AA_SL
    amuxbridge_a_csd1_csd0
    AMUXSPLIT4_SWITCH_AA_SR
    amuxbusa_csd0
    P7_P42
    p7_2
    P7_P47
    p7_7
  }
  Net: \CapSense:CSD\_\CapSense:Sns(0)\ {
    p9_6
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\ {
    P9_P46
    P9_P56
  }
  Net: \CapSense:CSD\_\CapSense:Sns(1)\ {
    p10_5
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(1)\ {
    P10_P45
    P10_P55
  }
  Net: \CapSense:CSD\_\CapSense:Sns(2)\ {
    p10_6
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(2)\ {
    P10_P46
    P10_P56
  }
  Net: \CapSense:CSD\_\CapSense:Sns(3)\ {
    p10_4
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(3)\ {
    P10_P44
    P10_P54
  }
  Net: \CapSense:CSD\_\CapSense:Sns(4)\ {
    p10_3
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(4)\ {
    P10_P43
    P10_P53
  }
  Net: \CapSense:CSD\_\CapSense:Sns(5)\ {
    p10_1
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(5)\ {
    P10_P41
    P10_P51
  }
  Net: \CapSense:CSD\_\CapSense:Sns(6)\ {
    p9_3
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(6)\ {
    P9_P43
    P9_P53
  }
  Net: \CapSense:CSD\_\CapSense:Sns(7)\ {
    p9_2
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(7)\ {
    P9_P42
    P9_P52
  }
  Net: \CapSense:CSD\_\CapSense:Sns(8)\ {
    p10_0
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(8)\ {
    P10_P40
    P10_P50
  }
  Net: \CapSense:CSD\_\CapSense:Sns(9)\ {
    p10_2
  }
  Net: AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(9)\ {
    P10_P42
    P10_P52
  }
}
Map of item to net {
  CSD0_shield_internal                             -> \CapSense:Net_273\
  CSD0_shield_v                                    -> \CapSense:Net_273\
  CSD0_shield                                      -> \CapSense:Net_273\
  CSD0_BYB                                         -> \CapSense:Net_273\
  amuxbusb_csd1                                    -> \CapSense:Net_273\
  AMUXSPLIT4_SWITCH_BB_SL                          -> \CapSense:Net_273\
  amuxbridge_b_csd1_csd0                           -> \CapSense:Net_273\
  AMUXSPLIT4_SWITCH_BB_SR                          -> \CapSense:Net_273\
  amuxbusb_csd0                                    -> \CapSense:Net_273\
  P6_P50                                           -> \CapSense:Net_273\
  p6_0                                             -> \CapSense:Net_273\
  AMUXSPLIT5_SWITCH_BB_SR                          -> \CapSense:Net_273\
  amuxbridge_b_sar_csd1                            -> \CapSense:Net_273\
  AMUXSPLIT5_SWITCH_BB_SL                          -> \CapSense:Net_273\
  amuxbusb_sar                                     -> \CapSense:Net_273\
  CSD0_idac0_out                                   -> \CapSense:Net_606\
  CSD0_source_idac_v                               -> \CapSense:Net_606\
  CSD0_sense                                       -> \CapSense:Net_606\
  CSD0_source_v                                    -> \CapSense:Net_606\
  CSD0_sense_internal                              -> \CapSense:Net_606\
  CSD0_BYA                                         -> \CapSense:Net_847_0\
  amuxbusa_csd1                                    -> \CapSense:Net_847_0\
  AMUXSPLIT5_SWITCH_AA_SR                          -> \CapSense:Net_847_0\
  amuxbridge_a_sar_csd1                            -> \CapSense:Net_847_0\
  AMUXSPLIT5_SWITCH_AA_SL                          -> \CapSense:Net_847_0\
  amuxbusa_sar                                     -> \CapSense:Net_847_0\
  AMUXSPLIT4_SWITCH_AA_SL                          -> \CapSense:dedicated_io_bus_0\
  amuxbridge_a_csd1_csd0                           -> \CapSense:dedicated_io_bus_0\
  AMUXSPLIT4_SWITCH_AA_SR                          -> \CapSense:dedicated_io_bus_0\
  amuxbusa_csd0                                    -> \CapSense:dedicated_io_bus_0\
  P7_P42                                           -> \CapSense:dedicated_io_bus_0\
  p7_2                                             -> \CapSense:dedicated_io_bus_0\
  P7_P47                                           -> \CapSense:dedicated_io_bus_0\
  p7_7                                             -> \CapSense:dedicated_io_bus_0\
  p9_6                                             -> \CapSense:CSD\_\CapSense:Sns(0)\
  P9_P46                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
  P9_P56                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
  p10_5                                            -> \CapSense:CSD\_\CapSense:Sns(1)\
  P10_P45                                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(1)\
  P10_P55                                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(1)\
  p10_6                                            -> \CapSense:CSD\_\CapSense:Sns(2)\
  P10_P46                                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(2)\
  P10_P56                                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(2)\
  p10_4                                            -> \CapSense:CSD\_\CapSense:Sns(3)\
  P10_P44                                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(3)\
  P10_P54                                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(3)\
  p10_3                                            -> \CapSense:CSD\_\CapSense:Sns(4)\
  P10_P43                                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(4)\
  P10_P53                                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(4)\
  p10_1                                            -> \CapSense:CSD\_\CapSense:Sns(5)\
  P10_P41                                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(5)\
  P10_P51                                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(5)\
  p9_3                                             -> \CapSense:CSD\_\CapSense:Sns(6)\
  P9_P43                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(6)\
  P9_P53                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(6)\
  p9_2                                             -> \CapSense:CSD\_\CapSense:Sns(7)\
  P9_P42                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(7)\
  P9_P52                                           -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(7)\
  p10_0                                            -> \CapSense:CSD\_\CapSense:Sns(8)\
  P10_P40                                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(8)\
  P10_P50                                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(8)\
  p10_2                                            -> \CapSense:CSD\_\CapSense:Sns(9)\
  P10_P42                                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(9)\
  P10_P52                                          -> AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(9)\
}
Mux Info {
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(0)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(0)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_847_0\
      Outer: __open__
      Inner: __open__
      Path {
        P9_P46
        amuxbusa_sar
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_273\
      Outer: __open__
      Inner: __open__
      Path {
        P9_P56
        amuxbusb_sar
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(1)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(1)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(1)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_847_0\
      Outer: __open__
      Inner: __open__
      Path {
        P10_P45
        amuxbusa_sar
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_273\
      Outer: __open__
      Inner: __open__
      Path {
        P10_P55
        amuxbusb_sar
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(2)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(2)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(2)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_847_0\
      Outer: __open__
      Inner: __open__
      Path {
        P10_P46
        amuxbusa_sar
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_273\
      Outer: __open__
      Inner: __open__
      Path {
        P10_P56
        amuxbusb_sar
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(3)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(3)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(3)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_847_0\
      Outer: __open__
      Inner: __open__
      Path {
        P10_P44
        amuxbusa_sar
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_273\
      Outer: __open__
      Inner: __open__
      Path {
        P10_P54
        amuxbusb_sar
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(4)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(4)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(4)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_847_0\
      Outer: __open__
      Inner: __open__
      Path {
        P10_P43
        amuxbusa_sar
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_273\
      Outer: __open__
      Inner: __open__
      Path {
        P10_P53
        amuxbusb_sar
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(5)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(5)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(5)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_847_0\
      Outer: __open__
      Inner: __open__
      Path {
        P10_P41
        amuxbusa_sar
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_273\
      Outer: __open__
      Inner: __open__
      Path {
        P10_P51
        amuxbusb_sar
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(6)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(6)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(6)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_847_0\
      Outer: __open__
      Inner: __open__
      Path {
        P9_P43
        amuxbusa_sar
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_273\
      Outer: __open__
      Inner: __open__
      Path {
        P9_P53
        amuxbusb_sar
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(7)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(7)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(7)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_847_0\
      Outer: __open__
      Inner: __open__
      Path {
        P9_P42
        amuxbusa_sar
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_273\
      Outer: __open__
      Inner: __open__
      Path {
        P9_P52
        amuxbusb_sar
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(8)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(8)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(8)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_847_0\
      Outer: __open__
      Inner: __open__
      Path {
        P10_P40
        amuxbusa_sar
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_273\
      Outer: __open__
      Inner: __open__
      Path {
        P10_P50
        amuxbusb_sar
      }
    }
  }
  Mux: \CapSense:CSD\_sensormux_\CapSense:Sns(9)\ {
     Mouth: \CapSense:CSD\_\CapSense:Sns(9)\
     Guts:  AMuxNet::\CapSense:CSD\_sensormux_\CapSense:Sns(9)\
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \CapSense:Net_847_0\
      Outer: __open__
      Inner: __open__
      Path {
        P10_P42
        amuxbusa_sar
      }
    }
    Arm: 1 {
      Net:   \CapSense:Net_273\
      Outer: __open__
      Inner: __open__
      Path {
        P10_P52
        amuxbusb_sar
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(49)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_849\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:Shield(0)\
    Attributes:
        Alias: Shield
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Shield(0)\__PA ,
        analog_term => \CapSense:Net_273\ ,
        pad => \CapSense:Shield(0)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CY_CPUSS_SWJ_SWDIO_TMS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CY_CPUSS_SWJ_SWDIO_TMS(0)__PA ,
        fb => CPUSS_swj_swdio_tms );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CY_CPUSS_SWJ_SWCLK_TCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CY_CPUSS_SWJ_SWCLK_TCLK(0)__PA ,
        fb => CPUSS_swj_swclk_tclk );
    Properties:
    {
    }

Port 7 contains the following IO cells:
[IoId=2]: 
Pin : Name = \CapSense:Csh(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Csh(0)\__PA ,
        analog_term => \CapSense:Net_847_0\ ,
        pad => \CapSense:Csh(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_847_0\ ,
        pad => \CapSense:Cmod(0)_PAD\ );
    Properties:
    {
    }

Port 8 contains the following IO cells:
Port 9 contains the following IO cells:
[IoId=2]: 
Pin : Name = \CapSense:Sns(7)\
    Attributes:
        Alias: Button7_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(7)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(7)\ ,
        pad => \CapSense:Sns(7)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:Sns(6)\
    Attributes:
        Alias: Button6_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(6)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(6)\ ,
        pad => \CapSense:Sns(6)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: Button0_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(0)\ ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

Port 10 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:Sns(8)\
    Attributes:
        Alias: Button8_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(8)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(8)\ ,
        pad => \CapSense:Sns(8)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense:Sns(5)\
    Attributes:
        Alias: Button5_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(5)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(5)\ ,
        pad => \CapSense:Sns(5)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:Sns(9)\
    Attributes:
        Alias: Button9_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(9)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(9)\ ,
        pad => \CapSense:Sns(9)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:Sns(4)\
    Attributes:
        Alias: Button4_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(4)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(4)\ ,
        pad => \CapSense:Sns(4)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:Sns(3)\
    Attributes:
        Alias: Button3_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(3)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(3)\ ,
        pad => \CapSense:Sns(3)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:Sns(1)\
    Attributes:
        Alias: Button1_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(1)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(1)\ ,
        pad => \CapSense:Sns(1)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CapSense:Sns(2)\
    Attributes:
        Alias: Button2_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(2)\__PA ,
        analog_term => \CapSense:CSD\_\CapSense:Sns(2)\ ,
        pad => \CapSense:Sns(2)_PAD\ );
    Properties:
    {
    }

Port 11 contains the following IO cells:
Port 12 contains the following IO cells:
Port 13 contains the following IO cells:
Clock group 0: 
    Clock Block @ F(Clock,0): 
    Clock: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            altHf => ClockBlock_AltHF ,
            eco => ClockBlock_ECO ,
            fll => ClockBlock_FLL ,
            pll_0 => ClockBlock_PLL0 ,
            hfclk_0 => ClockBlock_HFClk0 ,
            hfclk_1 => ClockBlock_HFClk1 ,
            hfclk_2 => ClockBlock_HFClk2 ,
            hfclk_3 => ClockBlock_HFClk3 ,
            hfclk_4 => ClockBlock_HFClk4 ,
            fastclk => ClockBlock_FastClk ,
            periclk => ClockBlock_PeriClk ,
            slowclk => ClockBlock_SlowClk ,
            ilo => ClockBlock_ILO ,
            wco => ClockBlock_WCO ,
            lfclk => ClockBlock_LFClk ,
            ff_div_43 => \CapSense:Net_611_ff43\ );
        Properties:
        {
        }
LCD group 0: empty
Vref group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: 
    CapSense @ F(CSD,0): 
    mxs40_csd: Name =\CapSense:CSD\
        PORT MAP (
            source => \CapSense:Net_847_0\ ,
            shield => \CapSense:Net_273\ ,
            vref_ext => \CapSense:Net_34\ ,
            vref_pass => \CapSense:Net_850\ ,
            dsi_sense_out => \CapSense:Net_813\ ,
            dsi_sample_out => \CapSense:Net_814\ ,
            dsi_csh_tank => \CapSense:Net_815\ ,
            dsi_cmod => \CapSense:Net_845\ ,
            dsi_hscmp => \CapSense:Net_817\ ,
            dsi_sampling => \CapSense:Net_818\ ,
            dsi_adc_on => \CapSense:Net_819\ ,
            dsi_count_15 => \CapSense:Net_828_15\ ,
            dsi_count_14 => \CapSense:Net_828_14\ ,
            dsi_count_13 => \CapSense:Net_828_13\ ,
            dsi_count_12 => \CapSense:Net_828_12\ ,
            dsi_count_11 => \CapSense:Net_828_11\ ,
            dsi_count_10 => \CapSense:Net_828_10\ ,
            dsi_count_9 => \CapSense:Net_828_9\ ,
            dsi_count_8 => \CapSense:Net_828_8\ ,
            dsi_count_7 => \CapSense:Net_828_7\ ,
            dsi_count_6 => \CapSense:Net_828_6\ ,
            dsi_count_5 => \CapSense:Net_828_5\ ,
            dsi_count_4 => \CapSense:Net_828_4\ ,
            dsi_count_3 => \CapSense:Net_828_3\ ,
            dsi_count_2 => \CapSense:Net_828_2\ ,
            dsi_count_1 => \CapSense:Net_828_1\ ,
            dsi_count_0 => \CapSense:Net_828_0\ ,
            csd_tx => \CapSense:Net_821\ ,
            csd_tx_n => \CapSense:Net_822\ ,
            clk => \CapSense:Net_611_ff43\ ,
            irq => \CapSense:Net_849\ );
        Properties:
        {
            adc_channel_count = 1
            cy_registers = ""
            dedicated_io_count = 2
            is_capsense = 1
            is_cmod_charge = 1
            rx_count = 1
            sense_as_shield = 1
            sensors_count = 10
            shield_as_sense = 0
            shield_count = 1
            tx_count = 1
        }
CSIDAC7 group 0: 
    7-Bit IDAC @ F(CSIDAC7,0): 
    CSIDAC7: Name =\CapSense:IDACMod\
        PORT MAP (
            iout => \CapSense:Net_847_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 0
        }
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    MxS40 Clock Gen Block @ F(CLK_GEN,0): 
    CLK_GEN: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
BLE group 0: empty
SMIF group 0: empty
SmartIO group 0: empty
CRYPTO group 0: empty
PROFILE group 0: empty
SRSS group 0: empty
CPUSS group 0: 
    CPUSS Block @ F(CPUSS,0): 
    CPUSS: Name =CPUSS
        PORT MAP (
            swj_swclk_tclk => CPUSS_swj_swclk_tclk ,
            swj_swdio_tms => CPUSS_swj_swdio_tms );
        Properties:
        {
        }
IOSS group 0: empty
UDB group 0: empty
IPC group 0: empty
I2S group 0: empty
PDM group 0: empty
CTDAC group 0: empty
SAMPLEHOLD group 0: empty
MCWDT group 0: empty
RTC group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(0)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(0)\ ,
            muxin_0 => \CapSense:Net_847_0\ ,
            muxin_1 => \CapSense:Net_273\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(1)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(1)\ ,
            muxin_0 => \CapSense:Net_847_0\ ,
            muxin_1 => \CapSense:Net_273\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(2)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(2)\ ,
            muxin_0 => \CapSense:Net_847_0\ ,
            muxin_1 => \CapSense:Net_273\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(3)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(3)\ ,
            muxin_0 => \CapSense:Net_847_0\ ,
            muxin_1 => \CapSense:Net_273\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(4)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(4)\ ,
            muxin_0 => \CapSense:Net_847_0\ ,
            muxin_1 => \CapSense:Net_273\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(5)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(5)\ ,
            muxin_0 => \CapSense:Net_847_0\ ,
            muxin_1 => \CapSense:Net_273\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(6)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(6)\ ,
            muxin_0 => \CapSense:Net_847_0\ ,
            muxin_1 => \CapSense:Net_273\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(7)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(7)\ ,
            muxin_0 => \CapSense:Net_847_0\ ,
            muxin_1 => \CapSense:Net_273\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(8)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(8)\ ,
            muxin_0 => \CapSense:Net_847_0\ ,
            muxin_1 => \CapSense:Net_273\ );
        Properties:
        {
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense:CSD\_sensormux_\CapSense:Sns(9)\
        PORT MAP (
            vout => \CapSense:CSD\_\CapSense:Sns(9)\ ,
            muxin_0 => \CapSense:Net_847_0\ ,
            muxin_1 => \CapSense:Net_273\ );
        Properties:
        {
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                            | 
Port | Pin | Fixed |      Type |       Drive Mode |                       Name | Connections
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------------------
   6 |   0 |       |      NONE |      HI_Z_ANALOG |       \CapSense:Shield(0)\ | Analog(\CapSense:Net_273\)
     |   6 |     * |      NONE |      RES_PULL_UP |  CY_CPUSS_SWJ_SWDIO_TMS(0) | FB(CPUSS_swj_swdio_tms)
     |   7 |     * |      NONE |    RES_PULL_DOWN | CY_CPUSS_SWJ_SWCLK_TCLK(0) | FB(CPUSS_swj_swclk_tclk)
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------------------
   7 |   2 |       |      NONE |      HI_Z_ANALOG |          \CapSense:Csh(0)\ | Analog(\CapSense:Net_847_0\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |         \CapSense:Cmod(0)\ | Analog(\CapSense:Net_847_0\)
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------------------
   9 |   2 |       |      NONE |      HI_Z_ANALOG |          \CapSense:Sns(7)\ | Analog(\CapSense:CSD\_\CapSense:Sns(7)\)
     |   3 |       |      NONE |      HI_Z_ANALOG |          \CapSense:Sns(6)\ | Analog(\CapSense:CSD\_\CapSense:Sns(6)\)
     |   6 |       |      NONE |      HI_Z_ANALOG |          \CapSense:Sns(0)\ | Analog(\CapSense:CSD\_\CapSense:Sns(0)\)
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------------------
  10 |   0 |       |      NONE |      HI_Z_ANALOG |          \CapSense:Sns(8)\ | Analog(\CapSense:CSD\_\CapSense:Sns(8)\)
     |   1 |       |      NONE |      HI_Z_ANALOG |          \CapSense:Sns(5)\ | Analog(\CapSense:CSD\_\CapSense:Sns(5)\)
     |   2 |       |      NONE |      HI_Z_ANALOG |          \CapSense:Sns(9)\ | Analog(\CapSense:CSD\_\CapSense:Sns(9)\)
     |   3 |       |      NONE |      HI_Z_ANALOG |          \CapSense:Sns(4)\ | Analog(\CapSense:CSD\_\CapSense:Sns(4)\)
     |   4 |       |      NONE |      HI_Z_ANALOG |          \CapSense:Sns(3)\ | Analog(\CapSense:CSD\_\CapSense:Sns(3)\)
     |   5 |       |      NONE |      HI_Z_ANALOG |          \CapSense:Sns(1)\ | Analog(\CapSense:CSD\_\CapSense:Sns(1)\)
     |   6 |       |      NONE |      HI_Z_ANALOG |          \CapSense:Sns(2)\ | Analog(\CapSense:CSD\_\CapSense:Sns(2)\)
-------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.030ms
Digital Placement phase: Elapsed time ==> 6s.589ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc6/0/route_arch-rrg.cydata" --vh2-path "Alpha_test_r.vh2" --pcf-path "Alpha_test.pco" --des-name "Alpha_test" --dsf-path "Alpha_test.dsf" --sdc-path "Alpha_test.sdc" --lib-path "Alpha_test_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.157ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.670ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Alpha_test_timing.html.
Static timing analysis phase: Elapsed time ==> 9s.829ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.221ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 20s.435ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 20s.436ms
API generation phase: Elapsed time ==> 2s.417ms
Dependency generation phase: Elapsed time ==> 0s.033ms
Cleanup phase: Elapsed time ==> 0s.000ms
