Classic Timing Analyzer report for CPU
Wed Mar 24 19:38:04 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.779 ns                         ; reset                                  ; multiplier:multiplier|fim               ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 20.261 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; EQ                                      ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.031 ns                        ; reset                                  ; multiplier:multiplier|cicloAtual[4]     ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 68.05 MHz ( period = 14.694 ns ) ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1] ; Controle:Controle|RegData[0]            ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B|Saida[18]                ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; 393          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                         ;            ;          ; 393          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 68.05 MHz ( period = 14.694 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 10.092 ns               ;
; N/A                                     ; 68.05 MHz ( period = 14.694 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 10.092 ns               ;
; N/A                                     ; 68.21 MHz ( period = 14.660 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 68.21 MHz ( period = 14.660 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 10.052 ns               ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCSource[2]                 ; clock      ; clock    ; None                        ; None                      ; 10.052 ns               ;
; N/A                                     ; 68.30 MHz ( period = 14.642 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 10.052 ns               ;
; N/A                                     ; 68.46 MHz ( period = 14.608 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 10.035 ns               ;
; N/A                                     ; 68.46 MHz ( period = 14.608 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCSource[2]                 ; clock      ; clock    ; None                        ; None                      ; 10.035 ns               ;
; N/A                                     ; 68.46 MHz ( period = 14.608 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 10.035 ns               ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 9.927 ns                ;
; N/A                                     ; 68.83 MHz ( period = 14.528 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.927 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 9.887 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCSource[2]                 ; clock      ; clock    ; None                        ; None                      ; 9.887 ns                ;
; N/A                                     ; 69.08 MHz ( period = 14.476 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 9.887 ns                ;
; N/A                                     ; 69.27 MHz ( period = 14.436 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 9.847 ns                ;
; N/A                                     ; 69.27 MHz ( period = 14.436 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.847 ns                ;
; N/A                                     ; 69.43 MHz ( period = 14.404 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUControl[1]               ; clock      ; clock    ; None                        ; None                      ; 9.819 ns                ;
; N/A                                     ; 69.43 MHz ( period = 14.404 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 9.819 ns                ;
; N/A                                     ; 69.43 MHz ( period = 14.402 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 9.830 ns                ;
; N/A                                     ; 69.43 MHz ( period = 14.402 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.830 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUControl[1]               ; clock      ; clock    ; None                        ; None                      ; 9.802 ns                ;
; N/A                                     ; 69.59 MHz ( period = 14.370 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 9.802 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.357 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 9.751 ns                ;
; N/A                                     ; 69.65 MHz ( period = 14.357 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.751 ns                ;
; N/A                                     ; 69.87 MHz ( period = 14.313 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 9.726 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.305 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 9.711 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.305 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCSource[2]                 ; clock      ; clock    ; None                        ; None                      ; 9.711 ns                ;
; N/A                                     ; 69.91 MHz ( period = 14.305 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 9.711 ns                ;
; N/A                                     ; 70.03 MHz ( period = 14.279 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 9.709 ns                ;
; N/A                                     ; 70.08 MHz ( period = 14.270 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 70.08 MHz ( period = 14.270 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 70.23 MHz ( period = 14.238 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUControl[1]               ; clock      ; clock    ; None                        ; None                      ; 9.654 ns                ;
; N/A                                     ; 70.23 MHz ( period = 14.238 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 9.654 ns                ;
; N/A                                     ; 70.69 MHz ( period = 14.147 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 9.561 ns                ;
; N/A                                     ; 70.72 MHz ( period = 14.140 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 9.532 ns                ;
; N/A                                     ; 70.72 MHz ( period = 14.140 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.532 ns                ;
; N/A                                     ; 70.90 MHz ( period = 14.104 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[3]                  ; clock      ; clock    ; None                        ; None                      ; 10.092 ns               ;
; N/A                                     ; 70.90 MHz ( period = 14.104 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 10.092 ns               ;
; N/A                                     ; 70.90 MHz ( period = 14.104 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 10.092 ns               ;
; N/A                                     ; 70.93 MHz ( period = 14.099 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 9.506 ns                ;
; N/A                                     ; 70.93 MHz ( period = 14.099 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.506 ns                ;
; N/A                                     ; 70.98 MHz ( period = 14.088 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 9.492 ns                ;
; N/A                                     ; 70.98 MHz ( period = 14.088 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCSource[2]                 ; clock      ; clock    ; None                        ; None                      ; 9.492 ns                ;
; N/A                                     ; 70.98 MHz ( period = 14.088 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 9.492 ns                ;
; N/A                                     ; 71.07 MHz ( period = 14.070 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[3]                  ; clock      ; clock    ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 71.07 MHz ( period = 14.070 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 71.07 MHz ( period = 14.070 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 10.075 ns               ;
; N/A                                     ; 71.09 MHz ( period = 14.067 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUControl[1]               ; clock      ; clock    ; None                        ; None                      ; 9.478 ns                ;
; N/A                                     ; 71.09 MHz ( period = 14.067 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 9.478 ns                ;
; N/A                                     ; 71.12 MHz ( period = 14.060 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[2]                  ; clock      ; clock    ; None                        ; None                      ; 10.048 ns               ;
; N/A                                     ; 71.12 MHz ( period = 14.060 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 10.048 ns               ;
; N/A                                     ; 71.27 MHz ( period = 14.031 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 10.085 ns               ;
; N/A                                     ; 71.30 MHz ( period = 14.026 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[2]                  ; clock      ; clock    ; None                        ; None                      ; 10.031 ns               ;
; N/A                                     ; 71.30 MHz ( period = 14.026 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 10.031 ns               ;
; N/A                                     ; 71.44 MHz ( period = 13.997 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 10.068 ns               ;
; N/A                                     ; 71.47 MHz ( period = 13.991 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 9.381 ns                ;
; N/A                                     ; 71.47 MHz ( period = 13.991 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.381 ns                ;
; N/A                                     ; 71.55 MHz ( period = 13.976 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 9.385 ns                ;
; N/A                                     ; 71.74 MHz ( period = 13.939 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 9.341 ns                ;
; N/A                                     ; 71.74 MHz ( period = 13.939 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCSource[2]                 ; clock      ; clock    ; None                        ; None                      ; 9.341 ns                ;
; N/A                                     ; 71.74 MHz ( period = 13.939 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 9.341 ns                ;
; N/A                                     ; 71.75 MHz ( period = 13.938 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[3]                  ; clock      ; clock    ; None                        ; None                      ; 9.927 ns                ;
; N/A                                     ; 71.75 MHz ( period = 13.938 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 9.927 ns                ;
; N/A                                     ; 71.75 MHz ( period = 13.938 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.927 ns                ;
; N/A                                     ; 71.95 MHz ( period = 13.899 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 10.145 ns               ;
; N/A                                     ; 71.97 MHz ( period = 13.894 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[2]                  ; clock      ; clock    ; None                        ; None                      ; 9.883 ns                ;
; N/A                                     ; 71.97 MHz ( period = 13.894 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 9.883 ns                ;
; N/A                                     ; 72.03 MHz ( period = 13.884 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 9.299 ns                ;
; N/A                                     ; 72.04 MHz ( period = 13.882 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 9.287 ns                ;
; N/A                                     ; 72.04 MHz ( period = 13.882 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.287 ns                ;
; N/A                                     ; 72.12 MHz ( period = 13.865 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 9.920 ns                ;
; N/A                                     ; 72.12 MHz ( period = 13.865 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 10.128 ns               ;
; N/A                                     ; 72.20 MHz ( period = 13.850 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 9.282 ns                ;
; N/A                                     ; 72.20 MHz ( period = 13.850 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUControl[1]               ; clock      ; clock    ; None                        ; None                      ; 9.259 ns                ;
; N/A                                     ; 72.20 MHz ( period = 13.850 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 9.259 ns                ;
; N/A                                     ; 72.28 MHz ( period = 13.835 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 9.229 ns                ;
; N/A                                     ; 72.28 MHz ( period = 13.835 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.229 ns                ;
; N/A                                     ; 72.31 MHz ( period = 13.829 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 9.244 ns                ;
; N/A                                     ; 72.49 MHz ( period = 13.795 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 9.227 ns                ;
; N/A                                     ; 72.55 MHz ( period = 13.783 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 9.189 ns                ;
; N/A                                     ; 72.55 MHz ( period = 13.783 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCSource[2]                 ; clock      ; clock    ; None                        ; None                      ; 9.189 ns                ;
; N/A                                     ; 72.55 MHz ( period = 13.783 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 9.189 ns                ;
; N/A                                     ; 72.64 MHz ( period = 13.767 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[3]                  ; clock      ; clock    ; None                        ; None                      ; 9.751 ns                ;
; N/A                                     ; 72.64 MHz ( period = 13.767 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 9.751 ns                ;
; N/A                                     ; 72.64 MHz ( period = 13.767 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.751 ns                ;
; N/A                                     ; 72.68 MHz ( period = 13.759 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 9.166 ns                ;
; N/A                                     ; 72.68 MHz ( period = 13.759 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 9.153 ns                ;
; N/A                                     ; 72.68 MHz ( period = 13.759 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.153 ns                ;
; N/A                                     ; 72.74 MHz ( period = 13.748 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 9.154 ns                ;
; N/A                                     ; 72.82 MHz ( period = 13.733 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 9.136 ns                ;
; N/A                                     ; 72.82 MHz ( period = 13.733 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 9.980 ns                ;
; N/A                                     ; 72.82 MHz ( period = 13.733 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.136 ns                ;
; N/A                                     ; 72.87 MHz ( period = 13.723 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[2]                  ; clock      ; clock    ; None                        ; None                      ; 9.707 ns                ;
; N/A                                     ; 72.87 MHz ( period = 13.723 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 9.707 ns                ;
; N/A                                     ; 72.90 MHz ( period = 13.718 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 9.134 ns                ;
; N/A                                     ; 72.92 MHz ( period = 13.714 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 9.137 ns                ;
; N/A                                     ; 72.95 MHz ( period = 13.708 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 9.114 ns                ;
; N/A                                     ; 72.96 MHz ( period = 13.707 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 72.96 MHz ( period = 13.707 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCSource[2]                 ; clock      ; clock    ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 72.96 MHz ( period = 13.707 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 72.99 MHz ( period = 13.701 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUControl[1]               ; clock      ; clock    ; None                        ; None                      ; 9.108 ns                ;
; N/A                                     ; 72.99 MHz ( period = 13.701 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 9.108 ns                ;
; N/A                                     ; 73.02 MHz ( period = 13.694 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 73.13 MHz ( period = 13.674 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 9.097 ns                ;
; N/A                                     ; 73.19 MHz ( period = 13.663 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 9.079 ns                ;
; N/A                                     ; 73.24 MHz ( period = 13.653 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 9.044 ns                ;
; N/A                                     ; 73.24 MHz ( period = 13.653 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.044 ns                ;
; N/A                                     ; 73.42 MHz ( period = 13.620 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:PC|Saida[31]                      ; clock      ; clock    ; None                        ; None                      ; 9.024 ns                ;
; N/A                                     ; 73.43 MHz ( period = 13.618 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:ALUOut|Saida[31]                  ; clock      ; clock    ; None                        ; None                      ; 9.022 ns                ;
; N/A                                     ; 73.48 MHz ( period = 13.610 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 9.015 ns                ;
; N/A                                     ; 73.52 MHz ( period = 13.601 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 9.004 ns                ;
; N/A                                     ; 73.52 MHz ( period = 13.601 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|PCSource[2]                 ; clock      ; clock    ; None                        ; None                      ; 9.004 ns                ;
; N/A                                     ; 73.52 MHz ( period = 13.601 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 9.004 ns                ;
; N/A                                     ; 73.61 MHz ( period = 13.586 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:PC|Saida[31]                      ; clock      ; clock    ; None                        ; None                      ; 9.007 ns                ;
; N/A                                     ; 73.62 MHz ( period = 13.584 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:ALUOut|Saida[31]                  ; clock      ; clock    ; None                        ; None                      ; 9.005 ns                ;
; N/A                                     ; 73.63 MHz ( period = 13.582 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 8.989 ns                ;
; N/A                                     ; 73.63 MHz ( period = 13.582 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[22][23] ; clock      ; clock    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 73.63 MHz ( period = 13.582 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[22][21] ; clock      ; clock    ; None                        ; None                      ; 3.204 ns                ;
; N/A                                     ; 73.65 MHz ( period = 13.577 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 8.984 ns                ;
; N/A                                     ; 73.65 MHz ( period = 13.577 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 8.984 ns                ;
; N/A                                     ; 73.74 MHz ( period = 13.562 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 9.804 ns                ;
; N/A                                     ; 73.75 MHz ( period = 13.560 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 8.960 ns                ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[3]                  ; clock      ; clock    ; None                        ; None                      ; 9.532 ns                ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 9.532 ns                ;
; N/A                                     ; 73.80 MHz ( period = 13.550 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.532 ns                ;
; N/A                                     ; 73.82 MHz ( period = 13.547 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 8.958 ns                ;
; N/A                                     ; 73.83 MHz ( period = 13.545 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUControl[1]               ; clock      ; clock    ; None                        ; None                      ; 8.956 ns                ;
; N/A                                     ; 73.83 MHz ( period = 13.545 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 8.956 ns                ;
; N/A                                     ; 73.84 MHz ( period = 13.542 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 8.949 ns                ;
; N/A                                     ; 73.93 MHz ( period = 13.526 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 8.943 ns                ;
; N/A                                     ; 74.04 MHz ( period = 13.506 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[2]                  ; clock      ; clock    ; None                        ; None                      ; 9.488 ns                ;
; N/A                                     ; 74.04 MHz ( period = 13.506 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 9.488 ns                ;
; N/A                                     ; 74.05 MHz ( period = 13.505 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Registrador:PC|Saida[30]                      ; clock      ; clock    ; None                        ; None                      ; 8.913 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.501 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 8.908 ns                ;
; N/A                                     ; 74.07 MHz ( period = 13.501 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 8.908 ns                ;
; N/A                                     ; 74.12 MHz ( period = 13.492 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 8.903 ns                ;
; N/A                                     ; 74.20 MHz ( period = 13.477 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 9.525 ns                ;
; N/A                                     ; 74.23 MHz ( period = 13.471 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Registrador:PC|Saida[30]                      ; clock      ; clock    ; None                        ; None                      ; 8.896 ns                ;
; N/A                                     ; 74.24 MHz ( period = 13.469 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUControl[1]               ; clock      ; clock    ; None                        ; None                      ; 8.880 ns                ;
; N/A                                     ; 74.24 MHz ( period = 13.469 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 8.880 ns                ;
; N/A                                     ; 74.33 MHz ( period = 13.454 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 8.863 ns                ;
; N/A                                     ; 74.33 MHz ( period = 13.454 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:PC|Saida[31]                      ; clock      ; clock    ; None                        ; None                      ; 8.859 ns                ;
; N/A                                     ; 74.34 MHz ( period = 13.452 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:ALUOut|Saida[31]                  ; clock      ; clock    ; None                        ; None                      ; 8.857 ns                ;
; N/A                                     ; 74.57 MHz ( period = 13.411 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 8.813 ns                ;
; N/A                                     ; 74.62 MHz ( period = 13.401 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[3]                  ; clock      ; clock    ; None                        ; None                      ; 9.381 ns                ;
; N/A                                     ; 74.62 MHz ( period = 13.401 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 9.381 ns                ;
; N/A                                     ; 74.62 MHz ( period = 13.401 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 9.381 ns                ;
; N/A                                     ; 74.65 MHz ( period = 13.395 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|IRWrite                     ; clock      ; clock    ; None                        ; None                      ; 8.799 ns                ;
; N/A                                     ; 74.65 MHz ( period = 13.395 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUSrcB[0]                  ; clock      ; clock    ; None                        ; None                      ; 8.799 ns                ;
; N/A                                     ; 74.66 MHz ( period = 13.394 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|PCWrite                     ; clock      ; clock    ; None                        ; None                      ; 8.795 ns                ;
; N/A                                     ; 74.75 MHz ( period = 13.378 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 8.787 ns                ;
; N/A                                     ; 74.79 MHz ( period = 13.371 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 8.773 ns                ;
; N/A                                     ; 74.83 MHz ( period = 13.363 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUControl[1]               ; clock      ; clock    ; None                        ; None                      ; 8.771 ns                ;
; N/A                                     ; 74.83 MHz ( period = 13.363 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|PCSource[0]                 ; clock      ; clock    ; None                        ; None                      ; 8.771 ns                ;
; N/A                                     ; 74.87 MHz ( period = 13.357 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[2]                  ; clock      ; clock    ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 74.87 MHz ( period = 13.357 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 74.87 MHz ( period = 13.356 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[29][13] ; clock      ; clock    ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; 74.87 MHz ( period = 13.356 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[29][11] ; clock      ; clock    ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; 74.87 MHz ( period = 13.356 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[29][12] ; clock      ; clock    ; None                        ; None                      ; 3.088 ns                ;
; N/A                                     ; 74.93 MHz ( period = 13.345 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|ALUSrcB[1]                  ; clock      ; clock    ; None                        ; None                      ; 9.585 ns                ;
; N/A                                     ; 74.97 MHz ( period = 13.339 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Registrador:PC|Saida[30]                      ; clock      ; clock    ; None                        ; None                      ; 8.748 ns                ;
; N/A                                     ; 75.00 MHz ( period = 13.334 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[22][23] ; clock      ; clock    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 75.00 MHz ( period = 13.334 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[22][21] ; clock      ; clock    ; None                        ; None                      ; 3.079 ns                ;
; N/A                                     ; 75.02 MHz ( period = 13.330 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 8.739 ns                ;
; N/A                                     ; 75.03 MHz ( period = 13.328 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegBWrite                   ; clock      ; clock    ; None                        ; None                      ; 9.374 ns                ;
; N/A                                     ; 75.06 MHz ( period = 13.322 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 8.703 ns                ;
; N/A                                     ; 75.06 MHz ( period = 13.322 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 8.703 ns                ;
; N/A                                     ; 75.08 MHz ( period = 13.320 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[29][19] ; clock      ; clock    ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 75.08 MHz ( period = 13.320 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[29][15] ; clock      ; clock    ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 75.08 MHz ( period = 13.320 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; Banco_reg:banco_registradores|Cluster[29][14] ; clock      ; clock    ; None                        ; None                      ; 3.070 ns                ;
; N/A                                     ; 75.12 MHz ( period = 13.312 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|RegWrite                    ; clock      ; clock    ; None                        ; None                      ; 8.689 ns                ;
; N/A                                     ; 75.12 MHz ( period = 13.312 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 8.689 ns                ;
; N/A                                     ; 75.26 MHz ( period = 13.288 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[24][29] ; clock      ; clock    ; None                        ; None                      ; 3.061 ns                ;
; N/A                                     ; 75.26 MHz ( period = 13.288 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[24][27] ; clock      ; clock    ; None                        ; None                      ; 3.061 ns                ;
; N/A                                     ; 75.26 MHz ( period = 13.288 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[24][0]  ; clock      ; clock    ; None                        ; None                      ; 3.061 ns                ;
; N/A                                     ; 75.26 MHz ( period = 13.288 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[24][1]  ; clock      ; clock    ; None                        ; None                      ; 3.061 ns                ;
; N/A                                     ; 75.26 MHz ( period = 13.288 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[24][2]  ; clock      ; clock    ; None                        ; None                      ; 3.061 ns                ;
; N/A                                     ; 75.26 MHz ( period = 13.288 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[24][3]  ; clock      ; clock    ; None                        ; None                      ; 3.061 ns                ;
; N/A                                     ; 75.26 MHz ( period = 13.288 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[24][4]  ; clock      ; clock    ; None                        ; None                      ; 3.061 ns                ;
; N/A                                     ; 75.26 MHz ( period = 13.288 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[24][5]  ; clock      ; clock    ; None                        ; None                      ; 3.061 ns                ;
; N/A                                     ; 75.28 MHz ( period = 13.283 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Registrador:PC|Saida[31]                      ; clock      ; clock    ; None                        ; None                      ; 8.683 ns                ;
; N/A                                     ; 75.30 MHz ( period = 13.281 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Registrador:ALUOut|Saida[31]                  ; clock      ; clock    ; None                        ; None                      ; 8.681 ns                ;
; N/A                                     ; 75.33 MHz ( period = 13.275 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 8.684 ns                ;
; N/A                                     ; 75.34 MHz ( period = 13.274 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[22][23] ; clock      ; clock    ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 75.34 MHz ( period = 13.274 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; Banco_reg:banco_registradores|Cluster[22][21] ; clock      ; clock    ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 75.35 MHz ( period = 13.272 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|ALUSrcA                     ; clock      ; clock    ; None                        ; None                      ; 8.678 ns                ;
; N/A                                     ; 75.36 MHz ( period = 13.270 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 8.663 ns                ;
; N/A                                     ; 75.36 MHz ( period = 13.270 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|PCSource[2]                 ; clock      ; clock    ; None                        ; None                      ; 8.663 ns                ;
; N/A                                     ; 75.36 MHz ( period = 13.270 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 8.663 ns                ;
; N/A                                     ; 75.41 MHz ( period = 13.260 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|ALUControl[0]               ; clock      ; clock    ; None                        ; None                      ; 8.649 ns                ;
; N/A                                     ; 75.41 MHz ( period = 13.260 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|PCSource[2]                 ; clock      ; clock    ; None                        ; None                      ; 8.649 ns                ;
; N/A                                     ; 75.41 MHz ( period = 13.260 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|RegALUOutWrite              ; clock      ; clock    ; None                        ; None                      ; 8.649 ns                ;
; N/A                                     ; 75.49 MHz ( period = 13.246 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][6]  ; clock      ; clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 75.49 MHz ( period = 13.246 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][18] ; clock      ; clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 75.49 MHz ( period = 13.246 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][13] ; clock      ; clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 75.49 MHz ( period = 13.246 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][11] ; clock      ; clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 75.49 MHz ( period = 13.246 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][12] ; clock      ; clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 75.49 MHz ( period = 13.246 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][9]  ; clock      ; clock    ; None                        ; None                      ; 3.060 ns                ;
; N/A                                     ; 75.49 MHz ( period = 13.246 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; Banco_reg:banco_registradores|Cluster[14][10] ; clock      ; clock    ; None                        ; None                      ; 3.060 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                   ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 0.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 0.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 0.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 0.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[4]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[3]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 0.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 0.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 0.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[2]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 0.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 0.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 0.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 0.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 0.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 0.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 0.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[1]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 0.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 0.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[2]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxRegData:MuxRegData|MuxRegDataOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[5]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[8]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.270 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[0]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[4]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[3]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[0]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; MuxRegData:MuxRegData|MuxRegDataOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[14]                             ; MuxRegData:MuxRegData|MuxRegDataOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]  ; clock      ; clock    ; None                       ; None                       ; 0.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 0.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[18]                             ; MuxRegData:MuxRegData|MuxRegDataOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr25_21[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 0.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]                              ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[15]                        ; MuxRegData:MuxRegData|MuxRegDataOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxRegData:MuxRegData|MuxRegDataOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[5]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[20]                             ; MuxRegData:MuxRegData|MuxRegDataOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[19]~DUPLICATE              ; MuxRegData:MuxRegData|MuxRegDataOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]  ; clock      ; clock    ; None                       ; None                       ; 0.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[7]                         ; MuxRegData:MuxRegData|MuxRegDataOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[5]                         ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[3]                         ; MuxRegData:MuxRegData|MuxRegDataOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxRegData:MuxRegData|MuxRegDataOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxRegData:MuxRegData|MuxRegDataOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]                              ; MuxRegData:MuxRegData|MuxRegDataOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxRegData:MuxRegData|MuxRegDataOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; MuxRegData:MuxRegData|MuxRegDataOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxRegData:MuxRegData|MuxRegDataOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxRegData:MuxRegData|MuxRegDataOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]                              ; MuxRegData:MuxRegData|MuxRegDataOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]                              ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]                              ; MuxRegData:MuxRegData|MuxRegDataOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[1]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[8]                         ; MuxRegData:MuxRegData|MuxRegDataOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[11]                        ; MuxRegData:MuxRegData|MuxRegDataOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[1]                         ; MuxRegData:MuxRegData|MuxRegDataOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[0]                         ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]                              ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[26]                        ; MuxRegData:MuxRegData|MuxRegDataOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]                              ; MuxRegData:MuxRegData|MuxRegDataOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[10]                        ; MuxRegData:MuxRegData|MuxRegDataOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxRegData:MuxRegData|MuxRegDataOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[30]                        ; MuxRegData:MuxRegData|MuxRegDataOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 2.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[2]                         ; MuxRegData:MuxRegData|MuxRegDataOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxRegData:MuxRegData|MuxRegDataOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegBWrite                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[31]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 2.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxRegData:MuxRegData|MuxRegDataOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]                              ; MuxRegData:MuxRegData|MuxRegDataOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[16]                             ; MuxRegData:MuxRegData|MuxRegDataOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegBWrite                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegBWrite                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegBWrite                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[25]                        ; MuxRegData:MuxRegData|MuxRegDataOut[25] ; clock      ; clock    ; None                       ; None                       ; 2.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxRegData:MuxRegData|MuxRegDataOut[15] ; clock      ; clock    ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[19]                             ; MuxRegData:MuxRegData|MuxRegDataOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 2.463 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[28]                        ; MuxRegData:MuxRegData|MuxRegDataOut[28] ; clock      ; clock    ; None                       ; None                       ; 2.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[6]                         ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegBWrite                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[0]                        ; MuxRegData:MuxRegData|MuxRegDataOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 2.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegBWrite                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[1]                        ; MuxRegData:MuxRegData|MuxRegDataOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[23]                        ; MuxRegData:MuxRegData|MuxRegDataOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegBWrite                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 2.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[29]                        ; MuxRegData:MuxRegData|MuxRegDataOut[29] ; clock      ; clock    ; None                       ; None                       ; 2.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegBWrite                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[3]                        ; MuxRegData:MuxRegData|MuxRegDataOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegData[2]                        ; MuxRegData:MuxRegData|MuxRegDataOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegBWrite                         ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 2.632 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                         ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+-------+-------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                  ; To Clock ;
+-------+--------------+------------+-------+-------------------------------------+----------+
; N/A   ; None         ; 4.779 ns   ; reset ; multiplier:multiplier|fim           ; clock    ;
; N/A   ; None         ; 4.515 ns   ; reset ; multiplier:multiplier|cicloAtual[4] ; clock    ;
; N/A   ; None         ; 4.388 ns   ; reset ; multiplier:multiplier|cicloAtual[5] ; clock    ;
; N/A   ; None         ; 4.367 ns   ; reset ; multiplier:multiplier|cicloAtual[0] ; clock    ;
; N/A   ; None         ; 4.367 ns   ; reset ; multiplier:multiplier|cicloAtual[2] ; clock    ;
; N/A   ; None         ; 4.273 ns   ; reset ; multiplier:multiplier|cicloAtual[3] ; clock    ;
; N/A   ; None         ; 4.020 ns   ; reset ; multiplier:multiplier|cicloAtual[1] ; clock    ;
+-------+--------------+------------+-------+-------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 20.261 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 20.227 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 20.095 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 19.924 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 19.707 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 19.635 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.601 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.558 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 19.496 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 19.469 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.462 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 19.402 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 19.330 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 19.326 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 19.298 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.265 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 19.231 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 19.220 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 19.210 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.176 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.159 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 19.099 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 19.081 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.044 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.942 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.932 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.928 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.889 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 18.879 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 18.873 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.793 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.776 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.711 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.700 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.656 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.637 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.636 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.602 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.594 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.562 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.561 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.507 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.470 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.461 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 18.455 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.406 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.351 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.335 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 18.330 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.299 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.275 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.271 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 18.263 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.253 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.224 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.169 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.124 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.114 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.082 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.962 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 17.933 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.928 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 17.893 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.883 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.877 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 17.843 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 17.838 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.835 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.834 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.828 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.800 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 17.800 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.796 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 17.777 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.711 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 17.709 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.701 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.696 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.668 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.645 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.625 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 17.595 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.593 ns  ; Registrador:PC|Saida[2]                 ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 17.570 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.557 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 17.540 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 17.539 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 17.506 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.497 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.465 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.411 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 17.410 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.408 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 17.377 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 17.339 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.323 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 17.292 ns  ; Registrador:A|Saida[2]                  ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 17.284 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.280 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.275 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.264 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.259 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 17.254 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.245 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 17.229 ns  ; Registrador:PC|Saida[1]                 ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 17.221 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 17.220 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.188 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 17.174 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.174 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 17.163 ns  ; Registrador:A|Saida[0]                  ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 17.154 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 17.131 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.103 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 17.103 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 17.074 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 17.073 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 17.069 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 17.039 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 17.035 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.027 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 17.022 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 17.018 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.975 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.970 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.967 ns  ; Registrador:PC|Saida[2]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.942 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.937 ns  ; Controle:Controle|ALUSrcA               ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 16.937 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 16.936 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.931 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.921 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.918 ns  ; Controle:Controle|ALUControl[1]         ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 16.913 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.912 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 16.907 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 16.899 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.878 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 16.857 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 16.851 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 16.836 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.836 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.828 ns  ; Registrador:PC|Saida[2]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.804 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.804 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.793 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.792 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.774 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.766 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 16.749 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.746 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 16.736 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 16.710 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.708 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 16.698 ns  ; Controle:Controle|ALUControl[0]         ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 16.666 ns  ; Registrador:A|Saida[2]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.646 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 16.642 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 16.634 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 16.633 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.603 ns  ; Registrador:PC|Saida[1]                 ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.602 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 16.597 ns  ; Registrador:PC|Saida[2]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.595 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.590 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.580 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 16.575 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[17] ; clock      ;
; N/A                                     ; None                                                ; 16.568 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 16.561 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.556 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 16.552 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 16.549 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 16.543 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.542 ns  ; Registrador:PC|Saida[2]                 ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.539 ns  ; Registrador:PC|Saida[7]                 ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 16.537 ns  ; Registrador:A|Saida[0]                  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.527 ns  ; Registrador:A|Saida[2]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.522 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 16.519 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 16.506 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.505 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.495 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 16.488 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.485 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 16.476 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 16.464 ns  ; Registrador:PC|Saida[1]                 ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.462 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.456 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.452 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.444 ns  ; Registrador:A|Saida[4]                  ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 16.436 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 16.416 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.402 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 16.400 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 16.398 ns  ; Registrador:A|Saida[0]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.390 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 16.372 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; EQ            ; clock      ;
; N/A                                     ; None                                                ; 16.370 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 16.370 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 16.358 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[17] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+-------+-------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                  ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------------+----------+
; N/A           ; None        ; -3.031 ns ; reset ; multiplier:multiplier|cicloAtual[4] ; clock    ;
; N/A           ; None        ; -3.040 ns ; reset ; multiplier:multiplier|fim           ; clock    ;
; N/A           ; None        ; -3.042 ns ; reset ; multiplier:multiplier|cicloAtual[5] ; clock    ;
; N/A           ; None        ; -3.140 ns ; reset ; multiplier:multiplier|cicloAtual[0] ; clock    ;
; N/A           ; None        ; -3.141 ns ; reset ; multiplier:multiplier|cicloAtual[2] ; clock    ;
; N/A           ; None        ; -3.491 ns ; reset ; multiplier:multiplier|cicloAtual[1] ; clock    ;
; N/A           ; None        ; -3.491 ns ; reset ; multiplier:multiplier|cicloAtual[3] ; clock    ;
+---------------+-------------+-----------+-------+-------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 24 19:38:04 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 10 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegBWrite" as buffer
Info: Clock "clock" has Internal fmax of 68.05 MHz between source register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" and destination register "Controle:Controle|RegWrite" (period= 14.694 ns)
    Info: + Longest register to register delay is 10.092 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y18_N28; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.381 ns) + CELL(0.053 ns) = 0.434 ns; Loc. = LCCOMB_X26_Y18_N2; Fanout = 4; COMB Node = 'Ula32:Alu|Mux62~0'
        Info: 3: + IC(0.288 ns) + CELL(0.366 ns) = 1.088 ns; Loc. = LCCOMB_X26_Y18_N6; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[2]~3'
        Info: 4: + IC(0.225 ns) + CELL(0.154 ns) = 1.467 ns; Loc. = LCCOMB_X26_Y18_N18; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[4]~7'
        Info: 5: + IC(0.231 ns) + CELL(0.154 ns) = 1.852 ns; Loc. = LCCOMB_X26_Y18_N22; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[6]~10DUPLICATE'
        Info: 6: + IC(0.217 ns) + CELL(0.154 ns) = 2.223 ns; Loc. = LCCOMB_X26_Y18_N26; Fanout = 7; COMB Node = 'Ula32:Alu|carry_temp[8]~13'
        Info: 7: + IC(0.591 ns) + CELL(0.154 ns) = 2.968 ns; Loc. = LCCOMB_X26_Y17_N24; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[10]~16'
        Info: 8: + IC(0.235 ns) + CELL(0.225 ns) = 3.428 ns; Loc. = LCCOMB_X26_Y17_N14; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[12]~18'
        Info: 9: + IC(0.642 ns) + CELL(0.228 ns) = 4.298 ns; Loc. = LCCOMB_X26_Y15_N18; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[14]~21'
        Info: 10: + IC(0.236 ns) + CELL(0.225 ns) = 4.759 ns; Loc. = LCCOMB_X26_Y15_N30; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[15]~23'
        Info: 11: + IC(0.230 ns) + CELL(0.053 ns) = 5.042 ns; Loc. = LCCOMB_X26_Y15_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[17]~62'
        Info: 12: + IC(0.366 ns) + CELL(0.053 ns) = 5.461 ns; Loc. = LCCOMB_X26_Y15_N8; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[19]~58'
        Info: 13: + IC(0.319 ns) + CELL(0.053 ns) = 5.833 ns; Loc. = LCCOMB_X25_Y15_N18; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[20]~31'
        Info: 14: + IC(0.555 ns) + CELL(0.228 ns) = 6.616 ns; Loc. = LCCOMB_X22_Y15_N24; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[22]~32'
        Info: 15: + IC(0.238 ns) + CELL(0.228 ns) = 7.082 ns; Loc. = LCCOMB_X22_Y15_N14; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[24]~34'
        Info: 16: + IC(0.226 ns) + CELL(0.053 ns) = 7.361 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[27]~36'
        Info: 17: + IC(0.208 ns) + CELL(0.053 ns) = 7.622 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[29]~37'
        Info: 18: + IC(0.232 ns) + CELL(0.053 ns) = 7.907 ns; Loc. = LCCOMB_X22_Y15_N0; Fanout = 8; COMB Node = 'Ula32:Alu|carry_temp[30]~38'
        Info: 19: + IC(0.324 ns) + CELL(0.225 ns) = 8.456 ns; Loc. = LCCOMB_X22_Y15_N16; Fanout = 3; COMB Node = 'Ula32:Alu|Overflow'
        Info: 20: + IC(0.315 ns) + CELL(0.053 ns) = 8.824 ns; Loc. = LCCOMB_X21_Y15_N10; Fanout = 5; COMB Node = 'Controle:Controle|RegData[0]~3'
        Info: 21: + IC(0.522 ns) + CELL(0.746 ns) = 10.092 ns; Loc. = LCFF_X19_Y15_N19; Fanout = 33; REG Node = 'Controle:Controle|RegWrite'
        Info: Total cell delay = 3.511 ns ( 34.79 % )
        Info: Total interconnect delay = 6.581 ns ( 65.21 % )
    Info: - Smallest clock skew is -4.512 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1336; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X19_Y15_N19; Fanout = 33; REG Node = 'Controle:Controle|RegWrite'
            Info: Total cell delay = 1.472 ns ( 59.76 % )
            Info: Total interconnect delay = 0.991 ns ( 40.24 % )
        Info: - Longest clock path from clock "clock" to source register is 6.975 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clock'
            Info: 2: + IC(1.839 ns) + CELL(0.712 ns) = 3.405 ns; Loc. = LCFF_X21_Y19_N17; Fanout = 23; REG Node = 'Controle:Controle|ALUSrcB[1]'
            Info: 3: + IC(0.558 ns) + CELL(0.053 ns) = 4.016 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.989 ns) + CELL(0.000 ns) = 6.005 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.917 ns) + CELL(0.053 ns) = 6.975 ns; Loc. = LCCOMB_X26_Y18_N28; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
            Info: Total cell delay = 1.672 ns ( 23.97 % )
            Info: Total interconnect delay = 5.303 ns ( 76.03 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B|Saida[18]" and destination pin or register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" for clock "clock" (Hold time is 3.721 ns)
    Info: + Largest clock skew is 4.513 ns
        Info: + Longest clock path from clock "clock" to destination register is 7.000 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clock'
            Info: 2: + IC(1.839 ns) + CELL(0.712 ns) = 3.405 ns; Loc. = LCFF_X21_Y19_N17; Fanout = 23; REG Node = 'Controle:Controle|ALUSrcB[1]'
            Info: 3: + IC(0.558 ns) + CELL(0.053 ns) = 4.016 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.989 ns) + CELL(0.000 ns) = 6.005 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.942 ns) + CELL(0.053 ns) = 7.000 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]'
            Info: Total cell delay = 1.672 ns ( 23.89 % )
            Info: Total interconnect delay = 5.328 ns ( 76.11 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.487 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1336; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X25_Y14_N17; Fanout = 1; REG Node = 'Registrador:B|Saida[18]'
            Info: Total cell delay = 1.472 ns ( 59.19 % )
            Info: Total interconnect delay = 1.015 ns ( 40.81 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y14_N17; Fanout = 1; REG Node = 'Registrador:B|Saida[18]'
        Info: 2: + IC(0.214 ns) + CELL(0.053 ns) = 0.267 ns; Loc. = LCCOMB_X25_Y14_N8; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux18~0'
        Info: 3: + IC(0.206 ns) + CELL(0.225 ns) = 0.698 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]'
        Info: Total cell delay = 0.278 ns ( 39.83 % )
        Info: Total interconnect delay = 0.420 ns ( 60.17 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "multiplier:multiplier|fim" (data pin = "reset", clock pin = "clock") is 4.779 ns
    Info: + Longest pin to register delay is 7.160 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 12; PIN Node = 'reset'
        Info: 2: + IC(4.687 ns) + CELL(0.053 ns) = 5.614 ns; Loc. = LCCOMB_X26_Y19_N12; Fanout = 3; COMB Node = 'multiplier:multiplier|Add2~0'
        Info: 3: + IC(0.761 ns) + CELL(0.366 ns) = 6.741 ns; Loc. = LCCOMB_X21_Y19_N4; Fanout = 1; COMB Node = 'multiplier:multiplier|fim~1'
        Info: 4: + IC(0.211 ns) + CELL(0.053 ns) = 7.005 ns; Loc. = LCCOMB_X21_Y19_N28; Fanout = 1; COMB Node = 'multiplier:multiplier|fim~2'
        Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 7.160 ns; Loc. = LCFF_X21_Y19_N29; Fanout = 4; REG Node = 'multiplier:multiplier|fim'
        Info: Total cell delay = 1.501 ns ( 20.96 % )
        Info: Total interconnect delay = 5.659 ns ( 79.04 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.471 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1336; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X21_Y19_N29; Fanout = 4; REG Node = 'multiplier:multiplier|fim'
        Info: Total cell delay = 1.472 ns ( 59.57 % )
        Info: Total interconnect delay = 0.999 ns ( 40.43 % )
Info: tco from clock "clock" to destination pin "EQ" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is 20.261 ns
    Info: + Longest clock path from clock "clock" to source register is 6.975 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clock'
        Info: 2: + IC(1.839 ns) + CELL(0.712 ns) = 3.405 ns; Loc. = LCFF_X21_Y19_N17; Fanout = 23; REG Node = 'Controle:Controle|ALUSrcB[1]'
        Info: 3: + IC(0.558 ns) + CELL(0.053 ns) = 4.016 ns; Loc. = LCCOMB_X22_Y18_N0; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.989 ns) + CELL(0.000 ns) = 6.005 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.917 ns) + CELL(0.053 ns) = 6.975 ns; Loc. = LCCOMB_X26_Y18_N28; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: Total cell delay = 1.672 ns ( 23.97 % )
        Info: Total interconnect delay = 5.303 ns ( 76.03 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 13.286 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y18_N28; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]'
        Info: 2: + IC(0.381 ns) + CELL(0.053 ns) = 0.434 ns; Loc. = LCCOMB_X26_Y18_N2; Fanout = 4; COMB Node = 'Ula32:Alu|Mux62~0'
        Info: 3: + IC(0.288 ns) + CELL(0.366 ns) = 1.088 ns; Loc. = LCCOMB_X26_Y18_N6; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[2]~3'
        Info: 4: + IC(0.225 ns) + CELL(0.154 ns) = 1.467 ns; Loc. = LCCOMB_X26_Y18_N18; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[4]~7'
        Info: 5: + IC(0.231 ns) + CELL(0.154 ns) = 1.852 ns; Loc. = LCCOMB_X26_Y18_N22; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[6]~10DUPLICATE'
        Info: 6: + IC(0.217 ns) + CELL(0.154 ns) = 2.223 ns; Loc. = LCCOMB_X26_Y18_N26; Fanout = 7; COMB Node = 'Ula32:Alu|carry_temp[8]~13'
        Info: 7: + IC(0.591 ns) + CELL(0.154 ns) = 2.968 ns; Loc. = LCCOMB_X26_Y17_N24; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[10]~16'
        Info: 8: + IC(0.235 ns) + CELL(0.225 ns) = 3.428 ns; Loc. = LCCOMB_X26_Y17_N14; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[12]~18'
        Info: 9: + IC(0.642 ns) + CELL(0.228 ns) = 4.298 ns; Loc. = LCCOMB_X26_Y15_N18; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[14]~21'
        Info: 10: + IC(0.236 ns) + CELL(0.225 ns) = 4.759 ns; Loc. = LCCOMB_X26_Y15_N30; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[15]~23'
        Info: 11: + IC(0.230 ns) + CELL(0.053 ns) = 5.042 ns; Loc. = LCCOMB_X26_Y15_N12; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[17]~62'
        Info: 12: + IC(0.366 ns) + CELL(0.053 ns) = 5.461 ns; Loc. = LCCOMB_X26_Y15_N8; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[19]~58'
        Info: 13: + IC(0.319 ns) + CELL(0.053 ns) = 5.833 ns; Loc. = LCCOMB_X25_Y15_N18; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[20]~31'
        Info: 14: + IC(0.555 ns) + CELL(0.228 ns) = 6.616 ns; Loc. = LCCOMB_X22_Y15_N24; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[22]~32'
        Info: 15: + IC(0.238 ns) + CELL(0.228 ns) = 7.082 ns; Loc. = LCCOMB_X22_Y15_N14; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[24]~34'
        Info: 16: + IC(0.226 ns) + CELL(0.053 ns) = 7.361 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 3; COMB Node = 'Ula32:Alu|carry_temp[27]~36'
        Info: 17: + IC(0.208 ns) + CELL(0.053 ns) = 7.622 ns; Loc. = LCCOMB_X22_Y15_N10; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[29]~37'
        Info: 18: + IC(0.364 ns) + CELL(0.272 ns) = 8.258 ns; Loc. = LCCOMB_X21_Y15_N2; Fanout = 4; COMB Node = 'Ula32:Alu|Equal1~15DUPLICATE'
        Info: 19: + IC(0.317 ns) + CELL(0.053 ns) = 8.628 ns; Loc. = LCCOMB_X22_Y15_N26; Fanout = 4; COMB Node = 'Ula32:Alu|Igual~0'
        Info: 20: + IC(2.524 ns) + CELL(2.134 ns) = 13.286 ns; Loc. = PIN_V6; Fanout = 0; PIN Node = 'EQ'
        Info: Total cell delay = 4.893 ns ( 36.83 % )
        Info: Total interconnect delay = 8.393 ns ( 63.17 % )
Info: th for register "multiplier:multiplier|cicloAtual[4]" (data pin = "reset", clock pin = "clock") is -3.031 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.471 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 8; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1336; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X21_Y19_N7; Fanout = 4; REG Node = 'multiplier:multiplier|cicloAtual[4]'
        Info: Total cell delay = 1.472 ns ( 59.57 % )
        Info: Total interconnect delay = 0.999 ns ( 40.43 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 12; PIN Node = 'reset'
        Info: 2: + IC(4.276 ns) + CELL(0.346 ns) = 5.496 ns; Loc. = LCCOMB_X21_Y19_N6; Fanout = 1; COMB Node = 'multiplier:multiplier|cicloAtual~4'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.651 ns; Loc. = LCFF_X21_Y19_N7; Fanout = 4; REG Node = 'multiplier:multiplier|cicloAtual[4]'
        Info: Total cell delay = 1.375 ns ( 24.33 % )
        Info: Total interconnect delay = 4.276 ns ( 75.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Wed Mar 24 19:38:04 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


