Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Sep 22 21:08:57 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (188)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Series_recombination_loop/FFT_RESET_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_mic_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (188)
---------------------------------
 There are 188 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.081        0.000                      0                15863        0.017        0.000                      0                15863        2.643        0.000                       0                  7839  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_100M              {0.000 5.000}        10.000          100.000         
  clk_sys_clk_wiz_0   {0.000 3.623}        7.246           138.000         
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_sys_clk_wiz_0         0.081        0.000                      0                14906        0.017        0.000                      0                14906        2.643        0.000                       0                  7835  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_sys_clk_wiz_0  clk_sys_clk_wiz_0        1.292        0.000                      0                  957        0.667        0.000                      0                  957  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_sys_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_sys_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.704ns (21.225%)  route 2.613ns (78.775%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.840 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X31Y13         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.508     0.060    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.184 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.321     1.505    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X51Y10         LUT6 (Prop_lut6_I1_O)        0.124     1.629 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_11/O
                         net (fo=5, routed)           0.783     2.412    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[14]
    DSP48_X1Y2           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.545     5.840    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y2           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.492     6.331    
                         clock uncertainty           -0.116     6.215    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.722     2.493    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          2.493    
                         arrival time                          -2.412    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.673ns  (logic 2.941ns (44.073%)  route 3.732ns (55.927%))
  Logic Levels:           12  (CARRY4=9 LUT2=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 5.734 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.565    -0.902    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X39Y10         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order2_reg[0]/Q
                         net (fo=4, routed)           1.123     0.678    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order2[0]
    SLICE_X55Y18         LUT2 (Prop_lut2_I0_O)        0.124     0.802 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis[3]_i_6/O
                         net (fo=1, routed)           0.000     0.802    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis[3]_i_6_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.334 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.334    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[3]_i_2_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.448 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.448    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[7]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.562 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.562    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[11]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.676 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.676    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[15]_i_2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.790 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.790    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[19]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.904 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.904    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[23]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.018 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.009     2.027    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[27]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.340 f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[30]_i_3/O[3]
                         net (fo=2, routed)           0.787     3.127    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diff[31]
    SLICE_X56Y23         LUT2 (Prop_lut2_I1_O)        0.306     3.433 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis[30]_i_14/O
                         net (fo=1, routed)           0.000     3.433    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis[30]_i_14_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.809 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[30]_i_4/CO[3]
                         net (fo=62, routed)          1.103     4.912    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi1
    SLICE_X56Y25         LUT2 (Prop_lut2_I1_O)        0.150     5.062 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis[3]_i_1/O
                         net (fo=1, routed)           0.709     5.771    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffi[3]
    SLICE_X57Y25         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.439     5.734    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X57Y25         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[3]/C
                         clock pessimism              0.564     6.298    
                         clock uncertainty           -0.116     6.182    
    SLICE_X57Y25         FDCE (Setup_fdce_C_D)       -0.309     5.873    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis_reg[3]
  -------------------------------------------------------------------
                         required time                          5.873    
                         arrival time                          -5.771    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.704ns (21.407%)  route 2.585ns (78.593%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.840 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X31Y13         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.508     0.060    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.184 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.355     1.539    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X51Y7          LUT6 (Prop_lut6_I1_O)        0.124     1.663 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_25/O
                         net (fo=5, routed)           0.721     2.384    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[0]
    DSP48_X1Y2           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.545     5.840    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y2           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.492     6.331    
                         clock uncertainty           -0.116     6.215    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     2.493    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          2.493    
                         arrival time                          -2.384    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.704ns (21.709%)  route 2.539ns (78.291%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.830 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X31Y13         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.508     0.060    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.184 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.415     1.599    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis
    SLICE_X52Y18         LUT6 (Prop_lut6_I4_O)        0.124     1.723 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_13__0/O
                         net (fo=5, routed)           0.616     2.338    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[12]
    DSP48_X1Y7           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.535     5.830    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y7           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.492     6.321    
                         clock uncertainty           -0.116     6.205    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.722     2.483    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          2.483    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.698ns (22.978%)  route 2.340ns (77.022%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.830 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X31Y13         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.508     0.060    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.184 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.412     1.595    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis
    SLICE_X51Y15         LUT3 (Prop_lut3_I1_O)        0.118     1.713 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_2__0/O
                         net (fo=5, routed)           0.420     2.133    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[23]
    DSP48_X1Y7           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.535     5.830    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y7           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.492     6.321    
                         clock uncertainty           -0.116     6.205    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.924     2.281    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          2.281    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.704ns (21.670%)  route 2.545ns (78.330%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.840 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X31Y13         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.508     0.060    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.184 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.195     1.379    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X47Y5          LUT5 (Prop_lut5_I0_O)        0.124     1.503 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_3/O
                         net (fo=5, routed)           0.841     2.344    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[22]
    DSP48_X1Y2           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.545     5.840    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y2           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.492     6.331    
                         clock uncertainty           -0.116     6.215    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722     2.493    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          2.493    
                         arrival time                          -2.344    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.704ns (21.828%)  route 2.521ns (78.172%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.840 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X31Y13         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.508     0.060    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.184 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.385     1.569    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X52Y8          LUT5 (Prop_lut5_I1_O)        0.124     1.693 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_1/O
                         net (fo=20, routed)          0.628     2.321    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[24]
    DSP48_X1Y2           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.545     5.840    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y2           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.492     6.331    
                         clock uncertainty           -0.116     6.215    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -3.722     2.493    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          2.493    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.704ns (21.936%)  route 2.505ns (78.064%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.830 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X31Y13         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.508     0.060    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.184 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.124     1.308    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis
    SLICE_X50Y14         LUT5 (Prop_lut5_I4_O)        0.124     1.432 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI_i_1__0/O
                         net (fo=20, routed)          0.873     2.305    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[24]
    DSP48_X1Y7           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.535     5.830    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y7           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.492     6.321    
                         clock uncertainty           -0.116     6.205    
    DSP48_X1Y7           DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -3.722     2.483    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          2.483    
                         arrival time                          -2.305    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.704ns (21.919%)  route 2.508ns (78.081%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.840 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X31Y13         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.508     0.060    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.184 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.385     1.569    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X52Y8          LUT5 (Prop_lut5_I1_O)        0.124     1.693 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_1/O
                         net (fo=20, routed)          0.614     2.307    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[24]
    DSP48_X1Y2           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.545     5.840    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y2           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.492     6.331    
                         clock uncertainty           -0.116     6.215    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722     2.493    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          2.493    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.704ns (21.919%)  route 2.508ns (78.081%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 5.840 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.562    -0.905    Series_recombination_loop/clk_sys
    SLICE_X31Y13         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  Series_recombination_loop/FSM_onehot_state_reg[2]/Q
                         net (fo=20, routed)          0.508     0.060    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state_reg[1]
    SLICE_X32Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.184 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__0/O
                         net (fo=477, routed)         1.385     1.569    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/ord_diffis
    SLICE_X52Y8          LUT5 (Prop_lut5_I1_O)        0.124     1.693 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI_i_1/O
                         net (fo=20, routed)          0.614     2.307    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[24]
    DSP48_X1Y2           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.545     5.840    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y2           DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.492     6.331    
                         clock uncertainty           -0.116     6.215    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722     2.493    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          2.493    
                         arrival time                          -2.307    
  -------------------------------------------------------------------
                         slack                                  0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[514]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/Mic_shift_reg_input_reg[513]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X43Y49         FDCE                                         r  inputs/Mic_shift_reg_input_reg[514]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/Mic_shift_reg_input_reg[514]/Q
                         net (fo=2, routed)           0.210    -0.230    inputs/p_1_in[6658]
    SLICE_X43Y50         FDCE                                         r  inputs/Mic_shift_reg_input_reg[513]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.830    -0.825    inputs/clk_sys
    SLICE_X43Y50         FDCE                                         r  inputs/Mic_shift_reg_input_reg[513]/C
                         clock pessimism              0.508    -0.317    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.070    -0.247    inputs/Mic_shift_reg_input_reg[513]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[523]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/Mic_shift_reg_input_reg[522]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.045%)  route 0.211ns (59.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.567    -0.580    inputs/clk_sys
    SLICE_X47Y49         FDCE                                         r  inputs/Mic_shift_reg_input_reg[523]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  inputs/Mic_shift_reg_input_reg[523]/Q
                         net (fo=2, routed)           0.211    -0.228    inputs/p_1_in[6667]
    SLICE_X47Y50         FDCE                                         r  inputs/Mic_shift_reg_input_reg[522]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.831    -0.824    inputs/clk_sys
    SLICE_X47Y50         FDCE                                         r  inputs/Mic_shift_reg_input_reg[522]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X47Y50         FDCE (Hold_fdce_C_D)         0.066    -0.250    inputs/Mic_shift_reg_input_reg[522]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.256ns (60.728%)  route 0.166ns (39.272%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.553    -0.594    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X39Y26         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[16]/Q
                         net (fo=1, routed)           0.166    -0.288    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[16]
    SLICE_X34Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.243 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S[19]_i_5/O
                         net (fo=1, routed)           0.000    -0.243    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S[19]_i_5_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.173 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.173    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2[16]
    SLICE_X34Y27         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.820    -0.835    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X34Y27         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S_reg[16]/C
                         clock pessimism              0.503    -0.332    
    SLICE_X34Y27         FDCE (Hold_fdce_C_D)         0.134    -0.198    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S_reg[16]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[2780]_inputs_shift_reg_buffer_reg_c_1/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/shift_reg_buffer_reg[732]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.420%)  route 0.148ns (37.580%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.560    -0.587    inputs/clk_sys
    SLICE_X38Y50         FDRE                                         r  inputs/shift_reg_buffer_reg[2780]_inputs_shift_reg_buffer_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.439 r  inputs/shift_reg_buffer_reg[2780]_inputs_shift_reg_buffer_reg_c_1/Q
                         net (fo=1, routed)           0.148    -0.291    inputs/shift_reg_buffer_reg[2780]_inputs_shift_reg_buffer_reg_c_1_n_0
    SLICE_X39Y48         LUT2 (Prop_lut2_I0_O)        0.098    -0.193 r  inputs/shift_reg_buffer_reg_gate__290/O
                         net (fo=1, routed)           0.000    -0.193    inputs/shift_reg_buffer_reg_gate__290_n_0
    SLICE_X39Y48         FDCE                                         r  inputs/shift_reg_buffer_reg[732]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X39Y48         FDCE                                         r  inputs/shift_reg_buffer_reg[732]/C
                         clock pessimism              0.508    -0.312    
    SLICE_X39Y48         FDCE (Hold_fdce_C_D)         0.092    -0.220    inputs/shift_reg_buffer_reg[732]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[734]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/Mic_shift_reg_input_reg[733]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.946%)  route 0.231ns (62.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.565    -0.582    inputs/clk_sys
    SLICE_X35Y48         FDCE                                         r  inputs/Mic_shift_reg_input_reg[734]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  inputs/Mic_shift_reg_input_reg[734]/Q
                         net (fo=2, routed)           0.231    -0.211    inputs/p_1_in[6878]
    SLICE_X39Y50         FDCE                                         r  inputs/Mic_shift_reg_input_reg[733]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.828    -0.826    inputs/clk_sys
    SLICE_X39Y50         FDCE                                         r  inputs/Mic_shift_reg_input_reg[733]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.075    -0.243    inputs/Mic_shift_reg_input_reg[733]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inputs/byte_select_full_temp_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            TWiddle1/ADDRESS_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.610%)  route 0.215ns (60.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.565    -0.582    inputs/clk_sys
    SLICE_X32Y5          FDRE                                         r  inputs/byte_select_full_temp_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  inputs/byte_select_full_temp_out_reg[3]/Q
                         net (fo=1, routed)           0.215    -0.226    TWiddle1/ADDRESS_reg[6]_0[3]
    SLICE_X38Y6          FDCE                                         r  TWiddle1/ADDRESS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.834    -0.821    TWiddle1/clk_sys
    SLICE_X38Y6          FDCE                                         r  TWiddle1/ADDRESS_reg[3]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X38Y6          FDCE (Hold_fdce_C_D)         0.059    -0.259    TWiddle1/ADDRESS_reg[3]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 inputs/byte_select_full_temp_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            TWiddle1/ADDRESS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.270%)  route 0.218ns (60.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.565    -0.582    inputs/clk_sys
    SLICE_X32Y5          FDRE                                         r  inputs/byte_select_full_temp_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  inputs/byte_select_full_temp_out_reg[2]/Q
                         net (fo=1, routed)           0.218    -0.223    TWiddle1/ADDRESS_reg[6]_0[2]
    SLICE_X38Y5          FDCE                                         r  TWiddle1/ADDRESS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.834    -0.821    TWiddle1/clk_sys
    SLICE_X38Y5          FDCE                                         r  TWiddle1/ADDRESS_reg[2]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X38Y5          FDCE (Hold_fdce_C_D)         0.059    -0.259    TWiddle1/ADDRESS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[2150]_inputs_shift_reg_buffer_reg_c_1/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/shift_reg_buffer_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.297%)  route 0.149ns (37.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.552    -0.595    inputs/clk_sys
    SLICE_X34Y82         FDRE                                         r  inputs/shift_reg_buffer_reg[2150]_inputs_shift_reg_buffer_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.148    -0.447 r  inputs/shift_reg_buffer_reg[2150]_inputs_shift_reg_buffer_reg_c_1/Q
                         net (fo=1, routed)           0.149    -0.298    inputs/shift_reg_buffer_reg[2150]_inputs_shift_reg_buffer_reg_c_1_n_0
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.098    -0.200 r  inputs/shift_reg_buffer_reg_gate__920/O
                         net (fo=1, routed)           0.000    -0.200    inputs/shift_reg_buffer_reg_gate__920_n_0
    SLICE_X37Y82         FDCE                                         r  inputs/shift_reg_buffer_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.819    -0.835    inputs/clk_sys
    SLICE_X37Y82         FDCE                                         r  inputs/shift_reg_buffer_reg[102]/C
                         clock pessimism              0.503    -0.332    
    SLICE_X37Y82         FDCE (Hold_fdce_C_D)         0.092    -0.240    inputs/shift_reg_buffer_reg[102]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.274ns (62.798%)  route 0.162ns (37.202%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.558    -0.589    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X38Y31         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.425 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S_reg[34]/Q
                         net (fo=1, routed)           0.162    -0.263    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/final2_S[34]
    SLICE_X34Y31         LUT2 (Prop_lut2_I1_O)        0.045    -0.218 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S[35]_i_3/O
                         net (fo=1, routed)           0.000    -0.218    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S[35]_i_3_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.153 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.153    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2[34]
    SLICE_X34Y31         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.824    -0.831    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X34Y31         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S_reg[34]/C
                         clock pessimism              0.503    -0.328    
    SLICE_X34Y31         FDCE (Hold_fdce_C_D)         0.134    -0.194    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2_S_reg[34]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[1037]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1036]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.339%)  route 0.237ns (62.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.551    -0.596    inputs/clk_sys
    SLICE_X29Y80         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1037]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  inputs/Mic_shift_reg_input_reg[1037]/Q
                         net (fo=1, routed)           0.237    -0.218    inputs/p_1_in[7181]
    SLICE_X36Y80         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1036]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.817    -0.837    inputs/clk_sys
    SLICE_X36Y80         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1036]/C
                         clock pessimism              0.503    -0.334    
    SLICE_X36Y80         FDCE (Hold_fdce_C_D)         0.072    -0.262    inputs/Mic_shift_reg_input_reg[1036]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 3.623 }
Period(ns):         7.246
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X1Y1       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X1Y5       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X1Y6       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X1Y3       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X0Y10      Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X1Y8       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X1Y9       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         7.246       3.362      DSP48_X1Y10      Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         7.246       3.559      DSP48_X0Y2       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         7.246       3.559      DSP48_X1Y2       Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.246       206.114    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X42Y71     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X42Y71     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X42Y73     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X42Y73     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X46Y72     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X46Y72     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X46Y72     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X46Y72     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X42Y73     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X42Y73     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X42Y71     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X42Y71     inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X42Y73     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X42Y73     inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X46Y72     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X46Y72     inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X46Y72     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X46Y72     inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X42Y73     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.623       2.643      SLICE_X42Y73     inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/count2_reg[16]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.610ns (11.968%)  route 4.487ns (88.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 5.729 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=13, routed)          0.975     0.532    Series_recombination_loop/FFT_RESETs
    SLICE_X33Y5          LUT2 (Prop_lut2_I1_O)        0.154     0.686 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=622, routed)         3.512     4.197    inputs/AS[0]
    SLICE_X40Y55         FDCE                                         f  inputs/count2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.434     5.729    inputs/clk_sys
    SLICE_X40Y55         FDCE                                         r  inputs/count2_reg[16]/C
                         clock pessimism              0.485     6.213    
                         clock uncertainty           -0.116     6.097    
    SLICE_X40Y55         FDCE (Recov_fdce_C_CLR)     -0.608     5.489    inputs/count2_reg[16]
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/count2_reg[17]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.610ns (11.968%)  route 4.487ns (88.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 5.729 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=13, routed)          0.975     0.532    Series_recombination_loop/FFT_RESETs
    SLICE_X33Y5          LUT2 (Prop_lut2_I1_O)        0.154     0.686 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=622, routed)         3.512     4.197    inputs/AS[0]
    SLICE_X40Y55         FDCE                                         f  inputs/count2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.434     5.729    inputs/clk_sys
    SLICE_X40Y55         FDCE                                         r  inputs/count2_reg[17]/C
                         clock pessimism              0.485     6.213    
                         clock uncertainty           -0.116     6.097    
    SLICE_X40Y55         FDCE (Recov_fdce_C_CLR)     -0.608     5.489    inputs/count2_reg[17]
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/count2_reg[18]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.610ns (11.968%)  route 4.487ns (88.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 5.729 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=13, routed)          0.975     0.532    Series_recombination_loop/FFT_RESETs
    SLICE_X33Y5          LUT2 (Prop_lut2_I1_O)        0.154     0.686 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=622, routed)         3.512     4.197    inputs/AS[0]
    SLICE_X40Y55         FDCE                                         f  inputs/count2_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.434     5.729    inputs/clk_sys
    SLICE_X40Y55         FDCE                                         r  inputs/count2_reg[18]/C
                         clock pessimism              0.485     6.213    
                         clock uncertainty           -0.116     6.097    
    SLICE_X40Y55         FDCE (Recov_fdce_C_CLR)     -0.608     5.489    inputs/count2_reg[18]
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            inputs/count2_reg[19]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.610ns (11.968%)  route 4.487ns (88.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 5.729 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=13, routed)          0.975     0.532    Series_recombination_loop/FFT_RESETs
    SLICE_X33Y5          LUT2 (Prop_lut2_I1_O)        0.154     0.686 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=622, routed)         3.512     4.197    inputs/AS[0]
    SLICE_X40Y55         FDCE                                         f  inputs/count2_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.434     5.729    inputs/clk_sys
    SLICE_X40Y55         FDCE                                         r  inputs/count2_reg[19]/C
                         clock pessimism              0.485     6.213    
                         clock uncertainty           -0.116     6.097    
    SLICE_X40Y55         FDCE (Recov_fdce_C_CLR)     -0.608     5.489    inputs/count2_reg[19]
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 0.610ns (11.905%)  route 4.514ns (88.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 5.805 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=13, routed)          0.975     0.532    Series_recombination_loop/FFT_RESETs
    SLICE_X33Y5          LUT2 (Prop_lut2_I1_O)        0.154     0.686 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=622, routed)         3.539     4.224    DFTBD_RAMs/count20
    SLICE_X7Y18          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.510     5.805    DFTBD_RAMs/clk_sys
    SLICE_X7Y18          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[4]/C
                         clock pessimism              0.564     6.369    
                         clock uncertainty           -0.116     6.253    
    SLICE_X7Y18          FDCE (Recov_fdce_C_CLR)     -0.608     5.645    DFTBD_RAMs/DFTBD12_reg[4]
  -------------------------------------------------------------------
                         required time                          5.645    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 0.610ns (11.905%)  route 4.514ns (88.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 5.805 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=13, routed)          0.975     0.532    Series_recombination_loop/FFT_RESETs
    SLICE_X33Y5          LUT2 (Prop_lut2_I1_O)        0.154     0.686 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=622, routed)         3.539     4.224    DFTBD_RAMs/count20
    SLICE_X7Y18          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.510     5.805    DFTBD_RAMs/clk_sys
    SLICE_X7Y18          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[5]/C
                         clock pessimism              0.564     6.369    
                         clock uncertainty           -0.116     6.253    
    SLICE_X7Y18          FDCE (Recov_fdce_C_CLR)     -0.608     5.645    DFTBD_RAMs/DFTBD12_reg[5]
  -------------------------------------------------------------------
                         required time                          5.645    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 0.610ns (11.905%)  route 4.514ns (88.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 5.805 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=13, routed)          0.975     0.532    Series_recombination_loop/FFT_RESETs
    SLICE_X33Y5          LUT2 (Prop_lut2_I1_O)        0.154     0.686 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=622, routed)         3.539     4.224    DFTBD_RAMs/count20
    SLICE_X7Y18          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.510     5.805    DFTBD_RAMs/clk_sys
    SLICE_X7Y18          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[6]/C
                         clock pessimism              0.564     6.369    
                         clock uncertainty           -0.116     6.253    
    SLICE_X7Y18          FDCE (Recov_fdce_C_CLR)     -0.608     5.645    DFTBD_RAMs/DFTBD12_reg[6]
  -------------------------------------------------------------------
                         required time                          5.645    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 0.610ns (11.905%)  route 4.514ns (88.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 5.805 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=13, routed)          0.975     0.532    Series_recombination_loop/FFT_RESETs
    SLICE_X33Y5          LUT2 (Prop_lut2_I1_O)        0.154     0.686 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=622, routed)         3.539     4.224    DFTBD_RAMs/count20
    SLICE_X7Y18          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.510     5.805    DFTBD_RAMs/clk_sys
    SLICE_X7Y18          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[7]/C
                         clock pessimism              0.564     6.369    
                         clock uncertainty           -0.116     6.253    
    SLICE_X7Y18          FDCE (Recov_fdce_C_CLR)     -0.608     5.645    DFTBD_RAMs/DFTBD12_reg[7]
  -------------------------------------------------------------------
                         required time                          5.645    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[20]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 0.610ns (11.948%)  route 4.495ns (88.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 5.801 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=13, routed)          0.975     0.532    Series_recombination_loop/FFT_RESETs
    SLICE_X33Y5          LUT2 (Prop_lut2_I1_O)        0.154     0.686 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=622, routed)         3.520     4.206    DFTBD_RAMs/count20
    SLICE_X7Y22          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.506     5.801    DFTBD_RAMs/clk_sys
    SLICE_X7Y22          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[20]/C
                         clock pessimism              0.564     6.365    
                         clock uncertainty           -0.116     6.249    
    SLICE_X7Y22          FDCE (Recov_fdce_C_CLR)     -0.608     5.641    DFTBD_RAMs/DFTBD12_reg[20]
  -------------------------------------------------------------------
                         required time                          5.641    
                         arrival time                          -4.206    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            DFTBD_RAMs/DFTBD12_reg[21]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.246ns  (clk_sys_clk_wiz_0 rise@7.246ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 0.610ns (11.948%)  route 4.495ns (88.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 5.801 - 7.246 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=13, routed)          0.975     0.532    Series_recombination_loop/FFT_RESETs
    SLICE_X33Y5          LUT2 (Prop_lut2_I1_O)        0.154     0.686 f  Series_recombination_loop/start_count[2]_i_2/O
                         net (fo=622, routed)         3.520     4.206    DFTBD_RAMs/count20
    SLICE_X7Y22          FDCE                                         f  DFTBD_RAMs/DFTBD12_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      7.246     7.246 r  
    E3                                                0.000     7.246 r  clk_100M (IN)
                         net (fo=0)                   0.000     7.246    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.665 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.827    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.623 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.204    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.295 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.506     5.801    DFTBD_RAMs/clk_sys
    SLICE_X7Y22          FDCE                                         r  DFTBD_RAMs/DFTBD12_reg[21]/C
                         clock pessimism              0.564     6.365    
                         clock uncertainty           -0.116     6.249    
    SLICE_X7Y22          FDCE (Recov_fdce_C_CLR)     -0.608     5.641    DFTBD_RAMs/DFTBD12_reg[21]
  -------------------------------------------------------------------
                         required time                          5.641    
                         arrival time                          -4.206    
  -------------------------------------------------------------------
                         slack                                  1.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[17]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.186ns (21.542%)  route 0.677ns (78.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.396    -0.045    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.000 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.281     0.281    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X42Y10         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.833    -0.822    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X42Y10         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[17]/C
                         clock pessimism              0.503    -0.319    
    SLICE_X42Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.386    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[17]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                           0.281    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[28]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.276%)  route 0.779ns (80.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.396    -0.045    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.000 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.383     0.383    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X42Y8          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.834    -0.821    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X42Y8          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[28]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.385    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[28]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[31]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.276%)  route 0.779ns (80.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.396    -0.045    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.000 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.383     0.383    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X42Y8          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.834    -0.821    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X42Y8          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[31]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.385    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[31]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[35]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.276%)  route 0.779ns (80.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.396    -0.045    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.000 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.383     0.383    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X42Y8          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.834    -0.821    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X42Y8          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[35]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.385    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[35]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[37]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.276%)  route 0.779ns (80.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.396    -0.045    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.000 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.383     0.383    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X42Y8          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.834    -0.821    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X42Y8          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[37]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X42Y8          FDCE (Remov_fdce_C_CLR)     -0.067    -0.385    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[37]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.383    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[19]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.613%)  route 0.762ns (80.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.396    -0.045    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.000 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.366     0.366    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X41Y7          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.834    -0.821    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X41Y7          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[19]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X41Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[19]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[33]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.186ns (19.613%)  route 0.762ns (80.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.396    -0.045    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.000 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.366     0.366    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X41Y7          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.834    -0.821    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X41Y7          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[33]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X41Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[33]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.781ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[15]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.186ns (19.523%)  route 0.767ns (80.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.396    -0.045    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.000 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.370     0.371    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/AR[0]
    SLICE_X40Y7          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.834    -0.821    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X40Y7          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[15]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X40Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/DFTSIs_reg[15]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTSIs_reg[14]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.186ns (18.925%)  route 0.797ns (81.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.396    -0.045    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.000 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.400     0.401    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X42Y16         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTSIs_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.828    -0.827    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X42Y16         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTSIs_reg[14]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X42Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.391    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTSIs_reg[14]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTSIs_reg[18]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.186ns (18.925%)  route 0.797ns (81.075%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X31Y4          FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=11, routed)          0.396    -0.045    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/Pouts_reg[43]_0
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.045     0.000 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=334, routed)         0.400     0.401    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X42Y16         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTSIs_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.828    -0.827    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X42Y16         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTSIs_reg[18]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X42Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.391    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/DFTSIs_reg[18]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.792    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.467ns  (logic 0.583ns (23.633%)  route 1.884ns (76.367%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  inputs/read_en_reg/Q
                         net (fo=7, routed)           1.341     1.800    inputs/read_en
    SLICE_X31Y53         LUT2 (Prop_lut2_I1_O)        0.124     1.924 f  inputs/read_en_i_1/O
                         net (fo=1, routed)           0.543     2.467    inputs/read_en_i_1_n_0
    SLICE_X32Y57         FDCE                                         f  inputs/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.328ns  (logic 0.583ns (43.893%)  route 0.745ns (56.107%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           0.745     1.204    inputs/read_en
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.124     1.328 r  inputs/Mic_shift_reg_input[2048]_i_1/O
                         net (fo=1, routed)           0.000     1.328    inputs/Mic_shift_reg_input[2048]_i_1_n_0
    SLICE_X29Y58         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2048]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.973     0.973    inputs/rst
    SLICE_X29Y58         FDCE                                         f  inputs/Mic_shift_reg_input_reg[2048]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.973     0.973    inputs/rst
    SLICE_X34Y52         LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/Mic_shift_reg_input_reg[2048]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.191ns (53.168%)  route 0.168ns (46.832%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE                         0.000     0.000 r  inputs/Mic_shift_reg_input_reg[2048]/C
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  inputs/Mic_shift_reg_input_reg[2048]/Q
                         net (fo=2, routed)           0.168     0.314    inputs/Mic_shift_reg_input_reg_n_0_[2048]
    SLICE_X29Y58         LUT3 (Prop_lut3_I0_O)        0.045     0.359 r  inputs/Mic_shift_reg_input[2048]_i_1/O
                         net (fo=1, routed)           0.000     0.359    inputs/Mic_shift_reg_input[2048]_i_1_n_0
    SLICE_X29Y58         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2048]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    inputs/rst
    SLICE_X29Y58         FDCE                                         f  inputs/Mic_shift_reg_input_reg[2048]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    inputs/rst
    SLICE_X34Y52         LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/read_en_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.045ns (6.852%)  route 0.612ns (93.148%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    inputs/rst
    SLICE_X31Y53         LUT2 (Prop_lut2_I0_O)        0.045     0.455 f  inputs/read_en_i_1/O
                         net (fo=1, routed)           0.202     0.657    inputs/read_en_i_1_n_0
    SLICE_X32Y57         FDCE                                         f  inputs/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0
  To Clock:  

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            order_out[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.565    -0.902    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X38Y10         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.518    -0.384 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/order_out_reg[0]/Q
                         net (fo=0)                   0.973     0.589    order_out[0][0]
                                                                      r  order_out[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.635    -0.832    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y14         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/Q
                         net (fo=0)                   0.973     0.560    outI[0]
                                                                      r  outI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.635    -0.832    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y14         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[1]/Q
                         net (fo=0)                   0.973     0.560    outI[1]
                                                                      r  outI[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.635    -0.832    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y14         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[2]/Q
                         net (fo=0)                   0.973     0.560    outI[2]
                                                                      r  outI[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.635    -0.832    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y14         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.419    -0.413 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[3]/Q
                         net (fo=0)                   0.973     0.560    outI[3]
                                                                      r  outI[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.633    -0.834    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y15         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[4]/Q
                         net (fo=0)                   0.973     0.558    outI[4]
                                                                      r  outI[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.633    -0.834    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y15         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[5]/Q
                         net (fo=0)                   0.973     0.558    outI[5]
                                                                      r  outI[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.633    -0.834    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y15         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[6]/Q
                         net (fo=0)                   0.973     0.558    outI[6]
                                                                      r  outI[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.633    -0.834    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y15         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.419    -0.415 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[7]/Q
                         net (fo=0)                   0.973     0.558    outI[7]
                                                                      r  outI[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.632    -0.835    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y16         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.419    -0.416 r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/Q
                         net (fo=0)                   0.973     0.557    outI[10]
                                                                      r  outI[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.437    -1.514    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X48Y25         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.337    -1.177 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[0]/Q
                         net (fo=0)                   0.924    -0.253    outI[43]
                                                                      r  outI[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.437    -1.514    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X48Y25         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.337    -1.177 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[1]/Q
                         net (fo=0)                   0.924    -0.253    outI[44]
                                                                      r  outI[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.437    -1.514    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X48Y25         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.337    -1.177 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[2]/Q
                         net (fo=0)                   0.924    -0.253    outI[45]
                                                                      r  outI[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.437    -1.514    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X48Y25         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.337    -1.177 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[3]/Q
                         net (fo=0)                   0.924    -0.253    outI[46]
                                                                      r  outI[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.439    -1.512    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X48Y26         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.337    -1.175 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[4]/Q
                         net (fo=0)                   0.924    -0.251    outI[47]
                                                                      r  outI[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.439    -1.512    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X48Y26         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.337    -1.175 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[5]/Q
                         net (fo=0)                   0.924    -0.251    outI[48]
                                                                      r  outI[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[49]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.439    -1.512    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X48Y26         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.337    -1.175 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[6]/Q
                         net (fo=0)                   0.924    -0.251    outI[49]
                                                                      r  outI[49] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[50]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.439    -1.512    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X48Y26         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.337    -1.175 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[7]/Q
                         net (fo=0)                   0.924    -0.251    outI[50]
                                                                      r  outI[50] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.440    -1.511    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X48Y27         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.337    -1.174 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[8]/Q
                         net (fo=0)                   0.924    -0.250    outI[51]
                                                                      r  outI[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Destination:            outI[52]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.440    -1.511    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X48Y27         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDCE (Prop_fdce_C_Q)         0.337    -1.174 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[9]/Q
                         net (fo=0)                   0.924    -0.250    outI[52]
                                                                      r  outI[52] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_100M (IN)
                         net (fo=0)                   0.000    25.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138    22.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    24.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.382ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0

Max Delay          8151 Endpoints
Min Delay          8151 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1829]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.577ns  (logic 0.583ns (8.864%)  route 5.994ns (91.136%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           1.344     1.803    inputs/read_en
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.124     1.927 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.650     6.577    inputs/count110_out
    SLICE_X6Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1829]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.493    -1.459    inputs/clk_sys
    SLICE_X6Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1829]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1830]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.577ns  (logic 0.583ns (8.864%)  route 5.994ns (91.136%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           1.344     1.803    inputs/read_en
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.124     1.927 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.650     6.577    inputs/count110_out
    SLICE_X6Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1830]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.493    -1.459    inputs/clk_sys
    SLICE_X6Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1830]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1831]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.577ns  (logic 0.583ns (8.864%)  route 5.994ns (91.136%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           1.344     1.803    inputs/read_en
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.124     1.927 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.650     6.577    inputs/count110_out
    SLICE_X6Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1831]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.493    -1.459    inputs/clk_sys
    SLICE_X6Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1831]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1832]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.577ns  (logic 0.583ns (8.864%)  route 5.994ns (91.136%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           1.344     1.803    inputs/read_en
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.124     1.927 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.650     6.577    inputs/count110_out
    SLICE_X6Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1832]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.493    -1.459    inputs/clk_sys
    SLICE_X6Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1832]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1805]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.560ns  (logic 0.583ns (8.888%)  route 5.977ns (91.112%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           1.344     1.803    inputs/read_en
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.124     1.927 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.632     6.560    inputs/count110_out
    SLICE_X2Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1805]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.495    -1.457    inputs/clk_sys
    SLICE_X2Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1805]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1806]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.560ns  (logic 0.583ns (8.888%)  route 5.977ns (91.112%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           1.344     1.803    inputs/read_en
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.124     1.927 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.632     6.560    inputs/count110_out
    SLICE_X2Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1806]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.495    -1.457    inputs/clk_sys
    SLICE_X2Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1806]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1807]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.560ns  (logic 0.583ns (8.888%)  route 5.977ns (91.112%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           1.344     1.803    inputs/read_en
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.124     1.927 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.632     6.560    inputs/count110_out
    SLICE_X2Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1807]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.495    -1.457    inputs/clk_sys
    SLICE_X2Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1807]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1808]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.560ns  (logic 0.583ns (8.888%)  route 5.977ns (91.112%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           1.344     1.803    inputs/read_en
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.124     1.927 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.632     6.560    inputs/count110_out
    SLICE_X2Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1808]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.495    -1.457    inputs/clk_sys
    SLICE_X2Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1808]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1825]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.548ns  (logic 0.583ns (8.904%)  route 5.965ns (91.096%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           1.344     1.803    inputs/read_en
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.124     1.927 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.620     6.548    inputs/count110_out
    SLICE_X7Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1825]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.493    -1.459    inputs/clk_sys
    SLICE_X7Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1825]/C

Slack:                    inf
  Source:                 inputs/read_en_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[1826]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.548ns  (logic 0.583ns (8.904%)  route 5.965ns (91.096%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  inputs/read_en_reg/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  inputs/read_en_reg/Q
                         net (fo=7, routed)           1.344     1.803    inputs/read_en
    SLICE_X30Y53         LUT2 (Prop_lut2_I1_O)        0.124     1.927 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        4.620     6.548    inputs/count110_out
    SLICE_X7Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1826]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        1.493    -1.459    inputs/clk_sys
    SLICE_X7Y80          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1826]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/Mic_shift_reg_input_reg[2048]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inputs/Mic_shift_reg_input_reg[2047]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.795%)  route 0.180ns (55.205%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDCE                         0.000     0.000 r  inputs/Mic_shift_reg_input_reg[2048]/C
    SLICE_X29Y58         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  inputs/Mic_shift_reg_input_reg[2048]/Q
                         net (fo=2, routed)           0.180     0.326    inputs/Mic_shift_reg_input_reg_n_0_[2048]
    SLICE_X28Y59         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2047]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.828    -0.827    inputs/clk_sys
    SLICE_X28Y59         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2047]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.223ns (58.754%)  route 0.157ns (41.246%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X34Y52         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.157     0.335    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X31Y52         LUT5 (Prop_lut5_I2_O)        0.045     0.380 r  inputs/start_count[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.380    inputs/start_count[0]_C_i_1_n_0
    SLICE_X31Y52         FDCE                                         r  inputs/start_count_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.828    -0.826    inputs/clk_sys
    SLICE_X31Y52         FDCE                                         r  inputs/start_count_reg[0]_C/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.223ns (55.923%)  route 0.176ns (44.077%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.407ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X34Y52         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.176     0.354    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X33Y52         LUT3 (Prop_lut3_I1_O)        0.045     0.399 r  inputs/start_count[0]_P_i_2/O
                         net (fo=1, routed)           0.000     0.399    inputs/plusOp_0[0]
    SLICE_X33Y52         FDPE                                         r  inputs/start_count_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.828    -0.826    inputs/clk_sys
    SLICE_X33Y52         FDPE                                         r  inputs/start_count_reg[0]_P/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X63Y14         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.863    -0.792    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y14         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X63Y16         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.861    -0.794    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y16         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X63Y16         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.861    -0.794    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y16         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X63Y17         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.860    -0.795    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y17         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X63Y17         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.860    -0.795    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y17         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X63Y17         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.860    -0.795    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y17         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[15]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@3.623ns period=7.246ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=4202, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X63Y17         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=7833, routed)        0.860    -0.795    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X63Y17         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[15]/C





