
GSM_EC200U.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c9c  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  08007f34  08007f34  00008f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007fe8  08007fe8  00008fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007ff0  08007ff0  00008ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08007ff4  08007ff4  00008ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000048  24000000  08007ff8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001dc  24000048  08008040  00009048  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000224  08008040  00009224  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00009048  2**0
                  CONTENTS, READONLY
 10 .debug_info   00016872  00000000  00000000  00009076  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000028b5  00000000  00000000  0001f8e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000010a0  00000000  00000000  000221a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000d06  00000000  00000000  00023240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00038056  00000000  00000000  00023f46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00017b85  00000000  00000000  0005bf9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00165f54  00000000  00000000  00073b21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d9a75  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000046ac  00000000  00000000  001d9ab8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004c  00000000  00000000  001de164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000048 	.word	0x24000048
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08007f1c 	.word	0x08007f1c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2400004c 	.word	0x2400004c
 80002d4:	08007f1c 	.word	0x08007f1c

080002d8 <strlen>:
 80002d8:	4603      	mov	r3, r0
 80002da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d1fb      	bne.n	80002da <strlen+0x2>
 80002e2:	1a18      	subs	r0, r3, r0
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr

080002e8 <__aeabi_uldivmod>:
 80002e8:	b953      	cbnz	r3, 8000300 <__aeabi_uldivmod+0x18>
 80002ea:	b94a      	cbnz	r2, 8000300 <__aeabi_uldivmod+0x18>
 80002ec:	2900      	cmp	r1, #0
 80002ee:	bf08      	it	eq
 80002f0:	2800      	cmpeq	r0, #0
 80002f2:	bf1c      	itt	ne
 80002f4:	f04f 31ff 	movne.w	r1, #4294967295
 80002f8:	f04f 30ff 	movne.w	r0, #4294967295
 80002fc:	f000 b988 	b.w	8000610 <__aeabi_idiv0>
 8000300:	f1ad 0c08 	sub.w	ip, sp, #8
 8000304:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000308:	f000 f806 	bl	8000318 <__udivmoddi4>
 800030c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000310:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000314:	b004      	add	sp, #16
 8000316:	4770      	bx	lr

08000318 <__udivmoddi4>:
 8000318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800031c:	9d08      	ldr	r5, [sp, #32]
 800031e:	468e      	mov	lr, r1
 8000320:	4604      	mov	r4, r0
 8000322:	4688      	mov	r8, r1
 8000324:	2b00      	cmp	r3, #0
 8000326:	d14a      	bne.n	80003be <__udivmoddi4+0xa6>
 8000328:	428a      	cmp	r2, r1
 800032a:	4617      	mov	r7, r2
 800032c:	d962      	bls.n	80003f4 <__udivmoddi4+0xdc>
 800032e:	fab2 f682 	clz	r6, r2
 8000332:	b14e      	cbz	r6, 8000348 <__udivmoddi4+0x30>
 8000334:	f1c6 0320 	rsb	r3, r6, #32
 8000338:	fa01 f806 	lsl.w	r8, r1, r6
 800033c:	fa20 f303 	lsr.w	r3, r0, r3
 8000340:	40b7      	lsls	r7, r6
 8000342:	ea43 0808 	orr.w	r8, r3, r8
 8000346:	40b4      	lsls	r4, r6
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fa1f fc87 	uxth.w	ip, r7
 8000350:	fbb8 f1fe 	udiv	r1, r8, lr
 8000354:	0c23      	lsrs	r3, r4, #16
 8000356:	fb0e 8811 	mls	r8, lr, r1, r8
 800035a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800035e:	fb01 f20c 	mul.w	r2, r1, ip
 8000362:	429a      	cmp	r2, r3
 8000364:	d909      	bls.n	800037a <__udivmoddi4+0x62>
 8000366:	18fb      	adds	r3, r7, r3
 8000368:	f101 30ff 	add.w	r0, r1, #4294967295
 800036c:	f080 80ea 	bcs.w	8000544 <__udivmoddi4+0x22c>
 8000370:	429a      	cmp	r2, r3
 8000372:	f240 80e7 	bls.w	8000544 <__udivmoddi4+0x22c>
 8000376:	3902      	subs	r1, #2
 8000378:	443b      	add	r3, r7
 800037a:	1a9a      	subs	r2, r3, r2
 800037c:	b2a3      	uxth	r3, r4
 800037e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000382:	fb0e 2210 	mls	r2, lr, r0, r2
 8000386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800038a:	fb00 fc0c 	mul.w	ip, r0, ip
 800038e:	459c      	cmp	ip, r3
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x8e>
 8000392:	18fb      	adds	r3, r7, r3
 8000394:	f100 32ff 	add.w	r2, r0, #4294967295
 8000398:	f080 80d6 	bcs.w	8000548 <__udivmoddi4+0x230>
 800039c:	459c      	cmp	ip, r3
 800039e:	f240 80d3 	bls.w	8000548 <__udivmoddi4+0x230>
 80003a2:	443b      	add	r3, r7
 80003a4:	3802      	subs	r0, #2
 80003a6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003aa:	eba3 030c 	sub.w	r3, r3, ip
 80003ae:	2100      	movs	r1, #0
 80003b0:	b11d      	cbz	r5, 80003ba <__udivmoddi4+0xa2>
 80003b2:	40f3      	lsrs	r3, r6
 80003b4:	2200      	movs	r2, #0
 80003b6:	e9c5 3200 	strd	r3, r2, [r5]
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	428b      	cmp	r3, r1
 80003c0:	d905      	bls.n	80003ce <__udivmoddi4+0xb6>
 80003c2:	b10d      	cbz	r5, 80003c8 <__udivmoddi4+0xb0>
 80003c4:	e9c5 0100 	strd	r0, r1, [r5]
 80003c8:	2100      	movs	r1, #0
 80003ca:	4608      	mov	r0, r1
 80003cc:	e7f5      	b.n	80003ba <__udivmoddi4+0xa2>
 80003ce:	fab3 f183 	clz	r1, r3
 80003d2:	2900      	cmp	r1, #0
 80003d4:	d146      	bne.n	8000464 <__udivmoddi4+0x14c>
 80003d6:	4573      	cmp	r3, lr
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xc8>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 8105 	bhi.w	80005ea <__udivmoddi4+0x2d2>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4690      	mov	r8, r2
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0e5      	beq.n	80003ba <__udivmoddi4+0xa2>
 80003ee:	e9c5 4800 	strd	r4, r8, [r5]
 80003f2:	e7e2      	b.n	80003ba <__udivmoddi4+0xa2>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f000 8090 	beq.w	800051a <__udivmoddi4+0x202>
 80003fa:	fab2 f682 	clz	r6, r2
 80003fe:	2e00      	cmp	r6, #0
 8000400:	f040 80a4 	bne.w	800054c <__udivmoddi4+0x234>
 8000404:	1a8a      	subs	r2, r1, r2
 8000406:	0c03      	lsrs	r3, r0, #16
 8000408:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800040c:	b280      	uxth	r0, r0
 800040e:	b2bc      	uxth	r4, r7
 8000410:	2101      	movs	r1, #1
 8000412:	fbb2 fcfe 	udiv	ip, r2, lr
 8000416:	fb0e 221c 	mls	r2, lr, ip, r2
 800041a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800041e:	fb04 f20c 	mul.w	r2, r4, ip
 8000422:	429a      	cmp	r2, r3
 8000424:	d907      	bls.n	8000436 <__udivmoddi4+0x11e>
 8000426:	18fb      	adds	r3, r7, r3
 8000428:	f10c 38ff 	add.w	r8, ip, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x11c>
 800042e:	429a      	cmp	r2, r3
 8000430:	f200 80e0 	bhi.w	80005f4 <__udivmoddi4+0x2dc>
 8000434:	46c4      	mov	ip, r8
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	fbb3 f2fe 	udiv	r2, r3, lr
 800043c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000440:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000444:	fb02 f404 	mul.w	r4, r2, r4
 8000448:	429c      	cmp	r4, r3
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x144>
 800044c:	18fb      	adds	r3, r7, r3
 800044e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x142>
 8000454:	429c      	cmp	r4, r3
 8000456:	f200 80ca 	bhi.w	80005ee <__udivmoddi4+0x2d6>
 800045a:	4602      	mov	r2, r0
 800045c:	1b1b      	subs	r3, r3, r4
 800045e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000462:	e7a5      	b.n	80003b0 <__udivmoddi4+0x98>
 8000464:	f1c1 0620 	rsb	r6, r1, #32
 8000468:	408b      	lsls	r3, r1
 800046a:	fa22 f706 	lsr.w	r7, r2, r6
 800046e:	431f      	orrs	r7, r3
 8000470:	fa0e f401 	lsl.w	r4, lr, r1
 8000474:	fa20 f306 	lsr.w	r3, r0, r6
 8000478:	fa2e fe06 	lsr.w	lr, lr, r6
 800047c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000480:	4323      	orrs	r3, r4
 8000482:	fa00 f801 	lsl.w	r8, r0, r1
 8000486:	fa1f fc87 	uxth.w	ip, r7
 800048a:	fbbe f0f9 	udiv	r0, lr, r9
 800048e:	0c1c      	lsrs	r4, r3, #16
 8000490:	fb09 ee10 	mls	lr, r9, r0, lr
 8000494:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000498:	fb00 fe0c 	mul.w	lr, r0, ip
 800049c:	45a6      	cmp	lr, r4
 800049e:	fa02 f201 	lsl.w	r2, r2, r1
 80004a2:	d909      	bls.n	80004b8 <__udivmoddi4+0x1a0>
 80004a4:	193c      	adds	r4, r7, r4
 80004a6:	f100 3aff 	add.w	sl, r0, #4294967295
 80004aa:	f080 809c 	bcs.w	80005e6 <__udivmoddi4+0x2ce>
 80004ae:	45a6      	cmp	lr, r4
 80004b0:	f240 8099 	bls.w	80005e6 <__udivmoddi4+0x2ce>
 80004b4:	3802      	subs	r0, #2
 80004b6:	443c      	add	r4, r7
 80004b8:	eba4 040e 	sub.w	r4, r4, lr
 80004bc:	fa1f fe83 	uxth.w	lr, r3
 80004c0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004c4:	fb09 4413 	mls	r4, r9, r3, r4
 80004c8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004cc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d0:	45a4      	cmp	ip, r4
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x1ce>
 80004d4:	193c      	adds	r4, r7, r4
 80004d6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004da:	f080 8082 	bcs.w	80005e2 <__udivmoddi4+0x2ca>
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d97f      	bls.n	80005e2 <__udivmoddi4+0x2ca>
 80004e2:	3b02      	subs	r3, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004ea:	eba4 040c 	sub.w	r4, r4, ip
 80004ee:	fba0 ec02 	umull	lr, ip, r0, r2
 80004f2:	4564      	cmp	r4, ip
 80004f4:	4673      	mov	r3, lr
 80004f6:	46e1      	mov	r9, ip
 80004f8:	d362      	bcc.n	80005c0 <__udivmoddi4+0x2a8>
 80004fa:	d05f      	beq.n	80005bc <__udivmoddi4+0x2a4>
 80004fc:	b15d      	cbz	r5, 8000516 <__udivmoddi4+0x1fe>
 80004fe:	ebb8 0203 	subs.w	r2, r8, r3
 8000502:	eb64 0409 	sbc.w	r4, r4, r9
 8000506:	fa04 f606 	lsl.w	r6, r4, r6
 800050a:	fa22 f301 	lsr.w	r3, r2, r1
 800050e:	431e      	orrs	r6, r3
 8000510:	40cc      	lsrs	r4, r1
 8000512:	e9c5 6400 	strd	r6, r4, [r5]
 8000516:	2100      	movs	r1, #0
 8000518:	e74f      	b.n	80003ba <__udivmoddi4+0xa2>
 800051a:	fbb1 fcf2 	udiv	ip, r1, r2
 800051e:	0c01      	lsrs	r1, r0, #16
 8000520:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000524:	b280      	uxth	r0, r0
 8000526:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800052a:	463b      	mov	r3, r7
 800052c:	4638      	mov	r0, r7
 800052e:	463c      	mov	r4, r7
 8000530:	46b8      	mov	r8, r7
 8000532:	46be      	mov	lr, r7
 8000534:	2620      	movs	r6, #32
 8000536:	fbb1 f1f7 	udiv	r1, r1, r7
 800053a:	eba2 0208 	sub.w	r2, r2, r8
 800053e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000542:	e766      	b.n	8000412 <__udivmoddi4+0xfa>
 8000544:	4601      	mov	r1, r0
 8000546:	e718      	b.n	800037a <__udivmoddi4+0x62>
 8000548:	4610      	mov	r0, r2
 800054a:	e72c      	b.n	80003a6 <__udivmoddi4+0x8e>
 800054c:	f1c6 0220 	rsb	r2, r6, #32
 8000550:	fa2e f302 	lsr.w	r3, lr, r2
 8000554:	40b7      	lsls	r7, r6
 8000556:	40b1      	lsls	r1, r6
 8000558:	fa20 f202 	lsr.w	r2, r0, r2
 800055c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000560:	430a      	orrs	r2, r1
 8000562:	fbb3 f8fe 	udiv	r8, r3, lr
 8000566:	b2bc      	uxth	r4, r7
 8000568:	fb0e 3318 	mls	r3, lr, r8, r3
 800056c:	0c11      	lsrs	r1, r2, #16
 800056e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000572:	fb08 f904 	mul.w	r9, r8, r4
 8000576:	40b0      	lsls	r0, r6
 8000578:	4589      	cmp	r9, r1
 800057a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800057e:	b280      	uxth	r0, r0
 8000580:	d93e      	bls.n	8000600 <__udivmoddi4+0x2e8>
 8000582:	1879      	adds	r1, r7, r1
 8000584:	f108 3cff 	add.w	ip, r8, #4294967295
 8000588:	d201      	bcs.n	800058e <__udivmoddi4+0x276>
 800058a:	4589      	cmp	r9, r1
 800058c:	d81f      	bhi.n	80005ce <__udivmoddi4+0x2b6>
 800058e:	eba1 0109 	sub.w	r1, r1, r9
 8000592:	fbb1 f9fe 	udiv	r9, r1, lr
 8000596:	fb09 f804 	mul.w	r8, r9, r4
 800059a:	fb0e 1119 	mls	r1, lr, r9, r1
 800059e:	b292      	uxth	r2, r2
 80005a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005a4:	4542      	cmp	r2, r8
 80005a6:	d229      	bcs.n	80005fc <__udivmoddi4+0x2e4>
 80005a8:	18ba      	adds	r2, r7, r2
 80005aa:	f109 31ff 	add.w	r1, r9, #4294967295
 80005ae:	d2c4      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b0:	4542      	cmp	r2, r8
 80005b2:	d2c2      	bcs.n	800053a <__udivmoddi4+0x222>
 80005b4:	f1a9 0102 	sub.w	r1, r9, #2
 80005b8:	443a      	add	r2, r7
 80005ba:	e7be      	b.n	800053a <__udivmoddi4+0x222>
 80005bc:	45f0      	cmp	r8, lr
 80005be:	d29d      	bcs.n	80004fc <__udivmoddi4+0x1e4>
 80005c0:	ebbe 0302 	subs.w	r3, lr, r2
 80005c4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c8:	3801      	subs	r0, #1
 80005ca:	46e1      	mov	r9, ip
 80005cc:	e796      	b.n	80004fc <__udivmoddi4+0x1e4>
 80005ce:	eba7 0909 	sub.w	r9, r7, r9
 80005d2:	4449      	add	r1, r9
 80005d4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005dc:	fb09 f804 	mul.w	r8, r9, r4
 80005e0:	e7db      	b.n	800059a <__udivmoddi4+0x282>
 80005e2:	4673      	mov	r3, lr
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1ce>
 80005e6:	4650      	mov	r0, sl
 80005e8:	e766      	b.n	80004b8 <__udivmoddi4+0x1a0>
 80005ea:	4608      	mov	r0, r1
 80005ec:	e6fd      	b.n	80003ea <__udivmoddi4+0xd2>
 80005ee:	443b      	add	r3, r7
 80005f0:	3a02      	subs	r2, #2
 80005f2:	e733      	b.n	800045c <__udivmoddi4+0x144>
 80005f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f8:	443b      	add	r3, r7
 80005fa:	e71c      	b.n	8000436 <__udivmoddi4+0x11e>
 80005fc:	4649      	mov	r1, r9
 80005fe:	e79c      	b.n	800053a <__udivmoddi4+0x222>
 8000600:	eba1 0109 	sub.w	r1, r1, r9
 8000604:	46c4      	mov	ip, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c4      	b.n	800059a <__udivmoddi4+0x282>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <HAL_UART_RxCpltCallback>:
_Bool Response_Acknowledged =0;
uint8_t Response_Timer=0;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
	if(huart == &huart2)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	4a0d      	ldr	r2, [pc, #52]	@ (8000654 <HAL_UART_RxCpltCallback+0x40>)
 8000620:	4293      	cmp	r3, r2
 8000622:	d10d      	bne.n	8000640 <HAL_UART_RxCpltCallback+0x2c>
	{
		Response[Response_index++] = byte;
 8000624:	4b0c      	ldr	r3, [pc, #48]	@ (8000658 <HAL_UART_RxCpltCallback+0x44>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	1c5a      	adds	r2, r3, #1
 800062a:	b2d1      	uxtb	r1, r2
 800062c:	4a0a      	ldr	r2, [pc, #40]	@ (8000658 <HAL_UART_RxCpltCallback+0x44>)
 800062e:	7011      	strb	r1, [r2, #0]
 8000630:	461a      	mov	r2, r3
 8000632:	4b0a      	ldr	r3, [pc, #40]	@ (800065c <HAL_UART_RxCpltCallback+0x48>)
 8000634:	7819      	ldrb	r1, [r3, #0]
 8000636:	4b0a      	ldr	r3, [pc, #40]	@ (8000660 <HAL_UART_RxCpltCallback+0x4c>)
 8000638:	5499      	strb	r1, [r3, r2]
		Response_Acknowledged = 1;
 800063a:	4b0a      	ldr	r3, [pc, #40]	@ (8000664 <HAL_UART_RxCpltCallback+0x50>)
 800063c:	2201      	movs	r2, #1
 800063e:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart2, &byte, 1);
 8000640:	2201      	movs	r2, #1
 8000642:	4906      	ldr	r1, [pc, #24]	@ (800065c <HAL_UART_RxCpltCallback+0x48>)
 8000644:	4803      	ldr	r0, [pc, #12]	@ (8000654 <HAL_UART_RxCpltCallback+0x40>)
 8000646:	f005 f8ad 	bl	80057a4 <HAL_UART_Receive_IT>
}
 800064a:	bf00      	nop
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
 8000652:	bf00      	nop
 8000654:	24000188 	.word	0x24000188
 8000658:	240000c8 	.word	0x240000c8
 800065c:	2400021c 	.word	0x2400021c
 8000660:	24000064 	.word	0x24000064
 8000664:	240000c9 	.word	0x240000c9

08000668 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  if(htim == &htim14)
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	4a17      	ldr	r2, [pc, #92]	@ (80006d0 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000674:	4293      	cmp	r3, r2
 8000676:	d127      	bne.n	80006c8 <HAL_TIM_PeriodElapsedCallback+0x60>
  {
   if(Response_Acknowledged == 1)
 8000678:	4b16      	ldr	r3, [pc, #88]	@ (80006d4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	2b00      	cmp	r3, #0
 800067e:	d01b      	beq.n	80006b8 <HAL_TIM_PeriodElapsedCallback+0x50>
   {
	   if(Response_Timer++ >= RESPONSE_BYTES)
 8000680:	4b15      	ldr	r3, [pc, #84]	@ (80006d8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	1c5a      	adds	r2, r3, #1
 8000686:	b2d1      	uxtb	r1, r2
 8000688:	4a13      	ldr	r2, [pc, #76]	@ (80006d8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800068a:	7011      	strb	r1, [r2, #0]
 800068c:	2b63      	cmp	r3, #99	@ 0x63
 800068e:	d91b      	bls.n	80006c8 <HAL_TIM_PeriodElapsedCallback+0x60>
	   {
		   Response_Timer = 0;
 8000690:	4b11      	ldr	r3, [pc, #68]	@ (80006d8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8000692:	2200      	movs	r2, #0
 8000694:	701a      	strb	r2, [r3, #0]
		   EC_Manager_Handler(Response_Acknowledged);
 8000696:	4b0f      	ldr	r3, [pc, #60]	@ (80006d4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000698:	781b      	ldrb	r3, [r3, #0]
 800069a:	4618      	mov	r0, r3
 800069c:	f000 f8c0 	bl	8000820 <EC_Manager_Handler>
		   Response_Acknowledged = 0 ;
 80006a0:	4b0c      	ldr	r3, [pc, #48]	@ (80006d4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	701a      	strb	r2, [r3, #0]
		   Response_index =0;
 80006a6:	4b0d      	ldr	r3, [pc, #52]	@ (80006dc <HAL_TIM_PeriodElapsedCallback+0x74>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	701a      	strb	r2, [r3, #0]
		   memset(Response,'\0',sizeof(Response)/sizeof(uint8_t));
 80006ac:	2264      	movs	r2, #100	@ 0x64
 80006ae:	2100      	movs	r1, #0
 80006b0:	480b      	ldr	r0, [pc, #44]	@ (80006e0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80006b2:	f007 fbe3 	bl	8007e7c <memset>
   {
	   Response_Timer =0;
	   EC_Manager_Handler(Response_Acknowledged);
   }
  }
}
 80006b6:	e007      	b.n	80006c8 <HAL_TIM_PeriodElapsedCallback+0x60>
	   Response_Timer =0;
 80006b8:	4b07      	ldr	r3, [pc, #28]	@ (80006d8 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	701a      	strb	r2, [r3, #0]
	   EC_Manager_Handler(Response_Acknowledged);
 80006be:	4b05      	ldr	r3, [pc, #20]	@ (80006d4 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 f8ac 	bl	8000820 <EC_Manager_Handler>
}
 80006c8:	bf00      	nop
 80006ca:	3708      	adds	r7, #8
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	2400013c 	.word	0x2400013c
 80006d4:	240000c9 	.word	0x240000c9
 80006d8:	240000ca 	.word	0x240000ca
 80006dc:	240000c8 	.word	0x240000c8
 80006e0:	24000064 	.word	0x24000064

080006e4 <EC_Comm_Send>:

uint8_t Txdata[100];
uint8_t snd_cmd[] = {0x0d, 0x0a};

void EC_Comm_Send( char * buffer)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
   memcpy(Txdata,buffer,sizeof(Txdata)/sizeof(uint8_t));
 80006ec:	4a0b      	ldr	r2, [pc, #44]	@ (800071c <EC_Comm_Send+0x38>)
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	4610      	mov	r0, r2
 80006f2:	4619      	mov	r1, r3
 80006f4:	2364      	movs	r3, #100	@ 0x64
 80006f6:	461a      	mov	r2, r3
 80006f8:	f007 fc02 	bl	8007f00 <memcpy>
   HAL_UART_Transmit(&huart2,buffer, strlen(buffer), 0xFFFF);
 80006fc:	6878      	ldr	r0, [r7, #4]
 80006fe:	f7ff fdeb 	bl	80002d8 <strlen>
 8000702:	4603      	mov	r3, r0
 8000704:	b29a      	uxth	r2, r3
 8000706:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800070a:	6879      	ldr	r1, [r7, #4]
 800070c:	4804      	ldr	r0, [pc, #16]	@ (8000720 <EC_Comm_Send+0x3c>)
 800070e:	f004 ffbb 	bl	8005688 <HAL_UART_Transmit>
 //  HAL_UART_Transmit(&huart2,snd_cmd, sizeof(snd_cmd)/sizeof(uint8_t), 0xFFFF);
}
 8000712:	bf00      	nop
 8000714:	3708      	adds	r7, #8
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	240000cc 	.word	0x240000cc
 8000720:	24000188 	.word	0x24000188

08000724 <EC_Manager_Proceeder>:
_Bool sent_command =0;
uint8_t Retry=0;
service_t Iscommandpass = FAILED;

void EC_Manager_Proceeder(_Bool Acknowledged, uint16_t Timeout)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	460a      	mov	r2, r1
 800072e:	71fb      	strb	r3, [r7, #7]
 8000730:	4613      	mov	r3, r2
 8000732:	80bb      	strh	r3, [r7, #4]
	static uint16_t Timer_Delay =0;
    if(sent_command ==0)
 8000734:	4b31      	ldr	r3, [pc, #196]	@ (80007fc <EC_Manager_Proceeder+0xd8>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	f083 0301 	eor.w	r3, r3, #1
 800073c:	b2db      	uxtb	r3, r3
 800073e:	2b00      	cmp	r3, #0
 8000740:	d015      	beq.n	800076e <EC_Manager_Proceeder+0x4a>
    {
      if(Request_Commands[Command_Stat] != "POWER")
 8000742:	4b2f      	ldr	r3, [pc, #188]	@ (8000800 <EC_Manager_Proceeder+0xdc>)
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	461a      	mov	r2, r3
 8000748:	4b2e      	ldr	r3, [pc, #184]	@ (8000804 <EC_Manager_Proceeder+0xe0>)
 800074a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800074e:	4a2e      	ldr	r2, [pc, #184]	@ (8000808 <EC_Manager_Proceeder+0xe4>)
 8000750:	4293      	cmp	r3, r2
 8000752:	d02f      	beq.n	80007b4 <EC_Manager_Proceeder+0x90>
      {
       EC_Comm_Send(Request_Commands[Command_Stat]);
 8000754:	4b2a      	ldr	r3, [pc, #168]	@ (8000800 <EC_Manager_Proceeder+0xdc>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	461a      	mov	r2, r3
 800075a:	4b2a      	ldr	r3, [pc, #168]	@ (8000804 <EC_Manager_Proceeder+0xe0>)
 800075c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000760:	4618      	mov	r0, r3
 8000762:	f7ff ffbf 	bl	80006e4 <EC_Comm_Send>
       sent_command=1;
 8000766:	4b25      	ldr	r3, [pc, #148]	@ (80007fc <EC_Manager_Proceeder+0xd8>)
 8000768:	2201      	movs	r2, #1
 800076a:	701a      	strb	r2, [r3, #0]
 800076c:	e022      	b.n	80007b4 <EC_Manager_Proceeder+0x90>
      }
    }
    else
    {
      if(Acknowledged == 0)
 800076e:	79fb      	ldrb	r3, [r7, #7]
 8000770:	f083 0301 	eor.w	r3, r3, #1
 8000774:	b2db      	uxtb	r3, r3
 8000776:	2b00      	cmp	r3, #0
 8000778:	d01c      	beq.n	80007b4 <EC_Manager_Proceeder+0x90>
      {
        if(Timer_Delay++ > Timeout)
 800077a:	4b24      	ldr	r3, [pc, #144]	@ (800080c <EC_Manager_Proceeder+0xe8>)
 800077c:	881b      	ldrh	r3, [r3, #0]
 800077e:	1c5a      	adds	r2, r3, #1
 8000780:	b291      	uxth	r1, r2
 8000782:	4a22      	ldr	r2, [pc, #136]	@ (800080c <EC_Manager_Proceeder+0xe8>)
 8000784:	8011      	strh	r1, [r2, #0]
 8000786:	88ba      	ldrh	r2, [r7, #4]
 8000788:	429a      	cmp	r2, r3
 800078a:	d213      	bcs.n	80007b4 <EC_Manager_Proceeder+0x90>
        {
          if(Retry++ >= 3 )
 800078c:	4b20      	ldr	r3, [pc, #128]	@ (8000810 <EC_Manager_Proceeder+0xec>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	1c5a      	adds	r2, r3, #1
 8000792:	b2d1      	uxtb	r1, r2
 8000794:	4a1e      	ldr	r2, [pc, #120]	@ (8000810 <EC_Manager_Proceeder+0xec>)
 8000796:	7011      	strb	r1, [r2, #0]
 8000798:	2b02      	cmp	r3, #2
 800079a:	d908      	bls.n	80007ae <EC_Manager_Proceeder+0x8a>
          {
            sent_command = 0;
 800079c:	4b17      	ldr	r3, [pc, #92]	@ (80007fc <EC_Manager_Proceeder+0xd8>)
 800079e:	2200      	movs	r2, #0
 80007a0:	701a      	strb	r2, [r3, #0]
            Iscommandpass = FAILED;
 80007a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000814 <EC_Manager_Proceeder+0xf0>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	701a      	strb	r2, [r3, #0]
            Retry = 0;
 80007a8:	4b19      	ldr	r3, [pc, #100]	@ (8000810 <EC_Manager_Proceeder+0xec>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	701a      	strb	r2, [r3, #0]
          }
          Timer_Delay = 0;
 80007ae:	4b17      	ldr	r3, [pc, #92]	@ (800080c <EC_Manager_Proceeder+0xe8>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	801a      	strh	r2, [r3, #0]
        }
      }
    }
  if(Acknowledged == 1)
 80007b4:	79fb      	ldrb	r3, [r7, #7]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d01c      	beq.n	80007f4 <EC_Manager_Proceeder+0xd0>
  {
//    Retry = 0;
    if(strstr(Response,Response_Commands[Command_Stat]))
 80007ba:	4b11      	ldr	r3, [pc, #68]	@ (8000800 <EC_Manager_Proceeder+0xdc>)
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	461a      	mov	r2, r3
 80007c0:	4b15      	ldr	r3, [pc, #84]	@ (8000818 <EC_Manager_Proceeder+0xf4>)
 80007c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80007c6:	4619      	mov	r1, r3
 80007c8:	4814      	ldr	r0, [pc, #80]	@ (800081c <EC_Manager_Proceeder+0xf8>)
 80007ca:	f007 fb5f 	bl	8007e8c <strstr>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d009      	beq.n	80007e8 <EC_Manager_Proceeder+0xc4>
    {
      /* It is present in Response */
        sent_command = 0;
 80007d4:	4b09      	ldr	r3, [pc, #36]	@ (80007fc <EC_Manager_Proceeder+0xd8>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	701a      	strb	r2, [r3, #0]
        Iscommandpass = PASSED;
 80007da:	4b0e      	ldr	r3, [pc, #56]	@ (8000814 <EC_Manager_Proceeder+0xf0>)
 80007dc:	2201      	movs	r2, #1
 80007de:	701a      	strb	r2, [r3, #0]
        Timer_Delay = 0;
 80007e0:	4b0a      	ldr	r3, [pc, #40]	@ (800080c <EC_Manager_Proceeder+0xe8>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	801a      	strh	r2, [r3, #0]
    {
   	    Retry = 0 ;
   	 Iscommandpass = FAILED;
    }
  }
}
 80007e6:	e005      	b.n	80007f4 <EC_Manager_Proceeder+0xd0>
   	    Retry = 0 ;
 80007e8:	4b09      	ldr	r3, [pc, #36]	@ (8000810 <EC_Manager_Proceeder+0xec>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	701a      	strb	r2, [r3, #0]
   	 Iscommandpass = FAILED;
 80007ee:	4b09      	ldr	r3, [pc, #36]	@ (8000814 <EC_Manager_Proceeder+0xf0>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	701a      	strb	r2, [r3, #0]
}
 80007f4:	bf00      	nop
 80007f6:	3708      	adds	r7, #8
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	24000131 	.word	0x24000131
 8000800:	24000130 	.word	0x24000130
 8000804:	24000000 	.word	0x24000000
 8000808:	08007f34 	.word	0x08007f34
 800080c:	24000136 	.word	0x24000136
 8000810:	24000132 	.word	0x24000132
 8000814:	24000133 	.word	0x24000133
 8000818:	2400001c 	.word	0x2400001c
 800081c:	24000064 	.word	0x24000064

08000820 <EC_Manager_Handler>:


_Bool Isgsmmoduleactivated = 0;
void EC_Manager_Handler(_Bool Acknowledged)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	71fb      	strb	r3, [r7, #7]
	static uint16_t Timer_Delay =0;
   switch(Command_Stat)
 800082a:	4b97      	ldr	r3, [pc, #604]	@ (8000a88 <EC_Manager_Handler+0x268>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	2b06      	cmp	r3, #6
 8000830:	f200 8126 	bhi.w	8000a80 <EC_Manager_Handler+0x260>
 8000834:	a201      	add	r2, pc, #4	@ (adr r2, 800083c <EC_Manager_Handler+0x1c>)
 8000836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800083a:	bf00      	nop
 800083c:	08000859 	.word	0x08000859
 8000840:	080008b3 	.word	0x080008b3
 8000844:	080008fd 	.word	0x080008fd
 8000848:	08000947 	.word	0x08000947
 800084c:	0800098f 	.word	0x0800098f
 8000850:	080009d1 	.word	0x080009d1
 8000854:	08000a19 	.word	0x08000a19
   {
   case POWER_OFF:
   EC_Manager_Proceeder(Acknowledged,4000);
 8000858:	79fb      	ldrb	r3, [r7, #7]
 800085a:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 800085e:	4618      	mov	r0, r3
 8000860:	f7ff ff60 	bl	8000724 <EC_Manager_Proceeder>
     if(Isgsmmoduleactivated == 0)
 8000864:	4b89      	ldr	r3, [pc, #548]	@ (8000a8c <EC_Manager_Handler+0x26c>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	f083 0301 	eor.w	r3, r3, #1
 800086c:	b2db      	uxtb	r3, r3
 800086e:	2b00      	cmp	r3, #0
 8000870:	f000 80f9 	beq.w	8000a66 <EC_Manager_Handler+0x246>
     {
	   __POWER_ON__;
 8000874:	2201      	movs	r2, #1
 8000876:	2102      	movs	r1, #2
 8000878:	4885      	ldr	r0, [pc, #532]	@ (8000a90 <EC_Manager_Handler+0x270>)
 800087a:	f001 fd91 	bl	80023a0 <HAL_GPIO_WritePin>
	   if(Timer_Delay++ > 5000)
 800087e:	4b85      	ldr	r3, [pc, #532]	@ (8000a94 <EC_Manager_Handler+0x274>)
 8000880:	881b      	ldrh	r3, [r3, #0]
 8000882:	1c5a      	adds	r2, r3, #1
 8000884:	b291      	uxth	r1, r2
 8000886:	4a83      	ldr	r2, [pc, #524]	@ (8000a94 <EC_Manager_Handler+0x274>)
 8000888:	8011      	strh	r1, [r2, #0]
 800088a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800088e:	4293      	cmp	r3, r2
 8000890:	f240 80e9 	bls.w	8000a66 <EC_Manager_Handler+0x246>
	   {
		   __POWER_OFF__;
 8000894:	2200      	movs	r2, #0
 8000896:	2102      	movs	r1, #2
 8000898:	487d      	ldr	r0, [pc, #500]	@ (8000a90 <EC_Manager_Handler+0x270>)
 800089a:	f001 fd81 	bl	80023a0 <HAL_GPIO_WritePin>
////		   __RESET_ON__;
		   Timer_Delay = 0;
 800089e:	4b7d      	ldr	r3, [pc, #500]	@ (8000a94 <EC_Manager_Handler+0x274>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	801a      	strh	r2, [r3, #0]
           Iscommandpass = IDLE;
 80008a4:	4b7c      	ldr	r3, [pc, #496]	@ (8000a98 <EC_Manager_Handler+0x278>)
 80008a6:	2202      	movs	r2, #2
 80008a8:	701a      	strb	r2, [r3, #0]
		    Command_Stat = ATCOMMAND;
 80008aa:	4b77      	ldr	r3, [pc, #476]	@ (8000a88 <EC_Manager_Handler+0x268>)
 80008ac:	2201      	movs	r2, #1
 80008ae:	701a      	strb	r2, [r3, #0]

//		    EC_Manager_Proceeder(Acknowledged,4000);
	   }
     }

   break;
 80008b0:	e0d9      	b.n	8000a66 <EC_Manager_Handler+0x246>
   case ATCOMMAND:
      if(Iscommandpass == PASSED)
 80008b2:	4b79      	ldr	r3, [pc, #484]	@ (8000a98 <EC_Manager_Handler+0x278>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	d10c      	bne.n	80008d4 <EC_Manager_Handler+0xb4>
      {
    	  Command_Stat++;
 80008ba:	4b73      	ldr	r3, [pc, #460]	@ (8000a88 <EC_Manager_Handler+0x268>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	3301      	adds	r3, #1
 80008c0:	b2da      	uxtb	r2, r3
 80008c2:	4b71      	ldr	r3, [pc, #452]	@ (8000a88 <EC_Manager_Handler+0x268>)
 80008c4:	701a      	strb	r2, [r3, #0]
    	  Isgsmmoduleactivated = 1;
 80008c6:	4b71      	ldr	r3, [pc, #452]	@ (8000a8c <EC_Manager_Handler+0x26c>)
 80008c8:	2201      	movs	r2, #1
 80008ca:	701a      	strb	r2, [r3, #0]
    	  Iscommandpass =IDLE;
 80008cc:	4b72      	ldr	r3, [pc, #456]	@ (8000a98 <EC_Manager_Handler+0x278>)
 80008ce:	2202      	movs	r2, #2
 80008d0:	701a      	strb	r2, [r3, #0]
      else if(Iscommandpass == IDLE)
      {
   	   EC_Manager_Proceeder(Acknowledged,1000);
      }

   break;
 80008d2:	e0ca      	b.n	8000a6a <EC_Manager_Handler+0x24a>
      else if(Iscommandpass == FAILED)
 80008d4:	4b70      	ldr	r3, [pc, #448]	@ (8000a98 <EC_Manager_Handler+0x278>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d103      	bne.n	80008e4 <EC_Manager_Handler+0xc4>
       Command_Stat = POWER_OFF;
 80008dc:	4b6a      	ldr	r3, [pc, #424]	@ (8000a88 <EC_Manager_Handler+0x268>)
 80008de:	2200      	movs	r2, #0
 80008e0:	701a      	strb	r2, [r3, #0]
   break;
 80008e2:	e0c2      	b.n	8000a6a <EC_Manager_Handler+0x24a>
      else if(Iscommandpass == IDLE)
 80008e4:	4b6c      	ldr	r3, [pc, #432]	@ (8000a98 <EC_Manager_Handler+0x278>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	2b02      	cmp	r3, #2
 80008ea:	f040 80be 	bne.w	8000a6a <EC_Manager_Handler+0x24a>
   	   EC_Manager_Proceeder(Acknowledged,1000);
 80008ee:	79fb      	ldrb	r3, [r7, #7]
 80008f0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80008f4:	4618      	mov	r0, r3
 80008f6:	f7ff ff15 	bl	8000724 <EC_Manager_Proceeder>
   break;
 80008fa:	e0b6      	b.n	8000a6a <EC_Manager_Handler+0x24a>
   case MODULE_INFO:
      if(Iscommandpass == PASSED)
 80008fc:	4b66      	ldr	r3, [pc, #408]	@ (8000a98 <EC_Manager_Handler+0x278>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	2b01      	cmp	r3, #1
 8000902:	d109      	bne.n	8000918 <EC_Manager_Handler+0xf8>
      {
    	  Command_Stat++;
 8000904:	4b60      	ldr	r3, [pc, #384]	@ (8000a88 <EC_Manager_Handler+0x268>)
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	3301      	adds	r3, #1
 800090a:	b2da      	uxtb	r2, r3
 800090c:	4b5e      	ldr	r3, [pc, #376]	@ (8000a88 <EC_Manager_Handler+0x268>)
 800090e:	701a      	strb	r2, [r3, #0]
    	  Iscommandpass =IDLE;
 8000910:	4b61      	ldr	r3, [pc, #388]	@ (8000a98 <EC_Manager_Handler+0x278>)
 8000912:	2202      	movs	r2, #2
 8000914:	701a      	strb	r2, [r3, #0]
      }
      else if(Iscommandpass == IDLE)
      {
   	   EC_Manager_Proceeder(Acknowledged,1000);
      }
   break;
 8000916:	e0aa      	b.n	8000a6e <EC_Manager_Handler+0x24e>
      else if(Iscommandpass == FAILED)
 8000918:	4b5f      	ldr	r3, [pc, #380]	@ (8000a98 <EC_Manager_Handler+0x278>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	2b00      	cmp	r3, #0
 800091e:	d106      	bne.n	800092e <EC_Manager_Handler+0x10e>
       Command_Stat = ATCOMMAND;
 8000920:	4b59      	ldr	r3, [pc, #356]	@ (8000a88 <EC_Manager_Handler+0x268>)
 8000922:	2201      	movs	r2, #1
 8000924:	701a      	strb	r2, [r3, #0]
 	  Iscommandpass =IDLE;
 8000926:	4b5c      	ldr	r3, [pc, #368]	@ (8000a98 <EC_Manager_Handler+0x278>)
 8000928:	2202      	movs	r2, #2
 800092a:	701a      	strb	r2, [r3, #0]
   break;
 800092c:	e09f      	b.n	8000a6e <EC_Manager_Handler+0x24e>
      else if(Iscommandpass == IDLE)
 800092e:	4b5a      	ldr	r3, [pc, #360]	@ (8000a98 <EC_Manager_Handler+0x278>)
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	2b02      	cmp	r3, #2
 8000934:	f040 809b 	bne.w	8000a6e <EC_Manager_Handler+0x24e>
   	   EC_Manager_Proceeder(Acknowledged,1000);
 8000938:	79fb      	ldrb	r3, [r7, #7]
 800093a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800093e:	4618      	mov	r0, r3
 8000940:	f7ff fef0 	bl	8000724 <EC_Manager_Proceeder>
   break;
 8000944:	e093      	b.n	8000a6e <EC_Manager_Handler+0x24e>
   case FUNCTIONALITY:
      if(Iscommandpass == PASSED)
 8000946:	4b54      	ldr	r3, [pc, #336]	@ (8000a98 <EC_Manager_Handler+0x278>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2b01      	cmp	r3, #1
 800094c:	d109      	bne.n	8000962 <EC_Manager_Handler+0x142>
      {
        Command_Stat++;
 800094e:	4b4e      	ldr	r3, [pc, #312]	@ (8000a88 <EC_Manager_Handler+0x268>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	3301      	adds	r3, #1
 8000954:	b2da      	uxtb	r2, r3
 8000956:	4b4c      	ldr	r3, [pc, #304]	@ (8000a88 <EC_Manager_Handler+0x268>)
 8000958:	701a      	strb	r2, [r3, #0]
        Iscommandpass =IDLE;
 800095a:	4b4f      	ldr	r3, [pc, #316]	@ (8000a98 <EC_Manager_Handler+0x278>)
 800095c:	2202      	movs	r2, #2
 800095e:	701a      	strb	r2, [r3, #0]
      }
      else if(Iscommandpass == IDLE)
      {
          EC_Manager_Proceeder(Acknowledged,1000);
      }
   break;
 8000960:	e087      	b.n	8000a72 <EC_Manager_Handler+0x252>
      else if(Iscommandpass == FAILED)
 8000962:	4b4d      	ldr	r3, [pc, #308]	@ (8000a98 <EC_Manager_Handler+0x278>)
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d106      	bne.n	8000978 <EC_Manager_Handler+0x158>
       Command_Stat = MODULE_INFO;
 800096a:	4b47      	ldr	r3, [pc, #284]	@ (8000a88 <EC_Manager_Handler+0x268>)
 800096c:	2202      	movs	r2, #2
 800096e:	701a      	strb	r2, [r3, #0]
 	  Iscommandpass =IDLE;
 8000970:	4b49      	ldr	r3, [pc, #292]	@ (8000a98 <EC_Manager_Handler+0x278>)
 8000972:	2202      	movs	r2, #2
 8000974:	701a      	strb	r2, [r3, #0]
   break;
 8000976:	e07c      	b.n	8000a72 <EC_Manager_Handler+0x252>
      else if(Iscommandpass == IDLE)
 8000978:	4b47      	ldr	r3, [pc, #284]	@ (8000a98 <EC_Manager_Handler+0x278>)
 800097a:	781b      	ldrb	r3, [r3, #0]
 800097c:	2b02      	cmp	r3, #2
 800097e:	d178      	bne.n	8000a72 <EC_Manager_Handler+0x252>
          EC_Manager_Proceeder(Acknowledged,1000);
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000986:	4618      	mov	r0, r3
 8000988:	f7ff fecc 	bl	8000724 <EC_Manager_Proceeder>
   break;
 800098c:	e071      	b.n	8000a72 <EC_Manager_Handler+0x252>
   case SIM_STATUS:
      if(Iscommandpass == PASSED)
 800098e:	4b42      	ldr	r3, [pc, #264]	@ (8000a98 <EC_Manager_Handler+0x278>)
 8000990:	781b      	ldrb	r3, [r3, #0]
 8000992:	2b01      	cmp	r3, #1
 8000994:	d109      	bne.n	80009aa <EC_Manager_Handler+0x18a>
      {
    	  Command_Stat++;
 8000996:	4b3c      	ldr	r3, [pc, #240]	@ (8000a88 <EC_Manager_Handler+0x268>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	3301      	adds	r3, #1
 800099c:	b2da      	uxtb	r2, r3
 800099e:	4b3a      	ldr	r3, [pc, #232]	@ (8000a88 <EC_Manager_Handler+0x268>)
 80009a0:	701a      	strb	r2, [r3, #0]
    	  Iscommandpass =IDLE;
 80009a2:	4b3d      	ldr	r3, [pc, #244]	@ (8000a98 <EC_Manager_Handler+0x278>)
 80009a4:	2202      	movs	r2, #2
 80009a6:	701a      	strb	r2, [r3, #0]
      }
      else if(Iscommandpass == IDLE)
      {
          EC_Manager_Proceeder(Acknowledged,5000);
      }
   break;
 80009a8:	e065      	b.n	8000a76 <EC_Manager_Handler+0x256>
      else if(Iscommandpass == FAILED)
 80009aa:	4b3b      	ldr	r3, [pc, #236]	@ (8000a98 <EC_Manager_Handler+0x278>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d103      	bne.n	80009ba <EC_Manager_Handler+0x19a>
       Command_Stat = FUNCTIONALITY;
 80009b2:	4b35      	ldr	r3, [pc, #212]	@ (8000a88 <EC_Manager_Handler+0x268>)
 80009b4:	2203      	movs	r2, #3
 80009b6:	701a      	strb	r2, [r3, #0]
   break;
 80009b8:	e05d      	b.n	8000a76 <EC_Manager_Handler+0x256>
      else if(Iscommandpass == IDLE)
 80009ba:	4b37      	ldr	r3, [pc, #220]	@ (8000a98 <EC_Manager_Handler+0x278>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	2b02      	cmp	r3, #2
 80009c0:	d159      	bne.n	8000a76 <EC_Manager_Handler+0x256>
          EC_Manager_Proceeder(Acknowledged,5000);
 80009c2:	79fb      	ldrb	r3, [r7, #7]
 80009c4:	f241 3188 	movw	r1, #5000	@ 0x1388
 80009c8:	4618      	mov	r0, r3
 80009ca:	f7ff feab 	bl	8000724 <EC_Manager_Proceeder>
   break;
 80009ce:	e052      	b.n	8000a76 <EC_Manager_Handler+0x256>
   case SIGNAL_QUALITY:
      if(Iscommandpass == PASSED)
 80009d0:	4b31      	ldr	r3, [pc, #196]	@ (8000a98 <EC_Manager_Handler+0x278>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d109      	bne.n	80009ec <EC_Manager_Handler+0x1cc>
      {
    	  Command_Stat++;
 80009d8:	4b2b      	ldr	r3, [pc, #172]	@ (8000a88 <EC_Manager_Handler+0x268>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	3301      	adds	r3, #1
 80009de:	b2da      	uxtb	r2, r3
 80009e0:	4b29      	ldr	r3, [pc, #164]	@ (8000a88 <EC_Manager_Handler+0x268>)
 80009e2:	701a      	strb	r2, [r3, #0]
    	  Iscommandpass =IDLE;
 80009e4:	4b2c      	ldr	r3, [pc, #176]	@ (8000a98 <EC_Manager_Handler+0x278>)
 80009e6:	2202      	movs	r2, #2
 80009e8:	701a      	strb	r2, [r3, #0]
      }
      else if(Iscommandpass == IDLE)
      {
          EC_Manager_Proceeder(Acknowledged,5000);
      }
   break;
 80009ea:	e046      	b.n	8000a7a <EC_Manager_Handler+0x25a>
      else if(Iscommandpass == FAILED)
 80009ec:	4b2a      	ldr	r3, [pc, #168]	@ (8000a98 <EC_Manager_Handler+0x278>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d106      	bne.n	8000a02 <EC_Manager_Handler+0x1e2>
       Command_Stat = SIM_STATUS;
 80009f4:	4b24      	ldr	r3, [pc, #144]	@ (8000a88 <EC_Manager_Handler+0x268>)
 80009f6:	2204      	movs	r2, #4
 80009f8:	701a      	strb	r2, [r3, #0]
 	  Iscommandpass =IDLE;
 80009fa:	4b27      	ldr	r3, [pc, #156]	@ (8000a98 <EC_Manager_Handler+0x278>)
 80009fc:	2202      	movs	r2, #2
 80009fe:	701a      	strb	r2, [r3, #0]
   break;
 8000a00:	e03b      	b.n	8000a7a <EC_Manager_Handler+0x25a>
      else if(Iscommandpass == IDLE)
 8000a02:	4b25      	ldr	r3, [pc, #148]	@ (8000a98 <EC_Manager_Handler+0x278>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	2b02      	cmp	r3, #2
 8000a08:	d137      	bne.n	8000a7a <EC_Manager_Handler+0x25a>
          EC_Manager_Proceeder(Acknowledged,5000);
 8000a0a:	79fb      	ldrb	r3, [r7, #7]
 8000a0c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000a10:	4618      	mov	r0, r3
 8000a12:	f7ff fe87 	bl	8000724 <EC_Manager_Proceeder>
   break;
 8000a16:	e030      	b.n	8000a7a <EC_Manager_Handler+0x25a>
   case NETWORK_REG:
      if(Iscommandpass == PASSED)
 8000a18:	4b1f      	ldr	r3, [pc, #124]	@ (8000a98 <EC_Manager_Handler+0x278>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d10c      	bne.n	8000a3a <EC_Manager_Handler+0x21a>
      {
    	  Command_Stat++;
 8000a20:	4b19      	ldr	r3, [pc, #100]	@ (8000a88 <EC_Manager_Handler+0x268>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	3301      	adds	r3, #1
 8000a26:	b2da      	uxtb	r2, r3
 8000a28:	4b17      	ldr	r3, [pc, #92]	@ (8000a88 <EC_Manager_Handler+0x268>)
 8000a2a:	701a      	strb	r2, [r3, #0]
    	  Iscommandpass =IDLE;
 8000a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8000a98 <EC_Manager_Handler+0x278>)
 8000a2e:	2202      	movs	r2, #2
 8000a30:	701a      	strb	r2, [r3, #0]
          Command_Stat = SIGNAL_QUALITY;
 8000a32:	4b15      	ldr	r3, [pc, #84]	@ (8000a88 <EC_Manager_Handler+0x268>)
 8000a34:	2205      	movs	r2, #5
 8000a36:	701a      	strb	r2, [r3, #0]
      }
      else if(Iscommandpass == IDLE)
      {
          EC_Manager_Proceeder(Acknowledged,1000);
      }
   break;
 8000a38:	e021      	b.n	8000a7e <EC_Manager_Handler+0x25e>
      else if(Iscommandpass == FAILED)
 8000a3a:	4b17      	ldr	r3, [pc, #92]	@ (8000a98 <EC_Manager_Handler+0x278>)
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d106      	bne.n	8000a50 <EC_Manager_Handler+0x230>
       Command_Stat = SIGNAL_QUALITY;
 8000a42:	4b11      	ldr	r3, [pc, #68]	@ (8000a88 <EC_Manager_Handler+0x268>)
 8000a44:	2205      	movs	r2, #5
 8000a46:	701a      	strb	r2, [r3, #0]
 	  Iscommandpass =IDLE;
 8000a48:	4b13      	ldr	r3, [pc, #76]	@ (8000a98 <EC_Manager_Handler+0x278>)
 8000a4a:	2202      	movs	r2, #2
 8000a4c:	701a      	strb	r2, [r3, #0]
   break;
 8000a4e:	e016      	b.n	8000a7e <EC_Manager_Handler+0x25e>
      else if(Iscommandpass == IDLE)
 8000a50:	4b11      	ldr	r3, [pc, #68]	@ (8000a98 <EC_Manager_Handler+0x278>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	2b02      	cmp	r3, #2
 8000a56:	d112      	bne.n	8000a7e <EC_Manager_Handler+0x25e>
          EC_Manager_Proceeder(Acknowledged,1000);
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f7ff fe60 	bl	8000724 <EC_Manager_Proceeder>
   break;
 8000a64:	e00b      	b.n	8000a7e <EC_Manager_Handler+0x25e>
   break;
 8000a66:	bf00      	nop
 8000a68:	e00a      	b.n	8000a80 <EC_Manager_Handler+0x260>
   break;
 8000a6a:	bf00      	nop
 8000a6c:	e008      	b.n	8000a80 <EC_Manager_Handler+0x260>
   break;
 8000a6e:	bf00      	nop
 8000a70:	e006      	b.n	8000a80 <EC_Manager_Handler+0x260>
   break;
 8000a72:	bf00      	nop
 8000a74:	e004      	b.n	8000a80 <EC_Manager_Handler+0x260>
   break;
 8000a76:	bf00      	nop
 8000a78:	e002      	b.n	8000a80 <EC_Manager_Handler+0x260>
   break;
 8000a7a:	bf00      	nop
 8000a7c:	e000      	b.n	8000a80 <EC_Manager_Handler+0x260>
   break;
 8000a7e:	bf00      	nop
   }
}
 8000a80:	bf00      	nop
 8000a82:	3708      	adds	r7, #8
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	24000130 	.word	0x24000130
 8000a8c:	24000134 	.word	0x24000134
 8000a90:	58020c00 	.word	0x58020c00
 8000a94:	24000138 	.word	0x24000138
 8000a98:	24000133 	.word	0x24000133

08000a9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000aa0:	f000 f938 	bl	8000d14 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aa4:	f000 fb42 	bl	800112c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aa8:	f000 f816 	bl	8000ad8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aac:	f000 f8ee 	bl	8000c8c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000ab0:	f000 f8a0 	bl	8000bf4 <MX_USART2_UART_Init>
  MX_TIM14_Init();
 8000ab4:	f000 f87a 	bl	8000bac <MX_TIM14_Init>
//  __RESET_OFF__;
//
//  // Wait for module to boot (around 3 seconds typical)
//  HAL_Delay(5000);

	HAL_UART_Receive_IT(&huart2, &byte, 1);
 8000ab8:	2201      	movs	r2, #1
 8000aba:	4904      	ldr	r1, [pc, #16]	@ (8000acc <main+0x30>)
 8000abc:	4804      	ldr	r0, [pc, #16]	@ (8000ad0 <main+0x34>)
 8000abe:	f004 fe71 	bl	80057a4 <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim14);
 8000ac2:	4804      	ldr	r0, [pc, #16]	@ (8000ad4 <main+0x38>)
 8000ac4:	f004 fb2a 	bl	800511c <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ac8:	bf00      	nop
 8000aca:	e7fd      	b.n	8000ac8 <main+0x2c>
 8000acc:	2400021c 	.word	0x2400021c
 8000ad0:	24000188 	.word	0x24000188
 8000ad4:	2400013c 	.word	0x2400013c

08000ad8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b09c      	sub	sp, #112	@ 0x70
 8000adc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ade:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ae2:	224c      	movs	r2, #76	@ 0x4c
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f007 f9c8 	bl	8007e7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aec:	1d3b      	adds	r3, r7, #4
 8000aee:	2220      	movs	r2, #32
 8000af0:	2100      	movs	r1, #0
 8000af2:	4618      	mov	r0, r3
 8000af4:	f007 f9c2 	bl	8007e7c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000af8:	2002      	movs	r0, #2
 8000afa:	f001 fc6b 	bl	80023d4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000afe:	2300      	movs	r3, #0
 8000b00:	603b      	str	r3, [r7, #0]
 8000b02:	4b28      	ldr	r3, [pc, #160]	@ (8000ba4 <SystemClock_Config+0xcc>)
 8000b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b06:	4a27      	ldr	r2, [pc, #156]	@ (8000ba4 <SystemClock_Config+0xcc>)
 8000b08:	f023 0301 	bic.w	r3, r3, #1
 8000b0c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000b0e:	4b25      	ldr	r3, [pc, #148]	@ (8000ba4 <SystemClock_Config+0xcc>)
 8000b10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b12:	f003 0301 	and.w	r3, r3, #1
 8000b16:	603b      	str	r3, [r7, #0]
 8000b18:	4b23      	ldr	r3, [pc, #140]	@ (8000ba8 <SystemClock_Config+0xd0>)
 8000b1a:	699b      	ldr	r3, [r3, #24]
 8000b1c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b20:	4a21      	ldr	r2, [pc, #132]	@ (8000ba8 <SystemClock_Config+0xd0>)
 8000b22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b26:	6193      	str	r3, [r2, #24]
 8000b28:	4b1f      	ldr	r3, [pc, #124]	@ (8000ba8 <SystemClock_Config+0xd0>)
 8000b2a:	699b      	ldr	r3, [r3, #24]
 8000b2c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b30:	603b      	str	r3, [r7, #0]
 8000b32:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b34:	bf00      	nop
 8000b36:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba8 <SystemClock_Config+0xd0>)
 8000b38:	699b      	ldr	r3, [r3, #24]
 8000b3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000b42:	d1f8      	bne.n	8000b36 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b44:	2302      	movs	r3, #2
 8000b46:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b4c:	2340      	movs	r3, #64	@ 0x40
 8000b4e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b50:	2300      	movs	r3, #0
 8000b52:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f001 fc75 	bl	8002448 <HAL_RCC_OscConfig>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000b64:	f000 f902 	bl	8000d6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b68:	233f      	movs	r3, #63	@ 0x3f
 8000b6a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b70:	2300      	movs	r3, #0
 8000b72:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b74:	2300      	movs	r3, #0
 8000b76:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b7c:	2340      	movs	r3, #64	@ 0x40
 8000b7e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000b80:	2300      	movs	r3, #0
 8000b82:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b84:	2300      	movs	r3, #0
 8000b86:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b88:	1d3b      	adds	r3, r7, #4
 8000b8a:	2101      	movs	r1, #1
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f002 f8b5 	bl	8002cfc <HAL_RCC_ClockConfig>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000b98:	f000 f8e8 	bl	8000d6c <Error_Handler>
  }
}
 8000b9c:	bf00      	nop
 8000b9e:	3770      	adds	r7, #112	@ 0x70
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	58000400 	.word	0x58000400
 8000ba8:	58024800 	.word	0x58024800

08000bac <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000bb0:	4b0e      	ldr	r3, [pc, #56]	@ (8000bec <MX_TIM14_Init+0x40>)
 8000bb2:	4a0f      	ldr	r2, [pc, #60]	@ (8000bf0 <MX_TIM14_Init+0x44>)
 8000bb4:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 64;
 8000bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8000bec <MX_TIM14_Init+0x40>)
 8000bb8:	2240      	movs	r2, #64	@ 0x40
 8000bba:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bbc:	4b0b      	ldr	r3, [pc, #44]	@ (8000bec <MX_TIM14_Init+0x40>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000;
 8000bc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000bec <MX_TIM14_Init+0x40>)
 8000bc4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000bc8:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bca:	4b08      	ldr	r3, [pc, #32]	@ (8000bec <MX_TIM14_Init+0x40>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bd0:	4b06      	ldr	r3, [pc, #24]	@ (8000bec <MX_TIM14_Init+0x40>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000bd6:	4805      	ldr	r0, [pc, #20]	@ (8000bec <MX_TIM14_Init+0x40>)
 8000bd8:	f004 fa48 	bl	800506c <HAL_TIM_Base_Init>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8000be2:	f000 f8c3 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	2400013c 	.word	0x2400013c
 8000bf0:	40002000 	.word	0x40002000

08000bf4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bf8:	4b22      	ldr	r3, [pc, #136]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000bfa:	4a23      	ldr	r2, [pc, #140]	@ (8000c88 <MX_USART2_UART_Init+0x94>)
 8000bfc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bfe:	4b21      	ldr	r3, [pc, #132]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c06:	4b1f      	ldr	r3, [pc, #124]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c0c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c12:	4b1c      	ldr	r3, [pc, #112]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c18:	4b1a      	ldr	r3, [pc, #104]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c1a:	220c      	movs	r2, #12
 8000c1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c1e:	4b19      	ldr	r3, [pc, #100]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c24:	4b17      	ldr	r3, [pc, #92]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c2a:	4b16      	ldr	r3, [pc, #88]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c30:	4b14      	ldr	r3, [pc, #80]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c36:	4b13      	ldr	r3, [pc, #76]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c3c:	4811      	ldr	r0, [pc, #68]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c3e:	f004 fcd3 	bl	80055e8 <HAL_UART_Init>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000c48:	f000 f890 	bl	8000d6c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	480d      	ldr	r0, [pc, #52]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c50:	f007 f849 	bl	8007ce6 <HAL_UARTEx_SetTxFifoThreshold>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000c5a:	f000 f887 	bl	8000d6c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c5e:	2100      	movs	r1, #0
 8000c60:	4808      	ldr	r0, [pc, #32]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c62:	f007 f87e 	bl	8007d62 <HAL_UARTEx_SetRxFifoThreshold>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000c6c:	f000 f87e 	bl	8000d6c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000c70:	4804      	ldr	r0, [pc, #16]	@ (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c72:	f006 ffff 	bl	8007c74 <HAL_UARTEx_DisableFifoMode>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000c7c:	f000 f876 	bl	8000d6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c80:	bf00      	nop
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	24000188 	.word	0x24000188
 8000c88:	40004400 	.word	0x40004400

08000c8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b088      	sub	sp, #32
 8000c90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c92:	f107 030c 	add.w	r3, r7, #12
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	605a      	str	r2, [r3, #4]
 8000c9c:	609a      	str	r2, [r3, #8]
 8000c9e:	60da      	str	r2, [r3, #12]
 8000ca0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d0c <MX_GPIO_Init+0x80>)
 8000ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca8:	4a18      	ldr	r2, [pc, #96]	@ (8000d0c <MX_GPIO_Init+0x80>)
 8000caa:	f043 0301 	orr.w	r3, r3, #1
 8000cae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cb2:	4b16      	ldr	r3, [pc, #88]	@ (8000d0c <MX_GPIO_Init+0x80>)
 8000cb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cb8:	f003 0301 	and.w	r3, r3, #1
 8000cbc:	60bb      	str	r3, [r7, #8]
 8000cbe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cc0:	4b12      	ldr	r3, [pc, #72]	@ (8000d0c <MX_GPIO_Init+0x80>)
 8000cc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cc6:	4a11      	ldr	r2, [pc, #68]	@ (8000d0c <MX_GPIO_Init+0x80>)
 8000cc8:	f043 0308 	orr.w	r3, r3, #8
 8000ccc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8000d0c <MX_GPIO_Init+0x80>)
 8000cd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cd6:	f003 0308 	and.w	r3, r3, #8
 8000cda:	607b      	str	r3, [r7, #4]
 8000cdc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, EC_RST_Pin|EC_PWR_Pin, GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2103      	movs	r1, #3
 8000ce2:	480b      	ldr	r0, [pc, #44]	@ (8000d10 <MX_GPIO_Init+0x84>)
 8000ce4:	f001 fb5c 	bl	80023a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EC_RST_Pin EC_PWR_Pin */
  GPIO_InitStruct.Pin = EC_RST_Pin|EC_PWR_Pin;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cec:	2301      	movs	r3, #1
 8000cee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cf8:	f107 030c 	add.w	r3, r7, #12
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4804      	ldr	r0, [pc, #16]	@ (8000d10 <MX_GPIO_Init+0x84>)
 8000d00:	f001 f99e 	bl	8002040 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d04:	bf00      	nop
 8000d06:	3720      	adds	r7, #32
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	58024400 	.word	0x58024400
 8000d10:	58020c00 	.word	0x58020c00

08000d14 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000d1a:	463b      	mov	r3, r7
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	601a      	str	r2, [r3, #0]
 8000d20:	605a      	str	r2, [r3, #4]
 8000d22:	609a      	str	r2, [r3, #8]
 8000d24:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000d26:	f000 fbaf 	bl	8001488 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000d32:	2300      	movs	r3, #0
 8000d34:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000d36:	231f      	movs	r3, #31
 8000d38:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000d3a:	2387      	movs	r3, #135	@ 0x87
 8000d3c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000d42:	2300      	movs	r3, #0
 8000d44:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000d46:	2301      	movs	r3, #1
 8000d48:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000d52:	2300      	movs	r3, #0
 8000d54:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d56:	463b      	mov	r3, r7
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f000 fbcd 	bl	80014f8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000d5e:	2004      	movs	r0, #4
 8000d60:	f000 fbaa 	bl	80014b8 <HAL_MPU_Enable>

}
 8000d64:	bf00      	nop
 8000d66:	3710      	adds	r7, #16
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d70:	b672      	cpsid	i
}
 8000d72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d74:	bf00      	nop
 8000d76:	e7fd      	b.n	8000d74 <Error_Handler+0x8>

08000d78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000da8 <HAL_MspInit+0x30>)
 8000d80:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d84:	4a08      	ldr	r2, [pc, #32]	@ (8000da8 <HAL_MspInit+0x30>)
 8000d86:	f043 0302 	orr.w	r3, r3, #2
 8000d8a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d8e:	4b06      	ldr	r3, [pc, #24]	@ (8000da8 <HAL_MspInit+0x30>)
 8000d90:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d94:	f003 0302 	and.w	r3, r3, #2
 8000d98:	607b      	str	r3, [r7, #4]
 8000d9a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d9c:	bf00      	nop
 8000d9e:	370c      	adds	r7, #12
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	58024400 	.word	0x58024400

08000dac <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a0e      	ldr	r2, [pc, #56]	@ (8000df4 <HAL_TIM_Base_MspInit+0x48>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d116      	bne.n	8000dec <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM14_MspInit 0 */

    /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8000dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000df8 <HAL_TIM_Base_MspInit+0x4c>)
 8000dc0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000dc4:	4a0c      	ldr	r2, [pc, #48]	@ (8000df8 <HAL_TIM_Base_MspInit+0x4c>)
 8000dc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000dce:	4b0a      	ldr	r3, [pc, #40]	@ (8000df8 <HAL_TIM_Base_MspInit+0x4c>)
 8000dd0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000dd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000dd8:	60fb      	str	r3, [r7, #12]
 8000dda:	68fb      	ldr	r3, [r7, #12]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2100      	movs	r1, #0
 8000de0:	202d      	movs	r0, #45	@ 0x2d
 8000de2:	f000 fb1c 	bl	800141e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8000de6:	202d      	movs	r0, #45	@ 0x2d
 8000de8:	f000 fb33 	bl	8001452 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM14_MspInit 1 */

  }

}
 8000dec:	bf00      	nop
 8000dee:	3710      	adds	r7, #16
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40002000 	.word	0x40002000
 8000df8:	58024400 	.word	0x58024400

08000dfc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b0ba      	sub	sp, #232	@ 0xe8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e04:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e14:	f107 0310 	add.w	r3, r7, #16
 8000e18:	22c0      	movs	r2, #192	@ 0xc0
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f007 f82d 	bl	8007e7c <memset>
  if(huart->Instance==USART2)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a2a      	ldr	r2, [pc, #168]	@ (8000ed0 <HAL_UART_MspInit+0xd4>)
 8000e28:	4293      	cmp	r3, r2
 8000e2a:	d14d      	bne.n	8000ec8 <HAL_UART_MspInit+0xcc>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e2c:	f04f 0202 	mov.w	r2, #2
 8000e30:	f04f 0300 	mov.w	r3, #0
 8000e34:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e3e:	f107 0310 	add.w	r3, r7, #16
 8000e42:	4618      	mov	r0, r3
 8000e44:	f002 fae6 	bl	8003414 <HAL_RCCEx_PeriphCLKConfig>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000e4e:	f7ff ff8d 	bl	8000d6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e52:	4b20      	ldr	r3, [pc, #128]	@ (8000ed4 <HAL_UART_MspInit+0xd8>)
 8000e54:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e58:	4a1e      	ldr	r2, [pc, #120]	@ (8000ed4 <HAL_UART_MspInit+0xd8>)
 8000e5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e5e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e62:	4b1c      	ldr	r3, [pc, #112]	@ (8000ed4 <HAL_UART_MspInit+0xd8>)
 8000e64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e70:	4b18      	ldr	r3, [pc, #96]	@ (8000ed4 <HAL_UART_MspInit+0xd8>)
 8000e72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e76:	4a17      	ldr	r2, [pc, #92]	@ (8000ed4 <HAL_UART_MspInit+0xd8>)
 8000e78:	f043 0301 	orr.w	r3, r3, #1
 8000e7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e80:	4b14      	ldr	r3, [pc, #80]	@ (8000ed4 <HAL_UART_MspInit+0xd8>)
 8000e82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e86:	f003 0301 	and.w	r3, r3, #1
 8000e8a:	60bb      	str	r3, [r7, #8]
 8000e8c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = EC_TX_Pin|EC_RX_Pin;
 8000e8e:	230c      	movs	r3, #12
 8000e90:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e94:	2302      	movs	r3, #2
 8000e96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ea6:	2307      	movs	r3, #7
 8000ea8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4809      	ldr	r0, [pc, #36]	@ (8000ed8 <HAL_UART_MspInit+0xdc>)
 8000eb4:	f001 f8c4 	bl	8002040 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	2100      	movs	r1, #0
 8000ebc:	2026      	movs	r0, #38	@ 0x26
 8000ebe:	f000 faae 	bl	800141e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000ec2:	2026      	movs	r0, #38	@ 0x26
 8000ec4:	f000 fac5 	bl	8001452 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000ec8:	bf00      	nop
 8000eca:	37e8      	adds	r7, #232	@ 0xe8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40004400 	.word	0x40004400
 8000ed4:	58024400 	.word	0x58024400
 8000ed8:	58020000 	.word	0x58020000

08000edc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ee0:	bf00      	nop
 8000ee2:	e7fd      	b.n	8000ee0 <NMI_Handler+0x4>

08000ee4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ee8:	bf00      	nop
 8000eea:	e7fd      	b.n	8000ee8 <HardFault_Handler+0x4>

08000eec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ef0:	bf00      	nop
 8000ef2:	e7fd      	b.n	8000ef0 <MemManage_Handler+0x4>

08000ef4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ef8:	bf00      	nop
 8000efa:	e7fd      	b.n	8000ef8 <BusFault_Handler+0x4>

08000efc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f00:	bf00      	nop
 8000f02:	e7fd      	b.n	8000f00 <UsageFault_Handler+0x4>

08000f04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f08:	bf00      	nop
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f12:	b480      	push	{r7}
 8000f14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f16:	bf00      	nop
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr

08000f20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr

08000f2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f32:	f000 f96d 	bl	8001210 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
	...

08000f3c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f40:	4802      	ldr	r0, [pc, #8]	@ (8000f4c <USART2_IRQHandler+0x10>)
 8000f42:	f004 fc7b 	bl	800583c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	24000188 	.word	0x24000188

08000f50 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8000f54:	4802      	ldr	r0, [pc, #8]	@ (8000f60 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8000f56:	f004 f959 	bl	800520c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	2400013c 	.word	0x2400013c

08000f64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f68:	4b43      	ldr	r3, [pc, #268]	@ (8001078 <SystemInit+0x114>)
 8000f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f6e:	4a42      	ldr	r2, [pc, #264]	@ (8001078 <SystemInit+0x114>)
 8000f70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000f78:	4b40      	ldr	r3, [pc, #256]	@ (800107c <SystemInit+0x118>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f003 030f 	and.w	r3, r3, #15
 8000f80:	2b06      	cmp	r3, #6
 8000f82:	d807      	bhi.n	8000f94 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000f84:	4b3d      	ldr	r3, [pc, #244]	@ (800107c <SystemInit+0x118>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f023 030f 	bic.w	r3, r3, #15
 8000f8c:	4a3b      	ldr	r2, [pc, #236]	@ (800107c <SystemInit+0x118>)
 8000f8e:	f043 0307 	orr.w	r3, r3, #7
 8000f92:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000f94:	4b3a      	ldr	r3, [pc, #232]	@ (8001080 <SystemInit+0x11c>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a39      	ldr	r2, [pc, #228]	@ (8001080 <SystemInit+0x11c>)
 8000f9a:	f043 0301 	orr.w	r3, r3, #1
 8000f9e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000fa0:	4b37      	ldr	r3, [pc, #220]	@ (8001080 <SystemInit+0x11c>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000fa6:	4b36      	ldr	r3, [pc, #216]	@ (8001080 <SystemInit+0x11c>)
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	4935      	ldr	r1, [pc, #212]	@ (8001080 <SystemInit+0x11c>)
 8000fac:	4b35      	ldr	r3, [pc, #212]	@ (8001084 <SystemInit+0x120>)
 8000fae:	4013      	ands	r3, r2
 8000fb0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000fb2:	4b32      	ldr	r3, [pc, #200]	@ (800107c <SystemInit+0x118>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f003 0308 	and.w	r3, r3, #8
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d007      	beq.n	8000fce <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000fbe:	4b2f      	ldr	r3, [pc, #188]	@ (800107c <SystemInit+0x118>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f023 030f 	bic.w	r3, r3, #15
 8000fc6:	4a2d      	ldr	r2, [pc, #180]	@ (800107c <SystemInit+0x118>)
 8000fc8:	f043 0307 	orr.w	r3, r3, #7
 8000fcc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000fce:	4b2c      	ldr	r3, [pc, #176]	@ (8001080 <SystemInit+0x11c>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000fd4:	4b2a      	ldr	r3, [pc, #168]	@ (8001080 <SystemInit+0x11c>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000fda:	4b29      	ldr	r3, [pc, #164]	@ (8001080 <SystemInit+0x11c>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000fe0:	4b27      	ldr	r3, [pc, #156]	@ (8001080 <SystemInit+0x11c>)
 8000fe2:	4a29      	ldr	r2, [pc, #164]	@ (8001088 <SystemInit+0x124>)
 8000fe4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000fe6:	4b26      	ldr	r3, [pc, #152]	@ (8001080 <SystemInit+0x11c>)
 8000fe8:	4a28      	ldr	r2, [pc, #160]	@ (800108c <SystemInit+0x128>)
 8000fea:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000fec:	4b24      	ldr	r3, [pc, #144]	@ (8001080 <SystemInit+0x11c>)
 8000fee:	4a28      	ldr	r2, [pc, #160]	@ (8001090 <SystemInit+0x12c>)
 8000ff0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000ff2:	4b23      	ldr	r3, [pc, #140]	@ (8001080 <SystemInit+0x11c>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000ff8:	4b21      	ldr	r3, [pc, #132]	@ (8001080 <SystemInit+0x11c>)
 8000ffa:	4a25      	ldr	r2, [pc, #148]	@ (8001090 <SystemInit+0x12c>)
 8000ffc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000ffe:	4b20      	ldr	r3, [pc, #128]	@ (8001080 <SystemInit+0x11c>)
 8001000:	2200      	movs	r2, #0
 8001002:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001004:	4b1e      	ldr	r3, [pc, #120]	@ (8001080 <SystemInit+0x11c>)
 8001006:	4a22      	ldr	r2, [pc, #136]	@ (8001090 <SystemInit+0x12c>)
 8001008:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800100a:	4b1d      	ldr	r3, [pc, #116]	@ (8001080 <SystemInit+0x11c>)
 800100c:	2200      	movs	r2, #0
 800100e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001010:	4b1b      	ldr	r3, [pc, #108]	@ (8001080 <SystemInit+0x11c>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a1a      	ldr	r2, [pc, #104]	@ (8001080 <SystemInit+0x11c>)
 8001016:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800101a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800101c:	4b18      	ldr	r3, [pc, #96]	@ (8001080 <SystemInit+0x11c>)
 800101e:	2200      	movs	r2, #0
 8001020:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001022:	4b1c      	ldr	r3, [pc, #112]	@ (8001094 <SystemInit+0x130>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	4b1c      	ldr	r3, [pc, #112]	@ (8001098 <SystemInit+0x134>)
 8001028:	4013      	ands	r3, r2
 800102a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800102e:	d202      	bcs.n	8001036 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001030:	4b1a      	ldr	r3, [pc, #104]	@ (800109c <SystemInit+0x138>)
 8001032:	2201      	movs	r2, #1
 8001034:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001036:	4b12      	ldr	r3, [pc, #72]	@ (8001080 <SystemInit+0x11c>)
 8001038:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800103c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d113      	bne.n	800106c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001044:	4b0e      	ldr	r3, [pc, #56]	@ (8001080 <SystemInit+0x11c>)
 8001046:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800104a:	4a0d      	ldr	r2, [pc, #52]	@ (8001080 <SystemInit+0x11c>)
 800104c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001050:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001054:	4b12      	ldr	r3, [pc, #72]	@ (80010a0 <SystemInit+0x13c>)
 8001056:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800105a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800105c:	4b08      	ldr	r3, [pc, #32]	@ (8001080 <SystemInit+0x11c>)
 800105e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001062:	4a07      	ldr	r2, [pc, #28]	@ (8001080 <SystemInit+0x11c>)
 8001064:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001068:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800106c:	bf00      	nop
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	e000ed00 	.word	0xe000ed00
 800107c:	52002000 	.word	0x52002000
 8001080:	58024400 	.word	0x58024400
 8001084:	eaf6ed7f 	.word	0xeaf6ed7f
 8001088:	02020200 	.word	0x02020200
 800108c:	01ff0000 	.word	0x01ff0000
 8001090:	01010280 	.word	0x01010280
 8001094:	5c001000 	.word	0x5c001000
 8001098:	ffff0000 	.word	0xffff0000
 800109c:	51008108 	.word	0x51008108
 80010a0:	52004000 	.word	0x52004000

080010a4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80010a8:	4b09      	ldr	r3, [pc, #36]	@ (80010d0 <ExitRun0Mode+0x2c>)
 80010aa:	68db      	ldr	r3, [r3, #12]
 80010ac:	4a08      	ldr	r2, [pc, #32]	@ (80010d0 <ExitRun0Mode+0x2c>)
 80010ae:	f043 0302 	orr.w	r3, r3, #2
 80010b2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80010b4:	bf00      	nop
 80010b6:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <ExitRun0Mode+0x2c>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d0f9      	beq.n	80010b6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80010c2:	bf00      	nop
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	58024800 	.word	0x58024800

080010d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80010d4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001110 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80010d8:	f7ff ffe4 	bl	80010a4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80010dc:	f7ff ff42 	bl	8000f64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010e0:	480c      	ldr	r0, [pc, #48]	@ (8001114 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010e2:	490d      	ldr	r1, [pc, #52]	@ (8001118 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010e4:	4a0d      	ldr	r2, [pc, #52]	@ (800111c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010e8:	e002      	b.n	80010f0 <LoopCopyDataInit>

080010ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010ee:	3304      	adds	r3, #4

080010f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010f4:	d3f9      	bcc.n	80010ea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001120 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001124 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010fc:	e001      	b.n	8001102 <LoopFillZerobss>

080010fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001100:	3204      	adds	r2, #4

08001102 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001102:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001104:	d3fb      	bcc.n	80010fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001106:	f006 fed7 	bl	8007eb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800110a:	f7ff fcc7 	bl	8000a9c <main>
  bx  lr
 800110e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001110:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001114:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001118:	24000048 	.word	0x24000048
  ldr r2, =_sidata
 800111c:	08007ff8 	.word	0x08007ff8
  ldr r2, =_sbss
 8001120:	24000048 	.word	0x24000048
  ldr r4, =_ebss
 8001124:	24000224 	.word	0x24000224

08001128 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001128:	e7fe      	b.n	8001128 <ADC3_IRQHandler>
	...

0800112c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001132:	2003      	movs	r0, #3
 8001134:	f000 f968 	bl	8001408 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001138:	f001 ff96 	bl	8003068 <HAL_RCC_GetSysClockFreq>
 800113c:	4602      	mov	r2, r0
 800113e:	4b15      	ldr	r3, [pc, #84]	@ (8001194 <HAL_Init+0x68>)
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	0a1b      	lsrs	r3, r3, #8
 8001144:	f003 030f 	and.w	r3, r3, #15
 8001148:	4913      	ldr	r1, [pc, #76]	@ (8001198 <HAL_Init+0x6c>)
 800114a:	5ccb      	ldrb	r3, [r1, r3]
 800114c:	f003 031f 	and.w	r3, r3, #31
 8001150:	fa22 f303 	lsr.w	r3, r2, r3
 8001154:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001156:	4b0f      	ldr	r3, [pc, #60]	@ (8001194 <HAL_Init+0x68>)
 8001158:	699b      	ldr	r3, [r3, #24]
 800115a:	f003 030f 	and.w	r3, r3, #15
 800115e:	4a0e      	ldr	r2, [pc, #56]	@ (8001198 <HAL_Init+0x6c>)
 8001160:	5cd3      	ldrb	r3, [r2, r3]
 8001162:	f003 031f 	and.w	r3, r3, #31
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	fa22 f303 	lsr.w	r3, r2, r3
 800116c:	4a0b      	ldr	r2, [pc, #44]	@ (800119c <HAL_Init+0x70>)
 800116e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001170:	4a0b      	ldr	r2, [pc, #44]	@ (80011a0 <HAL_Init+0x74>)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001176:	200f      	movs	r0, #15
 8001178:	f000 f814 	bl	80011a4 <HAL_InitTick>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e002      	b.n	800118c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001186:	f7ff fdf7 	bl	8000d78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800118a:	2300      	movs	r3, #0
}
 800118c:	4618      	mov	r0, r3
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	58024400 	.word	0x58024400
 8001198:	08007fb0 	.word	0x08007fb0
 800119c:	2400003c 	.word	0x2400003c
 80011a0:	24000038 	.word	0x24000038

080011a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80011ac:	4b15      	ldr	r3, [pc, #84]	@ (8001204 <HAL_InitTick+0x60>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d101      	bne.n	80011b8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e021      	b.n	80011fc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80011b8:	4b13      	ldr	r3, [pc, #76]	@ (8001208 <HAL_InitTick+0x64>)
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <HAL_InitTick+0x60>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	4619      	mov	r1, r3
 80011c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80011ce:	4618      	mov	r0, r3
 80011d0:	f000 f94d 	bl	800146e <HAL_SYSTICK_Config>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e00e      	b.n	80011fc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	2b0f      	cmp	r3, #15
 80011e2:	d80a      	bhi.n	80011fa <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011e4:	2200      	movs	r2, #0
 80011e6:	6879      	ldr	r1, [r7, #4]
 80011e8:	f04f 30ff 	mov.w	r0, #4294967295
 80011ec:	f000 f917 	bl	800141e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011f0:	4a06      	ldr	r2, [pc, #24]	@ (800120c <HAL_InitTick+0x68>)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011f6:	2300      	movs	r3, #0
 80011f8:	e000      	b.n	80011fc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	24000044 	.word	0x24000044
 8001208:	24000038 	.word	0x24000038
 800120c:	24000040 	.word	0x24000040

08001210 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001214:	4b06      	ldr	r3, [pc, #24]	@ (8001230 <HAL_IncTick+0x20>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	461a      	mov	r2, r3
 800121a:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <HAL_IncTick+0x24>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4413      	add	r3, r2
 8001220:	4a04      	ldr	r2, [pc, #16]	@ (8001234 <HAL_IncTick+0x24>)
 8001222:	6013      	str	r3, [r2, #0]
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	24000044 	.word	0x24000044
 8001234:	24000220 	.word	0x24000220

08001238 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  return uwTick;
 800123c:	4b03      	ldr	r3, [pc, #12]	@ (800124c <HAL_GetTick+0x14>)
 800123e:	681b      	ldr	r3, [r3, #0]
}
 8001240:	4618      	mov	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	24000220 	.word	0x24000220

08001250 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001254:	4b03      	ldr	r3, [pc, #12]	@ (8001264 <HAL_GetREVID+0x14>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	0c1b      	lsrs	r3, r3, #16
}
 800125a:	4618      	mov	r0, r3
 800125c:	46bd      	mov	sp, r7
 800125e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001262:	4770      	bx	lr
 8001264:	5c001000 	.word	0x5c001000

08001268 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001268:	b480      	push	{r7}
 800126a:	b085      	sub	sp, #20
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f003 0307 	and.w	r3, r3, #7
 8001276:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001278:	4b0b      	ldr	r3, [pc, #44]	@ (80012a8 <__NVIC_SetPriorityGrouping+0x40>)
 800127a:	68db      	ldr	r3, [r3, #12]
 800127c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800127e:	68ba      	ldr	r2, [r7, #8]
 8001280:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001284:	4013      	ands	r3, r2
 8001286:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001290:	4b06      	ldr	r3, [pc, #24]	@ (80012ac <__NVIC_SetPriorityGrouping+0x44>)
 8001292:	4313      	orrs	r3, r2
 8001294:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001296:	4a04      	ldr	r2, [pc, #16]	@ (80012a8 <__NVIC_SetPriorityGrouping+0x40>)
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	60d3      	str	r3, [r2, #12]
}
 800129c:	bf00      	nop
 800129e:	3714      	adds	r7, #20
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr
 80012a8:	e000ed00 	.word	0xe000ed00
 80012ac:	05fa0000 	.word	0x05fa0000

080012b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012b4:	4b04      	ldr	r3, [pc, #16]	@ (80012c8 <__NVIC_GetPriorityGrouping+0x18>)
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	0a1b      	lsrs	r3, r3, #8
 80012ba:	f003 0307 	and.w	r3, r3, #7
}
 80012be:	4618      	mov	r0, r3
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr
 80012c8:	e000ed00 	.word	0xe000ed00

080012cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80012d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	db0b      	blt.n	80012f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012de:	88fb      	ldrh	r3, [r7, #6]
 80012e0:	f003 021f 	and.w	r2, r3, #31
 80012e4:	4907      	ldr	r1, [pc, #28]	@ (8001304 <__NVIC_EnableIRQ+0x38>)
 80012e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012ea:	095b      	lsrs	r3, r3, #5
 80012ec:	2001      	movs	r0, #1
 80012ee:	fa00 f202 	lsl.w	r2, r0, r2
 80012f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012f6:	bf00      	nop
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	e000e100 	.word	0xe000e100

08001308 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	6039      	str	r1, [r7, #0]
 8001312:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001314:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001318:	2b00      	cmp	r3, #0
 800131a:	db0a      	blt.n	8001332 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	b2da      	uxtb	r2, r3
 8001320:	490c      	ldr	r1, [pc, #48]	@ (8001354 <__NVIC_SetPriority+0x4c>)
 8001322:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001326:	0112      	lsls	r2, r2, #4
 8001328:	b2d2      	uxtb	r2, r2
 800132a:	440b      	add	r3, r1
 800132c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001330:	e00a      	b.n	8001348 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	b2da      	uxtb	r2, r3
 8001336:	4908      	ldr	r1, [pc, #32]	@ (8001358 <__NVIC_SetPriority+0x50>)
 8001338:	88fb      	ldrh	r3, [r7, #6]
 800133a:	f003 030f 	and.w	r3, r3, #15
 800133e:	3b04      	subs	r3, #4
 8001340:	0112      	lsls	r2, r2, #4
 8001342:	b2d2      	uxtb	r2, r2
 8001344:	440b      	add	r3, r1
 8001346:	761a      	strb	r2, [r3, #24]
}
 8001348:	bf00      	nop
 800134a:	370c      	adds	r7, #12
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr
 8001354:	e000e100 	.word	0xe000e100
 8001358:	e000ed00 	.word	0xe000ed00

0800135c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800135c:	b480      	push	{r7}
 800135e:	b089      	sub	sp, #36	@ 0x24
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	f003 0307 	and.w	r3, r3, #7
 800136e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	f1c3 0307 	rsb	r3, r3, #7
 8001376:	2b04      	cmp	r3, #4
 8001378:	bf28      	it	cs
 800137a:	2304      	movcs	r3, #4
 800137c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800137e:	69fb      	ldr	r3, [r7, #28]
 8001380:	3304      	adds	r3, #4
 8001382:	2b06      	cmp	r3, #6
 8001384:	d902      	bls.n	800138c <NVIC_EncodePriority+0x30>
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	3b03      	subs	r3, #3
 800138a:	e000      	b.n	800138e <NVIC_EncodePriority+0x32>
 800138c:	2300      	movs	r3, #0
 800138e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001390:	f04f 32ff 	mov.w	r2, #4294967295
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	fa02 f303 	lsl.w	r3, r2, r3
 800139a:	43da      	mvns	r2, r3
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	401a      	ands	r2, r3
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013a4:	f04f 31ff 	mov.w	r1, #4294967295
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	fa01 f303 	lsl.w	r3, r1, r3
 80013ae:	43d9      	mvns	r1, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013b4:	4313      	orrs	r3, r2
         );
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3724      	adds	r7, #36	@ 0x24
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr
	...

080013c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	3b01      	subs	r3, #1
 80013d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013d4:	d301      	bcc.n	80013da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013d6:	2301      	movs	r3, #1
 80013d8:	e00f      	b.n	80013fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013da:	4a0a      	ldr	r2, [pc, #40]	@ (8001404 <SysTick_Config+0x40>)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	3b01      	subs	r3, #1
 80013e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013e2:	210f      	movs	r1, #15
 80013e4:	f04f 30ff 	mov.w	r0, #4294967295
 80013e8:	f7ff ff8e 	bl	8001308 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013ec:	4b05      	ldr	r3, [pc, #20]	@ (8001404 <SysTick_Config+0x40>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013f2:	4b04      	ldr	r3, [pc, #16]	@ (8001404 <SysTick_Config+0x40>)
 80013f4:	2207      	movs	r2, #7
 80013f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013f8:	2300      	movs	r3, #0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	e000e010 	.word	0xe000e010

08001408 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001410:	6878      	ldr	r0, [r7, #4]
 8001412:	f7ff ff29 	bl	8001268 <__NVIC_SetPriorityGrouping>
}
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b086      	sub	sp, #24
 8001422:	af00      	add	r7, sp, #0
 8001424:	4603      	mov	r3, r0
 8001426:	60b9      	str	r1, [r7, #8]
 8001428:	607a      	str	r2, [r7, #4]
 800142a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800142c:	f7ff ff40 	bl	80012b0 <__NVIC_GetPriorityGrouping>
 8001430:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	68b9      	ldr	r1, [r7, #8]
 8001436:	6978      	ldr	r0, [r7, #20]
 8001438:	f7ff ff90 	bl	800135c <NVIC_EncodePriority>
 800143c:	4602      	mov	r2, r0
 800143e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001442:	4611      	mov	r1, r2
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff ff5f 	bl	8001308 <__NVIC_SetPriority>
}
 800144a:	bf00      	nop
 800144c:	3718      	adds	r7, #24
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	b082      	sub	sp, #8
 8001456:	af00      	add	r7, sp, #0
 8001458:	4603      	mov	r3, r0
 800145a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800145c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff ff33 	bl	80012cc <__NVIC_EnableIRQ>
}
 8001466:	bf00      	nop
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}

0800146e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	b082      	sub	sp, #8
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001476:	6878      	ldr	r0, [r7, #4]
 8001478:	f7ff ffa4 	bl	80013c4 <SysTick_Config>
 800147c:	4603      	mov	r3, r0
}
 800147e:	4618      	mov	r0, r3
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
	...

08001488 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800148c:	f3bf 8f5f 	dmb	sy
}
 8001490:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001492:	4b07      	ldr	r3, [pc, #28]	@ (80014b0 <HAL_MPU_Disable+0x28>)
 8001494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001496:	4a06      	ldr	r2, [pc, #24]	@ (80014b0 <HAL_MPU_Disable+0x28>)
 8001498:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800149c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800149e:	4b05      	ldr	r3, [pc, #20]	@ (80014b4 <HAL_MPU_Disable+0x2c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	605a      	str	r2, [r3, #4]
}
 80014a4:	bf00      	nop
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	e000ed00 	.word	0xe000ed00
 80014b4:	e000ed90 	.word	0xe000ed90

080014b8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80014c0:	4a0b      	ldr	r2, [pc, #44]	@ (80014f0 <HAL_MPU_Enable+0x38>)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80014ca:	4b0a      	ldr	r3, [pc, #40]	@ (80014f4 <HAL_MPU_Enable+0x3c>)
 80014cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ce:	4a09      	ldr	r2, [pc, #36]	@ (80014f4 <HAL_MPU_Enable+0x3c>)
 80014d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014d4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80014d6:	f3bf 8f4f 	dsb	sy
}
 80014da:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80014dc:	f3bf 8f6f 	isb	sy
}
 80014e0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80014e2:	bf00      	nop
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	e000ed90 	.word	0xe000ed90
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	785a      	ldrb	r2, [r3, #1]
 8001504:	4b1b      	ldr	r3, [pc, #108]	@ (8001574 <HAL_MPU_ConfigRegion+0x7c>)
 8001506:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001508:	4b1a      	ldr	r3, [pc, #104]	@ (8001574 <HAL_MPU_ConfigRegion+0x7c>)
 800150a:	691b      	ldr	r3, [r3, #16]
 800150c:	4a19      	ldr	r2, [pc, #100]	@ (8001574 <HAL_MPU_ConfigRegion+0x7c>)
 800150e:	f023 0301 	bic.w	r3, r3, #1
 8001512:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001514:	4a17      	ldr	r2, [pc, #92]	@ (8001574 <HAL_MPU_ConfigRegion+0x7c>)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	7b1b      	ldrb	r3, [r3, #12]
 8001520:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	7adb      	ldrb	r3, [r3, #11]
 8001526:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001528:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	7a9b      	ldrb	r3, [r3, #10]
 800152e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001530:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	7b5b      	ldrb	r3, [r3, #13]
 8001536:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001538:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	7b9b      	ldrb	r3, [r3, #14]
 800153e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001540:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	7bdb      	ldrb	r3, [r3, #15]
 8001546:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001548:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	7a5b      	ldrb	r3, [r3, #9]
 800154e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001550:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	7a1b      	ldrb	r3, [r3, #8]
 8001556:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001558:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	7812      	ldrb	r2, [r2, #0]
 800155e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001560:	4a04      	ldr	r2, [pc, #16]	@ (8001574 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001562:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001564:	6113      	str	r3, [r2, #16]
}
 8001566:	bf00      	nop
 8001568:	370c      	adds	r7, #12
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	e000ed90 	.word	0xe000ed90

08001578 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8001580:	f7ff fe5a 	bl	8001238 <HAL_GetTick>
 8001584:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d101      	bne.n	8001590 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e2dc      	b.n	8001b4a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001596:	b2db      	uxtb	r3, r3
 8001598:	2b02      	cmp	r3, #2
 800159a:	d008      	beq.n	80015ae <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2280      	movs	r2, #128	@ 0x80
 80015a0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2200      	movs	r2, #0
 80015a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
 80015ac:	e2cd      	b.n	8001b4a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a76      	ldr	r2, [pc, #472]	@ (800178c <HAL_DMA_Abort+0x214>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d04a      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a74      	ldr	r2, [pc, #464]	@ (8001790 <HAL_DMA_Abort+0x218>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d045      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a73      	ldr	r2, [pc, #460]	@ (8001794 <HAL_DMA_Abort+0x21c>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d040      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a71      	ldr	r2, [pc, #452]	@ (8001798 <HAL_DMA_Abort+0x220>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d03b      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a70      	ldr	r2, [pc, #448]	@ (800179c <HAL_DMA_Abort+0x224>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d036      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a6e      	ldr	r2, [pc, #440]	@ (80017a0 <HAL_DMA_Abort+0x228>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d031      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a6d      	ldr	r2, [pc, #436]	@ (80017a4 <HAL_DMA_Abort+0x22c>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d02c      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a6b      	ldr	r2, [pc, #428]	@ (80017a8 <HAL_DMA_Abort+0x230>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d027      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a6a      	ldr	r2, [pc, #424]	@ (80017ac <HAL_DMA_Abort+0x234>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d022      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a68      	ldr	r2, [pc, #416]	@ (80017b0 <HAL_DMA_Abort+0x238>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d01d      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a67      	ldr	r2, [pc, #412]	@ (80017b4 <HAL_DMA_Abort+0x23c>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d018      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a65      	ldr	r2, [pc, #404]	@ (80017b8 <HAL_DMA_Abort+0x240>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d013      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a64      	ldr	r2, [pc, #400]	@ (80017bc <HAL_DMA_Abort+0x244>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d00e      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a62      	ldr	r2, [pc, #392]	@ (80017c0 <HAL_DMA_Abort+0x248>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d009      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a61      	ldr	r2, [pc, #388]	@ (80017c4 <HAL_DMA_Abort+0x24c>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d004      	beq.n	800164e <HAL_DMA_Abort+0xd6>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a5f      	ldr	r2, [pc, #380]	@ (80017c8 <HAL_DMA_Abort+0x250>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d101      	bne.n	8001652 <HAL_DMA_Abort+0xda>
 800164e:	2301      	movs	r3, #1
 8001650:	e000      	b.n	8001654 <HAL_DMA_Abort+0xdc>
 8001652:	2300      	movs	r3, #0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d013      	beq.n	8001680 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f022 021e 	bic.w	r2, r2, #30
 8001666:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	695a      	ldr	r2, [r3, #20]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001676:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	617b      	str	r3, [r7, #20]
 800167e:	e00a      	b.n	8001696 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f022 020e 	bic.w	r2, r2, #14
 800168e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a3c      	ldr	r2, [pc, #240]	@ (800178c <HAL_DMA_Abort+0x214>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d072      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a3a      	ldr	r2, [pc, #232]	@ (8001790 <HAL_DMA_Abort+0x218>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d06d      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a39      	ldr	r2, [pc, #228]	@ (8001794 <HAL_DMA_Abort+0x21c>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d068      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a37      	ldr	r2, [pc, #220]	@ (8001798 <HAL_DMA_Abort+0x220>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d063      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a36      	ldr	r2, [pc, #216]	@ (800179c <HAL_DMA_Abort+0x224>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d05e      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a34      	ldr	r2, [pc, #208]	@ (80017a0 <HAL_DMA_Abort+0x228>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d059      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a33      	ldr	r2, [pc, #204]	@ (80017a4 <HAL_DMA_Abort+0x22c>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d054      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a31      	ldr	r2, [pc, #196]	@ (80017a8 <HAL_DMA_Abort+0x230>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d04f      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a30      	ldr	r2, [pc, #192]	@ (80017ac <HAL_DMA_Abort+0x234>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d04a      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a2e      	ldr	r2, [pc, #184]	@ (80017b0 <HAL_DMA_Abort+0x238>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d045      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a2d      	ldr	r2, [pc, #180]	@ (80017b4 <HAL_DMA_Abort+0x23c>)
 8001700:	4293      	cmp	r3, r2
 8001702:	d040      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a2b      	ldr	r2, [pc, #172]	@ (80017b8 <HAL_DMA_Abort+0x240>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d03b      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a2a      	ldr	r2, [pc, #168]	@ (80017bc <HAL_DMA_Abort+0x244>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d036      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a28      	ldr	r2, [pc, #160]	@ (80017c0 <HAL_DMA_Abort+0x248>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d031      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a27      	ldr	r2, [pc, #156]	@ (80017c4 <HAL_DMA_Abort+0x24c>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d02c      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a25      	ldr	r2, [pc, #148]	@ (80017c8 <HAL_DMA_Abort+0x250>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d027      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a24      	ldr	r2, [pc, #144]	@ (80017cc <HAL_DMA_Abort+0x254>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d022      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a22      	ldr	r2, [pc, #136]	@ (80017d0 <HAL_DMA_Abort+0x258>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d01d      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a21      	ldr	r2, [pc, #132]	@ (80017d4 <HAL_DMA_Abort+0x25c>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d018      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a1f      	ldr	r2, [pc, #124]	@ (80017d8 <HAL_DMA_Abort+0x260>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d013      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a1e      	ldr	r2, [pc, #120]	@ (80017dc <HAL_DMA_Abort+0x264>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d00e      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a1c      	ldr	r2, [pc, #112]	@ (80017e0 <HAL_DMA_Abort+0x268>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d009      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a1b      	ldr	r2, [pc, #108]	@ (80017e4 <HAL_DMA_Abort+0x26c>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d004      	beq.n	8001786 <HAL_DMA_Abort+0x20e>
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a19      	ldr	r2, [pc, #100]	@ (80017e8 <HAL_DMA_Abort+0x270>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d132      	bne.n	80017ec <HAL_DMA_Abort+0x274>
 8001786:	2301      	movs	r3, #1
 8001788:	e031      	b.n	80017ee <HAL_DMA_Abort+0x276>
 800178a:	bf00      	nop
 800178c:	40020010 	.word	0x40020010
 8001790:	40020028 	.word	0x40020028
 8001794:	40020040 	.word	0x40020040
 8001798:	40020058 	.word	0x40020058
 800179c:	40020070 	.word	0x40020070
 80017a0:	40020088 	.word	0x40020088
 80017a4:	400200a0 	.word	0x400200a0
 80017a8:	400200b8 	.word	0x400200b8
 80017ac:	40020410 	.word	0x40020410
 80017b0:	40020428 	.word	0x40020428
 80017b4:	40020440 	.word	0x40020440
 80017b8:	40020458 	.word	0x40020458
 80017bc:	40020470 	.word	0x40020470
 80017c0:	40020488 	.word	0x40020488
 80017c4:	400204a0 	.word	0x400204a0
 80017c8:	400204b8 	.word	0x400204b8
 80017cc:	58025408 	.word	0x58025408
 80017d0:	5802541c 	.word	0x5802541c
 80017d4:	58025430 	.word	0x58025430
 80017d8:	58025444 	.word	0x58025444
 80017dc:	58025458 	.word	0x58025458
 80017e0:	5802546c 	.word	0x5802546c
 80017e4:	58025480 	.word	0x58025480
 80017e8:	58025494 	.word	0x58025494
 80017ec:	2300      	movs	r3, #0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d007      	beq.n	8001802 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001800:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a6d      	ldr	r2, [pc, #436]	@ (80019bc <HAL_DMA_Abort+0x444>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d04a      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a6b      	ldr	r2, [pc, #428]	@ (80019c0 <HAL_DMA_Abort+0x448>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d045      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a6a      	ldr	r2, [pc, #424]	@ (80019c4 <HAL_DMA_Abort+0x44c>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d040      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a68      	ldr	r2, [pc, #416]	@ (80019c8 <HAL_DMA_Abort+0x450>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d03b      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a67      	ldr	r2, [pc, #412]	@ (80019cc <HAL_DMA_Abort+0x454>)
 8001830:	4293      	cmp	r3, r2
 8001832:	d036      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a65      	ldr	r2, [pc, #404]	@ (80019d0 <HAL_DMA_Abort+0x458>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d031      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a64      	ldr	r2, [pc, #400]	@ (80019d4 <HAL_DMA_Abort+0x45c>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d02c      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a62      	ldr	r2, [pc, #392]	@ (80019d8 <HAL_DMA_Abort+0x460>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d027      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a61      	ldr	r2, [pc, #388]	@ (80019dc <HAL_DMA_Abort+0x464>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d022      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a5f      	ldr	r2, [pc, #380]	@ (80019e0 <HAL_DMA_Abort+0x468>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d01d      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a5e      	ldr	r2, [pc, #376]	@ (80019e4 <HAL_DMA_Abort+0x46c>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d018      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a5c      	ldr	r2, [pc, #368]	@ (80019e8 <HAL_DMA_Abort+0x470>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d013      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a5b      	ldr	r2, [pc, #364]	@ (80019ec <HAL_DMA_Abort+0x474>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d00e      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	4a59      	ldr	r2, [pc, #356]	@ (80019f0 <HAL_DMA_Abort+0x478>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d009      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a58      	ldr	r2, [pc, #352]	@ (80019f4 <HAL_DMA_Abort+0x47c>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d004      	beq.n	80018a2 <HAL_DMA_Abort+0x32a>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a56      	ldr	r2, [pc, #344]	@ (80019f8 <HAL_DMA_Abort+0x480>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d108      	bne.n	80018b4 <HAL_DMA_Abort+0x33c>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f022 0201 	bic.w	r2, r2, #1
 80018b0:	601a      	str	r2, [r3, #0]
 80018b2:	e007      	b.n	80018c4 <HAL_DMA_Abort+0x34c>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f022 0201 	bic.w	r2, r2, #1
 80018c2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80018c4:	e013      	b.n	80018ee <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018c6:	f7ff fcb7 	bl	8001238 <HAL_GetTick>
 80018ca:	4602      	mov	r2, r0
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	1ad3      	subs	r3, r2, r3
 80018d0:	2b05      	cmp	r3, #5
 80018d2:	d90c      	bls.n	80018ee <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2220      	movs	r2, #32
 80018d8:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2203      	movs	r2, #3
 80018de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e12d      	b.n	8001b4a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80018ee:	697b      	ldr	r3, [r7, #20]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d1e5      	bne.n	80018c6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a2f      	ldr	r2, [pc, #188]	@ (80019bc <HAL_DMA_Abort+0x444>)
 8001900:	4293      	cmp	r3, r2
 8001902:	d04a      	beq.n	800199a <HAL_DMA_Abort+0x422>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	4a2d      	ldr	r2, [pc, #180]	@ (80019c0 <HAL_DMA_Abort+0x448>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d045      	beq.n	800199a <HAL_DMA_Abort+0x422>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a2c      	ldr	r2, [pc, #176]	@ (80019c4 <HAL_DMA_Abort+0x44c>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d040      	beq.n	800199a <HAL_DMA_Abort+0x422>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a2a      	ldr	r2, [pc, #168]	@ (80019c8 <HAL_DMA_Abort+0x450>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d03b      	beq.n	800199a <HAL_DMA_Abort+0x422>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a29      	ldr	r2, [pc, #164]	@ (80019cc <HAL_DMA_Abort+0x454>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d036      	beq.n	800199a <HAL_DMA_Abort+0x422>
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a27      	ldr	r2, [pc, #156]	@ (80019d0 <HAL_DMA_Abort+0x458>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d031      	beq.n	800199a <HAL_DMA_Abort+0x422>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a26      	ldr	r2, [pc, #152]	@ (80019d4 <HAL_DMA_Abort+0x45c>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d02c      	beq.n	800199a <HAL_DMA_Abort+0x422>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a24      	ldr	r2, [pc, #144]	@ (80019d8 <HAL_DMA_Abort+0x460>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d027      	beq.n	800199a <HAL_DMA_Abort+0x422>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a23      	ldr	r2, [pc, #140]	@ (80019dc <HAL_DMA_Abort+0x464>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d022      	beq.n	800199a <HAL_DMA_Abort+0x422>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a21      	ldr	r2, [pc, #132]	@ (80019e0 <HAL_DMA_Abort+0x468>)
 800195a:	4293      	cmp	r3, r2
 800195c:	d01d      	beq.n	800199a <HAL_DMA_Abort+0x422>
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a20      	ldr	r2, [pc, #128]	@ (80019e4 <HAL_DMA_Abort+0x46c>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d018      	beq.n	800199a <HAL_DMA_Abort+0x422>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a1e      	ldr	r2, [pc, #120]	@ (80019e8 <HAL_DMA_Abort+0x470>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d013      	beq.n	800199a <HAL_DMA_Abort+0x422>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a1d      	ldr	r2, [pc, #116]	@ (80019ec <HAL_DMA_Abort+0x474>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d00e      	beq.n	800199a <HAL_DMA_Abort+0x422>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a1b      	ldr	r2, [pc, #108]	@ (80019f0 <HAL_DMA_Abort+0x478>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d009      	beq.n	800199a <HAL_DMA_Abort+0x422>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a1a      	ldr	r2, [pc, #104]	@ (80019f4 <HAL_DMA_Abort+0x47c>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d004      	beq.n	800199a <HAL_DMA_Abort+0x422>
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a18      	ldr	r2, [pc, #96]	@ (80019f8 <HAL_DMA_Abort+0x480>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d101      	bne.n	800199e <HAL_DMA_Abort+0x426>
 800199a:	2301      	movs	r3, #1
 800199c:	e000      	b.n	80019a0 <HAL_DMA_Abort+0x428>
 800199e:	2300      	movs	r3, #0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d02b      	beq.n	80019fc <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019ae:	f003 031f 	and.w	r3, r3, #31
 80019b2:	223f      	movs	r2, #63	@ 0x3f
 80019b4:	409a      	lsls	r2, r3
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	609a      	str	r2, [r3, #8]
 80019ba:	e02a      	b.n	8001a12 <HAL_DMA_Abort+0x49a>
 80019bc:	40020010 	.word	0x40020010
 80019c0:	40020028 	.word	0x40020028
 80019c4:	40020040 	.word	0x40020040
 80019c8:	40020058 	.word	0x40020058
 80019cc:	40020070 	.word	0x40020070
 80019d0:	40020088 	.word	0x40020088
 80019d4:	400200a0 	.word	0x400200a0
 80019d8:	400200b8 	.word	0x400200b8
 80019dc:	40020410 	.word	0x40020410
 80019e0:	40020428 	.word	0x40020428
 80019e4:	40020440 	.word	0x40020440
 80019e8:	40020458 	.word	0x40020458
 80019ec:	40020470 	.word	0x40020470
 80019f0:	40020488 	.word	0x40020488
 80019f4:	400204a0 	.word	0x400204a0
 80019f8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a00:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a06:	f003 031f 	and.w	r3, r3, #31
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	409a      	lsls	r2, r3
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a4f      	ldr	r2, [pc, #316]	@ (8001b54 <HAL_DMA_Abort+0x5dc>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d072      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a4d      	ldr	r2, [pc, #308]	@ (8001b58 <HAL_DMA_Abort+0x5e0>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d06d      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a4c      	ldr	r2, [pc, #304]	@ (8001b5c <HAL_DMA_Abort+0x5e4>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d068      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a4a      	ldr	r2, [pc, #296]	@ (8001b60 <HAL_DMA_Abort+0x5e8>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d063      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4a49      	ldr	r2, [pc, #292]	@ (8001b64 <HAL_DMA_Abort+0x5ec>)
 8001a40:	4293      	cmp	r3, r2
 8001a42:	d05e      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a47      	ldr	r2, [pc, #284]	@ (8001b68 <HAL_DMA_Abort+0x5f0>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d059      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a46      	ldr	r2, [pc, #280]	@ (8001b6c <HAL_DMA_Abort+0x5f4>)
 8001a54:	4293      	cmp	r3, r2
 8001a56:	d054      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a44      	ldr	r2, [pc, #272]	@ (8001b70 <HAL_DMA_Abort+0x5f8>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d04f      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a43      	ldr	r2, [pc, #268]	@ (8001b74 <HAL_DMA_Abort+0x5fc>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d04a      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a41      	ldr	r2, [pc, #260]	@ (8001b78 <HAL_DMA_Abort+0x600>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d045      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a40      	ldr	r2, [pc, #256]	@ (8001b7c <HAL_DMA_Abort+0x604>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d040      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a3e      	ldr	r2, [pc, #248]	@ (8001b80 <HAL_DMA_Abort+0x608>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d03b      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a3d      	ldr	r2, [pc, #244]	@ (8001b84 <HAL_DMA_Abort+0x60c>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d036      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a3b      	ldr	r2, [pc, #236]	@ (8001b88 <HAL_DMA_Abort+0x610>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d031      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a3a      	ldr	r2, [pc, #232]	@ (8001b8c <HAL_DMA_Abort+0x614>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d02c      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a38      	ldr	r2, [pc, #224]	@ (8001b90 <HAL_DMA_Abort+0x618>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d027      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a37      	ldr	r2, [pc, #220]	@ (8001b94 <HAL_DMA_Abort+0x61c>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d022      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a35      	ldr	r2, [pc, #212]	@ (8001b98 <HAL_DMA_Abort+0x620>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d01d      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a34      	ldr	r2, [pc, #208]	@ (8001b9c <HAL_DMA_Abort+0x624>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d018      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a32      	ldr	r2, [pc, #200]	@ (8001ba0 <HAL_DMA_Abort+0x628>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d013      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a31      	ldr	r2, [pc, #196]	@ (8001ba4 <HAL_DMA_Abort+0x62c>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d00e      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a2f      	ldr	r2, [pc, #188]	@ (8001ba8 <HAL_DMA_Abort+0x630>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d009      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a2e      	ldr	r2, [pc, #184]	@ (8001bac <HAL_DMA_Abort+0x634>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d004      	beq.n	8001b02 <HAL_DMA_Abort+0x58a>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a2c      	ldr	r2, [pc, #176]	@ (8001bb0 <HAL_DMA_Abort+0x638>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d101      	bne.n	8001b06 <HAL_DMA_Abort+0x58e>
 8001b02:	2301      	movs	r3, #1
 8001b04:	e000      	b.n	8001b08 <HAL_DMA_Abort+0x590>
 8001b06:	2300      	movs	r3, #0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d015      	beq.n	8001b38 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001b14:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d00c      	beq.n	8001b38 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001b2c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001b36:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3718      	adds	r7, #24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40020010 	.word	0x40020010
 8001b58:	40020028 	.word	0x40020028
 8001b5c:	40020040 	.word	0x40020040
 8001b60:	40020058 	.word	0x40020058
 8001b64:	40020070 	.word	0x40020070
 8001b68:	40020088 	.word	0x40020088
 8001b6c:	400200a0 	.word	0x400200a0
 8001b70:	400200b8 	.word	0x400200b8
 8001b74:	40020410 	.word	0x40020410
 8001b78:	40020428 	.word	0x40020428
 8001b7c:	40020440 	.word	0x40020440
 8001b80:	40020458 	.word	0x40020458
 8001b84:	40020470 	.word	0x40020470
 8001b88:	40020488 	.word	0x40020488
 8001b8c:	400204a0 	.word	0x400204a0
 8001b90:	400204b8 	.word	0x400204b8
 8001b94:	58025408 	.word	0x58025408
 8001b98:	5802541c 	.word	0x5802541c
 8001b9c:	58025430 	.word	0x58025430
 8001ba0:	58025444 	.word	0x58025444
 8001ba4:	58025458 	.word	0x58025458
 8001ba8:	5802546c 	.word	0x5802546c
 8001bac:	58025480 	.word	0x58025480
 8001bb0:	58025494 	.word	0x58025494

08001bb4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e237      	b.n	8002036 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	2b02      	cmp	r3, #2
 8001bd0:	d004      	beq.n	8001bdc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2280      	movs	r2, #128	@ 0x80
 8001bd6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	e22c      	b.n	8002036 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a5c      	ldr	r2, [pc, #368]	@ (8001d54 <HAL_DMA_Abort_IT+0x1a0>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d04a      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a5b      	ldr	r2, [pc, #364]	@ (8001d58 <HAL_DMA_Abort_IT+0x1a4>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d045      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a59      	ldr	r2, [pc, #356]	@ (8001d5c <HAL_DMA_Abort_IT+0x1a8>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d040      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a58      	ldr	r2, [pc, #352]	@ (8001d60 <HAL_DMA_Abort_IT+0x1ac>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d03b      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a56      	ldr	r2, [pc, #344]	@ (8001d64 <HAL_DMA_Abort_IT+0x1b0>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d036      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a55      	ldr	r2, [pc, #340]	@ (8001d68 <HAL_DMA_Abort_IT+0x1b4>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d031      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a53      	ldr	r2, [pc, #332]	@ (8001d6c <HAL_DMA_Abort_IT+0x1b8>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d02c      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a52      	ldr	r2, [pc, #328]	@ (8001d70 <HAL_DMA_Abort_IT+0x1bc>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d027      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a50      	ldr	r2, [pc, #320]	@ (8001d74 <HAL_DMA_Abort_IT+0x1c0>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d022      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a4f      	ldr	r2, [pc, #316]	@ (8001d78 <HAL_DMA_Abort_IT+0x1c4>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d01d      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a4d      	ldr	r2, [pc, #308]	@ (8001d7c <HAL_DMA_Abort_IT+0x1c8>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d018      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a4c      	ldr	r2, [pc, #304]	@ (8001d80 <HAL_DMA_Abort_IT+0x1cc>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d013      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a4a      	ldr	r2, [pc, #296]	@ (8001d84 <HAL_DMA_Abort_IT+0x1d0>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d00e      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a49      	ldr	r2, [pc, #292]	@ (8001d88 <HAL_DMA_Abort_IT+0x1d4>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d009      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a47      	ldr	r2, [pc, #284]	@ (8001d8c <HAL_DMA_Abort_IT+0x1d8>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d004      	beq.n	8001c7c <HAL_DMA_Abort_IT+0xc8>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a46      	ldr	r2, [pc, #280]	@ (8001d90 <HAL_DMA_Abort_IT+0x1dc>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d101      	bne.n	8001c80 <HAL_DMA_Abort_IT+0xcc>
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e000      	b.n	8001c82 <HAL_DMA_Abort_IT+0xce>
 8001c80:	2300      	movs	r3, #0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	f000 8086 	beq.w	8001d94 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2204      	movs	r2, #4
 8001c8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a2f      	ldr	r2, [pc, #188]	@ (8001d54 <HAL_DMA_Abort_IT+0x1a0>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d04a      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a2e      	ldr	r2, [pc, #184]	@ (8001d58 <HAL_DMA_Abort_IT+0x1a4>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d045      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a2c      	ldr	r2, [pc, #176]	@ (8001d5c <HAL_DMA_Abort_IT+0x1a8>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d040      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a2b      	ldr	r2, [pc, #172]	@ (8001d60 <HAL_DMA_Abort_IT+0x1ac>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d03b      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a29      	ldr	r2, [pc, #164]	@ (8001d64 <HAL_DMA_Abort_IT+0x1b0>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d036      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a28      	ldr	r2, [pc, #160]	@ (8001d68 <HAL_DMA_Abort_IT+0x1b4>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d031      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a26      	ldr	r2, [pc, #152]	@ (8001d6c <HAL_DMA_Abort_IT+0x1b8>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d02c      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a25      	ldr	r2, [pc, #148]	@ (8001d70 <HAL_DMA_Abort_IT+0x1bc>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d027      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a23      	ldr	r2, [pc, #140]	@ (8001d74 <HAL_DMA_Abort_IT+0x1c0>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d022      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a22      	ldr	r2, [pc, #136]	@ (8001d78 <HAL_DMA_Abort_IT+0x1c4>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d01d      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a20      	ldr	r2, [pc, #128]	@ (8001d7c <HAL_DMA_Abort_IT+0x1c8>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d018      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a1f      	ldr	r2, [pc, #124]	@ (8001d80 <HAL_DMA_Abort_IT+0x1cc>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d013      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a1d      	ldr	r2, [pc, #116]	@ (8001d84 <HAL_DMA_Abort_IT+0x1d0>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d00e      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a1c      	ldr	r2, [pc, #112]	@ (8001d88 <HAL_DMA_Abort_IT+0x1d4>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d009      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a1a      	ldr	r2, [pc, #104]	@ (8001d8c <HAL_DMA_Abort_IT+0x1d8>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d004      	beq.n	8001d30 <HAL_DMA_Abort_IT+0x17c>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a19      	ldr	r2, [pc, #100]	@ (8001d90 <HAL_DMA_Abort_IT+0x1dc>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d108      	bne.n	8001d42 <HAL_DMA_Abort_IT+0x18e>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f022 0201 	bic.w	r2, r2, #1
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	e178      	b.n	8002034 <HAL_DMA_Abort_IT+0x480>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f022 0201 	bic.w	r2, r2, #1
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	e16f      	b.n	8002034 <HAL_DMA_Abort_IT+0x480>
 8001d54:	40020010 	.word	0x40020010
 8001d58:	40020028 	.word	0x40020028
 8001d5c:	40020040 	.word	0x40020040
 8001d60:	40020058 	.word	0x40020058
 8001d64:	40020070 	.word	0x40020070
 8001d68:	40020088 	.word	0x40020088
 8001d6c:	400200a0 	.word	0x400200a0
 8001d70:	400200b8 	.word	0x400200b8
 8001d74:	40020410 	.word	0x40020410
 8001d78:	40020428 	.word	0x40020428
 8001d7c:	40020440 	.word	0x40020440
 8001d80:	40020458 	.word	0x40020458
 8001d84:	40020470 	.word	0x40020470
 8001d88:	40020488 	.word	0x40020488
 8001d8c:	400204a0 	.word	0x400204a0
 8001d90:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f022 020e 	bic.w	r2, r2, #14
 8001da2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a6c      	ldr	r2, [pc, #432]	@ (8001f5c <HAL_DMA_Abort_IT+0x3a8>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d04a      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a6b      	ldr	r2, [pc, #428]	@ (8001f60 <HAL_DMA_Abort_IT+0x3ac>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d045      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a69      	ldr	r2, [pc, #420]	@ (8001f64 <HAL_DMA_Abort_IT+0x3b0>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d040      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a68      	ldr	r2, [pc, #416]	@ (8001f68 <HAL_DMA_Abort_IT+0x3b4>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d03b      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a66      	ldr	r2, [pc, #408]	@ (8001f6c <HAL_DMA_Abort_IT+0x3b8>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d036      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a65      	ldr	r2, [pc, #404]	@ (8001f70 <HAL_DMA_Abort_IT+0x3bc>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d031      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a63      	ldr	r2, [pc, #396]	@ (8001f74 <HAL_DMA_Abort_IT+0x3c0>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d02c      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a62      	ldr	r2, [pc, #392]	@ (8001f78 <HAL_DMA_Abort_IT+0x3c4>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d027      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a60      	ldr	r2, [pc, #384]	@ (8001f7c <HAL_DMA_Abort_IT+0x3c8>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d022      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a5f      	ldr	r2, [pc, #380]	@ (8001f80 <HAL_DMA_Abort_IT+0x3cc>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d01d      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a5d      	ldr	r2, [pc, #372]	@ (8001f84 <HAL_DMA_Abort_IT+0x3d0>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d018      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a5c      	ldr	r2, [pc, #368]	@ (8001f88 <HAL_DMA_Abort_IT+0x3d4>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d013      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a5a      	ldr	r2, [pc, #360]	@ (8001f8c <HAL_DMA_Abort_IT+0x3d8>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d00e      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a59      	ldr	r2, [pc, #356]	@ (8001f90 <HAL_DMA_Abort_IT+0x3dc>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d009      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a57      	ldr	r2, [pc, #348]	@ (8001f94 <HAL_DMA_Abort_IT+0x3e0>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d004      	beq.n	8001e44 <HAL_DMA_Abort_IT+0x290>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a56      	ldr	r2, [pc, #344]	@ (8001f98 <HAL_DMA_Abort_IT+0x3e4>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d108      	bne.n	8001e56 <HAL_DMA_Abort_IT+0x2a2>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f022 0201 	bic.w	r2, r2, #1
 8001e52:	601a      	str	r2, [r3, #0]
 8001e54:	e007      	b.n	8001e66 <HAL_DMA_Abort_IT+0x2b2>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f022 0201 	bic.w	r2, r2, #1
 8001e64:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a3c      	ldr	r2, [pc, #240]	@ (8001f5c <HAL_DMA_Abort_IT+0x3a8>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d072      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a3a      	ldr	r2, [pc, #232]	@ (8001f60 <HAL_DMA_Abort_IT+0x3ac>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d06d      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a39      	ldr	r2, [pc, #228]	@ (8001f64 <HAL_DMA_Abort_IT+0x3b0>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d068      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a37      	ldr	r2, [pc, #220]	@ (8001f68 <HAL_DMA_Abort_IT+0x3b4>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d063      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4a36      	ldr	r2, [pc, #216]	@ (8001f6c <HAL_DMA_Abort_IT+0x3b8>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d05e      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a34      	ldr	r2, [pc, #208]	@ (8001f70 <HAL_DMA_Abort_IT+0x3bc>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d059      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a33      	ldr	r2, [pc, #204]	@ (8001f74 <HAL_DMA_Abort_IT+0x3c0>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d054      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a31      	ldr	r2, [pc, #196]	@ (8001f78 <HAL_DMA_Abort_IT+0x3c4>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d04f      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a30      	ldr	r2, [pc, #192]	@ (8001f7c <HAL_DMA_Abort_IT+0x3c8>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d04a      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a2e      	ldr	r2, [pc, #184]	@ (8001f80 <HAL_DMA_Abort_IT+0x3cc>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d045      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a2d      	ldr	r2, [pc, #180]	@ (8001f84 <HAL_DMA_Abort_IT+0x3d0>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d040      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a2b      	ldr	r2, [pc, #172]	@ (8001f88 <HAL_DMA_Abort_IT+0x3d4>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d03b      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a2a      	ldr	r2, [pc, #168]	@ (8001f8c <HAL_DMA_Abort_IT+0x3d8>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d036      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a28      	ldr	r2, [pc, #160]	@ (8001f90 <HAL_DMA_Abort_IT+0x3dc>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d031      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a27      	ldr	r2, [pc, #156]	@ (8001f94 <HAL_DMA_Abort_IT+0x3e0>)
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d02c      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a25      	ldr	r2, [pc, #148]	@ (8001f98 <HAL_DMA_Abort_IT+0x3e4>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d027      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a24      	ldr	r2, [pc, #144]	@ (8001f9c <HAL_DMA_Abort_IT+0x3e8>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d022      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a22      	ldr	r2, [pc, #136]	@ (8001fa0 <HAL_DMA_Abort_IT+0x3ec>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d01d      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a21      	ldr	r2, [pc, #132]	@ (8001fa4 <HAL_DMA_Abort_IT+0x3f0>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d018      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a1f      	ldr	r2, [pc, #124]	@ (8001fa8 <HAL_DMA_Abort_IT+0x3f4>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d013      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a1e      	ldr	r2, [pc, #120]	@ (8001fac <HAL_DMA_Abort_IT+0x3f8>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d00e      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a1c      	ldr	r2, [pc, #112]	@ (8001fb0 <HAL_DMA_Abort_IT+0x3fc>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d009      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a1b      	ldr	r2, [pc, #108]	@ (8001fb4 <HAL_DMA_Abort_IT+0x400>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d004      	beq.n	8001f56 <HAL_DMA_Abort_IT+0x3a2>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a19      	ldr	r2, [pc, #100]	@ (8001fb8 <HAL_DMA_Abort_IT+0x404>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d132      	bne.n	8001fbc <HAL_DMA_Abort_IT+0x408>
 8001f56:	2301      	movs	r3, #1
 8001f58:	e031      	b.n	8001fbe <HAL_DMA_Abort_IT+0x40a>
 8001f5a:	bf00      	nop
 8001f5c:	40020010 	.word	0x40020010
 8001f60:	40020028 	.word	0x40020028
 8001f64:	40020040 	.word	0x40020040
 8001f68:	40020058 	.word	0x40020058
 8001f6c:	40020070 	.word	0x40020070
 8001f70:	40020088 	.word	0x40020088
 8001f74:	400200a0 	.word	0x400200a0
 8001f78:	400200b8 	.word	0x400200b8
 8001f7c:	40020410 	.word	0x40020410
 8001f80:	40020428 	.word	0x40020428
 8001f84:	40020440 	.word	0x40020440
 8001f88:	40020458 	.word	0x40020458
 8001f8c:	40020470 	.word	0x40020470
 8001f90:	40020488 	.word	0x40020488
 8001f94:	400204a0 	.word	0x400204a0
 8001f98:	400204b8 	.word	0x400204b8
 8001f9c:	58025408 	.word	0x58025408
 8001fa0:	5802541c 	.word	0x5802541c
 8001fa4:	58025430 	.word	0x58025430
 8001fa8:	58025444 	.word	0x58025444
 8001fac:	58025458 	.word	0x58025458
 8001fb0:	5802546c 	.word	0x5802546c
 8001fb4:	58025480 	.word	0x58025480
 8001fb8:	58025494 	.word	0x58025494
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d028      	beq.n	8002014 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fcc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001fd0:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fd6:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fdc:	f003 031f 	and.w	r3, r3, #31
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	409a      	lsls	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001ff0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d00c      	beq.n	8002014 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002004:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002008:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002012:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002028:	2b00      	cmp	r3, #0
 800202a:	d003      	beq.n	8002034 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002030:	6878      	ldr	r0, [r7, #4]
 8002032:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002034:	2300      	movs	r3, #0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop

08002040 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002040:	b480      	push	{r7}
 8002042:	b089      	sub	sp, #36	@ 0x24
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800204a:	2300      	movs	r3, #0
 800204c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800204e:	4b89      	ldr	r3, [pc, #548]	@ (8002274 <HAL_GPIO_Init+0x234>)
 8002050:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002052:	e194      	b.n	800237e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	2101      	movs	r1, #1
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	fa01 f303 	lsl.w	r3, r1, r3
 8002060:	4013      	ands	r3, r2
 8002062:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	2b00      	cmp	r3, #0
 8002068:	f000 8186 	beq.w	8002378 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f003 0303 	and.w	r3, r3, #3
 8002074:	2b01      	cmp	r3, #1
 8002076:	d005      	beq.n	8002084 <HAL_GPIO_Init+0x44>
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f003 0303 	and.w	r3, r3, #3
 8002080:	2b02      	cmp	r3, #2
 8002082:	d130      	bne.n	80020e6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	2203      	movs	r2, #3
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	43db      	mvns	r3, r3
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	4013      	ands	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	68da      	ldr	r2, [r3, #12]
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	005b      	lsls	r3, r3, #1
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020ba:	2201      	movs	r2, #1
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	43db      	mvns	r3, r3
 80020c4:	69ba      	ldr	r2, [r7, #24]
 80020c6:	4013      	ands	r3, r2
 80020c8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	091b      	lsrs	r3, r3, #4
 80020d0:	f003 0201 	and.w	r2, r3, #1
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	fa02 f303 	lsl.w	r3, r2, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	4313      	orrs	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f003 0303 	and.w	r3, r3, #3
 80020ee:	2b03      	cmp	r3, #3
 80020f0:	d017      	beq.n	8002122 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	68db      	ldr	r3, [r3, #12]
 80020f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020f8:	69fb      	ldr	r3, [r7, #28]
 80020fa:	005b      	lsls	r3, r3, #1
 80020fc:	2203      	movs	r2, #3
 80020fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002102:	43db      	mvns	r3, r3
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	4013      	ands	r3, r2
 8002108:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	689a      	ldr	r2, [r3, #8]
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	005b      	lsls	r3, r3, #1
 8002112:	fa02 f303 	lsl.w	r3, r2, r3
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	4313      	orrs	r3, r2
 800211a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	69ba      	ldr	r2, [r7, #24]
 8002120:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f003 0303 	and.w	r3, r3, #3
 800212a:	2b02      	cmp	r3, #2
 800212c:	d123      	bne.n	8002176 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	08da      	lsrs	r2, r3, #3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	3208      	adds	r2, #8
 8002136:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800213a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	f003 0307 	and.w	r3, r3, #7
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	220f      	movs	r2, #15
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	43db      	mvns	r3, r3
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	4013      	ands	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	691a      	ldr	r2, [r3, #16]
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	f003 0307 	and.w	r3, r3, #7
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	fa02 f303 	lsl.w	r3, r2, r3
 8002162:	69ba      	ldr	r2, [r7, #24]
 8002164:	4313      	orrs	r3, r2
 8002166:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	08da      	lsrs	r2, r3, #3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	3208      	adds	r2, #8
 8002170:	69b9      	ldr	r1, [r7, #24]
 8002172:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	2203      	movs	r2, #3
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	43db      	mvns	r3, r3
 8002188:	69ba      	ldr	r2, [r7, #24]
 800218a:	4013      	ands	r3, r2
 800218c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f003 0203 	and.w	r2, r3, #3
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	69ba      	ldr	r2, [r7, #24]
 80021a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f000 80e0 	beq.w	8002378 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021b8:	4b2f      	ldr	r3, [pc, #188]	@ (8002278 <HAL_GPIO_Init+0x238>)
 80021ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80021be:	4a2e      	ldr	r2, [pc, #184]	@ (8002278 <HAL_GPIO_Init+0x238>)
 80021c0:	f043 0302 	orr.w	r3, r3, #2
 80021c4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80021c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002278 <HAL_GPIO_Init+0x238>)
 80021ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80021ce:	f003 0302 	and.w	r3, r3, #2
 80021d2:	60fb      	str	r3, [r7, #12]
 80021d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021d6:	4a29      	ldr	r2, [pc, #164]	@ (800227c <HAL_GPIO_Init+0x23c>)
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	089b      	lsrs	r3, r3, #2
 80021dc:	3302      	adds	r3, #2
 80021de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	f003 0303 	and.w	r3, r3, #3
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	220f      	movs	r2, #15
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	43db      	mvns	r3, r3
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	4013      	ands	r3, r2
 80021f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4a20      	ldr	r2, [pc, #128]	@ (8002280 <HAL_GPIO_Init+0x240>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d052      	beq.n	80022a8 <HAL_GPIO_Init+0x268>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a1f      	ldr	r2, [pc, #124]	@ (8002284 <HAL_GPIO_Init+0x244>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d031      	beq.n	800226e <HAL_GPIO_Init+0x22e>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	4a1e      	ldr	r2, [pc, #120]	@ (8002288 <HAL_GPIO_Init+0x248>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d02b      	beq.n	800226a <HAL_GPIO_Init+0x22a>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a1d      	ldr	r2, [pc, #116]	@ (800228c <HAL_GPIO_Init+0x24c>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d025      	beq.n	8002266 <HAL_GPIO_Init+0x226>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a1c      	ldr	r2, [pc, #112]	@ (8002290 <HAL_GPIO_Init+0x250>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d01f      	beq.n	8002262 <HAL_GPIO_Init+0x222>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a1b      	ldr	r2, [pc, #108]	@ (8002294 <HAL_GPIO_Init+0x254>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d019      	beq.n	800225e <HAL_GPIO_Init+0x21e>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a1a      	ldr	r2, [pc, #104]	@ (8002298 <HAL_GPIO_Init+0x258>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d013      	beq.n	800225a <HAL_GPIO_Init+0x21a>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a19      	ldr	r2, [pc, #100]	@ (800229c <HAL_GPIO_Init+0x25c>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d00d      	beq.n	8002256 <HAL_GPIO_Init+0x216>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a18      	ldr	r2, [pc, #96]	@ (80022a0 <HAL_GPIO_Init+0x260>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d007      	beq.n	8002252 <HAL_GPIO_Init+0x212>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a17      	ldr	r2, [pc, #92]	@ (80022a4 <HAL_GPIO_Init+0x264>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d101      	bne.n	800224e <HAL_GPIO_Init+0x20e>
 800224a:	2309      	movs	r3, #9
 800224c:	e02d      	b.n	80022aa <HAL_GPIO_Init+0x26a>
 800224e:	230a      	movs	r3, #10
 8002250:	e02b      	b.n	80022aa <HAL_GPIO_Init+0x26a>
 8002252:	2308      	movs	r3, #8
 8002254:	e029      	b.n	80022aa <HAL_GPIO_Init+0x26a>
 8002256:	2307      	movs	r3, #7
 8002258:	e027      	b.n	80022aa <HAL_GPIO_Init+0x26a>
 800225a:	2306      	movs	r3, #6
 800225c:	e025      	b.n	80022aa <HAL_GPIO_Init+0x26a>
 800225e:	2305      	movs	r3, #5
 8002260:	e023      	b.n	80022aa <HAL_GPIO_Init+0x26a>
 8002262:	2304      	movs	r3, #4
 8002264:	e021      	b.n	80022aa <HAL_GPIO_Init+0x26a>
 8002266:	2303      	movs	r3, #3
 8002268:	e01f      	b.n	80022aa <HAL_GPIO_Init+0x26a>
 800226a:	2302      	movs	r3, #2
 800226c:	e01d      	b.n	80022aa <HAL_GPIO_Init+0x26a>
 800226e:	2301      	movs	r3, #1
 8002270:	e01b      	b.n	80022aa <HAL_GPIO_Init+0x26a>
 8002272:	bf00      	nop
 8002274:	58000080 	.word	0x58000080
 8002278:	58024400 	.word	0x58024400
 800227c:	58000400 	.word	0x58000400
 8002280:	58020000 	.word	0x58020000
 8002284:	58020400 	.word	0x58020400
 8002288:	58020800 	.word	0x58020800
 800228c:	58020c00 	.word	0x58020c00
 8002290:	58021000 	.word	0x58021000
 8002294:	58021400 	.word	0x58021400
 8002298:	58021800 	.word	0x58021800
 800229c:	58021c00 	.word	0x58021c00
 80022a0:	58022000 	.word	0x58022000
 80022a4:	58022400 	.word	0x58022400
 80022a8:	2300      	movs	r3, #0
 80022aa:	69fa      	ldr	r2, [r7, #28]
 80022ac:	f002 0203 	and.w	r2, r2, #3
 80022b0:	0092      	lsls	r2, r2, #2
 80022b2:	4093      	lsls	r3, r2
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022ba:	4938      	ldr	r1, [pc, #224]	@ (800239c <HAL_GPIO_Init+0x35c>)
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	089b      	lsrs	r3, r3, #2
 80022c0:	3302      	adds	r3, #2
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80022c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	43db      	mvns	r3, r3
 80022d4:	69ba      	ldr	r2, [r7, #24]
 80022d6:	4013      	ands	r3, r2
 80022d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80022ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80022f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	43db      	mvns	r3, r3
 8002302:	69ba      	ldr	r2, [r7, #24]
 8002304:	4013      	ands	r3, r2
 8002306:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002310:	2b00      	cmp	r3, #0
 8002312:	d003      	beq.n	800231c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	4313      	orrs	r3, r2
 800231a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800231c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	43db      	mvns	r3, r3
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	4013      	ands	r3, r2
 8002332:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d003      	beq.n	8002348 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002340:	69ba      	ldr	r2, [r7, #24]
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	4313      	orrs	r3, r2
 8002346:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	69ba      	ldr	r2, [r7, #24]
 800234c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	43db      	mvns	r3, r3
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4013      	ands	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d003      	beq.n	8002372 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800236a:	69ba      	ldr	r2, [r7, #24]
 800236c:	693b      	ldr	r3, [r7, #16]
 800236e:	4313      	orrs	r3, r2
 8002370:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	3301      	adds	r3, #1
 800237c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	fa22 f303 	lsr.w	r3, r2, r3
 8002388:	2b00      	cmp	r3, #0
 800238a:	f47f ae63 	bne.w	8002054 <HAL_GPIO_Init+0x14>
  }
}
 800238e:	bf00      	nop
 8002390:	bf00      	nop
 8002392:	3724      	adds	r7, #36	@ 0x24
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	58000400 	.word	0x58000400

080023a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
 80023a8:	460b      	mov	r3, r1
 80023aa:	807b      	strh	r3, [r7, #2]
 80023ac:	4613      	mov	r3, r2
 80023ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023b0:	787b      	ldrb	r3, [r7, #1]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d003      	beq.n	80023be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023b6:	887a      	ldrh	r2, [r7, #2]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80023bc:	e003      	b.n	80023c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80023be:	887b      	ldrh	r3, [r7, #2]
 80023c0:	041a      	lsls	r2, r3, #16
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	619a      	str	r2, [r3, #24]
}
 80023c6:	bf00      	nop
 80023c8:	370c      	adds	r7, #12
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr
	...

080023d4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80023dc:	4b19      	ldr	r3, [pc, #100]	@ (8002444 <HAL_PWREx_ConfigSupply+0x70>)
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	f003 0304 	and.w	r3, r3, #4
 80023e4:	2b04      	cmp	r3, #4
 80023e6:	d00a      	beq.n	80023fe <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80023e8:	4b16      	ldr	r3, [pc, #88]	@ (8002444 <HAL_PWREx_ConfigSupply+0x70>)
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	f003 0307 	and.w	r3, r3, #7
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d001      	beq.n	80023fa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e01f      	b.n	800243a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80023fa:	2300      	movs	r3, #0
 80023fc:	e01d      	b.n	800243a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80023fe:	4b11      	ldr	r3, [pc, #68]	@ (8002444 <HAL_PWREx_ConfigSupply+0x70>)
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	f023 0207 	bic.w	r2, r3, #7
 8002406:	490f      	ldr	r1, [pc, #60]	@ (8002444 <HAL_PWREx_ConfigSupply+0x70>)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	4313      	orrs	r3, r2
 800240c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800240e:	f7fe ff13 	bl	8001238 <HAL_GetTick>
 8002412:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002414:	e009      	b.n	800242a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002416:	f7fe ff0f 	bl	8001238 <HAL_GetTick>
 800241a:	4602      	mov	r2, r0
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002424:	d901      	bls.n	800242a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e007      	b.n	800243a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800242a:	4b06      	ldr	r3, [pc, #24]	@ (8002444 <HAL_PWREx_ConfigSupply+0x70>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002432:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002436:	d1ee      	bne.n	8002416 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	58024800 	.word	0x58024800

08002448 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b08c      	sub	sp, #48	@ 0x30
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d102      	bne.n	800245c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	f000 bc48 	b.w	8002cec <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0301 	and.w	r3, r3, #1
 8002464:	2b00      	cmp	r3, #0
 8002466:	f000 8088 	beq.w	800257a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800246a:	4b99      	ldr	r3, [pc, #612]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800246c:	691b      	ldr	r3, [r3, #16]
 800246e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002472:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002474:	4b96      	ldr	r3, [pc, #600]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002478:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800247a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800247c:	2b10      	cmp	r3, #16
 800247e:	d007      	beq.n	8002490 <HAL_RCC_OscConfig+0x48>
 8002480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002482:	2b18      	cmp	r3, #24
 8002484:	d111      	bne.n	80024aa <HAL_RCC_OscConfig+0x62>
 8002486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002488:	f003 0303 	and.w	r3, r3, #3
 800248c:	2b02      	cmp	r3, #2
 800248e:	d10c      	bne.n	80024aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002490:	4b8f      	ldr	r3, [pc, #572]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d06d      	beq.n	8002578 <HAL_RCC_OscConfig+0x130>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d169      	bne.n	8002578 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80024a4:	2301      	movs	r3, #1
 80024a6:	f000 bc21 	b.w	8002cec <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024b2:	d106      	bne.n	80024c2 <HAL_RCC_OscConfig+0x7a>
 80024b4:	4b86      	ldr	r3, [pc, #536]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a85      	ldr	r2, [pc, #532]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024be:	6013      	str	r3, [r2, #0]
 80024c0:	e02e      	b.n	8002520 <HAL_RCC_OscConfig+0xd8>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d10c      	bne.n	80024e4 <HAL_RCC_OscConfig+0x9c>
 80024ca:	4b81      	ldr	r3, [pc, #516]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a80      	ldr	r2, [pc, #512]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80024d4:	6013      	str	r3, [r2, #0]
 80024d6:	4b7e      	ldr	r3, [pc, #504]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a7d      	ldr	r2, [pc, #500]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024e0:	6013      	str	r3, [r2, #0]
 80024e2:	e01d      	b.n	8002520 <HAL_RCC_OscConfig+0xd8>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80024ec:	d10c      	bne.n	8002508 <HAL_RCC_OscConfig+0xc0>
 80024ee:	4b78      	ldr	r3, [pc, #480]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a77      	ldr	r2, [pc, #476]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	4b75      	ldr	r3, [pc, #468]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a74      	ldr	r2, [pc, #464]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002500:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002504:	6013      	str	r3, [r2, #0]
 8002506:	e00b      	b.n	8002520 <HAL_RCC_OscConfig+0xd8>
 8002508:	4b71      	ldr	r3, [pc, #452]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a70      	ldr	r2, [pc, #448]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800250e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002512:	6013      	str	r3, [r2, #0]
 8002514:	4b6e      	ldr	r3, [pc, #440]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a6d      	ldr	r2, [pc, #436]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800251a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800251e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d013      	beq.n	8002550 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002528:	f7fe fe86 	bl	8001238 <HAL_GetTick>
 800252c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002530:	f7fe fe82 	bl	8001238 <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b64      	cmp	r3, #100	@ 0x64
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e3d4      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002542:	4b63      	ldr	r3, [pc, #396]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d0f0      	beq.n	8002530 <HAL_RCC_OscConfig+0xe8>
 800254e:	e014      	b.n	800257a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002550:	f7fe fe72 	bl	8001238 <HAL_GetTick>
 8002554:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002558:	f7fe fe6e 	bl	8001238 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b64      	cmp	r3, #100	@ 0x64
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e3c0      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800256a:	4b59      	ldr	r3, [pc, #356]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f0      	bne.n	8002558 <HAL_RCC_OscConfig+0x110>
 8002576:	e000      	b.n	800257a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002578:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	f000 80ca 	beq.w	800271c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002588:	4b51      	ldr	r3, [pc, #324]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800258a:	691b      	ldr	r3, [r3, #16]
 800258c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002590:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002592:	4b4f      	ldr	r3, [pc, #316]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002596:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002598:	6a3b      	ldr	r3, [r7, #32]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d007      	beq.n	80025ae <HAL_RCC_OscConfig+0x166>
 800259e:	6a3b      	ldr	r3, [r7, #32]
 80025a0:	2b18      	cmp	r3, #24
 80025a2:	d156      	bne.n	8002652 <HAL_RCC_OscConfig+0x20a>
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	f003 0303 	and.w	r3, r3, #3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d151      	bne.n	8002652 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80025ae:	4b48      	ldr	r3, [pc, #288]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0304 	and.w	r3, r3, #4
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d005      	beq.n	80025c6 <HAL_RCC_OscConfig+0x17e>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	68db      	ldr	r3, [r3, #12]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e392      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80025c6:	4b42      	ldr	r3, [pc, #264]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f023 0219 	bic.w	r2, r3, #25
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	493f      	ldr	r1, [pc, #252]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80025d4:	4313      	orrs	r3, r2
 80025d6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d8:	f7fe fe2e 	bl	8001238 <HAL_GetTick>
 80025dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025de:	e008      	b.n	80025f2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025e0:	f7fe fe2a 	bl	8001238 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d901      	bls.n	80025f2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e37c      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025f2:	4b37      	ldr	r3, [pc, #220]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0304 	and.w	r3, r3, #4
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d0f0      	beq.n	80025e0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025fe:	f7fe fe27 	bl	8001250 <HAL_GetREVID>
 8002602:	4603      	mov	r3, r0
 8002604:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002608:	4293      	cmp	r3, r2
 800260a:	d817      	bhi.n	800263c <HAL_RCC_OscConfig+0x1f4>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	691b      	ldr	r3, [r3, #16]
 8002610:	2b40      	cmp	r3, #64	@ 0x40
 8002612:	d108      	bne.n	8002626 <HAL_RCC_OscConfig+0x1de>
 8002614:	4b2e      	ldr	r3, [pc, #184]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800261c:	4a2c      	ldr	r2, [pc, #176]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800261e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002622:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002624:	e07a      	b.n	800271c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002626:	4b2a      	ldr	r3, [pc, #168]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	031b      	lsls	r3, r3, #12
 8002634:	4926      	ldr	r1, [pc, #152]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002636:	4313      	orrs	r3, r2
 8002638:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800263a:	e06f      	b.n	800271c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800263c:	4b24      	ldr	r3, [pc, #144]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	061b      	lsls	r3, r3, #24
 800264a:	4921      	ldr	r1, [pc, #132]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800264c:	4313      	orrs	r3, r2
 800264e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002650:	e064      	b.n	800271c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d047      	beq.n	80026ea <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800265a:	4b1d      	ldr	r3, [pc, #116]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f023 0219 	bic.w	r2, r3, #25
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	491a      	ldr	r1, [pc, #104]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002668:	4313      	orrs	r3, r2
 800266a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800266c:	f7fe fde4 	bl	8001238 <HAL_GetTick>
 8002670:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002672:	e008      	b.n	8002686 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002674:	f7fe fde0 	bl	8001238 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e332      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002686:	4b12      	ldr	r3, [pc, #72]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0304 	and.w	r3, r3, #4
 800268e:	2b00      	cmp	r3, #0
 8002690:	d0f0      	beq.n	8002674 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002692:	f7fe fddd 	bl	8001250 <HAL_GetREVID>
 8002696:	4603      	mov	r3, r0
 8002698:	f241 0203 	movw	r2, #4099	@ 0x1003
 800269c:	4293      	cmp	r3, r2
 800269e:	d819      	bhi.n	80026d4 <HAL_RCC_OscConfig+0x28c>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	2b40      	cmp	r3, #64	@ 0x40
 80026a6:	d108      	bne.n	80026ba <HAL_RCC_OscConfig+0x272>
 80026a8:	4b09      	ldr	r3, [pc, #36]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80026b0:	4a07      	ldr	r2, [pc, #28]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80026b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026b6:	6053      	str	r3, [r2, #4]
 80026b8:	e030      	b.n	800271c <HAL_RCC_OscConfig+0x2d4>
 80026ba:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	691b      	ldr	r3, [r3, #16]
 80026c6:	031b      	lsls	r3, r3, #12
 80026c8:	4901      	ldr	r1, [pc, #4]	@ (80026d0 <HAL_RCC_OscConfig+0x288>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	604b      	str	r3, [r1, #4]
 80026ce:	e025      	b.n	800271c <HAL_RCC_OscConfig+0x2d4>
 80026d0:	58024400 	.word	0x58024400
 80026d4:	4b9a      	ldr	r3, [pc, #616]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	691b      	ldr	r3, [r3, #16]
 80026e0:	061b      	lsls	r3, r3, #24
 80026e2:	4997      	ldr	r1, [pc, #604]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	604b      	str	r3, [r1, #4]
 80026e8:	e018      	b.n	800271c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ea:	4b95      	ldr	r3, [pc, #596]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a94      	ldr	r2, [pc, #592]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80026f0:	f023 0301 	bic.w	r3, r3, #1
 80026f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f6:	f7fe fd9f 	bl	8001238 <HAL_GetTick>
 80026fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80026fc:	e008      	b.n	8002710 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026fe:	f7fe fd9b 	bl	8001238 <HAL_GetTick>
 8002702:	4602      	mov	r2, r0
 8002704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002706:	1ad3      	subs	r3, r2, r3
 8002708:	2b02      	cmp	r3, #2
 800270a:	d901      	bls.n	8002710 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800270c:	2303      	movs	r3, #3
 800270e:	e2ed      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002710:	4b8b      	ldr	r3, [pc, #556]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f003 0304 	and.w	r3, r3, #4
 8002718:	2b00      	cmp	r3, #0
 800271a:	d1f0      	bne.n	80026fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0310 	and.w	r3, r3, #16
 8002724:	2b00      	cmp	r3, #0
 8002726:	f000 80a9 	beq.w	800287c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800272a:	4b85      	ldr	r3, [pc, #532]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 800272c:	691b      	ldr	r3, [r3, #16]
 800272e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002732:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002734:	4b82      	ldr	r3, [pc, #520]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002738:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	2b08      	cmp	r3, #8
 800273e:	d007      	beq.n	8002750 <HAL_RCC_OscConfig+0x308>
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	2b18      	cmp	r3, #24
 8002744:	d13a      	bne.n	80027bc <HAL_RCC_OscConfig+0x374>
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	f003 0303 	and.w	r3, r3, #3
 800274c:	2b01      	cmp	r3, #1
 800274e:	d135      	bne.n	80027bc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002750:	4b7b      	ldr	r3, [pc, #492]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002758:	2b00      	cmp	r3, #0
 800275a:	d005      	beq.n	8002768 <HAL_RCC_OscConfig+0x320>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	69db      	ldr	r3, [r3, #28]
 8002760:	2b80      	cmp	r3, #128	@ 0x80
 8002762:	d001      	beq.n	8002768 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e2c1      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002768:	f7fe fd72 	bl	8001250 <HAL_GetREVID>
 800276c:	4603      	mov	r3, r0
 800276e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002772:	4293      	cmp	r3, r2
 8002774:	d817      	bhi.n	80027a6 <HAL_RCC_OscConfig+0x35e>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a1b      	ldr	r3, [r3, #32]
 800277a:	2b20      	cmp	r3, #32
 800277c:	d108      	bne.n	8002790 <HAL_RCC_OscConfig+0x348>
 800277e:	4b70      	ldr	r3, [pc, #448]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002786:	4a6e      	ldr	r2, [pc, #440]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002788:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800278c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800278e:	e075      	b.n	800287c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002790:	4b6b      	ldr	r3, [pc, #428]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a1b      	ldr	r3, [r3, #32]
 800279c:	069b      	lsls	r3, r3, #26
 800279e:	4968      	ldr	r1, [pc, #416]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80027a4:	e06a      	b.n	800287c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80027a6:	4b66      	ldr	r3, [pc, #408]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	061b      	lsls	r3, r3, #24
 80027b4:	4962      	ldr	r1, [pc, #392]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80027ba:	e05f      	b.n	800287c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	69db      	ldr	r3, [r3, #28]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d042      	beq.n	800284a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80027c4:	4b5e      	ldr	r3, [pc, #376]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a5d      	ldr	r2, [pc, #372]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80027ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d0:	f7fe fd32 	bl	8001238 <HAL_GetTick>
 80027d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80027d8:	f7fe fd2e 	bl	8001238 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e280      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80027ea:	4b55      	ldr	r3, [pc, #340]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d0f0      	beq.n	80027d8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80027f6:	f7fe fd2b 	bl	8001250 <HAL_GetREVID>
 80027fa:	4603      	mov	r3, r0
 80027fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002800:	4293      	cmp	r3, r2
 8002802:	d817      	bhi.n	8002834 <HAL_RCC_OscConfig+0x3ec>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	2b20      	cmp	r3, #32
 800280a:	d108      	bne.n	800281e <HAL_RCC_OscConfig+0x3d6>
 800280c:	4b4c      	ldr	r3, [pc, #304]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002814:	4a4a      	ldr	r2, [pc, #296]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002816:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800281a:	6053      	str	r3, [r2, #4]
 800281c:	e02e      	b.n	800287c <HAL_RCC_OscConfig+0x434>
 800281e:	4b48      	ldr	r3, [pc, #288]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a1b      	ldr	r3, [r3, #32]
 800282a:	069b      	lsls	r3, r3, #26
 800282c:	4944      	ldr	r1, [pc, #272]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 800282e:	4313      	orrs	r3, r2
 8002830:	604b      	str	r3, [r1, #4]
 8002832:	e023      	b.n	800287c <HAL_RCC_OscConfig+0x434>
 8002834:	4b42      	ldr	r3, [pc, #264]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	061b      	lsls	r3, r3, #24
 8002842:	493f      	ldr	r1, [pc, #252]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002844:	4313      	orrs	r3, r2
 8002846:	60cb      	str	r3, [r1, #12]
 8002848:	e018      	b.n	800287c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800284a:	4b3d      	ldr	r3, [pc, #244]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a3c      	ldr	r2, [pc, #240]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002850:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002854:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002856:	f7fe fcef 	bl	8001238 <HAL_GetTick>
 800285a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800285c:	e008      	b.n	8002870 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800285e:	f7fe fceb 	bl	8001238 <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	2b02      	cmp	r3, #2
 800286a:	d901      	bls.n	8002870 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800286c:	2303      	movs	r3, #3
 800286e:	e23d      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002870:	4b33      	ldr	r3, [pc, #204]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1f0      	bne.n	800285e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0308 	and.w	r3, r3, #8
 8002884:	2b00      	cmp	r3, #0
 8002886:	d036      	beq.n	80028f6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	695b      	ldr	r3, [r3, #20]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d019      	beq.n	80028c4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002890:	4b2b      	ldr	r3, [pc, #172]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002892:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002894:	4a2a      	ldr	r2, [pc, #168]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002896:	f043 0301 	orr.w	r3, r3, #1
 800289a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800289c:	f7fe fccc 	bl	8001238 <HAL_GetTick>
 80028a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028a2:	e008      	b.n	80028b6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028a4:	f7fe fcc8 	bl	8001238 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e21a      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028b6:	4b22      	ldr	r3, [pc, #136]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80028b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d0f0      	beq.n	80028a4 <HAL_RCC_OscConfig+0x45c>
 80028c2:	e018      	b.n	80028f6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80028c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80028ca:	f023 0301 	bic.w	r3, r3, #1
 80028ce:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d0:	f7fe fcb2 	bl	8001238 <HAL_GetTick>
 80028d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028d8:	f7fe fcae 	bl	8001238 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e200      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028ea:	4b15      	ldr	r3, [pc, #84]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 80028ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1f0      	bne.n	80028d8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0320 	and.w	r3, r3, #32
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d039      	beq.n	8002976 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d01c      	beq.n	8002944 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800290a:	4b0d      	ldr	r3, [pc, #52]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a0c      	ldr	r2, [pc, #48]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002910:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002914:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002916:	f7fe fc8f 	bl	8001238 <HAL_GetTick>
 800291a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800291e:	f7fe fc8b 	bl	8001238 <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e1dd      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002930:	4b03      	ldr	r3, [pc, #12]	@ (8002940 <HAL_RCC_OscConfig+0x4f8>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0f0      	beq.n	800291e <HAL_RCC_OscConfig+0x4d6>
 800293c:	e01b      	b.n	8002976 <HAL_RCC_OscConfig+0x52e>
 800293e:	bf00      	nop
 8002940:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002944:	4b9b      	ldr	r3, [pc, #620]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a9a      	ldr	r2, [pc, #616]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 800294a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800294e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002950:	f7fe fc72 	bl	8001238 <HAL_GetTick>
 8002954:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002958:	f7fe fc6e 	bl	8001238 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e1c0      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800296a:	4b92      	ldr	r3, [pc, #584]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1f0      	bne.n	8002958 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0304 	and.w	r3, r3, #4
 800297e:	2b00      	cmp	r3, #0
 8002980:	f000 8081 	beq.w	8002a86 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002984:	4b8c      	ldr	r3, [pc, #560]	@ (8002bb8 <HAL_RCC_OscConfig+0x770>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a8b      	ldr	r2, [pc, #556]	@ (8002bb8 <HAL_RCC_OscConfig+0x770>)
 800298a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800298e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002990:	f7fe fc52 	bl	8001238 <HAL_GetTick>
 8002994:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002998:	f7fe fc4e 	bl	8001238 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b64      	cmp	r3, #100	@ 0x64
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e1a0      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029aa:	4b83      	ldr	r3, [pc, #524]	@ (8002bb8 <HAL_RCC_OscConfig+0x770>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d0f0      	beq.n	8002998 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	689b      	ldr	r3, [r3, #8]
 80029ba:	2b01      	cmp	r3, #1
 80029bc:	d106      	bne.n	80029cc <HAL_RCC_OscConfig+0x584>
 80029be:	4b7d      	ldr	r3, [pc, #500]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029c2:	4a7c      	ldr	r2, [pc, #496]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029c4:	f043 0301 	orr.w	r3, r3, #1
 80029c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80029ca:	e02d      	b.n	8002a28 <HAL_RCC_OscConfig+0x5e0>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10c      	bne.n	80029ee <HAL_RCC_OscConfig+0x5a6>
 80029d4:	4b77      	ldr	r3, [pc, #476]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029d8:	4a76      	ldr	r2, [pc, #472]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029da:	f023 0301 	bic.w	r3, r3, #1
 80029de:	6713      	str	r3, [r2, #112]	@ 0x70
 80029e0:	4b74      	ldr	r3, [pc, #464]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029e4:	4a73      	ldr	r2, [pc, #460]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029e6:	f023 0304 	bic.w	r3, r3, #4
 80029ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80029ec:	e01c      	b.n	8002a28 <HAL_RCC_OscConfig+0x5e0>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	2b05      	cmp	r3, #5
 80029f4:	d10c      	bne.n	8002a10 <HAL_RCC_OscConfig+0x5c8>
 80029f6:	4b6f      	ldr	r3, [pc, #444]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80029fa:	4a6e      	ldr	r2, [pc, #440]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 80029fc:	f043 0304 	orr.w	r3, r3, #4
 8002a00:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a02:	4b6c      	ldr	r3, [pc, #432]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a06:	4a6b      	ldr	r2, [pc, #428]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a08:	f043 0301 	orr.w	r3, r3, #1
 8002a0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a0e:	e00b      	b.n	8002a28 <HAL_RCC_OscConfig+0x5e0>
 8002a10:	4b68      	ldr	r3, [pc, #416]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a14:	4a67      	ldr	r2, [pc, #412]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a16:	f023 0301 	bic.w	r3, r3, #1
 8002a1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a1c:	4b65      	ldr	r3, [pc, #404]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a20:	4a64      	ldr	r2, [pc, #400]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a22:	f023 0304 	bic.w	r3, r3, #4
 8002a26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d015      	beq.n	8002a5c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a30:	f7fe fc02 	bl	8001238 <HAL_GetTick>
 8002a34:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a36:	e00a      	b.n	8002a4e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a38:	f7fe fbfe 	bl	8001238 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e14e      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a4e:	4b59      	ldr	r3, [pc, #356]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d0ee      	beq.n	8002a38 <HAL_RCC_OscConfig+0x5f0>
 8002a5a:	e014      	b.n	8002a86 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a5c:	f7fe fbec 	bl	8001238 <HAL_GetTick>
 8002a60:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a62:	e00a      	b.n	8002a7a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a64:	f7fe fbe8 	bl	8001238 <HAL_GetTick>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e138      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a7a:	4b4e      	ldr	r3, [pc, #312]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d1ee      	bne.n	8002a64 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f000 812d 	beq.w	8002cea <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002a90:	4b48      	ldr	r3, [pc, #288]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a98:	2b18      	cmp	r3, #24
 8002a9a:	f000 80bd 	beq.w	8002c18 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	f040 809e 	bne.w	8002be4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aa8:	4b42      	ldr	r3, [pc, #264]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a41      	ldr	r2, [pc, #260]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002aae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ab2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab4:	f7fe fbc0 	bl	8001238 <HAL_GetTick>
 8002ab8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002abc:	f7fe fbbc 	bl	8001238 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e10e      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ace:	4b39      	ldr	r3, [pc, #228]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1f0      	bne.n	8002abc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ada:	4b36      	ldr	r3, [pc, #216]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002adc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ade:	4b37      	ldr	r3, [pc, #220]	@ (8002bbc <HAL_RCC_OscConfig+0x774>)
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002aea:	0112      	lsls	r2, r2, #4
 8002aec:	430a      	orrs	r2, r1
 8002aee:	4931      	ldr	r1, [pc, #196]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	628b      	str	r3, [r1, #40]	@ 0x28
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af8:	3b01      	subs	r3, #1
 8002afa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b02:	3b01      	subs	r3, #1
 8002b04:	025b      	lsls	r3, r3, #9
 8002b06:	b29b      	uxth	r3, r3
 8002b08:	431a      	orrs	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	041b      	lsls	r3, r3, #16
 8002b12:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002b16:	431a      	orrs	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b1c:	3b01      	subs	r3, #1
 8002b1e:	061b      	lsls	r3, r3, #24
 8002b20:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002b24:	4923      	ldr	r1, [pc, #140]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002b2a:	4b22      	ldr	r3, [pc, #136]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b2e:	4a21      	ldr	r2, [pc, #132]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b30:	f023 0301 	bic.w	r3, r3, #1
 8002b34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002b36:	4b1f      	ldr	r3, [pc, #124]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b3a:	4b21      	ldr	r3, [pc, #132]	@ (8002bc0 <HAL_RCC_OscConfig+0x778>)
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b42:	00d2      	lsls	r2, r2, #3
 8002b44:	491b      	ldr	r1, [pc, #108]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b46:	4313      	orrs	r3, r2
 8002b48:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002b4a:	4b1a      	ldr	r3, [pc, #104]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b4e:	f023 020c 	bic.w	r2, r3, #12
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b56:	4917      	ldr	r1, [pc, #92]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002b5c:	4b15      	ldr	r3, [pc, #84]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b60:	f023 0202 	bic.w	r2, r3, #2
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b68:	4912      	ldr	r1, [pc, #72]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002b6e:	4b11      	ldr	r3, [pc, #68]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b72:	4a10      	ldr	r2, [pc, #64]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7e:	4a0d      	ldr	r2, [pc, #52]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002b86:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b90:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002b92:	4b08      	ldr	r3, [pc, #32]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b96:	4a07      	ldr	r2, [pc, #28]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002b98:	f043 0301 	orr.w	r3, r3, #1
 8002b9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b9e:	4b05      	ldr	r3, [pc, #20]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a04      	ldr	r2, [pc, #16]	@ (8002bb4 <HAL_RCC_OscConfig+0x76c>)
 8002ba4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ba8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002baa:	f7fe fb45 	bl	8001238 <HAL_GetTick>
 8002bae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002bb0:	e011      	b.n	8002bd6 <HAL_RCC_OscConfig+0x78e>
 8002bb2:	bf00      	nop
 8002bb4:	58024400 	.word	0x58024400
 8002bb8:	58024800 	.word	0x58024800
 8002bbc:	fffffc0c 	.word	0xfffffc0c
 8002bc0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc4:	f7fe fb38 	bl	8001238 <HAL_GetTick>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bcc:	1ad3      	subs	r3, r2, r3
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d901      	bls.n	8002bd6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e08a      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002bd6:	4b47      	ldr	r3, [pc, #284]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d0f0      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x77c>
 8002be2:	e082      	b.n	8002cea <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002be4:	4b43      	ldr	r3, [pc, #268]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a42      	ldr	r2, [pc, #264]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002bea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf0:	f7fe fb22 	bl	8001238 <HAL_GetTick>
 8002bf4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002bf6:	e008      	b.n	8002c0a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bf8:	f7fe fb1e 	bl	8001238 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e070      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c0a:	4b3a      	ldr	r3, [pc, #232]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1f0      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x7b0>
 8002c16:	e068      	b.n	8002cea <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002c18:	4b36      	ldr	r3, [pc, #216]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c1c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002c1e:	4b35      	ldr	r3, [pc, #212]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c22:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d031      	beq.n	8002c90 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	f003 0203 	and.w	r2, r3, #3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d12a      	bne.n	8002c90 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	091b      	lsrs	r3, r3, #4
 8002c3e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d122      	bne.n	8002c90 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c54:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d11a      	bne.n	8002c90 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	0a5b      	lsrs	r3, r3, #9
 8002c5e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c66:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d111      	bne.n	8002c90 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	0c1b      	lsrs	r3, r3, #16
 8002c70:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c78:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d108      	bne.n	8002c90 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	0e1b      	lsrs	r3, r3, #24
 8002c82:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c8a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d001      	beq.n	8002c94 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e02b      	b.n	8002cec <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002c94:	4b17      	ldr	r3, [pc, #92]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002c96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c98:	08db      	lsrs	r3, r3, #3
 8002c9a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002c9e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ca4:	693a      	ldr	r2, [r7, #16]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d01f      	beq.n	8002cea <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002caa:	4b12      	ldr	r3, [pc, #72]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002cac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cae:	4a11      	ldr	r2, [pc, #68]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002cb0:	f023 0301 	bic.w	r3, r3, #1
 8002cb4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002cb6:	f7fe fabf 	bl	8001238 <HAL_GetTick>
 8002cba:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002cbc:	bf00      	nop
 8002cbe:	f7fe fabb 	bl	8001238 <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d0f9      	beq.n	8002cbe <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002cca:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002ccc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002cce:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf8 <HAL_RCC_OscConfig+0x8b0>)
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002cd6:	00d2      	lsls	r2, r2, #3
 8002cd8:	4906      	ldr	r1, [pc, #24]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002cde:	4b05      	ldr	r3, [pc, #20]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce2:	4a04      	ldr	r2, [pc, #16]	@ (8002cf4 <HAL_RCC_OscConfig+0x8ac>)
 8002ce4:	f043 0301 	orr.w	r3, r3, #1
 8002ce8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002cea:	2300      	movs	r3, #0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3730      	adds	r7, #48	@ 0x30
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	58024400 	.word	0x58024400
 8002cf8:	ffff0007 	.word	0xffff0007

08002cfc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d101      	bne.n	8002d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e19c      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d10:	4b8a      	ldr	r3, [pc, #552]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 030f 	and.w	r3, r3, #15
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d910      	bls.n	8002d40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1e:	4b87      	ldr	r3, [pc, #540]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f023 020f 	bic.w	r2, r3, #15
 8002d26:	4985      	ldr	r1, [pc, #532]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d2e:	4b83      	ldr	r3, [pc, #524]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 030f 	and.w	r3, r3, #15
 8002d36:	683a      	ldr	r2, [r7, #0]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d001      	beq.n	8002d40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e184      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0304 	and.w	r3, r3, #4
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d010      	beq.n	8002d6e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	691a      	ldr	r2, [r3, #16]
 8002d50:	4b7b      	ldr	r3, [pc, #492]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002d52:	699b      	ldr	r3, [r3, #24]
 8002d54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d908      	bls.n	8002d6e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002d5c:	4b78      	ldr	r3, [pc, #480]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002d5e:	699b      	ldr	r3, [r3, #24]
 8002d60:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	691b      	ldr	r3, [r3, #16]
 8002d68:	4975      	ldr	r1, [pc, #468]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0308 	and.w	r3, r3, #8
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d010      	beq.n	8002d9c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	695a      	ldr	r2, [r3, #20]
 8002d7e:	4b70      	ldr	r3, [pc, #448]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002d80:	69db      	ldr	r3, [r3, #28]
 8002d82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d908      	bls.n	8002d9c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d8a:	4b6d      	ldr	r3, [pc, #436]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002d8c:	69db      	ldr	r3, [r3, #28]
 8002d8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	496a      	ldr	r1, [pc, #424]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0310 	and.w	r3, r3, #16
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d010      	beq.n	8002dca <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	699a      	ldr	r2, [r3, #24]
 8002dac:	4b64      	ldr	r3, [pc, #400]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002dae:	69db      	ldr	r3, [r3, #28]
 8002db0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d908      	bls.n	8002dca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002db8:	4b61      	ldr	r3, [pc, #388]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002dba:	69db      	ldr	r3, [r3, #28]
 8002dbc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	699b      	ldr	r3, [r3, #24]
 8002dc4:	495e      	ldr	r1, [pc, #376]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0320 	and.w	r3, r3, #32
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d010      	beq.n	8002df8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	69da      	ldr	r2, [r3, #28]
 8002dda:	4b59      	ldr	r3, [pc, #356]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002ddc:	6a1b      	ldr	r3, [r3, #32]
 8002dde:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d908      	bls.n	8002df8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002de6:	4b56      	ldr	r3, [pc, #344]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002de8:	6a1b      	ldr	r3, [r3, #32]
 8002dea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	69db      	ldr	r3, [r3, #28]
 8002df2:	4953      	ldr	r1, [pc, #332]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002df4:	4313      	orrs	r3, r2
 8002df6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0302 	and.w	r3, r3, #2
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d010      	beq.n	8002e26 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	68da      	ldr	r2, [r3, #12]
 8002e08:	4b4d      	ldr	r3, [pc, #308]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	f003 030f 	and.w	r3, r3, #15
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d908      	bls.n	8002e26 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e14:	4b4a      	ldr	r3, [pc, #296]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e16:	699b      	ldr	r3, [r3, #24]
 8002e18:	f023 020f 	bic.w	r2, r3, #15
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	4947      	ldr	r1, [pc, #284]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d055      	beq.n	8002ede <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002e32:	4b43      	ldr	r3, [pc, #268]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e34:	699b      	ldr	r3, [r3, #24]
 8002e36:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	4940      	ldr	r1, [pc, #256]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d107      	bne.n	8002e5c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e4c:	4b3c      	ldr	r3, [pc, #240]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d121      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e0f6      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	2b03      	cmp	r3, #3
 8002e62:	d107      	bne.n	8002e74 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e64:	4b36      	ldr	r3, [pc, #216]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d115      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e0ea      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d107      	bne.n	8002e8c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002e7c:	4b30      	ldr	r3, [pc, #192]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d109      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e0de      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e8c:	4b2c      	ldr	r3, [pc, #176]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0304 	and.w	r3, r3, #4
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d101      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e0d6      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e9c:	4b28      	ldr	r3, [pc, #160]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002e9e:	691b      	ldr	r3, [r3, #16]
 8002ea0:	f023 0207 	bic.w	r2, r3, #7
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	4925      	ldr	r1, [pc, #148]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002eae:	f7fe f9c3 	bl	8001238 <HAL_GetTick>
 8002eb2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eb4:	e00a      	b.n	8002ecc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eb6:	f7fe f9bf 	bl	8001238 <HAL_GetTick>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	1ad3      	subs	r3, r2, r3
 8002ec0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e0be      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002ece:	691b      	ldr	r3, [r3, #16]
 8002ed0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	00db      	lsls	r3, r3, #3
 8002eda:	429a      	cmp	r2, r3
 8002edc:	d1eb      	bne.n	8002eb6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0302 	and.w	r3, r3, #2
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d010      	beq.n	8002f0c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	68da      	ldr	r2, [r3, #12]
 8002eee:	4b14      	ldr	r3, [pc, #80]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	f003 030f 	and.w	r3, r3, #15
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d208      	bcs.n	8002f0c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002efa:	4b11      	ldr	r3, [pc, #68]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002efc:	699b      	ldr	r3, [r3, #24]
 8002efe:	f023 020f 	bic.w	r2, r3, #15
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	490e      	ldr	r1, [pc, #56]	@ (8002f40 <HAL_RCC_ClockConfig+0x244>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 030f 	and.w	r3, r3, #15
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	429a      	cmp	r2, r3
 8002f18:	d214      	bcs.n	8002f44 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f1a:	4b08      	ldr	r3, [pc, #32]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f023 020f 	bic.w	r2, r3, #15
 8002f22:	4906      	ldr	r1, [pc, #24]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f2a:	4b04      	ldr	r3, [pc, #16]	@ (8002f3c <HAL_RCC_ClockConfig+0x240>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 030f 	and.w	r3, r3, #15
 8002f32:	683a      	ldr	r2, [r7, #0]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d005      	beq.n	8002f44 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e086      	b.n	800304a <HAL_RCC_ClockConfig+0x34e>
 8002f3c:	52002000 	.word	0x52002000
 8002f40:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d010      	beq.n	8002f72 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	691a      	ldr	r2, [r3, #16]
 8002f54:	4b3f      	ldr	r3, [pc, #252]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002f56:	699b      	ldr	r3, [r3, #24]
 8002f58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d208      	bcs.n	8002f72 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002f60:	4b3c      	ldr	r3, [pc, #240]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002f62:	699b      	ldr	r3, [r3, #24]
 8002f64:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	4939      	ldr	r1, [pc, #228]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 0308 	and.w	r3, r3, #8
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d010      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	695a      	ldr	r2, [r3, #20]
 8002f82:	4b34      	ldr	r3, [pc, #208]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002f84:	69db      	ldr	r3, [r3, #28]
 8002f86:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d208      	bcs.n	8002fa0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002f8e:	4b31      	ldr	r3, [pc, #196]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002f90:	69db      	ldr	r3, [r3, #28]
 8002f92:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	695b      	ldr	r3, [r3, #20]
 8002f9a:	492e      	ldr	r1, [pc, #184]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0310 	and.w	r3, r3, #16
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d010      	beq.n	8002fce <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	699a      	ldr	r2, [r3, #24]
 8002fb0:	4b28      	ldr	r3, [pc, #160]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002fb2:	69db      	ldr	r3, [r3, #28]
 8002fb4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d208      	bcs.n	8002fce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002fbc:	4b25      	ldr	r3, [pc, #148]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002fbe:	69db      	ldr	r3, [r3, #28]
 8002fc0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	699b      	ldr	r3, [r3, #24]
 8002fc8:	4922      	ldr	r1, [pc, #136]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0320 	and.w	r3, r3, #32
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d010      	beq.n	8002ffc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69da      	ldr	r2, [r3, #28]
 8002fde:	4b1d      	ldr	r3, [pc, #116]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002fe0:	6a1b      	ldr	r3, [r3, #32]
 8002fe2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d208      	bcs.n	8002ffc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002fea:	4b1a      	ldr	r3, [pc, #104]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002fec:	6a1b      	ldr	r3, [r3, #32]
 8002fee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	69db      	ldr	r3, [r3, #28]
 8002ff6:	4917      	ldr	r1, [pc, #92]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002ffc:	f000 f834 	bl	8003068 <HAL_RCC_GetSysClockFreq>
 8003000:	4602      	mov	r2, r0
 8003002:	4b14      	ldr	r3, [pc, #80]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 8003004:	699b      	ldr	r3, [r3, #24]
 8003006:	0a1b      	lsrs	r3, r3, #8
 8003008:	f003 030f 	and.w	r3, r3, #15
 800300c:	4912      	ldr	r1, [pc, #72]	@ (8003058 <HAL_RCC_ClockConfig+0x35c>)
 800300e:	5ccb      	ldrb	r3, [r1, r3]
 8003010:	f003 031f 	and.w	r3, r3, #31
 8003014:	fa22 f303 	lsr.w	r3, r2, r3
 8003018:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800301a:	4b0e      	ldr	r3, [pc, #56]	@ (8003054 <HAL_RCC_ClockConfig+0x358>)
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	f003 030f 	and.w	r3, r3, #15
 8003022:	4a0d      	ldr	r2, [pc, #52]	@ (8003058 <HAL_RCC_ClockConfig+0x35c>)
 8003024:	5cd3      	ldrb	r3, [r2, r3]
 8003026:	f003 031f 	and.w	r3, r3, #31
 800302a:	693a      	ldr	r2, [r7, #16]
 800302c:	fa22 f303 	lsr.w	r3, r2, r3
 8003030:	4a0a      	ldr	r2, [pc, #40]	@ (800305c <HAL_RCC_ClockConfig+0x360>)
 8003032:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003034:	4a0a      	ldr	r2, [pc, #40]	@ (8003060 <HAL_RCC_ClockConfig+0x364>)
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800303a:	4b0a      	ldr	r3, [pc, #40]	@ (8003064 <HAL_RCC_ClockConfig+0x368>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4618      	mov	r0, r3
 8003040:	f7fe f8b0 	bl	80011a4 <HAL_InitTick>
 8003044:	4603      	mov	r3, r0
 8003046:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003048:	7bfb      	ldrb	r3, [r7, #15]
}
 800304a:	4618      	mov	r0, r3
 800304c:	3718      	adds	r7, #24
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	58024400 	.word	0x58024400
 8003058:	08007fb0 	.word	0x08007fb0
 800305c:	2400003c 	.word	0x2400003c
 8003060:	24000038 	.word	0x24000038
 8003064:	24000040 	.word	0x24000040

08003068 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003068:	b480      	push	{r7}
 800306a:	b089      	sub	sp, #36	@ 0x24
 800306c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800306e:	4bb3      	ldr	r3, [pc, #716]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003076:	2b18      	cmp	r3, #24
 8003078:	f200 8155 	bhi.w	8003326 <HAL_RCC_GetSysClockFreq+0x2be>
 800307c:	a201      	add	r2, pc, #4	@ (adr r2, 8003084 <HAL_RCC_GetSysClockFreq+0x1c>)
 800307e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003082:	bf00      	nop
 8003084:	080030e9 	.word	0x080030e9
 8003088:	08003327 	.word	0x08003327
 800308c:	08003327 	.word	0x08003327
 8003090:	08003327 	.word	0x08003327
 8003094:	08003327 	.word	0x08003327
 8003098:	08003327 	.word	0x08003327
 800309c:	08003327 	.word	0x08003327
 80030a0:	08003327 	.word	0x08003327
 80030a4:	0800310f 	.word	0x0800310f
 80030a8:	08003327 	.word	0x08003327
 80030ac:	08003327 	.word	0x08003327
 80030b0:	08003327 	.word	0x08003327
 80030b4:	08003327 	.word	0x08003327
 80030b8:	08003327 	.word	0x08003327
 80030bc:	08003327 	.word	0x08003327
 80030c0:	08003327 	.word	0x08003327
 80030c4:	08003115 	.word	0x08003115
 80030c8:	08003327 	.word	0x08003327
 80030cc:	08003327 	.word	0x08003327
 80030d0:	08003327 	.word	0x08003327
 80030d4:	08003327 	.word	0x08003327
 80030d8:	08003327 	.word	0x08003327
 80030dc:	08003327 	.word	0x08003327
 80030e0:	08003327 	.word	0x08003327
 80030e4:	0800311b 	.word	0x0800311b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030e8:	4b94      	ldr	r3, [pc, #592]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0320 	and.w	r3, r3, #32
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d009      	beq.n	8003108 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80030f4:	4b91      	ldr	r3, [pc, #580]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	08db      	lsrs	r3, r3, #3
 80030fa:	f003 0303 	and.w	r3, r3, #3
 80030fe:	4a90      	ldr	r2, [pc, #576]	@ (8003340 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003100:	fa22 f303 	lsr.w	r3, r2, r3
 8003104:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003106:	e111      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003108:	4b8d      	ldr	r3, [pc, #564]	@ (8003340 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800310a:	61bb      	str	r3, [r7, #24]
      break;
 800310c:	e10e      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800310e:	4b8d      	ldr	r3, [pc, #564]	@ (8003344 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003110:	61bb      	str	r3, [r7, #24]
      break;
 8003112:	e10b      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003114:	4b8c      	ldr	r3, [pc, #560]	@ (8003348 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003116:	61bb      	str	r3, [r7, #24]
      break;
 8003118:	e108      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800311a:	4b88      	ldr	r3, [pc, #544]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800311c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800311e:	f003 0303 	and.w	r3, r3, #3
 8003122:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003124:	4b85      	ldr	r3, [pc, #532]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003128:	091b      	lsrs	r3, r3, #4
 800312a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800312e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003130:	4b82      	ldr	r3, [pc, #520]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003134:	f003 0301 	and.w	r3, r3, #1
 8003138:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800313a:	4b80      	ldr	r3, [pc, #512]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800313c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800313e:	08db      	lsrs	r3, r3, #3
 8003140:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003144:	68fa      	ldr	r2, [r7, #12]
 8003146:	fb02 f303 	mul.w	r3, r2, r3
 800314a:	ee07 3a90 	vmov	s15, r3
 800314e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003152:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	2b00      	cmp	r3, #0
 800315a:	f000 80e1 	beq.w	8003320 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	2b02      	cmp	r3, #2
 8003162:	f000 8083 	beq.w	800326c <HAL_RCC_GetSysClockFreq+0x204>
 8003166:	697b      	ldr	r3, [r7, #20]
 8003168:	2b02      	cmp	r3, #2
 800316a:	f200 80a1 	bhi.w	80032b0 <HAL_RCC_GetSysClockFreq+0x248>
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d003      	beq.n	800317c <HAL_RCC_GetSysClockFreq+0x114>
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d056      	beq.n	8003228 <HAL_RCC_GetSysClockFreq+0x1c0>
 800317a:	e099      	b.n	80032b0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800317c:	4b6f      	ldr	r3, [pc, #444]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0320 	and.w	r3, r3, #32
 8003184:	2b00      	cmp	r3, #0
 8003186:	d02d      	beq.n	80031e4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003188:	4b6c      	ldr	r3, [pc, #432]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	08db      	lsrs	r3, r3, #3
 800318e:	f003 0303 	and.w	r3, r3, #3
 8003192:	4a6b      	ldr	r2, [pc, #428]	@ (8003340 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003194:	fa22 f303 	lsr.w	r3, r2, r3
 8003198:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	ee07 3a90 	vmov	s15, r3
 80031a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	ee07 3a90 	vmov	s15, r3
 80031aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031b2:	4b62      	ldr	r3, [pc, #392]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031ba:	ee07 3a90 	vmov	s15, r3
 80031be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80031c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80031c6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800334c <HAL_RCC_GetSysClockFreq+0x2e4>
 80031ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80031ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031de:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80031e2:	e087      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	ee07 3a90 	vmov	s15, r3
 80031ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031ee:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003350 <HAL_RCC_GetSysClockFreq+0x2e8>
 80031f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80031f6:	4b51      	ldr	r3, [pc, #324]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031fe:	ee07 3a90 	vmov	s15, r3
 8003202:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003206:	ed97 6a02 	vldr	s12, [r7, #8]
 800320a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800334c <HAL_RCC_GetSysClockFreq+0x2e4>
 800320e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003212:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003216:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800321a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800321e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003222:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003226:	e065      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	ee07 3a90 	vmov	s15, r3
 800322e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003232:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003354 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003236:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800323a:	4b40      	ldr	r3, [pc, #256]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800323c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003242:	ee07 3a90 	vmov	s15, r3
 8003246:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800324a:	ed97 6a02 	vldr	s12, [r7, #8]
 800324e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800334c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003252:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003256:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800325a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800325e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003266:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800326a:	e043      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	ee07 3a90 	vmov	s15, r3
 8003272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003276:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003358 <HAL_RCC_GetSysClockFreq+0x2f0>
 800327a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800327e:	4b2f      	ldr	r3, [pc, #188]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003282:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003286:	ee07 3a90 	vmov	s15, r3
 800328a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800328e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003292:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800334c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003296:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800329a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800329e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80032ae:	e021      	b.n	80032f4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	ee07 3a90 	vmov	s15, r3
 80032b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032ba:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003354 <HAL_RCC_GetSysClockFreq+0x2ec>
 80032be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032c2:	4b1e      	ldr	r3, [pc, #120]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032ca:	ee07 3a90 	vmov	s15, r3
 80032ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80032d6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800334c <HAL_RCC_GetSysClockFreq+0x2e4>
 80032da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80032e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80032f2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80032f4:	4b11      	ldr	r3, [pc, #68]	@ (800333c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f8:	0a5b      	lsrs	r3, r3, #9
 80032fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80032fe:	3301      	adds	r3, #1
 8003300:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	ee07 3a90 	vmov	s15, r3
 8003308:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800330c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003310:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003314:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003318:	ee17 3a90 	vmov	r3, s15
 800331c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800331e:	e005      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003320:	2300      	movs	r3, #0
 8003322:	61bb      	str	r3, [r7, #24]
      break;
 8003324:	e002      	b.n	800332c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003326:	4b07      	ldr	r3, [pc, #28]	@ (8003344 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003328:	61bb      	str	r3, [r7, #24]
      break;
 800332a:	bf00      	nop
  }

  return sysclockfreq;
 800332c:	69bb      	ldr	r3, [r7, #24]
}
 800332e:	4618      	mov	r0, r3
 8003330:	3724      	adds	r7, #36	@ 0x24
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	58024400 	.word	0x58024400
 8003340:	03d09000 	.word	0x03d09000
 8003344:	003d0900 	.word	0x003d0900
 8003348:	017d7840 	.word	0x017d7840
 800334c:	46000000 	.word	0x46000000
 8003350:	4c742400 	.word	0x4c742400
 8003354:	4a742400 	.word	0x4a742400
 8003358:	4bbebc20 	.word	0x4bbebc20

0800335c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003362:	f7ff fe81 	bl	8003068 <HAL_RCC_GetSysClockFreq>
 8003366:	4602      	mov	r2, r0
 8003368:	4b10      	ldr	r3, [pc, #64]	@ (80033ac <HAL_RCC_GetHCLKFreq+0x50>)
 800336a:	699b      	ldr	r3, [r3, #24]
 800336c:	0a1b      	lsrs	r3, r3, #8
 800336e:	f003 030f 	and.w	r3, r3, #15
 8003372:	490f      	ldr	r1, [pc, #60]	@ (80033b0 <HAL_RCC_GetHCLKFreq+0x54>)
 8003374:	5ccb      	ldrb	r3, [r1, r3]
 8003376:	f003 031f 	and.w	r3, r3, #31
 800337a:	fa22 f303 	lsr.w	r3, r2, r3
 800337e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003380:	4b0a      	ldr	r3, [pc, #40]	@ (80033ac <HAL_RCC_GetHCLKFreq+0x50>)
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	f003 030f 	and.w	r3, r3, #15
 8003388:	4a09      	ldr	r2, [pc, #36]	@ (80033b0 <HAL_RCC_GetHCLKFreq+0x54>)
 800338a:	5cd3      	ldrb	r3, [r2, r3]
 800338c:	f003 031f 	and.w	r3, r3, #31
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	fa22 f303 	lsr.w	r3, r2, r3
 8003396:	4a07      	ldr	r2, [pc, #28]	@ (80033b4 <HAL_RCC_GetHCLKFreq+0x58>)
 8003398:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800339a:	4a07      	ldr	r2, [pc, #28]	@ (80033b8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80033a0:	4b04      	ldr	r3, [pc, #16]	@ (80033b4 <HAL_RCC_GetHCLKFreq+0x58>)
 80033a2:	681b      	ldr	r3, [r3, #0]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3708      	adds	r7, #8
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	58024400 	.word	0x58024400
 80033b0:	08007fb0 	.word	0x08007fb0
 80033b4:	2400003c 	.word	0x2400003c
 80033b8:	24000038 	.word	0x24000038

080033bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80033c0:	f7ff ffcc 	bl	800335c <HAL_RCC_GetHCLKFreq>
 80033c4:	4602      	mov	r2, r0
 80033c6:	4b06      	ldr	r3, [pc, #24]	@ (80033e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033c8:	69db      	ldr	r3, [r3, #28]
 80033ca:	091b      	lsrs	r3, r3, #4
 80033cc:	f003 0307 	and.w	r3, r3, #7
 80033d0:	4904      	ldr	r1, [pc, #16]	@ (80033e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80033d2:	5ccb      	ldrb	r3, [r1, r3]
 80033d4:	f003 031f 	and.w	r3, r3, #31
 80033d8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80033dc:	4618      	mov	r0, r3
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	58024400 	.word	0x58024400
 80033e4:	08007fb0 	.word	0x08007fb0

080033e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80033ec:	f7ff ffb6 	bl	800335c <HAL_RCC_GetHCLKFreq>
 80033f0:	4602      	mov	r2, r0
 80033f2:	4b06      	ldr	r3, [pc, #24]	@ (800340c <HAL_RCC_GetPCLK2Freq+0x24>)
 80033f4:	69db      	ldr	r3, [r3, #28]
 80033f6:	0a1b      	lsrs	r3, r3, #8
 80033f8:	f003 0307 	and.w	r3, r3, #7
 80033fc:	4904      	ldr	r1, [pc, #16]	@ (8003410 <HAL_RCC_GetPCLK2Freq+0x28>)
 80033fe:	5ccb      	ldrb	r3, [r1, r3]
 8003400:	f003 031f 	and.w	r3, r3, #31
 8003404:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003408:	4618      	mov	r0, r3
 800340a:	bd80      	pop	{r7, pc}
 800340c:	58024400 	.word	0x58024400
 8003410:	08007fb0 	.word	0x08007fb0

08003414 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003414:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003418:	b0ca      	sub	sp, #296	@ 0x128
 800341a:	af00      	add	r7, sp, #0
 800341c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003420:	2300      	movs	r3, #0
 8003422:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003426:	2300      	movs	r3, #0
 8003428:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800342c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003434:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003438:	2500      	movs	r5, #0
 800343a:	ea54 0305 	orrs.w	r3, r4, r5
 800343e:	d049      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003444:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003446:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800344a:	d02f      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x98>
 800344c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003450:	d828      	bhi.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003452:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003456:	d01a      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003458:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800345c:	d822      	bhi.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800345e:	2b00      	cmp	r3, #0
 8003460:	d003      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003462:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003466:	d007      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003468:	e01c      	b.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800346a:	4bb8      	ldr	r3, [pc, #736]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800346c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800346e:	4ab7      	ldr	r2, [pc, #732]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003470:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003474:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003476:	e01a      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800347c:	3308      	adds	r3, #8
 800347e:	2102      	movs	r1, #2
 8003480:	4618      	mov	r0, r3
 8003482:	f001 fc8f 	bl	8004da4 <RCCEx_PLL2_Config>
 8003486:	4603      	mov	r3, r0
 8003488:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800348c:	e00f      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800348e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003492:	3328      	adds	r3, #40	@ 0x28
 8003494:	2102      	movs	r1, #2
 8003496:	4618      	mov	r0, r3
 8003498:	f001 fd36 	bl	8004f08 <RCCEx_PLL3_Config>
 800349c:	4603      	mov	r3, r0
 800349e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80034a2:	e004      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034aa:	e000      	b.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80034ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d10a      	bne.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80034b6:	4ba5      	ldr	r3, [pc, #660]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034ba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80034be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80034c4:	4aa1      	ldr	r2, [pc, #644]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80034c6:	430b      	orrs	r3, r1
 80034c8:	6513      	str	r3, [r2, #80]	@ 0x50
 80034ca:	e003      	b.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80034d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034dc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80034e0:	f04f 0900 	mov.w	r9, #0
 80034e4:	ea58 0309 	orrs.w	r3, r8, r9
 80034e8:	d047      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80034ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f0:	2b04      	cmp	r3, #4
 80034f2:	d82a      	bhi.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x136>
 80034f4:	a201      	add	r2, pc, #4	@ (adr r2, 80034fc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80034f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034fa:	bf00      	nop
 80034fc:	08003511 	.word	0x08003511
 8003500:	0800351f 	.word	0x0800351f
 8003504:	08003535 	.word	0x08003535
 8003508:	08003553 	.word	0x08003553
 800350c:	08003553 	.word	0x08003553
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003510:	4b8e      	ldr	r3, [pc, #568]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003514:	4a8d      	ldr	r2, [pc, #564]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003516:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800351a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800351c:	e01a      	b.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800351e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003522:	3308      	adds	r3, #8
 8003524:	2100      	movs	r1, #0
 8003526:	4618      	mov	r0, r3
 8003528:	f001 fc3c 	bl	8004da4 <RCCEx_PLL2_Config>
 800352c:	4603      	mov	r3, r0
 800352e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003532:	e00f      	b.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003538:	3328      	adds	r3, #40	@ 0x28
 800353a:	2100      	movs	r1, #0
 800353c:	4618      	mov	r0, r3
 800353e:	f001 fce3 	bl	8004f08 <RCCEx_PLL3_Config>
 8003542:	4603      	mov	r3, r0
 8003544:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003548:	e004      	b.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003550:	e000      	b.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003552:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003554:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003558:	2b00      	cmp	r3, #0
 800355a:	d10a      	bne.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800355c:	4b7b      	ldr	r3, [pc, #492]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800355e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003560:	f023 0107 	bic.w	r1, r3, #7
 8003564:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800356a:	4a78      	ldr	r2, [pc, #480]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800356c:	430b      	orrs	r3, r1
 800356e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003570:	e003      	b.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003576:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800357a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800357e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003582:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003586:	f04f 0b00 	mov.w	fp, #0
 800358a:	ea5a 030b 	orrs.w	r3, sl, fp
 800358e:	d04c      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003596:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800359a:	d030      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800359c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035a0:	d829      	bhi.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80035a4:	d02d      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80035a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80035a8:	d825      	bhi.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035aa:	2b80      	cmp	r3, #128	@ 0x80
 80035ac:	d018      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80035ae:	2b80      	cmp	r3, #128	@ 0x80
 80035b0:	d821      	bhi.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d002      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80035b6:	2b40      	cmp	r3, #64	@ 0x40
 80035b8:	d007      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80035ba:	e01c      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035bc:	4b63      	ldr	r3, [pc, #396]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c0:	4a62      	ldr	r2, [pc, #392]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80035c8:	e01c      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80035ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035ce:	3308      	adds	r3, #8
 80035d0:	2100      	movs	r1, #0
 80035d2:	4618      	mov	r0, r3
 80035d4:	f001 fbe6 	bl	8004da4 <RCCEx_PLL2_Config>
 80035d8:	4603      	mov	r3, r0
 80035da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80035de:	e011      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80035e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035e4:	3328      	adds	r3, #40	@ 0x28
 80035e6:	2100      	movs	r1, #0
 80035e8:	4618      	mov	r0, r3
 80035ea:	f001 fc8d 	bl	8004f08 <RCCEx_PLL3_Config>
 80035ee:	4603      	mov	r3, r0
 80035f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80035f4:	e006      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80035fc:	e002      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80035fe:	bf00      	nop
 8003600:	e000      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003602:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003604:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003608:	2b00      	cmp	r3, #0
 800360a:	d10a      	bne.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800360c:	4b4f      	ldr	r3, [pc, #316]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800360e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003610:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003618:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800361a:	4a4c      	ldr	r2, [pc, #304]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800361c:	430b      	orrs	r3, r1
 800361e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003620:	e003      	b.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003622:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003626:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800362a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800362e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003632:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003636:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800363a:	2300      	movs	r3, #0
 800363c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003640:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003644:	460b      	mov	r3, r1
 8003646:	4313      	orrs	r3, r2
 8003648:	d053      	beq.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800364a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800364e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003652:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003656:	d035      	beq.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003658:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800365c:	d82e      	bhi.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800365e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003662:	d031      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003664:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003668:	d828      	bhi.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800366a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800366e:	d01a      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003670:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003674:	d822      	bhi.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003676:	2b00      	cmp	r3, #0
 8003678:	d003      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800367a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800367e:	d007      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003680:	e01c      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003682:	4b32      	ldr	r3, [pc, #200]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003686:	4a31      	ldr	r2, [pc, #196]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003688:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800368c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800368e:	e01c      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003694:	3308      	adds	r3, #8
 8003696:	2100      	movs	r1, #0
 8003698:	4618      	mov	r0, r3
 800369a:	f001 fb83 	bl	8004da4 <RCCEx_PLL2_Config>
 800369e:	4603      	mov	r3, r0
 80036a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80036a4:	e011      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036aa:	3328      	adds	r3, #40	@ 0x28
 80036ac:	2100      	movs	r1, #0
 80036ae:	4618      	mov	r0, r3
 80036b0:	f001 fc2a 	bl	8004f08 <RCCEx_PLL3_Config>
 80036b4:	4603      	mov	r3, r0
 80036b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036ba:	e006      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036c2:	e002      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80036c4:	bf00      	nop
 80036c6:	e000      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80036c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10b      	bne.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80036d2:	4b1e      	ldr	r3, [pc, #120]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036d6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80036da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036de:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80036e2:	4a1a      	ldr	r2, [pc, #104]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036e4:	430b      	orrs	r3, r1
 80036e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80036e8:	e003      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80036f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036fa:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80036fe:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003702:	2300      	movs	r3, #0
 8003704:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003708:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800370c:	460b      	mov	r3, r1
 800370e:	4313      	orrs	r3, r2
 8003710:	d056      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003716:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800371a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800371e:	d038      	beq.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003720:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003724:	d831      	bhi.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003726:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800372a:	d034      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800372c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003730:	d82b      	bhi.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003732:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003736:	d01d      	beq.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003738:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800373c:	d825      	bhi.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800373e:	2b00      	cmp	r3, #0
 8003740:	d006      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003742:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003746:	d00a      	beq.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003748:	e01f      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800374a:	bf00      	nop
 800374c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003750:	4ba2      	ldr	r3, [pc, #648]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003754:	4aa1      	ldr	r2, [pc, #644]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003756:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800375a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800375c:	e01c      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800375e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003762:	3308      	adds	r3, #8
 8003764:	2100      	movs	r1, #0
 8003766:	4618      	mov	r0, r3
 8003768:	f001 fb1c 	bl	8004da4 <RCCEx_PLL2_Config>
 800376c:	4603      	mov	r3, r0
 800376e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003772:	e011      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003778:	3328      	adds	r3, #40	@ 0x28
 800377a:	2100      	movs	r1, #0
 800377c:	4618      	mov	r0, r3
 800377e:	f001 fbc3 	bl	8004f08 <RCCEx_PLL3_Config>
 8003782:	4603      	mov	r3, r0
 8003784:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003788:	e006      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003790:	e002      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003792:	bf00      	nop
 8003794:	e000      	b.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003796:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003798:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800379c:	2b00      	cmp	r3, #0
 800379e:	d10b      	bne.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80037a0:	4b8e      	ldr	r3, [pc, #568]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037a4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80037a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80037b0:	4a8a      	ldr	r2, [pc, #552]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80037b2:	430b      	orrs	r3, r1
 80037b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80037b6:	e003      	b.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80037c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80037cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80037d0:	2300      	movs	r3, #0
 80037d2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80037d6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80037da:	460b      	mov	r3, r1
 80037dc:	4313      	orrs	r3, r2
 80037de:	d03a      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80037e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037e6:	2b30      	cmp	r3, #48	@ 0x30
 80037e8:	d01f      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x416>
 80037ea:	2b30      	cmp	r3, #48	@ 0x30
 80037ec:	d819      	bhi.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80037ee:	2b20      	cmp	r3, #32
 80037f0:	d00c      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80037f2:	2b20      	cmp	r3, #32
 80037f4:	d815      	bhi.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d019      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80037fa:	2b10      	cmp	r3, #16
 80037fc:	d111      	bne.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037fe:	4b77      	ldr	r3, [pc, #476]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003802:	4a76      	ldr	r2, [pc, #472]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003804:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003808:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800380a:	e011      	b.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800380c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003810:	3308      	adds	r3, #8
 8003812:	2102      	movs	r1, #2
 8003814:	4618      	mov	r0, r3
 8003816:	f001 fac5 	bl	8004da4 <RCCEx_PLL2_Config>
 800381a:	4603      	mov	r3, r0
 800381c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003820:	e006      	b.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003828:	e002      	b.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800382a:	bf00      	nop
 800382c:	e000      	b.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800382e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003830:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003834:	2b00      	cmp	r3, #0
 8003836:	d10a      	bne.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003838:	4b68      	ldr	r3, [pc, #416]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800383a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800383c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003846:	4a65      	ldr	r2, [pc, #404]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003848:	430b      	orrs	r3, r1
 800384a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800384c:	e003      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800384e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003852:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800385a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800385e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003862:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003866:	2300      	movs	r3, #0
 8003868:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800386c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003870:	460b      	mov	r3, r1
 8003872:	4313      	orrs	r3, r2
 8003874:	d051      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800387c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003880:	d035      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003882:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003886:	d82e      	bhi.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003888:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800388c:	d031      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800388e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003892:	d828      	bhi.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003894:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003898:	d01a      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800389a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800389e:	d822      	bhi.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d003      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x498>
 80038a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038a8:	d007      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80038aa:	e01c      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038ac:	4b4b      	ldr	r3, [pc, #300]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b0:	4a4a      	ldr	r2, [pc, #296]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80038b8:	e01c      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038be:	3308      	adds	r3, #8
 80038c0:	2100      	movs	r1, #0
 80038c2:	4618      	mov	r0, r3
 80038c4:	f001 fa6e 	bl	8004da4 <RCCEx_PLL2_Config>
 80038c8:	4603      	mov	r3, r0
 80038ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80038ce:	e011      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038d4:	3328      	adds	r3, #40	@ 0x28
 80038d6:	2100      	movs	r1, #0
 80038d8:	4618      	mov	r0, r3
 80038da:	f001 fb15 	bl	8004f08 <RCCEx_PLL3_Config>
 80038de:	4603      	mov	r3, r0
 80038e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80038e4:	e006      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038ec:	e002      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80038ee:	bf00      	nop
 80038f0:	e000      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80038f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d10a      	bne.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80038fc:	4b37      	ldr	r3, [pc, #220]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003900:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003908:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800390a:	4a34      	ldr	r2, [pc, #208]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800390c:	430b      	orrs	r3, r1
 800390e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003910:	e003      	b.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003916:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800391a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800391e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003922:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003926:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800392a:	2300      	movs	r3, #0
 800392c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003930:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003934:	460b      	mov	r3, r1
 8003936:	4313      	orrs	r3, r2
 8003938:	d056      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800393a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800393e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003940:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003944:	d033      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003946:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800394a:	d82c      	bhi.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800394c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003950:	d02f      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003952:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003956:	d826      	bhi.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003958:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800395c:	d02b      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800395e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003962:	d820      	bhi.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003964:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003968:	d012      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800396a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800396e:	d81a      	bhi.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003970:	2b00      	cmp	r3, #0
 8003972:	d022      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003974:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003978:	d115      	bne.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800397a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800397e:	3308      	adds	r3, #8
 8003980:	2101      	movs	r1, #1
 8003982:	4618      	mov	r0, r3
 8003984:	f001 fa0e 	bl	8004da4 <RCCEx_PLL2_Config>
 8003988:	4603      	mov	r3, r0
 800398a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800398e:	e015      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003994:	3328      	adds	r3, #40	@ 0x28
 8003996:	2101      	movs	r1, #1
 8003998:	4618      	mov	r0, r3
 800399a:	f001 fab5 	bl	8004f08 <RCCEx_PLL3_Config>
 800399e:	4603      	mov	r3, r0
 80039a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80039a4:	e00a      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039ac:	e006      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039ae:	bf00      	nop
 80039b0:	e004      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039b2:	bf00      	nop
 80039b4:	e002      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039b6:	bf00      	nop
 80039b8:	e000      	b.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80039ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d10d      	bne.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80039c4:	4b05      	ldr	r3, [pc, #20]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039c8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80039cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80039d2:	4a02      	ldr	r2, [pc, #8]	@ (80039dc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039d4:	430b      	orrs	r3, r1
 80039d6:	6513      	str	r3, [r2, #80]	@ 0x50
 80039d8:	e006      	b.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80039da:	bf00      	nop
 80039dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80039e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80039f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80039f8:	2300      	movs	r3, #0
 80039fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80039fe:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003a02:	460b      	mov	r3, r1
 8003a04:	4313      	orrs	r3, r2
 8003a06:	d055      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003a10:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a14:	d033      	beq.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003a16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a1a:	d82c      	bhi.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a20:	d02f      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003a22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a26:	d826      	bhi.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a28:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a2c:	d02b      	beq.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003a2e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a32:	d820      	bhi.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a38:	d012      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003a3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a3e:	d81a      	bhi.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d022      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003a44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a48:	d115      	bne.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003a4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a4e:	3308      	adds	r3, #8
 8003a50:	2101      	movs	r1, #1
 8003a52:	4618      	mov	r0, r3
 8003a54:	f001 f9a6 	bl	8004da4 <RCCEx_PLL2_Config>
 8003a58:	4603      	mov	r3, r0
 8003a5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003a5e:	e015      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003a60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a64:	3328      	adds	r3, #40	@ 0x28
 8003a66:	2101      	movs	r1, #1
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f001 fa4d 	bl	8004f08 <RCCEx_PLL3_Config>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003a74:	e00a      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a7c:	e006      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a7e:	bf00      	nop
 8003a80:	e004      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a82:	bf00      	nop
 8003a84:	e002      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a86:	bf00      	nop
 8003a88:	e000      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003a8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10b      	bne.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003a94:	4ba3      	ldr	r3, [pc, #652]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a98:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aa0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003aa4:	4a9f      	ldr	r2, [pc, #636]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003aa6:	430b      	orrs	r3, r1
 8003aa8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003aaa:	e003      	b.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ab0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003ab4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003abc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003ac0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003aca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003ace:	460b      	mov	r3, r1
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	d037      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003ad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ada:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ade:	d00e      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003ae0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ae4:	d816      	bhi.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d018      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003aea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003aee:	d111      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003af0:	4b8c      	ldr	r3, [pc, #560]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af4:	4a8b      	ldr	r2, [pc, #556]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003af6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003afa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003afc:	e00f      	b.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b02:	3308      	adds	r3, #8
 8003b04:	2101      	movs	r1, #1
 8003b06:	4618      	mov	r0, r3
 8003b08:	f001 f94c 	bl	8004da4 <RCCEx_PLL2_Config>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003b12:	e004      	b.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b1a:	e000      	b.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003b1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d10a      	bne.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b26:	4b7f      	ldr	r3, [pc, #508]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b2a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b34:	4a7b      	ldr	r2, [pc, #492]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b36:	430b      	orrs	r3, r1
 8003b38:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b3a:	e003      	b.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003b44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b4c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003b50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003b54:	2300      	movs	r3, #0
 8003b56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003b5a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003b5e:	460b      	mov	r3, r1
 8003b60:	4313      	orrs	r3, r2
 8003b62:	d039      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b6a:	2b03      	cmp	r3, #3
 8003b6c:	d81c      	bhi.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b74 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b74:	08003bb1 	.word	0x08003bb1
 8003b78:	08003b85 	.word	0x08003b85
 8003b7c:	08003b93 	.word	0x08003b93
 8003b80:	08003bb1 	.word	0x08003bb1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b84:	4b67      	ldr	r3, [pc, #412]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b88:	4a66      	ldr	r2, [pc, #408]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003b8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003b90:	e00f      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b96:	3308      	adds	r3, #8
 8003b98:	2102      	movs	r1, #2
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f001 f902 	bl	8004da4 <RCCEx_PLL2_Config>
 8003ba0:	4603      	mov	r3, r0
 8003ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003ba6:	e004      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bae:	e000      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003bb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d10a      	bne.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003bba:	4b5a      	ldr	r3, [pc, #360]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bbe:	f023 0103 	bic.w	r1, r3, #3
 8003bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bc8:	4a56      	ldr	r2, [pc, #344]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bca:	430b      	orrs	r3, r1
 8003bcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bce:	e003      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003be0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003be4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003be8:	2300      	movs	r3, #0
 8003bea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003bee:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003bf2:	460b      	mov	r3, r1
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	f000 809f 	beq.w	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bfa:	4b4b      	ldr	r3, [pc, #300]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a4a      	ldr	r2, [pc, #296]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c04:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c06:	f7fd fb17 	bl	8001238 <HAL_GetTick>
 8003c0a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c0e:	e00b      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c10:	f7fd fb12 	bl	8001238 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	2b64      	cmp	r3, #100	@ 0x64
 8003c1e:	d903      	bls.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c26:	e005      	b.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c28:	4b3f      	ldr	r3, [pc, #252]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d0ed      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003c34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d179      	bne.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003c3c:	4b39      	ldr	r3, [pc, #228]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c3e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c44:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c48:	4053      	eors	r3, r2
 8003c4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d015      	beq.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c52:	4b34      	ldr	r3, [pc, #208]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c5a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c5e:	4b31      	ldr	r3, [pc, #196]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c62:	4a30      	ldr	r2, [pc, #192]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c68:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c6a:	4b2e      	ldr	r3, [pc, #184]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c6e:	4a2d      	ldr	r2, [pc, #180]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c74:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003c76:	4a2b      	ldr	r2, [pc, #172]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c78:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003c7c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c82:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003c86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c8a:	d118      	bne.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c8c:	f7fd fad4 	bl	8001238 <HAL_GetTick>
 8003c90:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003c94:	e00d      	b.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c96:	f7fd facf 	bl	8001238 <HAL_GetTick>
 8003c9a:	4602      	mov	r2, r0
 8003c9c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003ca0:	1ad2      	subs	r2, r2, r3
 8003ca2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d903      	bls.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003cb0:	e005      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cb2:	4b1c      	ldr	r3, [pc, #112]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d0eb      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003cbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d129      	bne.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003cce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cd2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003cd6:	d10e      	bne.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003cd8:	4b12      	ldr	r3, [pc, #72]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003ce0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ce8:	091a      	lsrs	r2, r3, #4
 8003cea:	4b10      	ldr	r3, [pc, #64]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003cec:	4013      	ands	r3, r2
 8003cee:	4a0d      	ldr	r2, [pc, #52]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cf0:	430b      	orrs	r3, r1
 8003cf2:	6113      	str	r3, [r2, #16]
 8003cf4:	e005      	b.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cf8:	691b      	ldr	r3, [r3, #16]
 8003cfa:	4a0a      	ldr	r2, [pc, #40]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cfc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003d00:	6113      	str	r3, [r2, #16]
 8003d02:	4b08      	ldr	r3, [pc, #32]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d04:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d0a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003d0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d12:	4a04      	ldr	r2, [pc, #16]	@ (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d14:	430b      	orrs	r3, r1
 8003d16:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d18:	e00e      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003d22:	e009      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003d24:	58024400 	.word	0x58024400
 8003d28:	58024800 	.word	0x58024800
 8003d2c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003d38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d40:	f002 0301 	and.w	r3, r2, #1
 8003d44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d48:	2300      	movs	r3, #0
 8003d4a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003d4e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003d52:	460b      	mov	r3, r1
 8003d54:	4313      	orrs	r3, r2
 8003d56:	f000 8089 	beq.w	8003e6c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d60:	2b28      	cmp	r3, #40	@ 0x28
 8003d62:	d86b      	bhi.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003d64:	a201      	add	r2, pc, #4	@ (adr r2, 8003d6c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d6a:	bf00      	nop
 8003d6c:	08003e45 	.word	0x08003e45
 8003d70:	08003e3d 	.word	0x08003e3d
 8003d74:	08003e3d 	.word	0x08003e3d
 8003d78:	08003e3d 	.word	0x08003e3d
 8003d7c:	08003e3d 	.word	0x08003e3d
 8003d80:	08003e3d 	.word	0x08003e3d
 8003d84:	08003e3d 	.word	0x08003e3d
 8003d88:	08003e3d 	.word	0x08003e3d
 8003d8c:	08003e11 	.word	0x08003e11
 8003d90:	08003e3d 	.word	0x08003e3d
 8003d94:	08003e3d 	.word	0x08003e3d
 8003d98:	08003e3d 	.word	0x08003e3d
 8003d9c:	08003e3d 	.word	0x08003e3d
 8003da0:	08003e3d 	.word	0x08003e3d
 8003da4:	08003e3d 	.word	0x08003e3d
 8003da8:	08003e3d 	.word	0x08003e3d
 8003dac:	08003e27 	.word	0x08003e27
 8003db0:	08003e3d 	.word	0x08003e3d
 8003db4:	08003e3d 	.word	0x08003e3d
 8003db8:	08003e3d 	.word	0x08003e3d
 8003dbc:	08003e3d 	.word	0x08003e3d
 8003dc0:	08003e3d 	.word	0x08003e3d
 8003dc4:	08003e3d 	.word	0x08003e3d
 8003dc8:	08003e3d 	.word	0x08003e3d
 8003dcc:	08003e45 	.word	0x08003e45
 8003dd0:	08003e3d 	.word	0x08003e3d
 8003dd4:	08003e3d 	.word	0x08003e3d
 8003dd8:	08003e3d 	.word	0x08003e3d
 8003ddc:	08003e3d 	.word	0x08003e3d
 8003de0:	08003e3d 	.word	0x08003e3d
 8003de4:	08003e3d 	.word	0x08003e3d
 8003de8:	08003e3d 	.word	0x08003e3d
 8003dec:	08003e45 	.word	0x08003e45
 8003df0:	08003e3d 	.word	0x08003e3d
 8003df4:	08003e3d 	.word	0x08003e3d
 8003df8:	08003e3d 	.word	0x08003e3d
 8003dfc:	08003e3d 	.word	0x08003e3d
 8003e00:	08003e3d 	.word	0x08003e3d
 8003e04:	08003e3d 	.word	0x08003e3d
 8003e08:	08003e3d 	.word	0x08003e3d
 8003e0c:	08003e45 	.word	0x08003e45
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e14:	3308      	adds	r3, #8
 8003e16:	2101      	movs	r1, #1
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f000 ffc3 	bl	8004da4 <RCCEx_PLL2_Config>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e24:	e00f      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e2a:	3328      	adds	r3, #40	@ 0x28
 8003e2c:	2101      	movs	r1, #1
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f001 f86a 	bl	8004f08 <RCCEx_PLL3_Config>
 8003e34:	4603      	mov	r3, r0
 8003e36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003e3a:	e004      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e42:	e000      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003e44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d10a      	bne.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003e4e:	4bbf      	ldr	r3, [pc, #764]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e52:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e5c:	4abb      	ldr	r2, [pc, #748]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003e5e:	430b      	orrs	r3, r1
 8003e60:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e62:	e003      	b.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003e6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e74:	f002 0302 	and.w	r3, r2, #2
 8003e78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003e82:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003e86:	460b      	mov	r3, r1
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	d041      	beq.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e90:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e92:	2b05      	cmp	r3, #5
 8003e94:	d824      	bhi.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003e96:	a201      	add	r2, pc, #4	@ (adr r2, 8003e9c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e9c:	08003ee9 	.word	0x08003ee9
 8003ea0:	08003eb5 	.word	0x08003eb5
 8003ea4:	08003ecb 	.word	0x08003ecb
 8003ea8:	08003ee9 	.word	0x08003ee9
 8003eac:	08003ee9 	.word	0x08003ee9
 8003eb0:	08003ee9 	.word	0x08003ee9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb8:	3308      	adds	r3, #8
 8003eba:	2101      	movs	r1, #1
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f000 ff71 	bl	8004da4 <RCCEx_PLL2_Config>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003ec8:	e00f      	b.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003eca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ece:	3328      	adds	r3, #40	@ 0x28
 8003ed0:	2101      	movs	r1, #1
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f001 f818 	bl	8004f08 <RCCEx_PLL3_Config>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003ede:	e004      	b.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ee6:	e000      	b.n	8003eea <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003ee8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003eea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10a      	bne.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003ef2:	4b96      	ldr	r3, [pc, #600]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ef6:	f023 0107 	bic.w	r1, r3, #7
 8003efa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003efe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f00:	4a92      	ldr	r2, [pc, #584]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f02:	430b      	orrs	r3, r1
 8003f04:	6553      	str	r3, [r2, #84]	@ 0x54
 8003f06:	e003      	b.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003f10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f18:	f002 0304 	and.w	r3, r2, #4
 8003f1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f20:	2300      	movs	r3, #0
 8003f22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f26:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003f2a:	460b      	mov	r3, r1
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	d044      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f38:	2b05      	cmp	r3, #5
 8003f3a:	d825      	bhi.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003f3c:	a201      	add	r2, pc, #4	@ (adr r2, 8003f44 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f42:	bf00      	nop
 8003f44:	08003f91 	.word	0x08003f91
 8003f48:	08003f5d 	.word	0x08003f5d
 8003f4c:	08003f73 	.word	0x08003f73
 8003f50:	08003f91 	.word	0x08003f91
 8003f54:	08003f91 	.word	0x08003f91
 8003f58:	08003f91 	.word	0x08003f91
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f60:	3308      	adds	r3, #8
 8003f62:	2101      	movs	r1, #1
 8003f64:	4618      	mov	r0, r3
 8003f66:	f000 ff1d 	bl	8004da4 <RCCEx_PLL2_Config>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003f70:	e00f      	b.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f76:	3328      	adds	r3, #40	@ 0x28
 8003f78:	2101      	movs	r1, #1
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f000 ffc4 	bl	8004f08 <RCCEx_PLL3_Config>
 8003f80:	4603      	mov	r3, r0
 8003f82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003f86:	e004      	b.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f8e:	e000      	b.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003f90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d10b      	bne.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003f9a:	4b6c      	ldr	r3, [pc, #432]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f9e:	f023 0107 	bic.w	r1, r3, #7
 8003fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003faa:	4a68      	ldr	r2, [pc, #416]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fac:	430b      	orrs	r3, r1
 8003fae:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fb0:	e003      	b.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fc2:	f002 0320 	and.w	r3, r2, #32
 8003fc6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003fca:	2300      	movs	r3, #0
 8003fcc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003fd0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	d055      	beq.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fe2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fe6:	d033      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003fe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fec:	d82c      	bhi.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003fee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ff2:	d02f      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003ff4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ff8:	d826      	bhi.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003ffa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ffe:	d02b      	beq.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004000:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004004:	d820      	bhi.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004006:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800400a:	d012      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800400c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004010:	d81a      	bhi.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004012:	2b00      	cmp	r3, #0
 8004014:	d022      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004016:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800401a:	d115      	bne.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800401c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004020:	3308      	adds	r3, #8
 8004022:	2100      	movs	r1, #0
 8004024:	4618      	mov	r0, r3
 8004026:	f000 febd 	bl	8004da4 <RCCEx_PLL2_Config>
 800402a:	4603      	mov	r3, r0
 800402c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004030:	e015      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004036:	3328      	adds	r3, #40	@ 0x28
 8004038:	2102      	movs	r1, #2
 800403a:	4618      	mov	r0, r3
 800403c:	f000 ff64 	bl	8004f08 <RCCEx_PLL3_Config>
 8004040:	4603      	mov	r3, r0
 8004042:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004046:	e00a      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800404e:	e006      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004050:	bf00      	nop
 8004052:	e004      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004054:	bf00      	nop
 8004056:	e002      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004058:	bf00      	nop
 800405a:	e000      	b.n	800405e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800405c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800405e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10b      	bne.n	800407e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004066:	4b39      	ldr	r3, [pc, #228]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800406a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800406e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004072:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004076:	4a35      	ldr	r2, [pc, #212]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004078:	430b      	orrs	r3, r1
 800407a:	6553      	str	r3, [r2, #84]	@ 0x54
 800407c:	e003      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800407e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004082:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004086:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800408a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800408e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004092:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004096:	2300      	movs	r3, #0
 8004098:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800409c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80040a0:	460b      	mov	r3, r1
 80040a2:	4313      	orrs	r3, r2
 80040a4:	d058      	beq.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80040a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80040ae:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80040b2:	d033      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80040b4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80040b8:	d82c      	bhi.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040be:	d02f      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80040c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040c4:	d826      	bhi.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80040ca:	d02b      	beq.n	8004124 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80040cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80040d0:	d820      	bhi.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040d6:	d012      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80040d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040dc:	d81a      	bhi.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d022      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80040e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040e6:	d115      	bne.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ec:	3308      	adds	r3, #8
 80040ee:	2100      	movs	r1, #0
 80040f0:	4618      	mov	r0, r3
 80040f2:	f000 fe57 	bl	8004da4 <RCCEx_PLL2_Config>
 80040f6:	4603      	mov	r3, r0
 80040f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80040fc:	e015      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004102:	3328      	adds	r3, #40	@ 0x28
 8004104:	2102      	movs	r1, #2
 8004106:	4618      	mov	r0, r3
 8004108:	f000 fefe 	bl	8004f08 <RCCEx_PLL3_Config>
 800410c:	4603      	mov	r3, r0
 800410e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004112:	e00a      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800411a:	e006      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800411c:	bf00      	nop
 800411e:	e004      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004120:	bf00      	nop
 8004122:	e002      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004124:	bf00      	nop
 8004126:	e000      	b.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004128:	bf00      	nop
    }

    if (ret == HAL_OK)
 800412a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800412e:	2b00      	cmp	r3, #0
 8004130:	d10e      	bne.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004132:	4b06      	ldr	r3, [pc, #24]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004136:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800413a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004142:	4a02      	ldr	r2, [pc, #8]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004144:	430b      	orrs	r3, r1
 8004146:	6593      	str	r3, [r2, #88]	@ 0x58
 8004148:	e006      	b.n	8004158 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800414a:	bf00      	nop
 800414c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004150:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004154:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800415c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004160:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004164:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004168:	2300      	movs	r3, #0
 800416a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800416e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004172:	460b      	mov	r3, r1
 8004174:	4313      	orrs	r3, r2
 8004176:	d055      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800417c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004180:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004184:	d033      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004186:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800418a:	d82c      	bhi.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800418c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004190:	d02f      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004192:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004196:	d826      	bhi.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004198:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800419c:	d02b      	beq.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800419e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80041a2:	d820      	bhi.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041a4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041a8:	d012      	beq.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80041aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041ae:	d81a      	bhi.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d022      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80041b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041b8:	d115      	bne.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80041ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041be:	3308      	adds	r3, #8
 80041c0:	2100      	movs	r1, #0
 80041c2:	4618      	mov	r0, r3
 80041c4:	f000 fdee 	bl	8004da4 <RCCEx_PLL2_Config>
 80041c8:	4603      	mov	r3, r0
 80041ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80041ce:	e015      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80041d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d4:	3328      	adds	r3, #40	@ 0x28
 80041d6:	2102      	movs	r1, #2
 80041d8:	4618      	mov	r0, r3
 80041da:	f000 fe95 	bl	8004f08 <RCCEx_PLL3_Config>
 80041de:	4603      	mov	r3, r0
 80041e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80041e4:	e00a      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041ec:	e006      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80041ee:	bf00      	nop
 80041f0:	e004      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80041f2:	bf00      	nop
 80041f4:	e002      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80041f6:	bf00      	nop
 80041f8:	e000      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80041fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004200:	2b00      	cmp	r3, #0
 8004202:	d10b      	bne.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004204:	4ba1      	ldr	r3, [pc, #644]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004206:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004208:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800420c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004210:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004214:	4a9d      	ldr	r2, [pc, #628]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004216:	430b      	orrs	r3, r1
 8004218:	6593      	str	r3, [r2, #88]	@ 0x58
 800421a:	e003      	b.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800421c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004220:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800422c:	f002 0308 	and.w	r3, r2, #8
 8004230:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004234:	2300      	movs	r3, #0
 8004236:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800423a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800423e:	460b      	mov	r3, r1
 8004240:	4313      	orrs	r3, r2
 8004242:	d01e      	beq.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004248:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800424c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004250:	d10c      	bne.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004256:	3328      	adds	r3, #40	@ 0x28
 8004258:	2102      	movs	r1, #2
 800425a:	4618      	mov	r0, r3
 800425c:	f000 fe54 	bl	8004f08 <RCCEx_PLL3_Config>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d002      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800426c:	4b87      	ldr	r3, [pc, #540]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800426e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004270:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004278:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800427c:	4a83      	ldr	r2, [pc, #524]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800427e:	430b      	orrs	r3, r1
 8004280:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800428a:	f002 0310 	and.w	r3, r2, #16
 800428e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004292:	2300      	movs	r3, #0
 8004294:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004298:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800429c:	460b      	mov	r3, r1
 800429e:	4313      	orrs	r3, r2
 80042a0:	d01e      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80042a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80042ae:	d10c      	bne.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80042b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042b4:	3328      	adds	r3, #40	@ 0x28
 80042b6:	2102      	movs	r1, #2
 80042b8:	4618      	mov	r0, r3
 80042ba:	f000 fe25 	bl	8004f08 <RCCEx_PLL3_Config>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d002      	beq.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80042ca:	4b70      	ldr	r3, [pc, #448]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80042d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042da:	4a6c      	ldr	r2, [pc, #432]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80042dc:	430b      	orrs	r3, r1
 80042de:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80042e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80042ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80042f0:	2300      	movs	r3, #0
 80042f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80042f6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80042fa:	460b      	mov	r3, r1
 80042fc:	4313      	orrs	r3, r2
 80042fe:	d03e      	beq.n	800437e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004304:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004308:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800430c:	d022      	beq.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800430e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004312:	d81b      	bhi.n	800434c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004314:	2b00      	cmp	r3, #0
 8004316:	d003      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004318:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800431c:	d00b      	beq.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800431e:	e015      	b.n	800434c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004324:	3308      	adds	r3, #8
 8004326:	2100      	movs	r1, #0
 8004328:	4618      	mov	r0, r3
 800432a:	f000 fd3b 	bl	8004da4 <RCCEx_PLL2_Config>
 800432e:	4603      	mov	r3, r0
 8004330:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004334:	e00f      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800433a:	3328      	adds	r3, #40	@ 0x28
 800433c:	2102      	movs	r1, #2
 800433e:	4618      	mov	r0, r3
 8004340:	f000 fde2 	bl	8004f08 <RCCEx_PLL3_Config>
 8004344:	4603      	mov	r3, r0
 8004346:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800434a:	e004      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004352:	e000      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004354:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004356:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800435a:	2b00      	cmp	r3, #0
 800435c:	d10b      	bne.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800435e:	4b4b      	ldr	r3, [pc, #300]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004362:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800436e:	4a47      	ldr	r2, [pc, #284]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004370:	430b      	orrs	r3, r1
 8004372:	6593      	str	r3, [r2, #88]	@ 0x58
 8004374:	e003      	b.n	800437e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004376:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800437a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800437e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004386:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800438a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800438c:	2300      	movs	r3, #0
 800438e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004390:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004394:	460b      	mov	r3, r1
 8004396:	4313      	orrs	r3, r2
 8004398:	d03b      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800439a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800439e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043a2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043a6:	d01f      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80043a8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80043ac:	d818      	bhi.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80043ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043b2:	d003      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80043b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043b8:	d007      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80043ba:	e011      	b.n	80043e0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043bc:	4b33      	ldr	r3, [pc, #204]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c0:	4a32      	ldr	r2, [pc, #200]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80043c8:	e00f      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80043ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ce:	3328      	adds	r3, #40	@ 0x28
 80043d0:	2101      	movs	r1, #1
 80043d2:	4618      	mov	r0, r3
 80043d4:	f000 fd98 	bl	8004f08 <RCCEx_PLL3_Config>
 80043d8:	4603      	mov	r3, r0
 80043da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80043de:	e004      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043e6:	e000      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80043e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d10b      	bne.n	800440a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80043f2:	4b26      	ldr	r3, [pc, #152]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043f6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80043fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004402:	4a22      	ldr	r2, [pc, #136]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004404:	430b      	orrs	r3, r1
 8004406:	6553      	str	r3, [r2, #84]	@ 0x54
 8004408:	e003      	b.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800440a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800440e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800441e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004420:	2300      	movs	r3, #0
 8004422:	677b      	str	r3, [r7, #116]	@ 0x74
 8004424:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004428:	460b      	mov	r3, r1
 800442a:	4313      	orrs	r3, r2
 800442c:	d034      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800442e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004434:	2b00      	cmp	r3, #0
 8004436:	d003      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004438:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800443c:	d007      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800443e:	e011      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004440:	4b12      	ldr	r3, [pc, #72]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004444:	4a11      	ldr	r2, [pc, #68]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004446:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800444a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800444c:	e00e      	b.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800444e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004452:	3308      	adds	r3, #8
 8004454:	2102      	movs	r1, #2
 8004456:	4618      	mov	r0, r3
 8004458:	f000 fca4 	bl	8004da4 <RCCEx_PLL2_Config>
 800445c:	4603      	mov	r3, r0
 800445e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004462:	e003      	b.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800446a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800446c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004470:	2b00      	cmp	r3, #0
 8004472:	d10d      	bne.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004474:	4b05      	ldr	r3, [pc, #20]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004476:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004478:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800447c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004480:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004482:	4a02      	ldr	r2, [pc, #8]	@ (800448c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004484:	430b      	orrs	r3, r1
 8004486:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004488:	e006      	b.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800448a:	bf00      	nop
 800448c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004490:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004494:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800449c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80044a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80044a6:	2300      	movs	r3, #0
 80044a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80044aa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80044ae:	460b      	mov	r3, r1
 80044b0:	4313      	orrs	r3, r2
 80044b2:	d00c      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80044b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b8:	3328      	adds	r3, #40	@ 0x28
 80044ba:	2102      	movs	r1, #2
 80044bc:	4618      	mov	r0, r3
 80044be:	f000 fd23 	bl	8004f08 <RCCEx_PLL3_Config>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d002      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80044ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044d6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80044da:	663b      	str	r3, [r7, #96]	@ 0x60
 80044dc:	2300      	movs	r3, #0
 80044de:	667b      	str	r3, [r7, #100]	@ 0x64
 80044e0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80044e4:	460b      	mov	r3, r1
 80044e6:	4313      	orrs	r3, r2
 80044e8:	d038      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80044ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044f6:	d018      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80044f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044fc:	d811      	bhi.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80044fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004502:	d014      	beq.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004504:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004508:	d80b      	bhi.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800450a:	2b00      	cmp	r3, #0
 800450c:	d011      	beq.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800450e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004512:	d106      	bne.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004514:	4bc3      	ldr	r3, [pc, #780]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004518:	4ac2      	ldr	r2, [pc, #776]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800451a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800451e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004520:	e008      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004528:	e004      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800452a:	bf00      	nop
 800452c:	e002      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800452e:	bf00      	nop
 8004530:	e000      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004532:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004534:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004538:	2b00      	cmp	r3, #0
 800453a:	d10b      	bne.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800453c:	4bb9      	ldr	r3, [pc, #740]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800453e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004540:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004544:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004548:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800454c:	4ab5      	ldr	r2, [pc, #724]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800454e:	430b      	orrs	r3, r1
 8004550:	6553      	str	r3, [r2, #84]	@ 0x54
 8004552:	e003      	b.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004554:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004558:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800455c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004564:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004568:	65bb      	str	r3, [r7, #88]	@ 0x58
 800456a:	2300      	movs	r3, #0
 800456c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800456e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004572:	460b      	mov	r3, r1
 8004574:	4313      	orrs	r3, r2
 8004576:	d009      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004578:	4baa      	ldr	r3, [pc, #680]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800457a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800457c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004584:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004586:	4aa7      	ldr	r2, [pc, #668]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004588:	430b      	orrs	r3, r1
 800458a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800458c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004594:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004598:	653b      	str	r3, [r7, #80]	@ 0x50
 800459a:	2300      	movs	r3, #0
 800459c:	657b      	str	r3, [r7, #84]	@ 0x54
 800459e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80045a2:	460b      	mov	r3, r1
 80045a4:	4313      	orrs	r3, r2
 80045a6:	d00a      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80045a8:	4b9e      	ldr	r3, [pc, #632]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045aa:	691b      	ldr	r3, [r3, #16]
 80045ac:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80045b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80045b8:	4a9a      	ldr	r2, [pc, #616]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045ba:	430b      	orrs	r3, r1
 80045bc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80045ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045cc:	2300      	movs	r3, #0
 80045ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045d0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80045d4:	460b      	mov	r3, r1
 80045d6:	4313      	orrs	r3, r2
 80045d8:	d009      	beq.n	80045ee <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045da:	4b92      	ldr	r3, [pc, #584]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045de:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80045e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045e8:	4a8e      	ldr	r2, [pc, #568]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80045ea:	430b      	orrs	r3, r1
 80045ec:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80045ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80045fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80045fc:	2300      	movs	r3, #0
 80045fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8004600:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004604:	460b      	mov	r3, r1
 8004606:	4313      	orrs	r3, r2
 8004608:	d00e      	beq.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800460a:	4b86      	ldr	r3, [pc, #536]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	4a85      	ldr	r2, [pc, #532]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004610:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004614:	6113      	str	r3, [r2, #16]
 8004616:	4b83      	ldr	r3, [pc, #524]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004618:	6919      	ldr	r1, [r3, #16]
 800461a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800461e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004622:	4a80      	ldr	r2, [pc, #512]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004624:	430b      	orrs	r3, r1
 8004626:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004630:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004634:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004636:	2300      	movs	r3, #0
 8004638:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800463a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800463e:	460b      	mov	r3, r1
 8004640:	4313      	orrs	r3, r2
 8004642:	d009      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004644:	4b77      	ldr	r3, [pc, #476]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004648:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800464c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004652:	4a74      	ldr	r2, [pc, #464]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004654:	430b      	orrs	r3, r1
 8004656:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004658:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800465c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004660:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004664:	633b      	str	r3, [r7, #48]	@ 0x30
 8004666:	2300      	movs	r3, #0
 8004668:	637b      	str	r3, [r7, #52]	@ 0x34
 800466a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800466e:	460b      	mov	r3, r1
 8004670:	4313      	orrs	r3, r2
 8004672:	d00a      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004674:	4b6b      	ldr	r3, [pc, #428]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004678:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800467c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004680:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004684:	4a67      	ldr	r2, [pc, #412]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004686:	430b      	orrs	r3, r1
 8004688:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800468a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004692:	2100      	movs	r1, #0
 8004694:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800469c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80046a0:	460b      	mov	r3, r1
 80046a2:	4313      	orrs	r3, r2
 80046a4:	d011      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046aa:	3308      	adds	r3, #8
 80046ac:	2100      	movs	r1, #0
 80046ae:	4618      	mov	r0, r3
 80046b0:	f000 fb78 	bl	8004da4 <RCCEx_PLL2_Config>
 80046b4:	4603      	mov	r3, r0
 80046b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80046ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d003      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80046ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d2:	2100      	movs	r1, #0
 80046d4:	6239      	str	r1, [r7, #32]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	627b      	str	r3, [r7, #36]	@ 0x24
 80046dc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80046e0:	460b      	mov	r3, r1
 80046e2:	4313      	orrs	r3, r2
 80046e4:	d011      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80046e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ea:	3308      	adds	r3, #8
 80046ec:	2101      	movs	r1, #1
 80046ee:	4618      	mov	r0, r3
 80046f0:	f000 fb58 	bl	8004da4 <RCCEx_PLL2_Config>
 80046f4:	4603      	mov	r3, r0
 80046f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80046fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d003      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004702:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004706:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800470a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004712:	2100      	movs	r1, #0
 8004714:	61b9      	str	r1, [r7, #24]
 8004716:	f003 0304 	and.w	r3, r3, #4
 800471a:	61fb      	str	r3, [r7, #28]
 800471c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004720:	460b      	mov	r3, r1
 8004722:	4313      	orrs	r3, r2
 8004724:	d011      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800472a:	3308      	adds	r3, #8
 800472c:	2102      	movs	r1, #2
 800472e:	4618      	mov	r0, r3
 8004730:	f000 fb38 	bl	8004da4 <RCCEx_PLL2_Config>
 8004734:	4603      	mov	r3, r0
 8004736:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800473a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800473e:	2b00      	cmp	r3, #0
 8004740:	d003      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004742:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004746:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800474a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004752:	2100      	movs	r1, #0
 8004754:	6139      	str	r1, [r7, #16]
 8004756:	f003 0308 	and.w	r3, r3, #8
 800475a:	617b      	str	r3, [r7, #20]
 800475c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004760:	460b      	mov	r3, r1
 8004762:	4313      	orrs	r3, r2
 8004764:	d011      	beq.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800476a:	3328      	adds	r3, #40	@ 0x28
 800476c:	2100      	movs	r1, #0
 800476e:	4618      	mov	r0, r3
 8004770:	f000 fbca 	bl	8004f08 <RCCEx_PLL3_Config>
 8004774:	4603      	mov	r3, r0
 8004776:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800477a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800477e:	2b00      	cmp	r3, #0
 8004780:	d003      	beq.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004782:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004786:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800478a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800478e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004792:	2100      	movs	r1, #0
 8004794:	60b9      	str	r1, [r7, #8]
 8004796:	f003 0310 	and.w	r3, r3, #16
 800479a:	60fb      	str	r3, [r7, #12]
 800479c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80047a0:	460b      	mov	r3, r1
 80047a2:	4313      	orrs	r3, r2
 80047a4:	d011      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047aa:	3328      	adds	r3, #40	@ 0x28
 80047ac:	2101      	movs	r1, #1
 80047ae:	4618      	mov	r0, r3
 80047b0:	f000 fbaa 	bl	8004f08 <RCCEx_PLL3_Config>
 80047b4:	4603      	mov	r3, r0
 80047b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80047ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d003      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80047ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d2:	2100      	movs	r1, #0
 80047d4:	6039      	str	r1, [r7, #0]
 80047d6:	f003 0320 	and.w	r3, r3, #32
 80047da:	607b      	str	r3, [r7, #4]
 80047dc:	e9d7 1200 	ldrd	r1, r2, [r7]
 80047e0:	460b      	mov	r3, r1
 80047e2:	4313      	orrs	r3, r2
 80047e4:	d011      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80047e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ea:	3328      	adds	r3, #40	@ 0x28
 80047ec:	2102      	movs	r1, #2
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 fb8a 	bl	8004f08 <RCCEx_PLL3_Config>
 80047f4:	4603      	mov	r3, r0
 80047f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80047fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d003      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004802:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004806:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800480a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800480e:	2b00      	cmp	r3, #0
 8004810:	d101      	bne.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004812:	2300      	movs	r3, #0
 8004814:	e000      	b.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
}
 8004818:	4618      	mov	r0, r3
 800481a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800481e:	46bd      	mov	sp, r7
 8004820:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004824:	58024400 	.word	0x58024400

08004828 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800482c:	f7fe fd96 	bl	800335c <HAL_RCC_GetHCLKFreq>
 8004830:	4602      	mov	r2, r0
 8004832:	4b06      	ldr	r3, [pc, #24]	@ (800484c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	091b      	lsrs	r3, r3, #4
 8004838:	f003 0307 	and.w	r3, r3, #7
 800483c:	4904      	ldr	r1, [pc, #16]	@ (8004850 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800483e:	5ccb      	ldrb	r3, [r1, r3]
 8004840:	f003 031f 	and.w	r3, r3, #31
 8004844:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004848:	4618      	mov	r0, r3
 800484a:	bd80      	pop	{r7, pc}
 800484c:	58024400 	.word	0x58024400
 8004850:	08007fb0 	.word	0x08007fb0

08004854 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004854:	b480      	push	{r7}
 8004856:	b089      	sub	sp, #36	@ 0x24
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800485c:	4ba1      	ldr	r3, [pc, #644]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800485e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004860:	f003 0303 	and.w	r3, r3, #3
 8004864:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004866:	4b9f      	ldr	r3, [pc, #636]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800486a:	0b1b      	lsrs	r3, r3, #12
 800486c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004870:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004872:	4b9c      	ldr	r3, [pc, #624]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004876:	091b      	lsrs	r3, r3, #4
 8004878:	f003 0301 	and.w	r3, r3, #1
 800487c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800487e:	4b99      	ldr	r3, [pc, #612]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004882:	08db      	lsrs	r3, r3, #3
 8004884:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004888:	693a      	ldr	r2, [r7, #16]
 800488a:	fb02 f303 	mul.w	r3, r2, r3
 800488e:	ee07 3a90 	vmov	s15, r3
 8004892:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004896:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	2b00      	cmp	r3, #0
 800489e:	f000 8111 	beq.w	8004ac4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	2b02      	cmp	r3, #2
 80048a6:	f000 8083 	beq.w	80049b0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	f200 80a1 	bhi.w	80049f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80048b2:	69bb      	ldr	r3, [r7, #24]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d003      	beq.n	80048c0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80048b8:	69bb      	ldr	r3, [r7, #24]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d056      	beq.n	800496c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80048be:	e099      	b.n	80049f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80048c0:	4b88      	ldr	r3, [pc, #544]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0320 	and.w	r3, r3, #32
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d02d      	beq.n	8004928 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80048cc:	4b85      	ldr	r3, [pc, #532]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	08db      	lsrs	r3, r3, #3
 80048d2:	f003 0303 	and.w	r3, r3, #3
 80048d6:	4a84      	ldr	r2, [pc, #528]	@ (8004ae8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80048d8:	fa22 f303 	lsr.w	r3, r2, r3
 80048dc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	ee07 3a90 	vmov	s15, r3
 80048e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	ee07 3a90 	vmov	s15, r3
 80048ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048f6:	4b7b      	ldr	r3, [pc, #492]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80048f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048fe:	ee07 3a90 	vmov	s15, r3
 8004902:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004906:	ed97 6a03 	vldr	s12, [r7, #12]
 800490a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800490e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004912:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004916:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800491a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800491e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004922:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004926:	e087      	b.n	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	ee07 3a90 	vmov	s15, r3
 800492e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004932:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004af0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004936:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800493a:	4b6a      	ldr	r3, [pc, #424]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800493c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800493e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004942:	ee07 3a90 	vmov	s15, r3
 8004946:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800494a:	ed97 6a03 	vldr	s12, [r7, #12]
 800494e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004952:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800495a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800495e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004966:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800496a:	e065      	b.n	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	ee07 3a90 	vmov	s15, r3
 8004972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004976:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004af4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800497a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800497e:	4b59      	ldr	r3, [pc, #356]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004982:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004986:	ee07 3a90 	vmov	s15, r3
 800498a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800498e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004992:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004996:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800499a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800499e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80049ae:	e043      	b.n	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80049b0:	697b      	ldr	r3, [r7, #20]
 80049b2:	ee07 3a90 	vmov	s15, r3
 80049b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ba:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004af8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80049be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049c2:	4b48      	ldr	r3, [pc, #288]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049ca:	ee07 3a90 	vmov	s15, r3
 80049ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80049d6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80049da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80049f2:	e021      	b.n	8004a38 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	ee07 3a90 	vmov	s15, r3
 80049fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049fe:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004af4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004a02:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a06:	4b37      	ldr	r3, [pc, #220]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a0e:	ee07 3a90 	vmov	s15, r3
 8004a12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a16:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a1a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004aec <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004a1e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a22:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a2a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a2e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a32:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004a36:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004a38:	4b2a      	ldr	r3, [pc, #168]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a3c:	0a5b      	lsrs	r3, r3, #9
 8004a3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a42:	ee07 3a90 	vmov	s15, r3
 8004a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a4a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a4e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a52:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a5e:	ee17 2a90 	vmov	r2, s15
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004a66:	4b1f      	ldr	r3, [pc, #124]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a6a:	0c1b      	lsrs	r3, r3, #16
 8004a6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a70:	ee07 3a90 	vmov	s15, r3
 8004a74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a78:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a7c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a80:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a8c:	ee17 2a90 	vmov	r2, s15
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004a94:	4b13      	ldr	r3, [pc, #76]	@ (8004ae4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a98:	0e1b      	lsrs	r3, r3, #24
 8004a9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a9e:	ee07 3a90 	vmov	s15, r3
 8004aa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004aa6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004aaa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004aae:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ab2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ab6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004aba:	ee17 2a90 	vmov	r2, s15
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	609a      	str	r2, [r3, #8]
}
 8004ad6:	bf00      	nop
 8004ad8:	3724      	adds	r7, #36	@ 0x24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	58024400 	.word	0x58024400
 8004ae8:	03d09000 	.word	0x03d09000
 8004aec:	46000000 	.word	0x46000000
 8004af0:	4c742400 	.word	0x4c742400
 8004af4:	4a742400 	.word	0x4a742400
 8004af8:	4bbebc20 	.word	0x4bbebc20

08004afc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b089      	sub	sp, #36	@ 0x24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004b04:	4ba1      	ldr	r3, [pc, #644]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b08:	f003 0303 	and.w	r3, r3, #3
 8004b0c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004b0e:	4b9f      	ldr	r3, [pc, #636]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b12:	0d1b      	lsrs	r3, r3, #20
 8004b14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b18:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004b1a:	4b9c      	ldr	r3, [pc, #624]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b1e:	0a1b      	lsrs	r3, r3, #8
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004b26:	4b99      	ldr	r3, [pc, #612]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b2a:	08db      	lsrs	r3, r3, #3
 8004b2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	fb02 f303 	mul.w	r3, r2, r3
 8004b36:	ee07 3a90 	vmov	s15, r3
 8004b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b3e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	f000 8111 	beq.w	8004d6c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	f000 8083 	beq.w	8004c58 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004b52:	69bb      	ldr	r3, [r7, #24]
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	f200 80a1 	bhi.w	8004c9c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d003      	beq.n	8004b68 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d056      	beq.n	8004c14 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004b66:	e099      	b.n	8004c9c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b68:	4b88      	ldr	r3, [pc, #544]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0320 	and.w	r3, r3, #32
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d02d      	beq.n	8004bd0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004b74:	4b85      	ldr	r3, [pc, #532]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	08db      	lsrs	r3, r3, #3
 8004b7a:	f003 0303 	and.w	r3, r3, #3
 8004b7e:	4a84      	ldr	r2, [pc, #528]	@ (8004d90 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004b80:	fa22 f303 	lsr.w	r3, r2, r3
 8004b84:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	ee07 3a90 	vmov	s15, r3
 8004b8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	ee07 3a90 	vmov	s15, r3
 8004b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b9e:	4b7b      	ldr	r3, [pc, #492]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ba2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ba6:	ee07 3a90 	vmov	s15, r3
 8004baa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bae:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bb2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bca:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004bce:	e087      	b.n	8004ce0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	ee07 3a90 	vmov	s15, r3
 8004bd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bda:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004d98 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004bde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004be2:	4b6a      	ldr	r3, [pc, #424]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bea:	ee07 3a90 	vmov	s15, r3
 8004bee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bf2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bf6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004bfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c12:	e065      	b.n	8004ce0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	ee07 3a90 	vmov	s15, r3
 8004c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c1e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004d9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004c22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c26:	4b59      	ldr	r3, [pc, #356]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c2e:	ee07 3a90 	vmov	s15, r3
 8004c32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c36:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c3a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c56:	e043      	b.n	8004ce0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	ee07 3a90 	vmov	s15, r3
 8004c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c62:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004da0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004c66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c6a:	4b48      	ldr	r3, [pc, #288]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c72:	ee07 3a90 	vmov	s15, r3
 8004c76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c7e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004c82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c9a:	e021      	b.n	8004ce0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	ee07 3a90 	vmov	s15, r3
 8004ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ca6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004d9c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004caa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cae:	4b37      	ldr	r3, [pc, #220]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cb6:	ee07 3a90 	vmov	s15, r3
 8004cba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8004cc2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004d94 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004cc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cda:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004cde:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce4:	0a5b      	lsrs	r3, r3, #9
 8004ce6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cea:	ee07 3a90 	vmov	s15, r3
 8004cee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cf2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004cf6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004cfa:	edd7 6a07 	vldr	s13, [r7, #28]
 8004cfe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d06:	ee17 2a90 	vmov	r2, s15
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004d0e:	4b1f      	ldr	r3, [pc, #124]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d12:	0c1b      	lsrs	r3, r3, #16
 8004d14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d18:	ee07 3a90 	vmov	s15, r3
 8004d1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d20:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d24:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d28:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d34:	ee17 2a90 	vmov	r2, s15
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004d3c:	4b13      	ldr	r3, [pc, #76]	@ (8004d8c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d40:	0e1b      	lsrs	r3, r3, #24
 8004d42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d46:	ee07 3a90 	vmov	s15, r3
 8004d4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d52:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004d56:	edd7 6a07 	vldr	s13, [r7, #28]
 8004d5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004d5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d62:	ee17 2a90 	vmov	r2, s15
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004d6a:	e008      	b.n	8004d7e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	609a      	str	r2, [r3, #8]
}
 8004d7e:	bf00      	nop
 8004d80:	3724      	adds	r7, #36	@ 0x24
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	58024400 	.word	0x58024400
 8004d90:	03d09000 	.word	0x03d09000
 8004d94:	46000000 	.word	0x46000000
 8004d98:	4c742400 	.word	0x4c742400
 8004d9c:	4a742400 	.word	0x4a742400
 8004da0:	4bbebc20 	.word	0x4bbebc20

08004da4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004dae:	2300      	movs	r3, #0
 8004db0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004db2:	4b53      	ldr	r3, [pc, #332]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db6:	f003 0303 	and.w	r3, r3, #3
 8004dba:	2b03      	cmp	r3, #3
 8004dbc:	d101      	bne.n	8004dc2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e099      	b.n	8004ef6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004dc2:	4b4f      	ldr	r3, [pc, #316]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a4e      	ldr	r2, [pc, #312]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004dc8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004dcc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dce:	f7fc fa33 	bl	8001238 <HAL_GetTick>
 8004dd2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004dd4:	e008      	b.n	8004de8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004dd6:	f7fc fa2f 	bl	8001238 <HAL_GetTick>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	2b02      	cmp	r3, #2
 8004de2:	d901      	bls.n	8004de8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004de4:	2303      	movs	r3, #3
 8004de6:	e086      	b.n	8004ef6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004de8:	4b45      	ldr	r3, [pc, #276]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d1f0      	bne.n	8004dd6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004df4:	4b42      	ldr	r3, [pc, #264]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004df8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	031b      	lsls	r3, r3, #12
 8004e02:	493f      	ldr	r1, [pc, #252]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	628b      	str	r3, [r1, #40]	@ 0x28
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	3b01      	subs	r3, #1
 8004e18:	025b      	lsls	r3, r3, #9
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	431a      	orrs	r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	3b01      	subs	r3, #1
 8004e24:	041b      	lsls	r3, r3, #16
 8004e26:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004e2a:	431a      	orrs	r2, r3
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	3b01      	subs	r3, #1
 8004e32:	061b      	lsls	r3, r3, #24
 8004e34:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004e38:	4931      	ldr	r1, [pc, #196]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004e3e:	4b30      	ldr	r3, [pc, #192]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e42:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	492d      	ldr	r1, [pc, #180]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004e50:	4b2b      	ldr	r3, [pc, #172]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e54:	f023 0220 	bic.w	r2, r3, #32
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	699b      	ldr	r3, [r3, #24]
 8004e5c:	4928      	ldr	r1, [pc, #160]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004e62:	4b27      	ldr	r3, [pc, #156]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e66:	4a26      	ldr	r2, [pc, #152]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e68:	f023 0310 	bic.w	r3, r3, #16
 8004e6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004e6e:	4b24      	ldr	r3, [pc, #144]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e72:	4b24      	ldr	r3, [pc, #144]	@ (8004f04 <RCCEx_PLL2_Config+0x160>)
 8004e74:	4013      	ands	r3, r2
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	69d2      	ldr	r2, [r2, #28]
 8004e7a:	00d2      	lsls	r2, r2, #3
 8004e7c:	4920      	ldr	r1, [pc, #128]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004e82:	4b1f      	ldr	r3, [pc, #124]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e86:	4a1e      	ldr	r2, [pc, #120]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e88:	f043 0310 	orr.w	r3, r3, #16
 8004e8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d106      	bne.n	8004ea2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004e94:	4b1a      	ldr	r3, [pc, #104]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e98:	4a19      	ldr	r2, [pc, #100]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004e9a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004e9e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ea0:	e00f      	b.n	8004ec2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d106      	bne.n	8004eb6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004ea8:	4b15      	ldr	r3, [pc, #84]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eac:	4a14      	ldr	r2, [pc, #80]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004eae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004eb2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004eb4:	e005      	b.n	8004ec2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004eb6:	4b12      	ldr	r3, [pc, #72]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eba:	4a11      	ldr	r2, [pc, #68]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004ebc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004ec0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a0e      	ldr	r2, [pc, #56]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004ec8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ecc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ece:	f7fc f9b3 	bl	8001238 <HAL_GetTick>
 8004ed2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004ed4:	e008      	b.n	8004ee8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004ed6:	f7fc f9af 	bl	8001238 <HAL_GetTick>
 8004eda:	4602      	mov	r2, r0
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d901      	bls.n	8004ee8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004ee4:	2303      	movs	r3, #3
 8004ee6:	e006      	b.n	8004ef6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004ee8:	4b05      	ldr	r3, [pc, #20]	@ (8004f00 <RCCEx_PLL2_Config+0x15c>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d0f0      	beq.n	8004ed6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	58024400 	.word	0x58024400
 8004f04:	ffff0007 	.word	0xffff0007

08004f08 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f12:	2300      	movs	r3, #0
 8004f14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f16:	4b53      	ldr	r3, [pc, #332]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f1a:	f003 0303 	and.w	r3, r3, #3
 8004f1e:	2b03      	cmp	r3, #3
 8004f20:	d101      	bne.n	8004f26 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e099      	b.n	800505a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004f26:	4b4f      	ldr	r3, [pc, #316]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a4e      	ldr	r2, [pc, #312]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004f2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f32:	f7fc f981 	bl	8001238 <HAL_GetTick>
 8004f36:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004f38:	e008      	b.n	8004f4c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004f3a:	f7fc f97d 	bl	8001238 <HAL_GetTick>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	d901      	bls.n	8004f4c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e086      	b.n	800505a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004f4c:	4b45      	ldr	r3, [pc, #276]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d1f0      	bne.n	8004f3a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004f58:	4b42      	ldr	r3, [pc, #264]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f5c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	051b      	lsls	r3, r3, #20
 8004f66:	493f      	ldr	r1, [pc, #252]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	3b01      	subs	r3, #1
 8004f72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	025b      	lsls	r3, r3, #9
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	431a      	orrs	r2, r3
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	3b01      	subs	r3, #1
 8004f88:	041b      	lsls	r3, r3, #16
 8004f8a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	3b01      	subs	r3, #1
 8004f96:	061b      	lsls	r3, r3, #24
 8004f98:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004f9c:	4931      	ldr	r1, [pc, #196]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004fa2:	4b30      	ldr	r3, [pc, #192]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	695b      	ldr	r3, [r3, #20]
 8004fae:	492d      	ldr	r1, [pc, #180]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004fb4:	4b2b      	ldr	r3, [pc, #172]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	699b      	ldr	r3, [r3, #24]
 8004fc0:	4928      	ldr	r1, [pc, #160]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004fc6:	4b27      	ldr	r3, [pc, #156]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fca:	4a26      	ldr	r2, [pc, #152]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004fd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004fd2:	4b24      	ldr	r3, [pc, #144]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fd6:	4b24      	ldr	r3, [pc, #144]	@ (8005068 <RCCEx_PLL3_Config+0x160>)
 8004fd8:	4013      	ands	r3, r2
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	69d2      	ldr	r2, [r2, #28]
 8004fde:	00d2      	lsls	r2, r2, #3
 8004fe0:	4920      	ldr	r1, [pc, #128]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004fe6:	4b1f      	ldr	r3, [pc, #124]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fea:	4a1e      	ldr	r2, [pc, #120]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004fec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ff0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d106      	bne.n	8005006 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004ff8:	4b1a      	ldr	r3, [pc, #104]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ffc:	4a19      	ldr	r2, [pc, #100]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8004ffe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005002:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005004:	e00f      	b.n	8005026 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	2b01      	cmp	r3, #1
 800500a:	d106      	bne.n	800501a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800500c:	4b15      	ldr	r3, [pc, #84]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 800500e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005010:	4a14      	ldr	r2, [pc, #80]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8005012:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005016:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005018:	e005      	b.n	8005026 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800501a:	4b12      	ldr	r3, [pc, #72]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 800501c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501e:	4a11      	ldr	r2, [pc, #68]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8005020:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005024:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005026:	4b0f      	ldr	r3, [pc, #60]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a0e      	ldr	r2, [pc, #56]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 800502c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005030:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005032:	f7fc f901 	bl	8001238 <HAL_GetTick>
 8005036:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005038:	e008      	b.n	800504c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800503a:	f7fc f8fd 	bl	8001238 <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b02      	cmp	r3, #2
 8005046:	d901      	bls.n	800504c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e006      	b.n	800505a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800504c:	4b05      	ldr	r3, [pc, #20]	@ (8005064 <RCCEx_PLL3_Config+0x15c>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d0f0      	beq.n	800503a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005058:	7bfb      	ldrb	r3, [r7, #15]
}
 800505a:	4618      	mov	r0, r3
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	58024400 	.word	0x58024400
 8005068:	ffff0007 	.word	0xffff0007

0800506c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b082      	sub	sp, #8
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d101      	bne.n	800507e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e049      	b.n	8005112 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005084:	b2db      	uxtb	r3, r3
 8005086:	2b00      	cmp	r3, #0
 8005088:	d106      	bne.n	8005098 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2200      	movs	r2, #0
 800508e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f7fb fe8a 	bl	8000dac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2202      	movs	r2, #2
 800509c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	3304      	adds	r3, #4
 80050a8:	4619      	mov	r1, r3
 80050aa:	4610      	mov	r0, r2
 80050ac:	f000 f9de 	bl	800546c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2201      	movs	r2, #1
 80050c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2201      	movs	r2, #1
 80050ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2201      	movs	r2, #1
 800510c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3708      	adds	r7, #8
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
	...

0800511c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800511c:	b480      	push	{r7}
 800511e:	b085      	sub	sp, #20
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800512a:	b2db      	uxtb	r3, r3
 800512c:	2b01      	cmp	r3, #1
 800512e:	d001      	beq.n	8005134 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e054      	b.n	80051de <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2202      	movs	r2, #2
 8005138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	68da      	ldr	r2, [r3, #12]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f042 0201 	orr.w	r2, r2, #1
 800514a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a26      	ldr	r2, [pc, #152]	@ (80051ec <HAL_TIM_Base_Start_IT+0xd0>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d022      	beq.n	800519c <HAL_TIM_Base_Start_IT+0x80>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800515e:	d01d      	beq.n	800519c <HAL_TIM_Base_Start_IT+0x80>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a22      	ldr	r2, [pc, #136]	@ (80051f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d018      	beq.n	800519c <HAL_TIM_Base_Start_IT+0x80>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a21      	ldr	r2, [pc, #132]	@ (80051f4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d013      	beq.n	800519c <HAL_TIM_Base_Start_IT+0x80>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a1f      	ldr	r2, [pc, #124]	@ (80051f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800517a:	4293      	cmp	r3, r2
 800517c:	d00e      	beq.n	800519c <HAL_TIM_Base_Start_IT+0x80>
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4a1e      	ldr	r2, [pc, #120]	@ (80051fc <HAL_TIM_Base_Start_IT+0xe0>)
 8005184:	4293      	cmp	r3, r2
 8005186:	d009      	beq.n	800519c <HAL_TIM_Base_Start_IT+0x80>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a1c      	ldr	r2, [pc, #112]	@ (8005200 <HAL_TIM_Base_Start_IT+0xe4>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d004      	beq.n	800519c <HAL_TIM_Base_Start_IT+0x80>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a1b      	ldr	r2, [pc, #108]	@ (8005204 <HAL_TIM_Base_Start_IT+0xe8>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d115      	bne.n	80051c8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	689a      	ldr	r2, [r3, #8]
 80051a2:	4b19      	ldr	r3, [pc, #100]	@ (8005208 <HAL_TIM_Base_Start_IT+0xec>)
 80051a4:	4013      	ands	r3, r2
 80051a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2b06      	cmp	r3, #6
 80051ac:	d015      	beq.n	80051da <HAL_TIM_Base_Start_IT+0xbe>
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051b4:	d011      	beq.n	80051da <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f042 0201 	orr.w	r2, r2, #1
 80051c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051c6:	e008      	b.n	80051da <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f042 0201 	orr.w	r2, r2, #1
 80051d6:	601a      	str	r2, [r3, #0]
 80051d8:	e000      	b.n	80051dc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3714      	adds	r7, #20
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	40010000 	.word	0x40010000
 80051f0:	40000400 	.word	0x40000400
 80051f4:	40000800 	.word	0x40000800
 80051f8:	40000c00 	.word	0x40000c00
 80051fc:	40010400 	.word	0x40010400
 8005200:	40001800 	.word	0x40001800
 8005204:	40014000 	.word	0x40014000
 8005208:	00010007 	.word	0x00010007

0800520c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	f003 0302 	and.w	r3, r3, #2
 800522a:	2b00      	cmp	r3, #0
 800522c:	d020      	beq.n	8005270 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f003 0302 	and.w	r3, r3, #2
 8005234:	2b00      	cmp	r3, #0
 8005236:	d01b      	beq.n	8005270 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f06f 0202 	mvn.w	r2, #2
 8005240:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	699b      	ldr	r3, [r3, #24]
 800524e:	f003 0303 	and.w	r3, r3, #3
 8005252:	2b00      	cmp	r3, #0
 8005254:	d003      	beq.n	800525e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	f000 f8e9 	bl	800542e <HAL_TIM_IC_CaptureCallback>
 800525c:	e005      	b.n	800526a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 f8db 	bl	800541a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f000 f8ec 	bl	8005442 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	f003 0304 	and.w	r3, r3, #4
 8005276:	2b00      	cmp	r3, #0
 8005278:	d020      	beq.n	80052bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	f003 0304 	and.w	r3, r3, #4
 8005280:	2b00      	cmp	r3, #0
 8005282:	d01b      	beq.n	80052bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f06f 0204 	mvn.w	r2, #4
 800528c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2202      	movs	r2, #2
 8005292:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	699b      	ldr	r3, [r3, #24]
 800529a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d003      	beq.n	80052aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 f8c3 	bl	800542e <HAL_TIM_IC_CaptureCallback>
 80052a8:	e005      	b.n	80052b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 f8b5 	bl	800541a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f000 f8c6 	bl	8005442 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	f003 0308 	and.w	r3, r3, #8
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d020      	beq.n	8005308 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f003 0308 	and.w	r3, r3, #8
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d01b      	beq.n	8005308 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f06f 0208 	mvn.w	r2, #8
 80052d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2204      	movs	r2, #4
 80052de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	69db      	ldr	r3, [r3, #28]
 80052e6:	f003 0303 	and.w	r3, r3, #3
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d003      	beq.n	80052f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 f89d 	bl	800542e <HAL_TIM_IC_CaptureCallback>
 80052f4:	e005      	b.n	8005302 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 f88f 	bl	800541a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f000 f8a0 	bl	8005442 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	f003 0310 	and.w	r3, r3, #16
 800530e:	2b00      	cmp	r3, #0
 8005310:	d020      	beq.n	8005354 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f003 0310 	and.w	r3, r3, #16
 8005318:	2b00      	cmp	r3, #0
 800531a:	d01b      	beq.n	8005354 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f06f 0210 	mvn.w	r2, #16
 8005324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2208      	movs	r2, #8
 800532a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	69db      	ldr	r3, [r3, #28]
 8005332:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005336:	2b00      	cmp	r3, #0
 8005338:	d003      	beq.n	8005342 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f877 	bl	800542e <HAL_TIM_IC_CaptureCallback>
 8005340:	e005      	b.n	800534e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f869 	bl	800541a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 f87a 	bl	8005442 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	f003 0301 	and.w	r3, r3, #1
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00c      	beq.n	8005378 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	f003 0301 	and.w	r3, r3, #1
 8005364:	2b00      	cmp	r3, #0
 8005366:	d007      	beq.n	8005378 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f06f 0201 	mvn.w	r2, #1
 8005370:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f7fb f978 	bl	8000668 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800537e:	2b00      	cmp	r3, #0
 8005380:	d104      	bne.n	800538c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00c      	beq.n	80053a6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005392:	2b00      	cmp	r3, #0
 8005394:	d007      	beq.n	80053a6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800539e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 f90d 	bl	80055c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d00c      	beq.n	80053ca <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d007      	beq.n	80053ca <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80053c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f000 f905 	bl	80055d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d00c      	beq.n	80053ee <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d007      	beq.n	80053ee <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80053e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f000 f834 	bl	8005456 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	f003 0320 	and.w	r3, r3, #32
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00c      	beq.n	8005412 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f003 0320 	and.w	r3, r3, #32
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d007      	beq.n	8005412 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f06f 0220 	mvn.w	r2, #32
 800540a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f000 f8cd 	bl	80055ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005412:	bf00      	nop
 8005414:	3710      	adds	r7, #16
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}

0800541a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800541a:	b480      	push	{r7}
 800541c:	b083      	sub	sp, #12
 800541e:	af00      	add	r7, sp, #0
 8005420:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005422:	bf00      	nop
 8005424:	370c      	adds	r7, #12
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr

0800542e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800542e:	b480      	push	{r7}
 8005430:	b083      	sub	sp, #12
 8005432:	af00      	add	r7, sp, #0
 8005434:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005436:	bf00      	nop
 8005438:	370c      	adds	r7, #12
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr

08005442 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005442:	b480      	push	{r7}
 8005444:	b083      	sub	sp, #12
 8005446:	af00      	add	r7, sp, #0
 8005448:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800544a:	bf00      	nop
 800544c:	370c      	adds	r7, #12
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr

08005456 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005456:	b480      	push	{r7}
 8005458:	b083      	sub	sp, #12
 800545a:	af00      	add	r7, sp, #0
 800545c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800545e:	bf00      	nop
 8005460:	370c      	adds	r7, #12
 8005462:	46bd      	mov	sp, r7
 8005464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005468:	4770      	bx	lr
	...

0800546c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800546c:	b480      	push	{r7}
 800546e:	b085      	sub	sp, #20
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	4a43      	ldr	r2, [pc, #268]	@ (800558c <TIM_Base_SetConfig+0x120>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d013      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800548a:	d00f      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	4a40      	ldr	r2, [pc, #256]	@ (8005590 <TIM_Base_SetConfig+0x124>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d00b      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a3f      	ldr	r2, [pc, #252]	@ (8005594 <TIM_Base_SetConfig+0x128>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d007      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a3e      	ldr	r2, [pc, #248]	@ (8005598 <TIM_Base_SetConfig+0x12c>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d003      	beq.n	80054ac <TIM_Base_SetConfig+0x40>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a3d      	ldr	r2, [pc, #244]	@ (800559c <TIM_Base_SetConfig+0x130>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d108      	bne.n	80054be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	68fa      	ldr	r2, [r7, #12]
 80054ba:	4313      	orrs	r3, r2
 80054bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a32      	ldr	r2, [pc, #200]	@ (800558c <TIM_Base_SetConfig+0x120>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d01f      	beq.n	8005506 <TIM_Base_SetConfig+0x9a>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054cc:	d01b      	beq.n	8005506 <TIM_Base_SetConfig+0x9a>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a2f      	ldr	r2, [pc, #188]	@ (8005590 <TIM_Base_SetConfig+0x124>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d017      	beq.n	8005506 <TIM_Base_SetConfig+0x9a>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a2e      	ldr	r2, [pc, #184]	@ (8005594 <TIM_Base_SetConfig+0x128>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d013      	beq.n	8005506 <TIM_Base_SetConfig+0x9a>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a2d      	ldr	r2, [pc, #180]	@ (8005598 <TIM_Base_SetConfig+0x12c>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d00f      	beq.n	8005506 <TIM_Base_SetConfig+0x9a>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	4a2c      	ldr	r2, [pc, #176]	@ (800559c <TIM_Base_SetConfig+0x130>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d00b      	beq.n	8005506 <TIM_Base_SetConfig+0x9a>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	4a2b      	ldr	r2, [pc, #172]	@ (80055a0 <TIM_Base_SetConfig+0x134>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d007      	beq.n	8005506 <TIM_Base_SetConfig+0x9a>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a2a      	ldr	r2, [pc, #168]	@ (80055a4 <TIM_Base_SetConfig+0x138>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d003      	beq.n	8005506 <TIM_Base_SetConfig+0x9a>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	4a29      	ldr	r2, [pc, #164]	@ (80055a8 <TIM_Base_SetConfig+0x13c>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d108      	bne.n	8005518 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800550c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	68fa      	ldr	r2, [r7, #12]
 8005514:	4313      	orrs	r3, r2
 8005516:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	4313      	orrs	r3, r2
 8005524:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	689a      	ldr	r2, [r3, #8]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	681a      	ldr	r2, [r3, #0]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	4a14      	ldr	r2, [pc, #80]	@ (800558c <TIM_Base_SetConfig+0x120>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d00f      	beq.n	800555e <TIM_Base_SetConfig+0xf2>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a16      	ldr	r2, [pc, #88]	@ (800559c <TIM_Base_SetConfig+0x130>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d00b      	beq.n	800555e <TIM_Base_SetConfig+0xf2>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a15      	ldr	r2, [pc, #84]	@ (80055a0 <TIM_Base_SetConfig+0x134>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d007      	beq.n	800555e <TIM_Base_SetConfig+0xf2>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a14      	ldr	r2, [pc, #80]	@ (80055a4 <TIM_Base_SetConfig+0x138>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d003      	beq.n	800555e <TIM_Base_SetConfig+0xf2>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a13      	ldr	r2, [pc, #76]	@ (80055a8 <TIM_Base_SetConfig+0x13c>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d103      	bne.n	8005566 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	691a      	ldr	r2, [r3, #16]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f043 0204 	orr.w	r2, r3, #4
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2201      	movs	r2, #1
 8005576:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	68fa      	ldr	r2, [r7, #12]
 800557c:	601a      	str	r2, [r3, #0]
}
 800557e:	bf00      	nop
 8005580:	3714      	adds	r7, #20
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr
 800558a:	bf00      	nop
 800558c:	40010000 	.word	0x40010000
 8005590:	40000400 	.word	0x40000400
 8005594:	40000800 	.word	0x40000800
 8005598:	40000c00 	.word	0x40000c00
 800559c:	40010400 	.word	0x40010400
 80055a0:	40014000 	.word	0x40014000
 80055a4:	40014400 	.word	0x40014400
 80055a8:	40014800 	.word	0x40014800

080055ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055b4:	bf00      	nop
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80055c8:	bf00      	nop
 80055ca:	370c      	adds	r7, #12
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b083      	sub	sp, #12
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80055dc:	bf00      	nop
 80055de:	370c      	adds	r7, #12
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d101      	bne.n	80055fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e042      	b.n	8005680 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005600:	2b00      	cmp	r3, #0
 8005602:	d106      	bne.n	8005612 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f7fb fbf5 	bl	8000dfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2224      	movs	r2, #36	@ 0x24
 8005616:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f022 0201 	bic.w	r2, r2, #1
 8005628:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800562e:	2b00      	cmp	r3, #0
 8005630:	d002      	beq.n	8005638 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f001 fa60 	bl	8006af8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f000 fcf5 	bl	8006028 <UART_SetConfig>
 800563e:	4603      	mov	r3, r0
 8005640:	2b01      	cmp	r3, #1
 8005642:	d101      	bne.n	8005648 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e01b      	b.n	8005680 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	685a      	ldr	r2, [r3, #4]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005656:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	689a      	ldr	r2, [r3, #8]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005666:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f042 0201 	orr.w	r2, r2, #1
 8005676:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f001 fadf 	bl	8006c3c <UART_CheckIdleState>
 800567e:	4603      	mov	r3, r0
}
 8005680:	4618      	mov	r0, r3
 8005682:	3708      	adds	r7, #8
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b08a      	sub	sp, #40	@ 0x28
 800568c:	af02      	add	r7, sp, #8
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	603b      	str	r3, [r7, #0]
 8005694:	4613      	mov	r3, r2
 8005696:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800569e:	2b20      	cmp	r3, #32
 80056a0:	d17b      	bne.n	800579a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d002      	beq.n	80056ae <HAL_UART_Transmit+0x26>
 80056a8:	88fb      	ldrh	r3, [r7, #6]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d101      	bne.n	80056b2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e074      	b.n	800579c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2221      	movs	r2, #33	@ 0x21
 80056be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80056c2:	f7fb fdb9 	bl	8001238 <HAL_GetTick>
 80056c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	88fa      	ldrh	r2, [r7, #6]
 80056cc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	88fa      	ldrh	r2, [r7, #6]
 80056d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056e0:	d108      	bne.n	80056f4 <HAL_UART_Transmit+0x6c>
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	691b      	ldr	r3, [r3, #16]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d104      	bne.n	80056f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80056ea:	2300      	movs	r3, #0
 80056ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	61bb      	str	r3, [r7, #24]
 80056f2:	e003      	b.n	80056fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056f8:	2300      	movs	r3, #0
 80056fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80056fc:	e030      	b.n	8005760 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	9300      	str	r3, [sp, #0]
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	2200      	movs	r2, #0
 8005706:	2180      	movs	r1, #128	@ 0x80
 8005708:	68f8      	ldr	r0, [r7, #12]
 800570a:	f001 fb41 	bl	8006d90 <UART_WaitOnFlagUntilTimeout>
 800570e:	4603      	mov	r3, r0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d005      	beq.n	8005720 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2220      	movs	r2, #32
 8005718:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800571c:	2303      	movs	r3, #3
 800571e:	e03d      	b.n	800579c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d10b      	bne.n	800573e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	881b      	ldrh	r3, [r3, #0]
 800572a:	461a      	mov	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005734:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	3302      	adds	r3, #2
 800573a:	61bb      	str	r3, [r7, #24]
 800573c:	e007      	b.n	800574e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	781a      	ldrb	r2, [r3, #0]
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	3301      	adds	r3, #1
 800574c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005754:	b29b      	uxth	r3, r3
 8005756:	3b01      	subs	r3, #1
 8005758:	b29a      	uxth	r2, r3
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005766:	b29b      	uxth	r3, r3
 8005768:	2b00      	cmp	r3, #0
 800576a:	d1c8      	bne.n	80056fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	9300      	str	r3, [sp, #0]
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	2200      	movs	r2, #0
 8005774:	2140      	movs	r1, #64	@ 0x40
 8005776:	68f8      	ldr	r0, [r7, #12]
 8005778:	f001 fb0a 	bl	8006d90 <UART_WaitOnFlagUntilTimeout>
 800577c:	4603      	mov	r3, r0
 800577e:	2b00      	cmp	r3, #0
 8005780:	d005      	beq.n	800578e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2220      	movs	r2, #32
 8005786:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e006      	b.n	800579c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2220      	movs	r2, #32
 8005792:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005796:	2300      	movs	r3, #0
 8005798:	e000      	b.n	800579c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800579a:	2302      	movs	r3, #2
  }
}
 800579c:	4618      	mov	r0, r3
 800579e:	3720      	adds	r7, #32
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b08a      	sub	sp, #40	@ 0x28
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	60b9      	str	r1, [r7, #8]
 80057ae:	4613      	mov	r3, r2
 80057b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057b8:	2b20      	cmp	r3, #32
 80057ba:	d137      	bne.n	800582c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d002      	beq.n	80057c8 <HAL_UART_Receive_IT+0x24>
 80057c2:	88fb      	ldrh	r3, [r7, #6]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d101      	bne.n	80057cc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e030      	b.n	800582e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2200      	movs	r2, #0
 80057d0:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a18      	ldr	r2, [pc, #96]	@ (8005838 <HAL_UART_Receive_IT+0x94>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d01f      	beq.n	800581c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d018      	beq.n	800581c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	e853 3f00 	ldrex	r3, [r3]
 80057f6:	613b      	str	r3, [r7, #16]
   return(result);
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80057fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	461a      	mov	r2, r3
 8005806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005808:	623b      	str	r3, [r7, #32]
 800580a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580c:	69f9      	ldr	r1, [r7, #28]
 800580e:	6a3a      	ldr	r2, [r7, #32]
 8005810:	e841 2300 	strex	r3, r2, [r1]
 8005814:	61bb      	str	r3, [r7, #24]
   return(result);
 8005816:	69bb      	ldr	r3, [r7, #24]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1e6      	bne.n	80057ea <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800581c:	88fb      	ldrh	r3, [r7, #6]
 800581e:	461a      	mov	r2, r3
 8005820:	68b9      	ldr	r1, [r7, #8]
 8005822:	68f8      	ldr	r0, [r7, #12]
 8005824:	f001 fb22 	bl	8006e6c <UART_Start_Receive_IT>
 8005828:	4603      	mov	r3, r0
 800582a:	e000      	b.n	800582e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800582c:	2302      	movs	r3, #2
  }
}
 800582e:	4618      	mov	r0, r3
 8005830:	3728      	adds	r7, #40	@ 0x28
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}
 8005836:	bf00      	nop
 8005838:	58000c00 	.word	0x58000c00

0800583c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b0ba      	sub	sp, #232	@ 0xe8
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	69db      	ldr	r3, [r3, #28]
 800584a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005862:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005866:	f640 030f 	movw	r3, #2063	@ 0x80f
 800586a:	4013      	ands	r3, r2
 800586c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005870:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005874:	2b00      	cmp	r3, #0
 8005876:	d11b      	bne.n	80058b0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005878:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800587c:	f003 0320 	and.w	r3, r3, #32
 8005880:	2b00      	cmp	r3, #0
 8005882:	d015      	beq.n	80058b0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005884:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005888:	f003 0320 	and.w	r3, r3, #32
 800588c:	2b00      	cmp	r3, #0
 800588e:	d105      	bne.n	800589c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005890:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005894:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005898:	2b00      	cmp	r3, #0
 800589a:	d009      	beq.n	80058b0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	f000 8393 	beq.w	8005fcc <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	4798      	blx	r3
      }
      return;
 80058ae:	e38d      	b.n	8005fcc <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80058b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f000 8123 	beq.w	8005b00 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80058ba:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80058be:	4b8d      	ldr	r3, [pc, #564]	@ (8005af4 <HAL_UART_IRQHandler+0x2b8>)
 80058c0:	4013      	ands	r3, r2
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d106      	bne.n	80058d4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80058c6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80058ca:	4b8b      	ldr	r3, [pc, #556]	@ (8005af8 <HAL_UART_IRQHandler+0x2bc>)
 80058cc:	4013      	ands	r3, r2
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	f000 8116 	beq.w	8005b00 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80058d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d011      	beq.n	8005904 <HAL_UART_IRQHandler+0xc8>
 80058e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d00b      	beq.n	8005904 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2201      	movs	r2, #1
 80058f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058fa:	f043 0201 	orr.w	r2, r3, #1
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005904:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005908:	f003 0302 	and.w	r3, r3, #2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d011      	beq.n	8005934 <HAL_UART_IRQHandler+0xf8>
 8005910:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005914:	f003 0301 	and.w	r3, r3, #1
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00b      	beq.n	8005934 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	2202      	movs	r2, #2
 8005922:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800592a:	f043 0204 	orr.w	r2, r3, #4
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005938:	f003 0304 	and.w	r3, r3, #4
 800593c:	2b00      	cmp	r3, #0
 800593e:	d011      	beq.n	8005964 <HAL_UART_IRQHandler+0x128>
 8005940:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005944:	f003 0301 	and.w	r3, r3, #1
 8005948:	2b00      	cmp	r3, #0
 800594a:	d00b      	beq.n	8005964 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	2204      	movs	r2, #4
 8005952:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800595a:	f043 0202 	orr.w	r2, r3, #2
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005964:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005968:	f003 0308 	and.w	r3, r3, #8
 800596c:	2b00      	cmp	r3, #0
 800596e:	d017      	beq.n	80059a0 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005974:	f003 0320 	and.w	r3, r3, #32
 8005978:	2b00      	cmp	r3, #0
 800597a:	d105      	bne.n	8005988 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800597c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005980:	4b5c      	ldr	r3, [pc, #368]	@ (8005af4 <HAL_UART_IRQHandler+0x2b8>)
 8005982:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005984:	2b00      	cmp	r3, #0
 8005986:	d00b      	beq.n	80059a0 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2208      	movs	r2, #8
 800598e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005996:	f043 0208 	orr.w	r2, r3, #8
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80059a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d012      	beq.n	80059d2 <HAL_UART_IRQHandler+0x196>
 80059ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d00c      	beq.n	80059d2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80059c0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059c8:	f043 0220 	orr.w	r2, r3, #32
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f000 82f9 	beq.w	8005fd0 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80059de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059e2:	f003 0320 	and.w	r3, r3, #32
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d013      	beq.n	8005a12 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80059ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059ee:	f003 0320 	and.w	r3, r3, #32
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d105      	bne.n	8005a02 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80059f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d007      	beq.n	8005a12 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d003      	beq.n	8005a12 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a18:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a26:	2b40      	cmp	r3, #64	@ 0x40
 8005a28:	d005      	beq.n	8005a36 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005a2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a2e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d054      	beq.n	8005ae0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f001 fb3a 	bl	80070b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a46:	2b40      	cmp	r3, #64	@ 0x40
 8005a48:	d146      	bne.n	8005ad8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	3308      	adds	r3, #8
 8005a50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005a58:	e853 3f00 	ldrex	r3, [r3]
 8005a5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005a60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005a64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a68:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	3308      	adds	r3, #8
 8005a72:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005a76:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005a7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a7e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005a82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005a86:	e841 2300 	strex	r3, r2, [r1]
 8005a8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005a8e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d1d9      	bne.n	8005a4a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d017      	beq.n	8005ad0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005aa6:	4a15      	ldr	r2, [pc, #84]	@ (8005afc <HAL_UART_IRQHandler+0x2c0>)
 8005aa8:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f7fc f87f 	bl	8001bb4 <HAL_DMA_Abort_IT>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d019      	beq.n	8005af0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ac2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005aca:	4610      	mov	r0, r2
 8005acc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ace:	e00f      	b.n	8005af0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 fa93 	bl	8005ffc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ad6:	e00b      	b.n	8005af0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f000 fa8f 	bl	8005ffc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ade:	e007      	b.n	8005af0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f000 fa8b 	bl	8005ffc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005aee:	e26f      	b.n	8005fd0 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005af0:	bf00      	nop
    return;
 8005af2:	e26d      	b.n	8005fd0 <HAL_UART_IRQHandler+0x794>
 8005af4:	10000001 	.word	0x10000001
 8005af8:	04000120 	.word	0x04000120
 8005afc:	0800717d 	.word	0x0800717d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	f040 8203 	bne.w	8005f10 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b0e:	f003 0310 	and.w	r3, r3, #16
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	f000 81fc 	beq.w	8005f10 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b1c:	f003 0310 	and.w	r3, r3, #16
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	f000 81f5 	beq.w	8005f10 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	2210      	movs	r2, #16
 8005b2c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b38:	2b40      	cmp	r3, #64	@ 0x40
 8005b3a:	f040 816d 	bne.w	8005e18 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4aa4      	ldr	r2, [pc, #656]	@ (8005dd8 <HAL_UART_IRQHandler+0x59c>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d068      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4aa1      	ldr	r2, [pc, #644]	@ (8005ddc <HAL_UART_IRQHandler+0x5a0>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d061      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a9f      	ldr	r2, [pc, #636]	@ (8005de0 <HAL_UART_IRQHandler+0x5a4>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d05a      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a9c      	ldr	r2, [pc, #624]	@ (8005de4 <HAL_UART_IRQHandler+0x5a8>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d053      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a9a      	ldr	r2, [pc, #616]	@ (8005de8 <HAL_UART_IRQHandler+0x5ac>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d04c      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4a97      	ldr	r2, [pc, #604]	@ (8005dec <HAL_UART_IRQHandler+0x5b0>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d045      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a95      	ldr	r2, [pc, #596]	@ (8005df0 <HAL_UART_IRQHandler+0x5b4>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d03e      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a92      	ldr	r2, [pc, #584]	@ (8005df4 <HAL_UART_IRQHandler+0x5b8>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d037      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a90      	ldr	r2, [pc, #576]	@ (8005df8 <HAL_UART_IRQHandler+0x5bc>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d030      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a8d      	ldr	r2, [pc, #564]	@ (8005dfc <HAL_UART_IRQHandler+0x5c0>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d029      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a8b      	ldr	r2, [pc, #556]	@ (8005e00 <HAL_UART_IRQHandler+0x5c4>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d022      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a88      	ldr	r2, [pc, #544]	@ (8005e04 <HAL_UART_IRQHandler+0x5c8>)
 8005be2:	4293      	cmp	r3, r2
 8005be4:	d01b      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a86      	ldr	r2, [pc, #536]	@ (8005e08 <HAL_UART_IRQHandler+0x5cc>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d014      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a83      	ldr	r2, [pc, #524]	@ (8005e0c <HAL_UART_IRQHandler+0x5d0>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d00d      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a81      	ldr	r2, [pc, #516]	@ (8005e10 <HAL_UART_IRQHandler+0x5d4>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d006      	beq.n	8005c1e <HAL_UART_IRQHandler+0x3e2>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a7e      	ldr	r2, [pc, #504]	@ (8005e14 <HAL_UART_IRQHandler+0x5d8>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d106      	bne.n	8005c2c <HAL_UART_IRQHandler+0x3f0>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	e005      	b.n	8005c38 <HAL_UART_IRQHandler+0x3fc>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	f000 80ad 	beq.w	8005da0 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c4c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c50:	429a      	cmp	r2, r3
 8005c52:	f080 80a5 	bcs.w	8005da0 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005c5c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005c66:	69db      	ldr	r3, [r3, #28]
 8005c68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c6c:	f000 8087 	beq.w	8005d7e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005c7c:	e853 3f00 	ldrex	r3, [r3]
 8005c80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005c84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005c88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	461a      	mov	r2, r3
 8005c96:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005c9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005c9e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005ca6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005caa:	e841 2300 	strex	r3, r2, [r1]
 8005cae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005cb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d1da      	bne.n	8005c70 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	3308      	adds	r3, #8
 8005cc0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005cc4:	e853 3f00 	ldrex	r3, [r3]
 8005cc8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005cca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005ccc:	f023 0301 	bic.w	r3, r3, #1
 8005cd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	3308      	adds	r3, #8
 8005cda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005cde:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005ce2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005ce6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005cea:	e841 2300 	strex	r3, r2, [r1]
 8005cee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005cf0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1e1      	bne.n	8005cba <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	3308      	adds	r3, #8
 8005cfc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005d00:	e853 3f00 	ldrex	r3, [r3]
 8005d04:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005d06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	3308      	adds	r3, #8
 8005d16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005d1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005d1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005d20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005d22:	e841 2300 	strex	r3, r2, [r1]
 8005d26:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005d28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1e3      	bne.n	8005cf6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2220      	movs	r2, #32
 8005d32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d44:	e853 3f00 	ldrex	r3, [r3]
 8005d48:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d4c:	f023 0310 	bic.w	r3, r3, #16
 8005d50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	461a      	mov	r2, r3
 8005d5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d60:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d66:	e841 2300 	strex	r3, r2, [r1]
 8005d6a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d1e4      	bne.n	8005d3c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7fb fbfd 	bl	8001578 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2202      	movs	r2, #2
 8005d82:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d90:	b29b      	uxth	r3, r3
 8005d92:	1ad3      	subs	r3, r2, r3
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	4619      	mov	r1, r3
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 f939 	bl	8006010 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005d9e:	e119      	b.n	8005fd4 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005da6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005daa:	429a      	cmp	r2, r3
 8005dac:	f040 8112 	bne.w	8005fd4 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005db6:	69db      	ldr	r3, [r3, #28]
 8005db8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005dbc:	f040 810a 	bne.w	8005fd4 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2202      	movs	r2, #2
 8005dc4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005dcc:	4619      	mov	r1, r3
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 f91e 	bl	8006010 <HAL_UARTEx_RxEventCallback>
      return;
 8005dd4:	e0fe      	b.n	8005fd4 <HAL_UART_IRQHandler+0x798>
 8005dd6:	bf00      	nop
 8005dd8:	40020010 	.word	0x40020010
 8005ddc:	40020028 	.word	0x40020028
 8005de0:	40020040 	.word	0x40020040
 8005de4:	40020058 	.word	0x40020058
 8005de8:	40020070 	.word	0x40020070
 8005dec:	40020088 	.word	0x40020088
 8005df0:	400200a0 	.word	0x400200a0
 8005df4:	400200b8 	.word	0x400200b8
 8005df8:	40020410 	.word	0x40020410
 8005dfc:	40020428 	.word	0x40020428
 8005e00:	40020440 	.word	0x40020440
 8005e04:	40020458 	.word	0x40020458
 8005e08:	40020470 	.word	0x40020470
 8005e0c:	40020488 	.word	0x40020488
 8005e10:	400204a0 	.word	0x400204a0
 8005e14:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	1ad3      	subs	r3, r2, r3
 8005e28:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	f000 80cf 	beq.w	8005fd8 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8005e3a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	f000 80ca 	beq.w	8005fd8 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e4c:	e853 3f00 	ldrex	r3, [r3]
 8005e50:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e58:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	461a      	mov	r2, r3
 8005e62:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005e66:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e68:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e6e:	e841 2300 	strex	r3, r2, [r1]
 8005e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1e4      	bne.n	8005e44 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	3308      	adds	r3, #8
 8005e80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e84:	e853 3f00 	ldrex	r3, [r3]
 8005e88:	623b      	str	r3, [r7, #32]
   return(result);
 8005e8a:	6a3a      	ldr	r2, [r7, #32]
 8005e8c:	4b55      	ldr	r3, [pc, #340]	@ (8005fe4 <HAL_UART_IRQHandler+0x7a8>)
 8005e8e:	4013      	ands	r3, r2
 8005e90:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	3308      	adds	r3, #8
 8005e9a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005e9e:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ea4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ea6:	e841 2300 	strex	r3, r2, [r1]
 8005eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d1e3      	bne.n	8005e7a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2220      	movs	r2, #32
 8005eb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	e853 3f00 	ldrex	r3, [r3]
 8005ed2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f023 0310 	bic.w	r3, r3, #16
 8005eda:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	461a      	mov	r2, r3
 8005ee4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005ee8:	61fb      	str	r3, [r7, #28]
 8005eea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eec:	69b9      	ldr	r1, [r7, #24]
 8005eee:	69fa      	ldr	r2, [r7, #28]
 8005ef0:	e841 2300 	strex	r3, r2, [r1]
 8005ef4:	617b      	str	r3, [r7, #20]
   return(result);
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d1e4      	bne.n	8005ec6 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f02:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f06:	4619      	mov	r1, r3
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 f881 	bl	8006010 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005f0e:	e063      	b.n	8005fd8 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005f10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d00e      	beq.n	8005f3a <HAL_UART_IRQHandler+0x6fe>
 8005f1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d008      	beq.n	8005f3a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005f30:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f001 fe80 	bl	8007c38 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f38:	e051      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005f3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d014      	beq.n	8005f70 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005f46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d105      	bne.n	8005f5e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005f52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005f56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d008      	beq.n	8005f70 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d03a      	beq.n	8005fdc <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	4798      	blx	r3
    }
    return;
 8005f6e:	e035      	b.n	8005fdc <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d009      	beq.n	8005f90 <HAL_UART_IRQHandler+0x754>
 8005f7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d003      	beq.n	8005f90 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f001 f909 	bl	80071a0 <UART_EndTransmit_IT>
    return;
 8005f8e:	e026      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005f90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d009      	beq.n	8005fb0 <HAL_UART_IRQHandler+0x774>
 8005f9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fa0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d003      	beq.n	8005fb0 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	f001 fe59 	bl	8007c60 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005fae:	e016      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005fb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d010      	beq.n	8005fde <HAL_UART_IRQHandler+0x7a2>
 8005fbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	da0c      	bge.n	8005fde <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f001 fe41 	bl	8007c4c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005fca:	e008      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
      return;
 8005fcc:	bf00      	nop
 8005fce:	e006      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
    return;
 8005fd0:	bf00      	nop
 8005fd2:	e004      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
      return;
 8005fd4:	bf00      	nop
 8005fd6:	e002      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
      return;
 8005fd8:	bf00      	nop
 8005fda:	e000      	b.n	8005fde <HAL_UART_IRQHandler+0x7a2>
    return;
 8005fdc:	bf00      	nop
  }
}
 8005fde:	37e8      	adds	r7, #232	@ 0xe8
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	effffffe 	.word	0xeffffffe

08005fe8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005ff0:	bf00      	nop
 8005ff2:	370c      	adds	r7, #12
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006004:	bf00      	nop
 8006006:	370c      	adds	r7, #12
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006010:	b480      	push	{r7}
 8006012:	b083      	sub	sp, #12
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	460b      	mov	r3, r1
 800601a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006028:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800602c:	b092      	sub	sp, #72	@ 0x48
 800602e:	af00      	add	r7, sp, #0
 8006030:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006032:	2300      	movs	r3, #0
 8006034:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	689a      	ldr	r2, [r3, #8]
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	691b      	ldr	r3, [r3, #16]
 8006040:	431a      	orrs	r2, r3
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	695b      	ldr	r3, [r3, #20]
 8006046:	431a      	orrs	r2, r3
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	69db      	ldr	r3, [r3, #28]
 800604c:	4313      	orrs	r3, r2
 800604e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006050:	697b      	ldr	r3, [r7, #20]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	4bbe      	ldr	r3, [pc, #760]	@ (8006350 <UART_SetConfig+0x328>)
 8006058:	4013      	ands	r3, r2
 800605a:	697a      	ldr	r2, [r7, #20]
 800605c:	6812      	ldr	r2, [r2, #0]
 800605e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006060:	430b      	orrs	r3, r1
 8006062:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	68da      	ldr	r2, [r3, #12]
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	430a      	orrs	r2, r1
 8006078:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	699b      	ldr	r3, [r3, #24]
 800607e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4ab3      	ldr	r2, [pc, #716]	@ (8006354 <UART_SetConfig+0x32c>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d004      	beq.n	8006094 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	6a1b      	ldr	r3, [r3, #32]
 800608e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006090:	4313      	orrs	r3, r2
 8006092:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689a      	ldr	r2, [r3, #8]
 800609a:	4baf      	ldr	r3, [pc, #700]	@ (8006358 <UART_SetConfig+0x330>)
 800609c:	4013      	ands	r3, r2
 800609e:	697a      	ldr	r2, [r7, #20]
 80060a0:	6812      	ldr	r2, [r2, #0]
 80060a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80060a4:	430b      	orrs	r3, r1
 80060a6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ae:	f023 010f 	bic.w	r1, r3, #15
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	430a      	orrs	r2, r1
 80060bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4aa6      	ldr	r2, [pc, #664]	@ (800635c <UART_SetConfig+0x334>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d177      	bne.n	80061b8 <UART_SetConfig+0x190>
 80060c8:	4ba5      	ldr	r3, [pc, #660]	@ (8006360 <UART_SetConfig+0x338>)
 80060ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80060d0:	2b28      	cmp	r3, #40	@ 0x28
 80060d2:	d86d      	bhi.n	80061b0 <UART_SetConfig+0x188>
 80060d4:	a201      	add	r2, pc, #4	@ (adr r2, 80060dc <UART_SetConfig+0xb4>)
 80060d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060da:	bf00      	nop
 80060dc:	08006181 	.word	0x08006181
 80060e0:	080061b1 	.word	0x080061b1
 80060e4:	080061b1 	.word	0x080061b1
 80060e8:	080061b1 	.word	0x080061b1
 80060ec:	080061b1 	.word	0x080061b1
 80060f0:	080061b1 	.word	0x080061b1
 80060f4:	080061b1 	.word	0x080061b1
 80060f8:	080061b1 	.word	0x080061b1
 80060fc:	08006189 	.word	0x08006189
 8006100:	080061b1 	.word	0x080061b1
 8006104:	080061b1 	.word	0x080061b1
 8006108:	080061b1 	.word	0x080061b1
 800610c:	080061b1 	.word	0x080061b1
 8006110:	080061b1 	.word	0x080061b1
 8006114:	080061b1 	.word	0x080061b1
 8006118:	080061b1 	.word	0x080061b1
 800611c:	08006191 	.word	0x08006191
 8006120:	080061b1 	.word	0x080061b1
 8006124:	080061b1 	.word	0x080061b1
 8006128:	080061b1 	.word	0x080061b1
 800612c:	080061b1 	.word	0x080061b1
 8006130:	080061b1 	.word	0x080061b1
 8006134:	080061b1 	.word	0x080061b1
 8006138:	080061b1 	.word	0x080061b1
 800613c:	08006199 	.word	0x08006199
 8006140:	080061b1 	.word	0x080061b1
 8006144:	080061b1 	.word	0x080061b1
 8006148:	080061b1 	.word	0x080061b1
 800614c:	080061b1 	.word	0x080061b1
 8006150:	080061b1 	.word	0x080061b1
 8006154:	080061b1 	.word	0x080061b1
 8006158:	080061b1 	.word	0x080061b1
 800615c:	080061a1 	.word	0x080061a1
 8006160:	080061b1 	.word	0x080061b1
 8006164:	080061b1 	.word	0x080061b1
 8006168:	080061b1 	.word	0x080061b1
 800616c:	080061b1 	.word	0x080061b1
 8006170:	080061b1 	.word	0x080061b1
 8006174:	080061b1 	.word	0x080061b1
 8006178:	080061b1 	.word	0x080061b1
 800617c:	080061a9 	.word	0x080061a9
 8006180:	2301      	movs	r3, #1
 8006182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006186:	e222      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006188:	2304      	movs	r3, #4
 800618a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800618e:	e21e      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006190:	2308      	movs	r3, #8
 8006192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006196:	e21a      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006198:	2310      	movs	r3, #16
 800619a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800619e:	e216      	b.n	80065ce <UART_SetConfig+0x5a6>
 80061a0:	2320      	movs	r3, #32
 80061a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061a6:	e212      	b.n	80065ce <UART_SetConfig+0x5a6>
 80061a8:	2340      	movs	r3, #64	@ 0x40
 80061aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061ae:	e20e      	b.n	80065ce <UART_SetConfig+0x5a6>
 80061b0:	2380      	movs	r3, #128	@ 0x80
 80061b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061b6:	e20a      	b.n	80065ce <UART_SetConfig+0x5a6>
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a69      	ldr	r2, [pc, #420]	@ (8006364 <UART_SetConfig+0x33c>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d130      	bne.n	8006224 <UART_SetConfig+0x1fc>
 80061c2:	4b67      	ldr	r3, [pc, #412]	@ (8006360 <UART_SetConfig+0x338>)
 80061c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061c6:	f003 0307 	and.w	r3, r3, #7
 80061ca:	2b05      	cmp	r3, #5
 80061cc:	d826      	bhi.n	800621c <UART_SetConfig+0x1f4>
 80061ce:	a201      	add	r2, pc, #4	@ (adr r2, 80061d4 <UART_SetConfig+0x1ac>)
 80061d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061d4:	080061ed 	.word	0x080061ed
 80061d8:	080061f5 	.word	0x080061f5
 80061dc:	080061fd 	.word	0x080061fd
 80061e0:	08006205 	.word	0x08006205
 80061e4:	0800620d 	.word	0x0800620d
 80061e8:	08006215 	.word	0x08006215
 80061ec:	2300      	movs	r3, #0
 80061ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061f2:	e1ec      	b.n	80065ce <UART_SetConfig+0x5a6>
 80061f4:	2304      	movs	r3, #4
 80061f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80061fa:	e1e8      	b.n	80065ce <UART_SetConfig+0x5a6>
 80061fc:	2308      	movs	r3, #8
 80061fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006202:	e1e4      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006204:	2310      	movs	r3, #16
 8006206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800620a:	e1e0      	b.n	80065ce <UART_SetConfig+0x5a6>
 800620c:	2320      	movs	r3, #32
 800620e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006212:	e1dc      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006214:	2340      	movs	r3, #64	@ 0x40
 8006216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800621a:	e1d8      	b.n	80065ce <UART_SetConfig+0x5a6>
 800621c:	2380      	movs	r3, #128	@ 0x80
 800621e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006222:	e1d4      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a4f      	ldr	r2, [pc, #316]	@ (8006368 <UART_SetConfig+0x340>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d130      	bne.n	8006290 <UART_SetConfig+0x268>
 800622e:	4b4c      	ldr	r3, [pc, #304]	@ (8006360 <UART_SetConfig+0x338>)
 8006230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006232:	f003 0307 	and.w	r3, r3, #7
 8006236:	2b05      	cmp	r3, #5
 8006238:	d826      	bhi.n	8006288 <UART_SetConfig+0x260>
 800623a:	a201      	add	r2, pc, #4	@ (adr r2, 8006240 <UART_SetConfig+0x218>)
 800623c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006240:	08006259 	.word	0x08006259
 8006244:	08006261 	.word	0x08006261
 8006248:	08006269 	.word	0x08006269
 800624c:	08006271 	.word	0x08006271
 8006250:	08006279 	.word	0x08006279
 8006254:	08006281 	.word	0x08006281
 8006258:	2300      	movs	r3, #0
 800625a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800625e:	e1b6      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006260:	2304      	movs	r3, #4
 8006262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006266:	e1b2      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006268:	2308      	movs	r3, #8
 800626a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800626e:	e1ae      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006270:	2310      	movs	r3, #16
 8006272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006276:	e1aa      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006278:	2320      	movs	r3, #32
 800627a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800627e:	e1a6      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006280:	2340      	movs	r3, #64	@ 0x40
 8006282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006286:	e1a2      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006288:	2380      	movs	r3, #128	@ 0x80
 800628a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800628e:	e19e      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a35      	ldr	r2, [pc, #212]	@ (800636c <UART_SetConfig+0x344>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d130      	bne.n	80062fc <UART_SetConfig+0x2d4>
 800629a:	4b31      	ldr	r3, [pc, #196]	@ (8006360 <UART_SetConfig+0x338>)
 800629c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800629e:	f003 0307 	and.w	r3, r3, #7
 80062a2:	2b05      	cmp	r3, #5
 80062a4:	d826      	bhi.n	80062f4 <UART_SetConfig+0x2cc>
 80062a6:	a201      	add	r2, pc, #4	@ (adr r2, 80062ac <UART_SetConfig+0x284>)
 80062a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062ac:	080062c5 	.word	0x080062c5
 80062b0:	080062cd 	.word	0x080062cd
 80062b4:	080062d5 	.word	0x080062d5
 80062b8:	080062dd 	.word	0x080062dd
 80062bc:	080062e5 	.word	0x080062e5
 80062c0:	080062ed 	.word	0x080062ed
 80062c4:	2300      	movs	r3, #0
 80062c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ca:	e180      	b.n	80065ce <UART_SetConfig+0x5a6>
 80062cc:	2304      	movs	r3, #4
 80062ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062d2:	e17c      	b.n	80065ce <UART_SetConfig+0x5a6>
 80062d4:	2308      	movs	r3, #8
 80062d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062da:	e178      	b.n	80065ce <UART_SetConfig+0x5a6>
 80062dc:	2310      	movs	r3, #16
 80062de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062e2:	e174      	b.n	80065ce <UART_SetConfig+0x5a6>
 80062e4:	2320      	movs	r3, #32
 80062e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ea:	e170      	b.n	80065ce <UART_SetConfig+0x5a6>
 80062ec:	2340      	movs	r3, #64	@ 0x40
 80062ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062f2:	e16c      	b.n	80065ce <UART_SetConfig+0x5a6>
 80062f4:	2380      	movs	r3, #128	@ 0x80
 80062f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062fa:	e168      	b.n	80065ce <UART_SetConfig+0x5a6>
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	4a1b      	ldr	r2, [pc, #108]	@ (8006370 <UART_SetConfig+0x348>)
 8006302:	4293      	cmp	r3, r2
 8006304:	d142      	bne.n	800638c <UART_SetConfig+0x364>
 8006306:	4b16      	ldr	r3, [pc, #88]	@ (8006360 <UART_SetConfig+0x338>)
 8006308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800630a:	f003 0307 	and.w	r3, r3, #7
 800630e:	2b05      	cmp	r3, #5
 8006310:	d838      	bhi.n	8006384 <UART_SetConfig+0x35c>
 8006312:	a201      	add	r2, pc, #4	@ (adr r2, 8006318 <UART_SetConfig+0x2f0>)
 8006314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006318:	08006331 	.word	0x08006331
 800631c:	08006339 	.word	0x08006339
 8006320:	08006341 	.word	0x08006341
 8006324:	08006349 	.word	0x08006349
 8006328:	08006375 	.word	0x08006375
 800632c:	0800637d 	.word	0x0800637d
 8006330:	2300      	movs	r3, #0
 8006332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006336:	e14a      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006338:	2304      	movs	r3, #4
 800633a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800633e:	e146      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006340:	2308      	movs	r3, #8
 8006342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006346:	e142      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006348:	2310      	movs	r3, #16
 800634a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800634e:	e13e      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006350:	cfff69f3 	.word	0xcfff69f3
 8006354:	58000c00 	.word	0x58000c00
 8006358:	11fff4ff 	.word	0x11fff4ff
 800635c:	40011000 	.word	0x40011000
 8006360:	58024400 	.word	0x58024400
 8006364:	40004400 	.word	0x40004400
 8006368:	40004800 	.word	0x40004800
 800636c:	40004c00 	.word	0x40004c00
 8006370:	40005000 	.word	0x40005000
 8006374:	2320      	movs	r3, #32
 8006376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800637a:	e128      	b.n	80065ce <UART_SetConfig+0x5a6>
 800637c:	2340      	movs	r3, #64	@ 0x40
 800637e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006382:	e124      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006384:	2380      	movs	r3, #128	@ 0x80
 8006386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800638a:	e120      	b.n	80065ce <UART_SetConfig+0x5a6>
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4acb      	ldr	r2, [pc, #812]	@ (80066c0 <UART_SetConfig+0x698>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d176      	bne.n	8006484 <UART_SetConfig+0x45c>
 8006396:	4bcb      	ldr	r3, [pc, #812]	@ (80066c4 <UART_SetConfig+0x69c>)
 8006398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800639a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800639e:	2b28      	cmp	r3, #40	@ 0x28
 80063a0:	d86c      	bhi.n	800647c <UART_SetConfig+0x454>
 80063a2:	a201      	add	r2, pc, #4	@ (adr r2, 80063a8 <UART_SetConfig+0x380>)
 80063a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063a8:	0800644d 	.word	0x0800644d
 80063ac:	0800647d 	.word	0x0800647d
 80063b0:	0800647d 	.word	0x0800647d
 80063b4:	0800647d 	.word	0x0800647d
 80063b8:	0800647d 	.word	0x0800647d
 80063bc:	0800647d 	.word	0x0800647d
 80063c0:	0800647d 	.word	0x0800647d
 80063c4:	0800647d 	.word	0x0800647d
 80063c8:	08006455 	.word	0x08006455
 80063cc:	0800647d 	.word	0x0800647d
 80063d0:	0800647d 	.word	0x0800647d
 80063d4:	0800647d 	.word	0x0800647d
 80063d8:	0800647d 	.word	0x0800647d
 80063dc:	0800647d 	.word	0x0800647d
 80063e0:	0800647d 	.word	0x0800647d
 80063e4:	0800647d 	.word	0x0800647d
 80063e8:	0800645d 	.word	0x0800645d
 80063ec:	0800647d 	.word	0x0800647d
 80063f0:	0800647d 	.word	0x0800647d
 80063f4:	0800647d 	.word	0x0800647d
 80063f8:	0800647d 	.word	0x0800647d
 80063fc:	0800647d 	.word	0x0800647d
 8006400:	0800647d 	.word	0x0800647d
 8006404:	0800647d 	.word	0x0800647d
 8006408:	08006465 	.word	0x08006465
 800640c:	0800647d 	.word	0x0800647d
 8006410:	0800647d 	.word	0x0800647d
 8006414:	0800647d 	.word	0x0800647d
 8006418:	0800647d 	.word	0x0800647d
 800641c:	0800647d 	.word	0x0800647d
 8006420:	0800647d 	.word	0x0800647d
 8006424:	0800647d 	.word	0x0800647d
 8006428:	0800646d 	.word	0x0800646d
 800642c:	0800647d 	.word	0x0800647d
 8006430:	0800647d 	.word	0x0800647d
 8006434:	0800647d 	.word	0x0800647d
 8006438:	0800647d 	.word	0x0800647d
 800643c:	0800647d 	.word	0x0800647d
 8006440:	0800647d 	.word	0x0800647d
 8006444:	0800647d 	.word	0x0800647d
 8006448:	08006475 	.word	0x08006475
 800644c:	2301      	movs	r3, #1
 800644e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006452:	e0bc      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006454:	2304      	movs	r3, #4
 8006456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800645a:	e0b8      	b.n	80065ce <UART_SetConfig+0x5a6>
 800645c:	2308      	movs	r3, #8
 800645e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006462:	e0b4      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006464:	2310      	movs	r3, #16
 8006466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800646a:	e0b0      	b.n	80065ce <UART_SetConfig+0x5a6>
 800646c:	2320      	movs	r3, #32
 800646e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006472:	e0ac      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006474:	2340      	movs	r3, #64	@ 0x40
 8006476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800647a:	e0a8      	b.n	80065ce <UART_SetConfig+0x5a6>
 800647c:	2380      	movs	r3, #128	@ 0x80
 800647e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006482:	e0a4      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a8f      	ldr	r2, [pc, #572]	@ (80066c8 <UART_SetConfig+0x6a0>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d130      	bne.n	80064f0 <UART_SetConfig+0x4c8>
 800648e:	4b8d      	ldr	r3, [pc, #564]	@ (80066c4 <UART_SetConfig+0x69c>)
 8006490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006492:	f003 0307 	and.w	r3, r3, #7
 8006496:	2b05      	cmp	r3, #5
 8006498:	d826      	bhi.n	80064e8 <UART_SetConfig+0x4c0>
 800649a:	a201      	add	r2, pc, #4	@ (adr r2, 80064a0 <UART_SetConfig+0x478>)
 800649c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064a0:	080064b9 	.word	0x080064b9
 80064a4:	080064c1 	.word	0x080064c1
 80064a8:	080064c9 	.word	0x080064c9
 80064ac:	080064d1 	.word	0x080064d1
 80064b0:	080064d9 	.word	0x080064d9
 80064b4:	080064e1 	.word	0x080064e1
 80064b8:	2300      	movs	r3, #0
 80064ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064be:	e086      	b.n	80065ce <UART_SetConfig+0x5a6>
 80064c0:	2304      	movs	r3, #4
 80064c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064c6:	e082      	b.n	80065ce <UART_SetConfig+0x5a6>
 80064c8:	2308      	movs	r3, #8
 80064ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064ce:	e07e      	b.n	80065ce <UART_SetConfig+0x5a6>
 80064d0:	2310      	movs	r3, #16
 80064d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064d6:	e07a      	b.n	80065ce <UART_SetConfig+0x5a6>
 80064d8:	2320      	movs	r3, #32
 80064da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064de:	e076      	b.n	80065ce <UART_SetConfig+0x5a6>
 80064e0:	2340      	movs	r3, #64	@ 0x40
 80064e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064e6:	e072      	b.n	80065ce <UART_SetConfig+0x5a6>
 80064e8:	2380      	movs	r3, #128	@ 0x80
 80064ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80064ee:	e06e      	b.n	80065ce <UART_SetConfig+0x5a6>
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a75      	ldr	r2, [pc, #468]	@ (80066cc <UART_SetConfig+0x6a4>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d130      	bne.n	800655c <UART_SetConfig+0x534>
 80064fa:	4b72      	ldr	r3, [pc, #456]	@ (80066c4 <UART_SetConfig+0x69c>)
 80064fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064fe:	f003 0307 	and.w	r3, r3, #7
 8006502:	2b05      	cmp	r3, #5
 8006504:	d826      	bhi.n	8006554 <UART_SetConfig+0x52c>
 8006506:	a201      	add	r2, pc, #4	@ (adr r2, 800650c <UART_SetConfig+0x4e4>)
 8006508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800650c:	08006525 	.word	0x08006525
 8006510:	0800652d 	.word	0x0800652d
 8006514:	08006535 	.word	0x08006535
 8006518:	0800653d 	.word	0x0800653d
 800651c:	08006545 	.word	0x08006545
 8006520:	0800654d 	.word	0x0800654d
 8006524:	2300      	movs	r3, #0
 8006526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800652a:	e050      	b.n	80065ce <UART_SetConfig+0x5a6>
 800652c:	2304      	movs	r3, #4
 800652e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006532:	e04c      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006534:	2308      	movs	r3, #8
 8006536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800653a:	e048      	b.n	80065ce <UART_SetConfig+0x5a6>
 800653c:	2310      	movs	r3, #16
 800653e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006542:	e044      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006544:	2320      	movs	r3, #32
 8006546:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800654a:	e040      	b.n	80065ce <UART_SetConfig+0x5a6>
 800654c:	2340      	movs	r3, #64	@ 0x40
 800654e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006552:	e03c      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006554:	2380      	movs	r3, #128	@ 0x80
 8006556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800655a:	e038      	b.n	80065ce <UART_SetConfig+0x5a6>
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a5b      	ldr	r2, [pc, #364]	@ (80066d0 <UART_SetConfig+0x6a8>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d130      	bne.n	80065c8 <UART_SetConfig+0x5a0>
 8006566:	4b57      	ldr	r3, [pc, #348]	@ (80066c4 <UART_SetConfig+0x69c>)
 8006568:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800656a:	f003 0307 	and.w	r3, r3, #7
 800656e:	2b05      	cmp	r3, #5
 8006570:	d826      	bhi.n	80065c0 <UART_SetConfig+0x598>
 8006572:	a201      	add	r2, pc, #4	@ (adr r2, 8006578 <UART_SetConfig+0x550>)
 8006574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006578:	08006591 	.word	0x08006591
 800657c:	08006599 	.word	0x08006599
 8006580:	080065a1 	.word	0x080065a1
 8006584:	080065a9 	.word	0x080065a9
 8006588:	080065b1 	.word	0x080065b1
 800658c:	080065b9 	.word	0x080065b9
 8006590:	2302      	movs	r3, #2
 8006592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006596:	e01a      	b.n	80065ce <UART_SetConfig+0x5a6>
 8006598:	2304      	movs	r3, #4
 800659a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800659e:	e016      	b.n	80065ce <UART_SetConfig+0x5a6>
 80065a0:	2308      	movs	r3, #8
 80065a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065a6:	e012      	b.n	80065ce <UART_SetConfig+0x5a6>
 80065a8:	2310      	movs	r3, #16
 80065aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065ae:	e00e      	b.n	80065ce <UART_SetConfig+0x5a6>
 80065b0:	2320      	movs	r3, #32
 80065b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065b6:	e00a      	b.n	80065ce <UART_SetConfig+0x5a6>
 80065b8:	2340      	movs	r3, #64	@ 0x40
 80065ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065be:	e006      	b.n	80065ce <UART_SetConfig+0x5a6>
 80065c0:	2380      	movs	r3, #128	@ 0x80
 80065c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80065c6:	e002      	b.n	80065ce <UART_SetConfig+0x5a6>
 80065c8:	2380      	movs	r3, #128	@ 0x80
 80065ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a3f      	ldr	r2, [pc, #252]	@ (80066d0 <UART_SetConfig+0x6a8>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	f040 80f8 	bne.w	80067ca <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80065da:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80065de:	2b20      	cmp	r3, #32
 80065e0:	dc46      	bgt.n	8006670 <UART_SetConfig+0x648>
 80065e2:	2b02      	cmp	r3, #2
 80065e4:	f2c0 8082 	blt.w	80066ec <UART_SetConfig+0x6c4>
 80065e8:	3b02      	subs	r3, #2
 80065ea:	2b1e      	cmp	r3, #30
 80065ec:	d87e      	bhi.n	80066ec <UART_SetConfig+0x6c4>
 80065ee:	a201      	add	r2, pc, #4	@ (adr r2, 80065f4 <UART_SetConfig+0x5cc>)
 80065f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065f4:	08006677 	.word	0x08006677
 80065f8:	080066ed 	.word	0x080066ed
 80065fc:	0800667f 	.word	0x0800667f
 8006600:	080066ed 	.word	0x080066ed
 8006604:	080066ed 	.word	0x080066ed
 8006608:	080066ed 	.word	0x080066ed
 800660c:	0800668f 	.word	0x0800668f
 8006610:	080066ed 	.word	0x080066ed
 8006614:	080066ed 	.word	0x080066ed
 8006618:	080066ed 	.word	0x080066ed
 800661c:	080066ed 	.word	0x080066ed
 8006620:	080066ed 	.word	0x080066ed
 8006624:	080066ed 	.word	0x080066ed
 8006628:	080066ed 	.word	0x080066ed
 800662c:	0800669f 	.word	0x0800669f
 8006630:	080066ed 	.word	0x080066ed
 8006634:	080066ed 	.word	0x080066ed
 8006638:	080066ed 	.word	0x080066ed
 800663c:	080066ed 	.word	0x080066ed
 8006640:	080066ed 	.word	0x080066ed
 8006644:	080066ed 	.word	0x080066ed
 8006648:	080066ed 	.word	0x080066ed
 800664c:	080066ed 	.word	0x080066ed
 8006650:	080066ed 	.word	0x080066ed
 8006654:	080066ed 	.word	0x080066ed
 8006658:	080066ed 	.word	0x080066ed
 800665c:	080066ed 	.word	0x080066ed
 8006660:	080066ed 	.word	0x080066ed
 8006664:	080066ed 	.word	0x080066ed
 8006668:	080066ed 	.word	0x080066ed
 800666c:	080066df 	.word	0x080066df
 8006670:	2b40      	cmp	r3, #64	@ 0x40
 8006672:	d037      	beq.n	80066e4 <UART_SetConfig+0x6bc>
 8006674:	e03a      	b.n	80066ec <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006676:	f7fe f8d7 	bl	8004828 <HAL_RCCEx_GetD3PCLK1Freq>
 800667a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800667c:	e03c      	b.n	80066f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800667e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006682:	4618      	mov	r0, r3
 8006684:	f7fe f8e6 	bl	8004854 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800668a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800668c:	e034      	b.n	80066f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800668e:	f107 0318 	add.w	r3, r7, #24
 8006692:	4618      	mov	r0, r3
 8006694:	f7fe fa32 	bl	8004afc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006698:	69fb      	ldr	r3, [r7, #28]
 800669a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800669c:	e02c      	b.n	80066f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800669e:	4b09      	ldr	r3, [pc, #36]	@ (80066c4 <UART_SetConfig+0x69c>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f003 0320 	and.w	r3, r3, #32
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d016      	beq.n	80066d8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80066aa:	4b06      	ldr	r3, [pc, #24]	@ (80066c4 <UART_SetConfig+0x69c>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	08db      	lsrs	r3, r3, #3
 80066b0:	f003 0303 	and.w	r3, r3, #3
 80066b4:	4a07      	ldr	r2, [pc, #28]	@ (80066d4 <UART_SetConfig+0x6ac>)
 80066b6:	fa22 f303 	lsr.w	r3, r2, r3
 80066ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80066bc:	e01c      	b.n	80066f8 <UART_SetConfig+0x6d0>
 80066be:	bf00      	nop
 80066c0:	40011400 	.word	0x40011400
 80066c4:	58024400 	.word	0x58024400
 80066c8:	40007800 	.word	0x40007800
 80066cc:	40007c00 	.word	0x40007c00
 80066d0:	58000c00 	.word	0x58000c00
 80066d4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80066d8:	4b9d      	ldr	r3, [pc, #628]	@ (8006950 <UART_SetConfig+0x928>)
 80066da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066dc:	e00c      	b.n	80066f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80066de:	4b9d      	ldr	r3, [pc, #628]	@ (8006954 <UART_SetConfig+0x92c>)
 80066e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066e2:	e009      	b.n	80066f8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066ea:	e005      	b.n	80066f8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80066ec:	2300      	movs	r3, #0
 80066ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80066f6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80066f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	f000 81de 	beq.w	8006abc <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006704:	4a94      	ldr	r2, [pc, #592]	@ (8006958 <UART_SetConfig+0x930>)
 8006706:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800670a:	461a      	mov	r2, r3
 800670c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800670e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006712:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	685a      	ldr	r2, [r3, #4]
 8006718:	4613      	mov	r3, r2
 800671a:	005b      	lsls	r3, r3, #1
 800671c:	4413      	add	r3, r2
 800671e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006720:	429a      	cmp	r2, r3
 8006722:	d305      	bcc.n	8006730 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800672a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800672c:	429a      	cmp	r2, r3
 800672e:	d903      	bls.n	8006738 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006736:	e1c1      	b.n	8006abc <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006738:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800673a:	2200      	movs	r2, #0
 800673c:	60bb      	str	r3, [r7, #8]
 800673e:	60fa      	str	r2, [r7, #12]
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006744:	4a84      	ldr	r2, [pc, #528]	@ (8006958 <UART_SetConfig+0x930>)
 8006746:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800674a:	b29b      	uxth	r3, r3
 800674c:	2200      	movs	r2, #0
 800674e:	603b      	str	r3, [r7, #0]
 8006750:	607a      	str	r2, [r7, #4]
 8006752:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006756:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800675a:	f7f9 fdc5 	bl	80002e8 <__aeabi_uldivmod>
 800675e:	4602      	mov	r2, r0
 8006760:	460b      	mov	r3, r1
 8006762:	4610      	mov	r0, r2
 8006764:	4619      	mov	r1, r3
 8006766:	f04f 0200 	mov.w	r2, #0
 800676a:	f04f 0300 	mov.w	r3, #0
 800676e:	020b      	lsls	r3, r1, #8
 8006770:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006774:	0202      	lsls	r2, r0, #8
 8006776:	6979      	ldr	r1, [r7, #20]
 8006778:	6849      	ldr	r1, [r1, #4]
 800677a:	0849      	lsrs	r1, r1, #1
 800677c:	2000      	movs	r0, #0
 800677e:	460c      	mov	r4, r1
 8006780:	4605      	mov	r5, r0
 8006782:	eb12 0804 	adds.w	r8, r2, r4
 8006786:	eb43 0905 	adc.w	r9, r3, r5
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	469a      	mov	sl, r3
 8006792:	4693      	mov	fp, r2
 8006794:	4652      	mov	r2, sl
 8006796:	465b      	mov	r3, fp
 8006798:	4640      	mov	r0, r8
 800679a:	4649      	mov	r1, r9
 800679c:	f7f9 fda4 	bl	80002e8 <__aeabi_uldivmod>
 80067a0:	4602      	mov	r2, r0
 80067a2:	460b      	mov	r3, r1
 80067a4:	4613      	mov	r3, r2
 80067a6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80067a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067ae:	d308      	bcc.n	80067c2 <UART_SetConfig+0x79a>
 80067b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067b6:	d204      	bcs.n	80067c2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80067be:	60da      	str	r2, [r3, #12]
 80067c0:	e17c      	b.n	8006abc <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80067c8:	e178      	b.n	8006abc <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	69db      	ldr	r3, [r3, #28]
 80067ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067d2:	f040 80c5 	bne.w	8006960 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80067d6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80067da:	2b20      	cmp	r3, #32
 80067dc:	dc48      	bgt.n	8006870 <UART_SetConfig+0x848>
 80067de:	2b00      	cmp	r3, #0
 80067e0:	db7b      	blt.n	80068da <UART_SetConfig+0x8b2>
 80067e2:	2b20      	cmp	r3, #32
 80067e4:	d879      	bhi.n	80068da <UART_SetConfig+0x8b2>
 80067e6:	a201      	add	r2, pc, #4	@ (adr r2, 80067ec <UART_SetConfig+0x7c4>)
 80067e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067ec:	08006877 	.word	0x08006877
 80067f0:	0800687f 	.word	0x0800687f
 80067f4:	080068db 	.word	0x080068db
 80067f8:	080068db 	.word	0x080068db
 80067fc:	08006887 	.word	0x08006887
 8006800:	080068db 	.word	0x080068db
 8006804:	080068db 	.word	0x080068db
 8006808:	080068db 	.word	0x080068db
 800680c:	08006897 	.word	0x08006897
 8006810:	080068db 	.word	0x080068db
 8006814:	080068db 	.word	0x080068db
 8006818:	080068db 	.word	0x080068db
 800681c:	080068db 	.word	0x080068db
 8006820:	080068db 	.word	0x080068db
 8006824:	080068db 	.word	0x080068db
 8006828:	080068db 	.word	0x080068db
 800682c:	080068a7 	.word	0x080068a7
 8006830:	080068db 	.word	0x080068db
 8006834:	080068db 	.word	0x080068db
 8006838:	080068db 	.word	0x080068db
 800683c:	080068db 	.word	0x080068db
 8006840:	080068db 	.word	0x080068db
 8006844:	080068db 	.word	0x080068db
 8006848:	080068db 	.word	0x080068db
 800684c:	080068db 	.word	0x080068db
 8006850:	080068db 	.word	0x080068db
 8006854:	080068db 	.word	0x080068db
 8006858:	080068db 	.word	0x080068db
 800685c:	080068db 	.word	0x080068db
 8006860:	080068db 	.word	0x080068db
 8006864:	080068db 	.word	0x080068db
 8006868:	080068db 	.word	0x080068db
 800686c:	080068cd 	.word	0x080068cd
 8006870:	2b40      	cmp	r3, #64	@ 0x40
 8006872:	d02e      	beq.n	80068d2 <UART_SetConfig+0x8aa>
 8006874:	e031      	b.n	80068da <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006876:	f7fc fda1 	bl	80033bc <HAL_RCC_GetPCLK1Freq>
 800687a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800687c:	e033      	b.n	80068e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800687e:	f7fc fdb3 	bl	80033e8 <HAL_RCC_GetPCLK2Freq>
 8006882:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006884:	e02f      	b.n	80068e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006886:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800688a:	4618      	mov	r0, r3
 800688c:	f7fd ffe2 	bl	8004854 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006890:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006892:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006894:	e027      	b.n	80068e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006896:	f107 0318 	add.w	r3, r7, #24
 800689a:	4618      	mov	r0, r3
 800689c:	f7fe f92e 	bl	8004afc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80068a0:	69fb      	ldr	r3, [r7, #28]
 80068a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068a4:	e01f      	b.n	80068e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80068a6:	4b2d      	ldr	r3, [pc, #180]	@ (800695c <UART_SetConfig+0x934>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 0320 	and.w	r3, r3, #32
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d009      	beq.n	80068c6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80068b2:	4b2a      	ldr	r3, [pc, #168]	@ (800695c <UART_SetConfig+0x934>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	08db      	lsrs	r3, r3, #3
 80068b8:	f003 0303 	and.w	r3, r3, #3
 80068bc:	4a24      	ldr	r2, [pc, #144]	@ (8006950 <UART_SetConfig+0x928>)
 80068be:	fa22 f303 	lsr.w	r3, r2, r3
 80068c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80068c4:	e00f      	b.n	80068e6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80068c6:	4b22      	ldr	r3, [pc, #136]	@ (8006950 <UART_SetConfig+0x928>)
 80068c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068ca:	e00c      	b.n	80068e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80068cc:	4b21      	ldr	r3, [pc, #132]	@ (8006954 <UART_SetConfig+0x92c>)
 80068ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068d0:	e009      	b.n	80068e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068d8:	e005      	b.n	80068e6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80068da:	2300      	movs	r3, #0
 80068dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80068e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80068e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f000 80e7 	beq.w	8006abc <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068f2:	4a19      	ldr	r2, [pc, #100]	@ (8006958 <UART_SetConfig+0x930>)
 80068f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068f8:	461a      	mov	r2, r3
 80068fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8006900:	005a      	lsls	r2, r3, #1
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	085b      	lsrs	r3, r3, #1
 8006908:	441a      	add	r2, r3
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006912:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006916:	2b0f      	cmp	r3, #15
 8006918:	d916      	bls.n	8006948 <UART_SetConfig+0x920>
 800691a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800691c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006920:	d212      	bcs.n	8006948 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006924:	b29b      	uxth	r3, r3
 8006926:	f023 030f 	bic.w	r3, r3, #15
 800692a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800692c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800692e:	085b      	lsrs	r3, r3, #1
 8006930:	b29b      	uxth	r3, r3
 8006932:	f003 0307 	and.w	r3, r3, #7
 8006936:	b29a      	uxth	r2, r3
 8006938:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800693a:	4313      	orrs	r3, r2
 800693c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006944:	60da      	str	r2, [r3, #12]
 8006946:	e0b9      	b.n	8006abc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800694e:	e0b5      	b.n	8006abc <UART_SetConfig+0xa94>
 8006950:	03d09000 	.word	0x03d09000
 8006954:	003d0900 	.word	0x003d0900
 8006958:	08007fc0 	.word	0x08007fc0
 800695c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006960:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006964:	2b20      	cmp	r3, #32
 8006966:	dc49      	bgt.n	80069fc <UART_SetConfig+0x9d4>
 8006968:	2b00      	cmp	r3, #0
 800696a:	db7c      	blt.n	8006a66 <UART_SetConfig+0xa3e>
 800696c:	2b20      	cmp	r3, #32
 800696e:	d87a      	bhi.n	8006a66 <UART_SetConfig+0xa3e>
 8006970:	a201      	add	r2, pc, #4	@ (adr r2, 8006978 <UART_SetConfig+0x950>)
 8006972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006976:	bf00      	nop
 8006978:	08006a03 	.word	0x08006a03
 800697c:	08006a0b 	.word	0x08006a0b
 8006980:	08006a67 	.word	0x08006a67
 8006984:	08006a67 	.word	0x08006a67
 8006988:	08006a13 	.word	0x08006a13
 800698c:	08006a67 	.word	0x08006a67
 8006990:	08006a67 	.word	0x08006a67
 8006994:	08006a67 	.word	0x08006a67
 8006998:	08006a23 	.word	0x08006a23
 800699c:	08006a67 	.word	0x08006a67
 80069a0:	08006a67 	.word	0x08006a67
 80069a4:	08006a67 	.word	0x08006a67
 80069a8:	08006a67 	.word	0x08006a67
 80069ac:	08006a67 	.word	0x08006a67
 80069b0:	08006a67 	.word	0x08006a67
 80069b4:	08006a67 	.word	0x08006a67
 80069b8:	08006a33 	.word	0x08006a33
 80069bc:	08006a67 	.word	0x08006a67
 80069c0:	08006a67 	.word	0x08006a67
 80069c4:	08006a67 	.word	0x08006a67
 80069c8:	08006a67 	.word	0x08006a67
 80069cc:	08006a67 	.word	0x08006a67
 80069d0:	08006a67 	.word	0x08006a67
 80069d4:	08006a67 	.word	0x08006a67
 80069d8:	08006a67 	.word	0x08006a67
 80069dc:	08006a67 	.word	0x08006a67
 80069e0:	08006a67 	.word	0x08006a67
 80069e4:	08006a67 	.word	0x08006a67
 80069e8:	08006a67 	.word	0x08006a67
 80069ec:	08006a67 	.word	0x08006a67
 80069f0:	08006a67 	.word	0x08006a67
 80069f4:	08006a67 	.word	0x08006a67
 80069f8:	08006a59 	.word	0x08006a59
 80069fc:	2b40      	cmp	r3, #64	@ 0x40
 80069fe:	d02e      	beq.n	8006a5e <UART_SetConfig+0xa36>
 8006a00:	e031      	b.n	8006a66 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a02:	f7fc fcdb 	bl	80033bc <HAL_RCC_GetPCLK1Freq>
 8006a06:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006a08:	e033      	b.n	8006a72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a0a:	f7fc fced 	bl	80033e8 <HAL_RCC_GetPCLK2Freq>
 8006a0e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006a10:	e02f      	b.n	8006a72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a16:	4618      	mov	r0, r3
 8006a18:	f7fd ff1c 	bl	8004854 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a20:	e027      	b.n	8006a72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006a22:	f107 0318 	add.w	r3, r7, #24
 8006a26:	4618      	mov	r0, r3
 8006a28:	f7fe f868 	bl	8004afc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a30:	e01f      	b.n	8006a72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a32:	4b2d      	ldr	r3, [pc, #180]	@ (8006ae8 <UART_SetConfig+0xac0>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f003 0320 	and.w	r3, r3, #32
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d009      	beq.n	8006a52 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006a3e:	4b2a      	ldr	r3, [pc, #168]	@ (8006ae8 <UART_SetConfig+0xac0>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	08db      	lsrs	r3, r3, #3
 8006a44:	f003 0303 	and.w	r3, r3, #3
 8006a48:	4a28      	ldr	r2, [pc, #160]	@ (8006aec <UART_SetConfig+0xac4>)
 8006a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8006a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006a50:	e00f      	b.n	8006a72 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8006a52:	4b26      	ldr	r3, [pc, #152]	@ (8006aec <UART_SetConfig+0xac4>)
 8006a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a56:	e00c      	b.n	8006a72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006a58:	4b25      	ldr	r3, [pc, #148]	@ (8006af0 <UART_SetConfig+0xac8>)
 8006a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a5c:	e009      	b.n	8006a72 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a64:	e005      	b.n	8006a72 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006a66:	2300      	movs	r3, #0
 8006a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006a70:	bf00      	nop
    }

    if (pclk != 0U)
 8006a72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d021      	beq.n	8006abc <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a7c:	4a1d      	ldr	r2, [pc, #116]	@ (8006af4 <UART_SetConfig+0xacc>)
 8006a7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006a82:	461a      	mov	r2, r3
 8006a84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a86:	fbb3 f2f2 	udiv	r2, r3, r2
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	085b      	lsrs	r3, r3, #1
 8006a90:	441a      	add	r2, r3
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a9a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a9e:	2b0f      	cmp	r3, #15
 8006aa0:	d909      	bls.n	8006ab6 <UART_SetConfig+0xa8e>
 8006aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006aa8:	d205      	bcs.n	8006ab6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aac:	b29a      	uxth	r2, r3
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	60da      	str	r2, [r3, #12]
 8006ab4:	e002      	b.n	8006abc <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	2201      	movs	r2, #1
 8006ac0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	2200      	movs	r2, #0
 8006ad0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006ad8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3748      	adds	r7, #72	@ 0x48
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ae6:	bf00      	nop
 8006ae8:	58024400 	.word	0x58024400
 8006aec:	03d09000 	.word	0x03d09000
 8006af0:	003d0900 	.word	0x003d0900
 8006af4:	08007fc0 	.word	0x08007fc0

08006af8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b04:	f003 0308 	and.w	r3, r3, #8
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00a      	beq.n	8006b22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	430a      	orrs	r2, r1
 8006b20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b26:	f003 0301 	and.w	r3, r3, #1
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d00a      	beq.n	8006b44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	430a      	orrs	r2, r1
 8006b42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b48:	f003 0302 	and.w	r3, r3, #2
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d00a      	beq.n	8006b66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	430a      	orrs	r2, r1
 8006b64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b6a:	f003 0304 	and.w	r3, r3, #4
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00a      	beq.n	8006b88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	430a      	orrs	r2, r1
 8006b86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b8c:	f003 0310 	and.w	r3, r3, #16
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d00a      	beq.n	8006baa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	430a      	orrs	r2, r1
 8006ba8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bae:	f003 0320 	and.w	r3, r3, #32
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d00a      	beq.n	8006bcc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	430a      	orrs	r2, r1
 8006bca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d01a      	beq.n	8006c0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	430a      	orrs	r2, r1
 8006bec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bf2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bf6:	d10a      	bne.n	8006c0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	430a      	orrs	r2, r1
 8006c0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d00a      	beq.n	8006c30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	430a      	orrs	r2, r1
 8006c2e:	605a      	str	r2, [r3, #4]
  }
}
 8006c30:	bf00      	nop
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr

08006c3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b098      	sub	sp, #96	@ 0x60
 8006c40:	af02      	add	r7, sp, #8
 8006c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c4c:	f7fa faf4 	bl	8001238 <HAL_GetTick>
 8006c50:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 0308 	and.w	r3, r3, #8
 8006c5c:	2b08      	cmp	r3, #8
 8006c5e:	d12f      	bne.n	8006cc0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c60:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006c64:	9300      	str	r3, [sp, #0]
 8006c66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f000 f88e 	bl	8006d90 <UART_WaitOnFlagUntilTimeout>
 8006c74:	4603      	mov	r3, r0
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d022      	beq.n	8006cc0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c82:	e853 3f00 	ldrex	r3, [r3]
 8006c86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	461a      	mov	r2, r3
 8006c96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c98:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c9a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ca0:	e841 2300 	strex	r3, r2, [r1]
 8006ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d1e6      	bne.n	8006c7a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2220      	movs	r2, #32
 8006cb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006cbc:	2303      	movs	r3, #3
 8006cbe:	e063      	b.n	8006d88 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 0304 	and.w	r3, r3, #4
 8006cca:	2b04      	cmp	r3, #4
 8006ccc:	d149      	bne.n	8006d62 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006cce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006cd2:	9300      	str	r3, [sp, #0]
 8006cd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f000 f857 	bl	8006d90 <UART_WaitOnFlagUntilTimeout>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d03c      	beq.n	8006d62 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf0:	e853 3f00 	ldrex	r3, [r3]
 8006cf4:	623b      	str	r3, [r7, #32]
   return(result);
 8006cf6:	6a3b      	ldr	r3, [r7, #32]
 8006cf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006cfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	461a      	mov	r2, r3
 8006d04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d06:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d08:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d0e:	e841 2300 	strex	r3, r2, [r1]
 8006d12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d1e6      	bne.n	8006ce8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	3308      	adds	r3, #8
 8006d20:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	e853 3f00 	ldrex	r3, [r3]
 8006d28:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	f023 0301 	bic.w	r3, r3, #1
 8006d30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	3308      	adds	r3, #8
 8006d38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d3a:	61fa      	str	r2, [r7, #28]
 8006d3c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3e:	69b9      	ldr	r1, [r7, #24]
 8006d40:	69fa      	ldr	r2, [r7, #28]
 8006d42:	e841 2300 	strex	r3, r2, [r1]
 8006d46:	617b      	str	r3, [r7, #20]
   return(result);
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1e5      	bne.n	8006d1a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2220      	movs	r2, #32
 8006d52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d5e:	2303      	movs	r3, #3
 8006d60:	e012      	b.n	8006d88 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2220      	movs	r2, #32
 8006d66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2220      	movs	r2, #32
 8006d6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2200      	movs	r2, #0
 8006d82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006d86:	2300      	movs	r3, #0
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3758      	adds	r7, #88	@ 0x58
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b084      	sub	sp, #16
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	603b      	str	r3, [r7, #0]
 8006d9c:	4613      	mov	r3, r2
 8006d9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006da0:	e04f      	b.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006da2:	69bb      	ldr	r3, [r7, #24]
 8006da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006da8:	d04b      	beq.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006daa:	f7fa fa45 	bl	8001238 <HAL_GetTick>
 8006dae:	4602      	mov	r2, r0
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	1ad3      	subs	r3, r2, r3
 8006db4:	69ba      	ldr	r2, [r7, #24]
 8006db6:	429a      	cmp	r2, r3
 8006db8:	d302      	bcc.n	8006dc0 <UART_WaitOnFlagUntilTimeout+0x30>
 8006dba:	69bb      	ldr	r3, [r7, #24]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d101      	bne.n	8006dc4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006dc0:	2303      	movs	r3, #3
 8006dc2:	e04e      	b.n	8006e62 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 0304 	and.w	r3, r3, #4
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d037      	beq.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	2b80      	cmp	r3, #128	@ 0x80
 8006dd6:	d034      	beq.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	2b40      	cmp	r3, #64	@ 0x40
 8006ddc:	d031      	beq.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	69db      	ldr	r3, [r3, #28]
 8006de4:	f003 0308 	and.w	r3, r3, #8
 8006de8:	2b08      	cmp	r3, #8
 8006dea:	d110      	bne.n	8006e0e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	2208      	movs	r2, #8
 8006df2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006df4:	68f8      	ldr	r0, [r7, #12]
 8006df6:	f000 f95b 	bl	80070b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2208      	movs	r2, #8
 8006dfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	2200      	movs	r2, #0
 8006e06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e029      	b.n	8006e62 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	69db      	ldr	r3, [r3, #28]
 8006e14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e1c:	d111      	bne.n	8006e42 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006e26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e28:	68f8      	ldr	r0, [r7, #12]
 8006e2a:	f000 f941 	bl	80070b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2220      	movs	r2, #32
 8006e32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e00f      	b.n	8006e62 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	69da      	ldr	r2, [r3, #28]
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	4013      	ands	r3, r2
 8006e4c:	68ba      	ldr	r2, [r7, #8]
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	bf0c      	ite	eq
 8006e52:	2301      	moveq	r3, #1
 8006e54:	2300      	movne	r3, #0
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	461a      	mov	r2, r3
 8006e5a:	79fb      	ldrb	r3, [r7, #7]
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d0a0      	beq.n	8006da2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3710      	adds	r7, #16
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}
	...

08006e6c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b0a3      	sub	sp, #140	@ 0x8c
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	4613      	mov	r3, r2
 8006e78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	68ba      	ldr	r2, [r7, #8]
 8006e7e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	88fa      	ldrh	r2, [r7, #6]
 8006e84:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	88fa      	ldrh	r2, [r7, #6]
 8006e8c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2200      	movs	r2, #0
 8006e94:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e9e:	d10e      	bne.n	8006ebe <UART_Start_Receive_IT+0x52>
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	691b      	ldr	r3, [r3, #16]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d105      	bne.n	8006eb4 <UART_Start_Receive_IT+0x48>
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006eae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006eb2:	e02d      	b.n	8006f10 <UART_Start_Receive_IT+0xa4>
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	22ff      	movs	r2, #255	@ 0xff
 8006eb8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006ebc:	e028      	b.n	8006f10 <UART_Start_Receive_IT+0xa4>
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d10d      	bne.n	8006ee2 <UART_Start_Receive_IT+0x76>
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	691b      	ldr	r3, [r3, #16]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d104      	bne.n	8006ed8 <UART_Start_Receive_IT+0x6c>
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	22ff      	movs	r2, #255	@ 0xff
 8006ed2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006ed6:	e01b      	b.n	8006f10 <UART_Start_Receive_IT+0xa4>
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	227f      	movs	r2, #127	@ 0x7f
 8006edc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006ee0:	e016      	b.n	8006f10 <UART_Start_Receive_IT+0xa4>
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006eea:	d10d      	bne.n	8006f08 <UART_Start_Receive_IT+0x9c>
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	691b      	ldr	r3, [r3, #16]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d104      	bne.n	8006efe <UART_Start_Receive_IT+0x92>
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	227f      	movs	r2, #127	@ 0x7f
 8006ef8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006efc:	e008      	b.n	8006f10 <UART_Start_Receive_IT+0xa4>
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	223f      	movs	r2, #63	@ 0x3f
 8006f02:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006f06:	e003      	b.n	8006f10 <UART_Start_Receive_IT+0xa4>
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2200      	movs	r2, #0
 8006f14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2222      	movs	r2, #34	@ 0x22
 8006f1c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	3308      	adds	r3, #8
 8006f26:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f2a:	e853 3f00 	ldrex	r3, [r3]
 8006f2e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006f30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f32:	f043 0301 	orr.w	r3, r3, #1
 8006f36:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	3308      	adds	r3, #8
 8006f40:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006f44:	673a      	str	r2, [r7, #112]	@ 0x70
 8006f46:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f48:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006f4a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006f4c:	e841 2300 	strex	r3, r2, [r1]
 8006f50:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006f52:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d1e3      	bne.n	8006f20 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f5c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006f60:	d14f      	bne.n	8007002 <UART_Start_Receive_IT+0x196>
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006f68:	88fa      	ldrh	r2, [r7, #6]
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	d349      	bcc.n	8007002 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	689b      	ldr	r3, [r3, #8]
 8006f72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f76:	d107      	bne.n	8006f88 <UART_Start_Receive_IT+0x11c>
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	691b      	ldr	r3, [r3, #16]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d103      	bne.n	8006f88 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	4a47      	ldr	r2, [pc, #284]	@ (80070a0 <UART_Start_Receive_IT+0x234>)
 8006f84:	675a      	str	r2, [r3, #116]	@ 0x74
 8006f86:	e002      	b.n	8006f8e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	4a46      	ldr	r2, [pc, #280]	@ (80070a4 <UART_Start_Receive_IT+0x238>)
 8006f8c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	691b      	ldr	r3, [r3, #16]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d01a      	beq.n	8006fcc <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f9e:	e853 3f00 	ldrex	r3, [r3]
 8006fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006fa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006faa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	461a      	mov	r2, r3
 8006fb4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006fb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006fba:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fbc:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006fbe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006fc0:	e841 2300 	strex	r3, r2, [r1]
 8006fc4:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006fc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d1e4      	bne.n	8006f96 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	3308      	adds	r3, #8
 8006fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fd6:	e853 3f00 	ldrex	r3, [r3]
 8006fda:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006fe2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	3308      	adds	r3, #8
 8006fea:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006fec:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006fee:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ff0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006ff2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ff4:	e841 2300 	strex	r3, r2, [r1]
 8006ff8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006ffa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d1e5      	bne.n	8006fcc <UART_Start_Receive_IT+0x160>
 8007000:	e046      	b.n	8007090 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800700a:	d107      	bne.n	800701c <UART_Start_Receive_IT+0x1b0>
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	691b      	ldr	r3, [r3, #16]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d103      	bne.n	800701c <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	4a24      	ldr	r2, [pc, #144]	@ (80070a8 <UART_Start_Receive_IT+0x23c>)
 8007018:	675a      	str	r2, [r3, #116]	@ 0x74
 800701a:	e002      	b.n	8007022 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	4a23      	ldr	r2, [pc, #140]	@ (80070ac <UART_Start_Receive_IT+0x240>)
 8007020:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d019      	beq.n	800705e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007032:	e853 3f00 	ldrex	r3, [r3]
 8007036:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800703a:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800703e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	461a      	mov	r2, r3
 8007046:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007048:	637b      	str	r3, [r7, #52]	@ 0x34
 800704a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800704c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800704e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007050:	e841 2300 	strex	r3, r2, [r1]
 8007054:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007056:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007058:	2b00      	cmp	r3, #0
 800705a:	d1e6      	bne.n	800702a <UART_Start_Receive_IT+0x1be>
 800705c:	e018      	b.n	8007090 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007064:	697b      	ldr	r3, [r7, #20]
 8007066:	e853 3f00 	ldrex	r3, [r3]
 800706a:	613b      	str	r3, [r7, #16]
   return(result);
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	f043 0320 	orr.w	r3, r3, #32
 8007072:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	461a      	mov	r2, r3
 800707a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800707c:	623b      	str	r3, [r7, #32]
 800707e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007080:	69f9      	ldr	r1, [r7, #28]
 8007082:	6a3a      	ldr	r2, [r7, #32]
 8007084:	e841 2300 	strex	r3, r2, [r1]
 8007088:	61bb      	str	r3, [r7, #24]
   return(result);
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d1e6      	bne.n	800705e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007090:	2300      	movs	r3, #0
}
 8007092:	4618      	mov	r0, r3
 8007094:	378c      	adds	r7, #140	@ 0x8c
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr
 800709e:	bf00      	nop
 80070a0:	080078cd 	.word	0x080078cd
 80070a4:	08007569 	.word	0x08007569
 80070a8:	080073b1 	.word	0x080073b1
 80070ac:	080071f9 	.word	0x080071f9

080070b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b095      	sub	sp, #84	@ 0x54
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070c0:	e853 3f00 	ldrex	r3, [r3]
 80070c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80070c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	461a      	mov	r2, r3
 80070d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80070d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80070dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80070de:	e841 2300 	strex	r3, r2, [r1]
 80070e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80070e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d1e6      	bne.n	80070b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	3308      	adds	r3, #8
 80070f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f2:	6a3b      	ldr	r3, [r7, #32]
 80070f4:	e853 3f00 	ldrex	r3, [r3]
 80070f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80070fa:	69fa      	ldr	r2, [r7, #28]
 80070fc:	4b1e      	ldr	r3, [pc, #120]	@ (8007178 <UART_EndRxTransfer+0xc8>)
 80070fe:	4013      	ands	r3, r2
 8007100:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	3308      	adds	r3, #8
 8007108:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800710a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800710c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800710e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007110:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007112:	e841 2300 	strex	r3, r2, [r1]
 8007116:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800711a:	2b00      	cmp	r3, #0
 800711c:	d1e5      	bne.n	80070ea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007122:	2b01      	cmp	r3, #1
 8007124:	d118      	bne.n	8007158 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	e853 3f00 	ldrex	r3, [r3]
 8007132:	60bb      	str	r3, [r7, #8]
   return(result);
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	f023 0310 	bic.w	r3, r3, #16
 800713a:	647b      	str	r3, [r7, #68]	@ 0x44
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	461a      	mov	r2, r3
 8007142:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007144:	61bb      	str	r3, [r7, #24]
 8007146:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007148:	6979      	ldr	r1, [r7, #20]
 800714a:	69ba      	ldr	r2, [r7, #24]
 800714c:	e841 2300 	strex	r3, r2, [r1]
 8007150:	613b      	str	r3, [r7, #16]
   return(result);
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d1e6      	bne.n	8007126 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2220      	movs	r2, #32
 800715c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800716c:	bf00      	nop
 800716e:	3754      	adds	r7, #84	@ 0x54
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr
 8007178:	effffffe 	.word	0xeffffffe

0800717c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b084      	sub	sp, #16
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007188:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2200      	movs	r2, #0
 800718e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007192:	68f8      	ldr	r0, [r7, #12]
 8007194:	f7fe ff32 	bl	8005ffc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007198:	bf00      	nop
 800719a:	3710      	adds	r7, #16
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}

080071a0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b088      	sub	sp, #32
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	e853 3f00 	ldrex	r3, [r3]
 80071b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071bc:	61fb      	str	r3, [r7, #28]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	461a      	mov	r2, r3
 80071c4:	69fb      	ldr	r3, [r7, #28]
 80071c6:	61bb      	str	r3, [r7, #24]
 80071c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ca:	6979      	ldr	r1, [r7, #20]
 80071cc:	69ba      	ldr	r2, [r7, #24]
 80071ce:	e841 2300 	strex	r3, r2, [r1]
 80071d2:	613b      	str	r3, [r7, #16]
   return(result);
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d1e6      	bne.n	80071a8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2220      	movs	r2, #32
 80071de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2200      	movs	r2, #0
 80071e6:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f7fe fefd 	bl	8005fe8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071ee:	bf00      	nop
 80071f0:	3720      	adds	r7, #32
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
	...

080071f8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b09c      	sub	sp, #112	@ 0x70
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007206:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007210:	2b22      	cmp	r3, #34	@ 0x22
 8007212:	f040 80be 	bne.w	8007392 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800721c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007220:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8007224:	b2d9      	uxtb	r1, r3
 8007226:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800722a:	b2da      	uxtb	r2, r3
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007230:	400a      	ands	r2, r1
 8007232:	b2d2      	uxtb	r2, r2
 8007234:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800723a:	1c5a      	adds	r2, r3, #1
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007246:	b29b      	uxth	r3, r3
 8007248:	3b01      	subs	r3, #1
 800724a:	b29a      	uxth	r2, r3
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007258:	b29b      	uxth	r3, r3
 800725a:	2b00      	cmp	r3, #0
 800725c:	f040 80a1 	bne.w	80073a2 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007266:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007268:	e853 3f00 	ldrex	r3, [r3]
 800726c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800726e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007270:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007274:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	461a      	mov	r2, r3
 800727c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800727e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007280:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007282:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007284:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007286:	e841 2300 	strex	r3, r2, [r1]
 800728a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800728c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800728e:	2b00      	cmp	r3, #0
 8007290:	d1e6      	bne.n	8007260 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	3308      	adds	r3, #8
 8007298:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800729a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800729c:	e853 3f00 	ldrex	r3, [r3]
 80072a0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072a4:	f023 0301 	bic.w	r3, r3, #1
 80072a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	3308      	adds	r3, #8
 80072b0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80072b2:	647a      	str	r2, [r7, #68]	@ 0x44
 80072b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072ba:	e841 2300 	strex	r3, r2, [r1]
 80072be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d1e5      	bne.n	8007292 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2220      	movs	r2, #32
 80072ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2200      	movs	r2, #0
 80072d2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a33      	ldr	r2, [pc, #204]	@ (80073ac <UART_RxISR_8BIT+0x1b4>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d01f      	beq.n	8007324 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d018      	beq.n	8007324 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072fa:	e853 3f00 	ldrex	r3, [r3]
 80072fe:	623b      	str	r3, [r7, #32]
   return(result);
 8007300:	6a3b      	ldr	r3, [r7, #32]
 8007302:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007306:	663b      	str	r3, [r7, #96]	@ 0x60
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	461a      	mov	r2, r3
 800730e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007310:	633b      	str	r3, [r7, #48]	@ 0x30
 8007312:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007314:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007316:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007318:	e841 2300 	strex	r3, r2, [r1]
 800731c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800731e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007320:	2b00      	cmp	r3, #0
 8007322:	d1e6      	bne.n	80072f2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007328:	2b01      	cmp	r3, #1
 800732a:	d12e      	bne.n	800738a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2200      	movs	r2, #0
 8007330:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	e853 3f00 	ldrex	r3, [r3]
 800733e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f023 0310 	bic.w	r3, r3, #16
 8007346:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	461a      	mov	r2, r3
 800734e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007350:	61fb      	str	r3, [r7, #28]
 8007352:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007354:	69b9      	ldr	r1, [r7, #24]
 8007356:	69fa      	ldr	r2, [r7, #28]
 8007358:	e841 2300 	strex	r3, r2, [r1]
 800735c:	617b      	str	r3, [r7, #20]
   return(result);
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1e6      	bne.n	8007332 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	69db      	ldr	r3, [r3, #28]
 800736a:	f003 0310 	and.w	r3, r3, #16
 800736e:	2b10      	cmp	r3, #16
 8007370:	d103      	bne.n	800737a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2210      	movs	r2, #16
 8007378:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007380:	4619      	mov	r1, r3
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f7fe fe44 	bl	8006010 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007388:	e00b      	b.n	80073a2 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f7f9 f942 	bl	8000614 <HAL_UART_RxCpltCallback>
}
 8007390:	e007      	b.n	80073a2 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	699a      	ldr	r2, [r3, #24]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f042 0208 	orr.w	r2, r2, #8
 80073a0:	619a      	str	r2, [r3, #24]
}
 80073a2:	bf00      	nop
 80073a4:	3770      	adds	r7, #112	@ 0x70
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop
 80073ac:	58000c00 	.word	0x58000c00

080073b0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b09c      	sub	sp, #112	@ 0x70
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80073be:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80073c8:	2b22      	cmp	r3, #34	@ 0x22
 80073ca:	f040 80be 	bne.w	800754a <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073d4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073dc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80073de:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80073e2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80073e6:	4013      	ands	r3, r2
 80073e8:	b29a      	uxth	r2, r3
 80073ea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80073ec:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073f2:	1c9a      	adds	r2, r3, #2
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80073fe:	b29b      	uxth	r3, r3
 8007400:	3b01      	subs	r3, #1
 8007402:	b29a      	uxth	r2, r3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007410:	b29b      	uxth	r3, r3
 8007412:	2b00      	cmp	r3, #0
 8007414:	f040 80a1 	bne.w	800755a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800741e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007420:	e853 3f00 	ldrex	r3, [r3]
 8007424:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007426:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007428:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800742c:	667b      	str	r3, [r7, #100]	@ 0x64
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	461a      	mov	r2, r3
 8007434:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007436:	657b      	str	r3, [r7, #84]	@ 0x54
 8007438:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800743c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800743e:	e841 2300 	strex	r3, r2, [r1]
 8007442:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007444:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007446:	2b00      	cmp	r3, #0
 8007448:	d1e6      	bne.n	8007418 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	3308      	adds	r3, #8
 8007450:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007454:	e853 3f00 	ldrex	r3, [r3]
 8007458:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800745a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745c:	f023 0301 	bic.w	r3, r3, #1
 8007460:	663b      	str	r3, [r7, #96]	@ 0x60
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	3308      	adds	r3, #8
 8007468:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800746a:	643a      	str	r2, [r7, #64]	@ 0x40
 800746c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800746e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007470:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007472:	e841 2300 	strex	r3, r2, [r1]
 8007476:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1e5      	bne.n	800744a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2220      	movs	r2, #32
 8007482:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2200      	movs	r2, #0
 800748a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2200      	movs	r2, #0
 8007490:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a33      	ldr	r2, [pc, #204]	@ (8007564 <UART_RxISR_16BIT+0x1b4>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d01f      	beq.n	80074dc <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d018      	beq.n	80074dc <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b0:	6a3b      	ldr	r3, [r7, #32]
 80074b2:	e853 3f00 	ldrex	r3, [r3]
 80074b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80074be:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	461a      	mov	r2, r3
 80074c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80074ca:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074d0:	e841 2300 	strex	r3, r2, [r1]
 80074d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d1e6      	bne.n	80074aa <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d12e      	bne.n	8007542 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2200      	movs	r2, #0
 80074e8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	e853 3f00 	ldrex	r3, [r3]
 80074f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	f023 0310 	bic.w	r3, r3, #16
 80074fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	461a      	mov	r2, r3
 8007506:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007508:	61bb      	str	r3, [r7, #24]
 800750a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800750c:	6979      	ldr	r1, [r7, #20]
 800750e:	69ba      	ldr	r2, [r7, #24]
 8007510:	e841 2300 	strex	r3, r2, [r1]
 8007514:	613b      	str	r3, [r7, #16]
   return(result);
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d1e6      	bne.n	80074ea <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	69db      	ldr	r3, [r3, #28]
 8007522:	f003 0310 	and.w	r3, r3, #16
 8007526:	2b10      	cmp	r3, #16
 8007528:	d103      	bne.n	8007532 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	2210      	movs	r2, #16
 8007530:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007538:	4619      	mov	r1, r3
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f7fe fd68 	bl	8006010 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007540:	e00b      	b.n	800755a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f7f9 f866 	bl	8000614 <HAL_UART_RxCpltCallback>
}
 8007548:	e007      	b.n	800755a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	699a      	ldr	r2, [r3, #24]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f042 0208 	orr.w	r2, r2, #8
 8007558:	619a      	str	r2, [r3, #24]
}
 800755a:	bf00      	nop
 800755c:	3770      	adds	r7, #112	@ 0x70
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
 8007562:	bf00      	nop
 8007564:	58000c00 	.word	0x58000c00

08007568 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b0ac      	sub	sp, #176	@ 0xb0
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007576:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	69db      	ldr	r3, [r3, #28]
 8007580:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	689b      	ldr	r3, [r3, #8]
 8007594:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800759e:	2b22      	cmp	r3, #34	@ 0x22
 80075a0:	f040 8181 	bne.w	80078a6 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80075aa:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80075ae:	e124      	b.n	80077fa <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075b6:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80075ba:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80075be:	b2d9      	uxtb	r1, r3
 80075c0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80075c4:	b2da      	uxtb	r2, r3
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075ca:	400a      	ands	r2, r1
 80075cc:	b2d2      	uxtb	r2, r2
 80075ce:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075d4:	1c5a      	adds	r2, r3, #1
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	3b01      	subs	r3, #1
 80075e4:	b29a      	uxth	r2, r3
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	69db      	ldr	r3, [r3, #28]
 80075f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80075f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80075fa:	f003 0307 	and.w	r3, r3, #7
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d053      	beq.n	80076aa <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007602:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007606:	f003 0301 	and.w	r3, r3, #1
 800760a:	2b00      	cmp	r3, #0
 800760c:	d011      	beq.n	8007632 <UART_RxISR_8BIT_FIFOEN+0xca>
 800760e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007612:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00b      	beq.n	8007632 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	2201      	movs	r2, #1
 8007620:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007628:	f043 0201 	orr.w	r2, r3, #1
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007632:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007636:	f003 0302 	and.w	r3, r3, #2
 800763a:	2b00      	cmp	r3, #0
 800763c:	d011      	beq.n	8007662 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800763e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007642:	f003 0301 	and.w	r3, r3, #1
 8007646:	2b00      	cmp	r3, #0
 8007648:	d00b      	beq.n	8007662 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	2202      	movs	r2, #2
 8007650:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007658:	f043 0204 	orr.w	r2, r3, #4
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007662:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007666:	f003 0304 	and.w	r3, r3, #4
 800766a:	2b00      	cmp	r3, #0
 800766c:	d011      	beq.n	8007692 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800766e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007672:	f003 0301 	and.w	r3, r3, #1
 8007676:	2b00      	cmp	r3, #0
 8007678:	d00b      	beq.n	8007692 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	2204      	movs	r2, #4
 8007680:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007688:	f043 0202 	orr.w	r2, r3, #2
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007698:	2b00      	cmp	r3, #0
 800769a:	d006      	beq.n	80076aa <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f7fe fcad 	bl	8005ffc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076b0:	b29b      	uxth	r3, r3
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	f040 80a1 	bne.w	80077fa <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076c0:	e853 3f00 	ldrex	r3, [r3]
 80076c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80076c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80076c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	461a      	mov	r2, r3
 80076d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80076da:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80076dc:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076de:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80076e0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80076e2:	e841 2300 	strex	r3, r2, [r1]
 80076e6:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80076e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d1e4      	bne.n	80076b8 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	3308      	adds	r3, #8
 80076f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076f8:	e853 3f00 	ldrex	r3, [r3]
 80076fc:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80076fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007700:	4b6f      	ldr	r3, [pc, #444]	@ (80078c0 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8007702:	4013      	ands	r3, r2
 8007704:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	3308      	adds	r3, #8
 800770e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007712:	66ba      	str	r2, [r7, #104]	@ 0x68
 8007714:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007716:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8007718:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800771a:	e841 2300 	strex	r3, r2, [r1]
 800771e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007720:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007722:	2b00      	cmp	r3, #0
 8007724:	d1e3      	bne.n	80076ee <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2220      	movs	r2, #32
 800772a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2200      	movs	r2, #0
 8007732:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2200      	movs	r2, #0
 8007738:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a61      	ldr	r2, [pc, #388]	@ (80078c4 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d021      	beq.n	8007788 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800774e:	2b00      	cmp	r3, #0
 8007750:	d01a      	beq.n	8007788 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007758:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800775a:	e853 3f00 	ldrex	r3, [r3]
 800775e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007760:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007762:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007766:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	461a      	mov	r2, r3
 8007770:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007774:	657b      	str	r3, [r7, #84]	@ 0x54
 8007776:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007778:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800777a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800777c:	e841 2300 	strex	r3, r2, [r1]
 8007780:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007782:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007784:	2b00      	cmp	r3, #0
 8007786:	d1e4      	bne.n	8007752 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800778c:	2b01      	cmp	r3, #1
 800778e:	d130      	bne.n	80077f2 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2200      	movs	r2, #0
 8007794:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800779c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800779e:	e853 3f00 	ldrex	r3, [r3]
 80077a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a6:	f023 0310 	bic.w	r3, r3, #16
 80077aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	461a      	mov	r2, r3
 80077b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80077b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80077ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80077be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80077c0:	e841 2300 	strex	r3, r2, [r1]
 80077c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80077c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d1e4      	bne.n	8007796 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	69db      	ldr	r3, [r3, #28]
 80077d2:	f003 0310 	and.w	r3, r3, #16
 80077d6:	2b10      	cmp	r3, #16
 80077d8:	d103      	bne.n	80077e2 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	2210      	movs	r2, #16
 80077e0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077e8:	4619      	mov	r1, r3
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f7fe fc10 	bl	8006010 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80077f0:	e00e      	b.n	8007810 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f7f8 ff0e 	bl	8000614 <HAL_UART_RxCpltCallback>
        break;
 80077f8:	e00a      	b.n	8007810 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80077fa:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d006      	beq.n	8007810 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8007802:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007806:	f003 0320 	and.w	r3, r3, #32
 800780a:	2b00      	cmp	r3, #0
 800780c:	f47f aed0 	bne.w	80075b0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007816:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800781a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800781e:	2b00      	cmp	r3, #0
 8007820:	d049      	beq.n	80078b6 <UART_RxISR_8BIT_FIFOEN+0x34e>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007828:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800782c:	429a      	cmp	r2, r3
 800782e:	d242      	bcs.n	80078b6 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	3308      	adds	r3, #8
 8007836:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007838:	6a3b      	ldr	r3, [r7, #32]
 800783a:	e853 3f00 	ldrex	r3, [r3]
 800783e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007840:	69fb      	ldr	r3, [r7, #28]
 8007842:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007846:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	3308      	adds	r3, #8
 8007850:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007854:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007856:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007858:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800785a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800785c:	e841 2300 	strex	r3, r2, [r1]
 8007860:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007864:	2b00      	cmp	r3, #0
 8007866:	d1e3      	bne.n	8007830 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	4a17      	ldr	r2, [pc, #92]	@ (80078c8 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800786c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	e853 3f00 	ldrex	r3, [r3]
 800787a:	60bb      	str	r3, [r7, #8]
   return(result);
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	f043 0320 	orr.w	r3, r3, #32
 8007882:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	461a      	mov	r2, r3
 800788c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007890:	61bb      	str	r3, [r7, #24]
 8007892:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007894:	6979      	ldr	r1, [r7, #20]
 8007896:	69ba      	ldr	r2, [r7, #24]
 8007898:	e841 2300 	strex	r3, r2, [r1]
 800789c:	613b      	str	r3, [r7, #16]
   return(result);
 800789e:	693b      	ldr	r3, [r7, #16]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d1e4      	bne.n	800786e <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80078a4:	e007      	b.n	80078b6 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	699a      	ldr	r2, [r3, #24]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f042 0208 	orr.w	r2, r2, #8
 80078b4:	619a      	str	r2, [r3, #24]
}
 80078b6:	bf00      	nop
 80078b8:	37b0      	adds	r7, #176	@ 0xb0
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	effffffe 	.word	0xeffffffe
 80078c4:	58000c00 	.word	0x58000c00
 80078c8:	080071f9 	.word	0x080071f9

080078cc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b0ae      	sub	sp, #184	@ 0xb8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80078da:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	69db      	ldr	r3, [r3, #28]
 80078e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007902:	2b22      	cmp	r3, #34	@ 0x22
 8007904:	f040 8185 	bne.w	8007c12 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800790e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007912:	e128      	b.n	8007b66 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800791a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007922:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8007926:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800792a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800792e:	4013      	ands	r3, r2
 8007930:	b29a      	uxth	r2, r3
 8007932:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007936:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800793c:	1c9a      	adds	r2, r3, #2
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007948:	b29b      	uxth	r3, r3
 800794a:	3b01      	subs	r3, #1
 800794c:	b29a      	uxth	r2, r3
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	69db      	ldr	r3, [r3, #28]
 800795a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800795e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007962:	f003 0307 	and.w	r3, r3, #7
 8007966:	2b00      	cmp	r3, #0
 8007968:	d053      	beq.n	8007a12 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800796a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800796e:	f003 0301 	and.w	r3, r3, #1
 8007972:	2b00      	cmp	r3, #0
 8007974:	d011      	beq.n	800799a <UART_RxISR_16BIT_FIFOEN+0xce>
 8007976:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800797a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800797e:	2b00      	cmp	r3, #0
 8007980:	d00b      	beq.n	800799a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	2201      	movs	r2, #1
 8007988:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007990:	f043 0201 	orr.w	r2, r3, #1
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800799a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800799e:	f003 0302 	and.w	r3, r3, #2
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d011      	beq.n	80079ca <UART_RxISR_16BIT_FIFOEN+0xfe>
 80079a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80079aa:	f003 0301 	and.w	r3, r3, #1
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d00b      	beq.n	80079ca <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	2202      	movs	r2, #2
 80079b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079c0:	f043 0204 	orr.w	r2, r3, #4
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80079ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80079ce:	f003 0304 	and.w	r3, r3, #4
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d011      	beq.n	80079fa <UART_RxISR_16BIT_FIFOEN+0x12e>
 80079d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80079da:	f003 0301 	and.w	r3, r3, #1
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d00b      	beq.n	80079fa <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	2204      	movs	r2, #4
 80079e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80079f0:	f043 0202 	orr.w	r2, r3, #2
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d006      	beq.n	8007a12 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f7fe faf9 	bl	8005ffc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a18:	b29b      	uxth	r3, r3
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	f040 80a3 	bne.w	8007b66 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a28:	e853 3f00 	ldrex	r3, [r3]
 8007a2c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007a2e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a34:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007a42:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007a46:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a48:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007a4a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007a4e:	e841 2300 	strex	r3, r2, [r1]
 8007a52:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007a54:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d1e2      	bne.n	8007a20 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	3308      	adds	r3, #8
 8007a60:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a64:	e853 3f00 	ldrex	r3, [r3]
 8007a68:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007a6a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007a6c:	4b6f      	ldr	r3, [pc, #444]	@ (8007c2c <UART_RxISR_16BIT_FIFOEN+0x360>)
 8007a6e:	4013      	ands	r3, r2
 8007a70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	3308      	adds	r3, #8
 8007a7a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8007a7e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007a80:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a82:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007a84:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007a86:	e841 2300 	strex	r3, r2, [r1]
 8007a8a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007a8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d1e3      	bne.n	8007a5a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2220      	movs	r2, #32
 8007a96:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a61      	ldr	r2, [pc, #388]	@ (8007c30 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d021      	beq.n	8007af4 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d01a      	beq.n	8007af4 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ac4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ac6:	e853 3f00 	ldrex	r3, [r3]
 8007aca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007acc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ace:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007ad2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	461a      	mov	r2, r3
 8007adc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007ae0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ae2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ae6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ae8:	e841 2300 	strex	r3, r2, [r1]
 8007aec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007aee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d1e4      	bne.n	8007abe <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007af8:	2b01      	cmp	r3, #1
 8007afa:	d130      	bne.n	8007b5e <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b0a:	e853 3f00 	ldrex	r3, [r3]
 8007b0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b12:	f023 0310 	bic.w	r3, r3, #16
 8007b16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	461a      	mov	r2, r3
 8007b20:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007b24:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b26:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b2c:	e841 2300 	strex	r3, r2, [r1]
 8007b30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d1e4      	bne.n	8007b02 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	69db      	ldr	r3, [r3, #28]
 8007b3e:	f003 0310 	and.w	r3, r3, #16
 8007b42:	2b10      	cmp	r3, #16
 8007b44:	d103      	bne.n	8007b4e <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	2210      	movs	r2, #16
 8007b4c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007b54:	4619      	mov	r1, r3
 8007b56:	6878      	ldr	r0, [r7, #4]
 8007b58:	f7fe fa5a 	bl	8006010 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8007b5c:	e00e      	b.n	8007b7c <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f7f8 fd58 	bl	8000614 <HAL_UART_RxCpltCallback>
        break;
 8007b64:	e00a      	b.n	8007b7c <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007b66:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d006      	beq.n	8007b7c <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8007b6e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007b72:	f003 0320 	and.w	r3, r3, #32
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	f47f aecc 	bne.w	8007914 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007b82:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007b86:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d049      	beq.n	8007c22 <UART_RxISR_16BIT_FIFOEN+0x356>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007b94:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007b98:	429a      	cmp	r2, r3
 8007b9a:	d242      	bcs.n	8007c22 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	3308      	adds	r3, #8
 8007ba2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ba6:	e853 3f00 	ldrex	r3, [r3]
 8007baa:	623b      	str	r3, [r7, #32]
   return(result);
 8007bac:	6a3b      	ldr	r3, [r7, #32]
 8007bae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007bb2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	3308      	adds	r3, #8
 8007bbc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8007bc0:	633a      	str	r2, [r7, #48]	@ 0x30
 8007bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bc4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007bc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bc8:	e841 2300 	strex	r3, r2, [r1]
 8007bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d1e3      	bne.n	8007b9c <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	4a17      	ldr	r2, [pc, #92]	@ (8007c34 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8007bd8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	e853 3f00 	ldrex	r3, [r3]
 8007be6:	60fb      	str	r3, [r7, #12]
   return(result);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f043 0320 	orr.w	r3, r3, #32
 8007bee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	461a      	mov	r2, r3
 8007bf8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007bfc:	61fb      	str	r3, [r7, #28]
 8007bfe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c00:	69b9      	ldr	r1, [r7, #24]
 8007c02:	69fa      	ldr	r2, [r7, #28]
 8007c04:	e841 2300 	strex	r3, r2, [r1]
 8007c08:	617b      	str	r3, [r7, #20]
   return(result);
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d1e4      	bne.n	8007bda <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007c10:	e007      	b.n	8007c22 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	699a      	ldr	r2, [r3, #24]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f042 0208 	orr.w	r2, r2, #8
 8007c20:	619a      	str	r2, [r3, #24]
}
 8007c22:	bf00      	nop
 8007c24:	37b8      	adds	r7, #184	@ 0xb8
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}
 8007c2a:	bf00      	nop
 8007c2c:	effffffe 	.word	0xeffffffe
 8007c30:	58000c00 	.word	0x58000c00
 8007c34:	080073b1 	.word	0x080073b1

08007c38 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b083      	sub	sp, #12
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007c40:	bf00      	nop
 8007c42:	370c      	adds	r7, #12
 8007c44:	46bd      	mov	sp, r7
 8007c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c4a:	4770      	bx	lr

08007c4c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007c4c:	b480      	push	{r7}
 8007c4e:	b083      	sub	sp, #12
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007c54:	bf00      	nop
 8007c56:	370c      	adds	r7, #12
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5e:	4770      	bx	lr

08007c60 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b083      	sub	sp, #12
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007c68:	bf00      	nop
 8007c6a:	370c      	adds	r7, #12
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b085      	sub	sp, #20
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d101      	bne.n	8007c8a <HAL_UARTEx_DisableFifoMode+0x16>
 8007c86:	2302      	movs	r3, #2
 8007c88:	e027      	b.n	8007cda <HAL_UARTEx_DisableFifoMode+0x66>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2201      	movs	r2, #1
 8007c8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2224      	movs	r2, #36	@ 0x24
 8007c96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	f022 0201 	bic.w	r2, r2, #1
 8007cb0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007cb8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	68fa      	ldr	r2, [r7, #12]
 8007cc6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2220      	movs	r2, #32
 8007ccc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007cd8:	2300      	movs	r3, #0
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3714      	adds	r7, #20
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr

08007ce6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007ce6:	b580      	push	{r7, lr}
 8007ce8:	b084      	sub	sp, #16
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	6078      	str	r0, [r7, #4]
 8007cee:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007cf6:	2b01      	cmp	r3, #1
 8007cf8:	d101      	bne.n	8007cfe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007cfa:	2302      	movs	r3, #2
 8007cfc:	e02d      	b.n	8007d5a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2201      	movs	r2, #1
 8007d02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2224      	movs	r2, #36	@ 0x24
 8007d0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f022 0201 	bic.w	r2, r2, #1
 8007d24:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	683a      	ldr	r2, [r7, #0]
 8007d36:	430a      	orrs	r2, r1
 8007d38:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f000 f850 	bl	8007de0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	68fa      	ldr	r2, [r7, #12]
 8007d46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2220      	movs	r2, #32
 8007d4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2200      	movs	r2, #0
 8007d54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d58:	2300      	movs	r3, #0
}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3710      	adds	r7, #16
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d62:	b580      	push	{r7, lr}
 8007d64:	b084      	sub	sp, #16
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	6078      	str	r0, [r7, #4]
 8007d6a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d101      	bne.n	8007d7a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007d76:	2302      	movs	r3, #2
 8007d78:	e02d      	b.n	8007dd6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2224      	movs	r2, #36	@ 0x24
 8007d86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	681a      	ldr	r2, [r3, #0]
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f022 0201 	bic.w	r2, r2, #1
 8007da0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	683a      	ldr	r2, [r7, #0]
 8007db2:	430a      	orrs	r2, r1
 8007db4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 f812 	bl	8007de0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	68fa      	ldr	r2, [r7, #12]
 8007dc2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2220      	movs	r2, #32
 8007dc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007dd4:	2300      	movs	r3, #0
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3710      	adds	r7, #16
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
	...

08007de0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007de0:	b480      	push	{r7}
 8007de2:	b085      	sub	sp, #20
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d108      	bne.n	8007e02 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2201      	movs	r2, #1
 8007df4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007e00:	e031      	b.n	8007e66 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007e02:	2310      	movs	r3, #16
 8007e04:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007e06:	2310      	movs	r3, #16
 8007e08:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	689b      	ldr	r3, [r3, #8]
 8007e10:	0e5b      	lsrs	r3, r3, #25
 8007e12:	b2db      	uxtb	r3, r3
 8007e14:	f003 0307 	and.w	r3, r3, #7
 8007e18:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	0f5b      	lsrs	r3, r3, #29
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	f003 0307 	and.w	r3, r3, #7
 8007e28:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e2a:	7bbb      	ldrb	r3, [r7, #14]
 8007e2c:	7b3a      	ldrb	r2, [r7, #12]
 8007e2e:	4911      	ldr	r1, [pc, #68]	@ (8007e74 <UARTEx_SetNbDataToProcess+0x94>)
 8007e30:	5c8a      	ldrb	r2, [r1, r2]
 8007e32:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007e36:	7b3a      	ldrb	r2, [r7, #12]
 8007e38:	490f      	ldr	r1, [pc, #60]	@ (8007e78 <UARTEx_SetNbDataToProcess+0x98>)
 8007e3a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007e3c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e40:	b29a      	uxth	r2, r3
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e48:	7bfb      	ldrb	r3, [r7, #15]
 8007e4a:	7b7a      	ldrb	r2, [r7, #13]
 8007e4c:	4909      	ldr	r1, [pc, #36]	@ (8007e74 <UARTEx_SetNbDataToProcess+0x94>)
 8007e4e:	5c8a      	ldrb	r2, [r1, r2]
 8007e50:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007e54:	7b7a      	ldrb	r2, [r7, #13]
 8007e56:	4908      	ldr	r1, [pc, #32]	@ (8007e78 <UARTEx_SetNbDataToProcess+0x98>)
 8007e58:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007e5a:	fb93 f3f2 	sdiv	r3, r3, r2
 8007e5e:	b29a      	uxth	r2, r3
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007e66:	bf00      	nop
 8007e68:	3714      	adds	r7, #20
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr
 8007e72:	bf00      	nop
 8007e74:	08007fd8 	.word	0x08007fd8
 8007e78:	08007fe0 	.word	0x08007fe0

08007e7c <memset>:
 8007e7c:	4402      	add	r2, r0
 8007e7e:	4603      	mov	r3, r0
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d100      	bne.n	8007e86 <memset+0xa>
 8007e84:	4770      	bx	lr
 8007e86:	f803 1b01 	strb.w	r1, [r3], #1
 8007e8a:	e7f9      	b.n	8007e80 <memset+0x4>

08007e8c <strstr>:
 8007e8c:	780a      	ldrb	r2, [r1, #0]
 8007e8e:	b570      	push	{r4, r5, r6, lr}
 8007e90:	b96a      	cbnz	r2, 8007eae <strstr+0x22>
 8007e92:	bd70      	pop	{r4, r5, r6, pc}
 8007e94:	429a      	cmp	r2, r3
 8007e96:	d109      	bne.n	8007eac <strstr+0x20>
 8007e98:	460c      	mov	r4, r1
 8007e9a:	4605      	mov	r5, r0
 8007e9c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d0f6      	beq.n	8007e92 <strstr+0x6>
 8007ea4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007ea8:	429e      	cmp	r6, r3
 8007eaa:	d0f7      	beq.n	8007e9c <strstr+0x10>
 8007eac:	3001      	adds	r0, #1
 8007eae:	7803      	ldrb	r3, [r0, #0]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d1ef      	bne.n	8007e94 <strstr+0x8>
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	e7ec      	b.n	8007e92 <strstr+0x6>

08007eb8 <__libc_init_array>:
 8007eb8:	b570      	push	{r4, r5, r6, lr}
 8007eba:	4d0d      	ldr	r5, [pc, #52]	@ (8007ef0 <__libc_init_array+0x38>)
 8007ebc:	4c0d      	ldr	r4, [pc, #52]	@ (8007ef4 <__libc_init_array+0x3c>)
 8007ebe:	1b64      	subs	r4, r4, r5
 8007ec0:	10a4      	asrs	r4, r4, #2
 8007ec2:	2600      	movs	r6, #0
 8007ec4:	42a6      	cmp	r6, r4
 8007ec6:	d109      	bne.n	8007edc <__libc_init_array+0x24>
 8007ec8:	4d0b      	ldr	r5, [pc, #44]	@ (8007ef8 <__libc_init_array+0x40>)
 8007eca:	4c0c      	ldr	r4, [pc, #48]	@ (8007efc <__libc_init_array+0x44>)
 8007ecc:	f000 f826 	bl	8007f1c <_init>
 8007ed0:	1b64      	subs	r4, r4, r5
 8007ed2:	10a4      	asrs	r4, r4, #2
 8007ed4:	2600      	movs	r6, #0
 8007ed6:	42a6      	cmp	r6, r4
 8007ed8:	d105      	bne.n	8007ee6 <__libc_init_array+0x2e>
 8007eda:	bd70      	pop	{r4, r5, r6, pc}
 8007edc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ee0:	4798      	blx	r3
 8007ee2:	3601      	adds	r6, #1
 8007ee4:	e7ee      	b.n	8007ec4 <__libc_init_array+0xc>
 8007ee6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007eea:	4798      	blx	r3
 8007eec:	3601      	adds	r6, #1
 8007eee:	e7f2      	b.n	8007ed6 <__libc_init_array+0x1e>
 8007ef0:	08007ff0 	.word	0x08007ff0
 8007ef4:	08007ff0 	.word	0x08007ff0
 8007ef8:	08007ff0 	.word	0x08007ff0
 8007efc:	08007ff4 	.word	0x08007ff4

08007f00 <memcpy>:
 8007f00:	440a      	add	r2, r1
 8007f02:	4291      	cmp	r1, r2
 8007f04:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f08:	d100      	bne.n	8007f0c <memcpy+0xc>
 8007f0a:	4770      	bx	lr
 8007f0c:	b510      	push	{r4, lr}
 8007f0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f16:	4291      	cmp	r1, r2
 8007f18:	d1f9      	bne.n	8007f0e <memcpy+0xe>
 8007f1a:	bd10      	pop	{r4, pc}

08007f1c <_init>:
 8007f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f1e:	bf00      	nop
 8007f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f22:	bc08      	pop	{r3}
 8007f24:	469e      	mov	lr, r3
 8007f26:	4770      	bx	lr

08007f28 <_fini>:
 8007f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f2a:	bf00      	nop
 8007f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f2e:	bc08      	pop	{r3}
 8007f30:	469e      	mov	lr, r3
 8007f32:	4770      	bx	lr
