# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../pipelined_processor.srcs/sources_1/imports/processor_source_files/alu.v" \
"../../../../pipelined_processor.srcs/sources_1/imports/processor_source_files/control.v" \
"../../../../pipelined_processor.srcs/sources_1/imports/processor_source_files/control_alu_decoder.v" \
"../../../../pipelined_processor.srcs/sources_1/imports/processor_source_files/control_main_decoder.v" \
"../../../../pipelined_processor.srcs/sources_1/imports/processor_source_files/data_memory.v" \
"../../../../pipelined_processor.srcs/sources_1/imports/processor_source_files/extend.v" \
"../../../../pipelined_processor.srcs/sources_1/imports/processor_source_files/imem.v" \
"../../../../pipelined_processor.srcs/sources_1/imports/processor_source_files/pc.v" \
"../../../../pipelined_processor.srcs/sources_1/imports/processor_source_files/pipeline_register.v" \
"../../../../pipelined_processor.srcs/sources_1/imports/processor_source_files/register_file.v" \

sv xil_defaultlib  \
"../../../../pipelined_processor.srcs/sources_1/imports/processor_source_files/adder.sv" \

verilog xil_defaultlib  \
"../../../../pipelined_processor.srcs/sim_1/imports/processor_source_files/processor_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
