# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
# File: Z:\workspace\mestrado\sistemasVLSI\exercises\lab1_exp_3\seteseg_pins.csv
# Generated on: Tue Jan 15 10:45:24 2013

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
codigo[2],Input,PIN_AB25,6,B6_N2,PIN_AA23,,,,
codigo[1],Input,PIN_AB26,6,B6_N2,PIN_AB26,,,,
codigo[0],Input,PIN_AA23,6,B6_N2,PIN_AB25,,,,
dot,Output,PIN_AF12,8,B8_N1,PIN_AF12,,,,
segs[6],Output,PIN_AD12,8,B8_N1,PIN_AD12,,,,
segs[5],Output,PIN_AD11,8,B8_N2,PIN_AD11,,,,
segs[4],Output,PIN_AF10,8,B8_N2,PIN_AF10,,,,
segs[3],Output,PIN_AD10,8,B8_N2,PIN_AD10,,,,
segs[2],Output,PIN_AH9,8,B8_N1,PIN_AH9,,,,
segs[1],Output,PIN_AF9,8,B8_N2,PIN_AF9,,,,
segs[0],Output,PIN_AE8,8,B8_N3,PIN_AE8,,,,
