begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright 2009 Advanced Micro Devices, Inc.  * Copyright 2009 Red Hat Inc.  *  * Permission is hereby granted, free of charge, to any person obtaining a  * copy of this software and associated documentation files (the "Software"),  * to deal in the Software without restriction, including without limitation  * the rights to use, copy, modify, merge, publish, distribute, sublicense,  * and/or sell copies of the Software, and to permit persons to whom the  * Software is furnished to do so, subject to the following conditions:  *  * The above copyright notice and this permission notice (including the next  * paragraph) shall be included in all copies or substantial portions of the  * Software.  *  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL  * THE COPYRIGHT HOLDER(S) AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER  * DEALINGS IN THE SOFTWARE.  *  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<dev/drm2/drmP.h>
end_include

begin_include
include|#
directive|include
file|<dev/drm2/radeon/radeon_drm.h>
end_include

begin_include
include|#
directive|include
file|"radeon.h"
end_include

begin_include
include|#
directive|include
file|"radeon_asic.h"
end_include

begin_include
include|#
directive|include
file|"r600d.h"
end_include

begin_include
include|#
directive|include
file|"r600_blit_shaders.h"
end_include

begin_include
include|#
directive|include
file|"radeon_blit_common.h"
end_include

begin_comment
comment|/* emits 21 on rv770+, 23 on r600 */
end_comment

begin_function
specifier|static
name|void
name|set_render_target
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|,
name|int
name|format
parameter_list|,
name|int
name|w
parameter_list|,
name|int
name|h
parameter_list|,
name|u64
name|gpu_addr
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|u32
name|cb_color_info
decl_stmt|;
name|int
name|pitch
decl_stmt|,
name|slice
decl_stmt|;
name|h
operator|=
name|roundup2
argument_list|(
name|h
argument_list|,
literal|8
argument_list|)
expr_stmt|;
if|if
condition|(
name|h
operator|<
literal|8
condition|)
name|h
operator|=
literal|8
expr_stmt|;
name|cb_color_info
operator|=
name|CB_FORMAT
argument_list|(
name|format
argument_list|)
operator||
name|CB_SOURCE_FORMAT
argument_list|(
name|CB_SF_EXPORT_NORM
argument_list|)
operator||
name|CB_ARRAY_MODE
argument_list|(
name|ARRAY_1D_TILED_THIN1
argument_list|)
expr_stmt|;
name|pitch
operator|=
operator|(
name|w
operator|/
literal|8
operator|)
operator|-
literal|1
expr_stmt|;
name|slice
operator|=
operator|(
operator|(
name|w
operator|*
name|h
operator|)
operator|/
literal|64
operator|)
operator|-
literal|1
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|CB_COLOR0_BASE
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
if|if
condition|(
name|rdev
operator|->
name|family
operator|>
name|CHIP_R600
operator|&&
name|rdev
operator|->
name|family
operator|<
name|CHIP_RV770
condition|)
block|{
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SURFACE_BASE_UPDATE
argument_list|,
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|2
operator|<<
literal|0
argument_list|)
expr_stmt|;
block|}
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|CB_COLOR0_SIZE
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|pitch
operator|<<
literal|0
operator|)
operator||
operator|(
name|slice
operator|<<
literal|10
operator|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|CB_COLOR0_VIEW
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|CB_COLOR0_INFO
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|cb_color_info
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|CB_COLOR0_TILE
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|CB_COLOR0_FRAG
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|CB_COLOR0_MASK
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* emits 5dw */
end_comment

begin_function
specifier|static
name|void
name|cp_set_surface_sync
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|,
name|u32
name|sync_type
parameter_list|,
name|u32
name|size
parameter_list|,
name|u64
name|mc_addr
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|u32
name|cp_coher_size
decl_stmt|;
if|if
condition|(
name|size
operator|==
literal|0xffffffff
condition|)
name|cp_coher_size
operator|=
literal|0xffffffff
expr_stmt|;
else|else
name|cp_coher_size
operator|=
operator|(
operator|(
name|size
operator|+
literal|255
operator|)
operator|>>
literal|8
operator|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SURFACE_SYNC
argument_list|,
literal|3
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sync_type
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|cp_coher_size
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|mc_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|10
argument_list|)
expr_stmt|;
comment|/* poll interval */
block|}
end_function

begin_comment
comment|/* emits 21dw + 1 surface sync = 26dw */
end_comment

begin_function
specifier|static
name|void
name|set_shaders
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|u64
name|gpu_addr
decl_stmt|;
name|u32
name|sq_pgm_resources
decl_stmt|;
comment|/* setup shader regs */
name|sq_pgm_resources
operator|=
operator|(
literal|1
operator|<<
literal|0
operator|)
expr_stmt|;
comment|/* VS */
name|gpu_addr
operator|=
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_gpu_addr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|vs_offset
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|SQ_PGM_START_VS
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|SQ_PGM_RESOURCES_VS
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_pgm_resources
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|SQ_PGM_CF_OFFSET_VS
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* PS */
name|gpu_addr
operator|=
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_gpu_addr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|ps_offset
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|SQ_PGM_START_PS
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|SQ_PGM_RESOURCES_PS
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_pgm_resources
operator||
operator|(
literal|1
operator|<<
literal|28
operator|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|SQ_PGM_EXPORTS_PS
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|SQ_PGM_CF_OFFSET_PS
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|gpu_addr
operator|=
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_gpu_addr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|vs_offset
expr_stmt|;
name|cp_set_surface_sync
argument_list|(
name|rdev
argument_list|,
name|PACKET3_SH_ACTION_ENA
argument_list|,
literal|512
argument_list|,
name|gpu_addr
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* emits 9 + 1 sync (5) = 14*/
end_comment

begin_function
specifier|static
name|void
name|set_vtx_resource
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|,
name|u64
name|gpu_addr
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|u32
name|sq_vtx_constant_word2
decl_stmt|;
name|sq_vtx_constant_word2
operator|=
name|SQ_VTXC_BASE_ADDR_HI
argument_list|(
name|upper_32_bits
argument_list|(
name|gpu_addr
argument_list|)
operator|&
literal|0xff
argument_list|)
operator||
name|SQ_VTXC_STRIDE
argument_list|(
literal|16
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|__BIG_ENDIAN
name|sq_vtx_constant_word2
operator||=
name|SQ_VTXC_ENDIAN_SWAP
argument_list|(
name|SQ_ENDIAN_8IN32
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_RESOURCE
argument_list|,
literal|7
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0x460
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|gpu_addr
operator|&
literal|0xffffffff
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|48
operator|-
literal|1
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_vtx_constant_word2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|1
operator|<<
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|SQ_TEX_VTX_VALID_BUFFER
operator|<<
literal|30
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_RV610
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_RV620
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_RS780
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_RS880
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_RV710
operator|)
condition|)
name|cp_set_surface_sync
argument_list|(
name|rdev
argument_list|,
name|PACKET3_TC_ACTION_ENA
argument_list|,
literal|48
argument_list|,
name|gpu_addr
argument_list|)
expr_stmt|;
else|else
name|cp_set_surface_sync
argument_list|(
name|rdev
argument_list|,
name|PACKET3_VC_ACTION_ENA
argument_list|,
literal|48
argument_list|,
name|gpu_addr
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* emits 9 */
end_comment

begin_function
specifier|static
name|void
name|set_tex_resource
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|,
name|int
name|format
parameter_list|,
name|int
name|w
parameter_list|,
name|int
name|h
parameter_list|,
name|int
name|pitch
parameter_list|,
name|u64
name|gpu_addr
parameter_list|,
name|u32
name|size
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|uint32_t
name|sq_tex_resource_word0
decl_stmt|,
name|sq_tex_resource_word1
decl_stmt|,
name|sq_tex_resource_word4
decl_stmt|;
if|if
condition|(
name|h
operator|<
literal|1
condition|)
name|h
operator|=
literal|1
expr_stmt|;
name|sq_tex_resource_word0
operator|=
name|S_038000_DIM
argument_list|(
name|V_038000_SQ_TEX_DIM_2D
argument_list|)
operator||
name|S_038000_TILE_MODE
argument_list|(
name|V_038000_ARRAY_1D_TILED_THIN1
argument_list|)
expr_stmt|;
name|sq_tex_resource_word0
operator||=
name|S_038000_PITCH
argument_list|(
operator|(
name|pitch
operator|>>
literal|3
operator|)
operator|-
literal|1
argument_list|)
operator||
name|S_038000_TEX_WIDTH
argument_list|(
name|w
operator|-
literal|1
argument_list|)
expr_stmt|;
name|sq_tex_resource_word1
operator|=
name|S_038004_DATA_FORMAT
argument_list|(
name|format
argument_list|)
expr_stmt|;
name|sq_tex_resource_word1
operator||=
name|S_038004_TEX_HEIGHT
argument_list|(
name|h
operator|-
literal|1
argument_list|)
expr_stmt|;
name|sq_tex_resource_word4
operator|=
name|S_038010_REQUEST_SIZE
argument_list|(
literal|1
argument_list|)
operator||
name|S_038010_DST_SEL_X
argument_list|(
name|SQ_SEL_X
argument_list|)
operator||
name|S_038010_DST_SEL_Y
argument_list|(
name|SQ_SEL_Y
argument_list|)
operator||
name|S_038010_DST_SEL_Z
argument_list|(
name|SQ_SEL_Z
argument_list|)
operator||
name|S_038010_DST_SEL_W
argument_list|(
name|SQ_SEL_W
argument_list|)
expr_stmt|;
name|cp_set_surface_sync
argument_list|(
name|rdev
argument_list|,
name|PACKET3_TC_ACTION_ENA
argument_list|,
name|size
argument_list|,
name|gpu_addr
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_RESOURCE
argument_list|,
literal|7
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_tex_resource_word0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_tex_resource_word1
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|gpu_addr
operator|>>
literal|8
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_tex_resource_word4
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|SQ_TEX_VTX_VALID_TEXTURE
operator|<<
literal|30
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* emits 12 */
end_comment

begin_function
specifier|static
name|void
name|set_scissors
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|,
name|int
name|x1
parameter_list|,
name|int
name|y1
parameter_list|,
name|int
name|x2
parameter_list|,
name|int
name|y2
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|2
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|PA_SC_SCREEN_SCISSOR_TL
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|x1
operator|<<
literal|0
operator|)
operator||
operator|(
name|y1
operator|<<
literal|16
operator|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|x2
operator|<<
literal|0
operator|)
operator||
operator|(
name|y2
operator|<<
literal|16
operator|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|2
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|PA_SC_GENERIC_SCISSOR_TL
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|x1
operator|<<
literal|0
operator|)
operator||
operator|(
name|y1
operator|<<
literal|16
operator|)
operator||
operator|(
literal|1
operator|<<
literal|31
operator|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|x2
operator|<<
literal|0
operator|)
operator||
operator|(
name|y2
operator|<<
literal|16
operator|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONTEXT_REG
argument_list|,
literal|2
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|PA_SC_WINDOW_SCISSOR_TL
operator|-
name|PACKET3_SET_CONTEXT_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|x1
operator|<<
literal|0
operator|)
operator||
operator|(
name|y1
operator|<<
literal|16
operator|)
operator||
operator|(
literal|1
operator|<<
literal|31
operator|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|x2
operator|<<
literal|0
operator|)
operator||
operator|(
name|y2
operator|<<
literal|16
operator|)
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* emits 10 */
end_comment

begin_function
specifier|static
name|void
name|draw_auto
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONFIG_REG
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|VGT_PRIMITIVE_TYPE
operator|-
name|PACKET3_SET_CONFIG_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|DI_PT_RECTLIST
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_INDEX_TYPE
argument_list|,
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
ifdef|#
directive|ifdef
name|__BIG_ENDIAN
operator|(
literal|2
operator|<<
literal|2
operator|)
operator||
endif|#
directive|endif
name|DI_INDEX_SIZE_16_BIT
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_NUM_INSTANCES
argument_list|,
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_DRAW_INDEX_AUTO
argument_list|,
literal|1
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
literal|3
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|DI_SRC_SEL_AUTO_INDEX
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* emits 14 */
end_comment

begin_function
specifier|static
name|void
name|set_default_state
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|u32
name|sq_config
decl_stmt|,
name|sq_gpr_resource_mgmt_1
decl_stmt|,
name|sq_gpr_resource_mgmt_2
decl_stmt|;
name|u32
name|sq_thread_resource_mgmt
decl_stmt|,
name|sq_stack_resource_mgmt_1
decl_stmt|,
name|sq_stack_resource_mgmt_2
decl_stmt|;
name|int
name|num_ps_gprs
decl_stmt|,
name|num_vs_gprs
decl_stmt|,
name|num_temp_gprs
decl_stmt|,
name|num_gs_gprs
decl_stmt|,
name|num_es_gprs
decl_stmt|;
name|int
name|num_ps_threads
decl_stmt|,
name|num_vs_threads
decl_stmt|,
name|num_gs_threads
decl_stmt|,
name|num_es_threads
decl_stmt|;
name|int
name|num_ps_stack_entries
decl_stmt|,
name|num_vs_stack_entries
decl_stmt|,
name|num_gs_stack_entries
decl_stmt|,
name|num_es_stack_entries
decl_stmt|;
name|u64
name|gpu_addr
decl_stmt|;
name|int
name|dwords
decl_stmt|;
switch|switch
condition|(
name|rdev
operator|->
name|family
condition|)
block|{
case|case
name|CHIP_R600
case|:
name|num_ps_gprs
operator|=
literal|192
expr_stmt|;
name|num_vs_gprs
operator|=
literal|56
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|0
expr_stmt|;
name|num_es_gprs
operator|=
literal|0
expr_stmt|;
name|num_ps_threads
operator|=
literal|136
expr_stmt|;
name|num_vs_threads
operator|=
literal|48
expr_stmt|;
name|num_gs_threads
operator|=
literal|4
expr_stmt|;
name|num_es_threads
operator|=
literal|4
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|128
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|128
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|0
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|0
expr_stmt|;
break|break;
case|case
name|CHIP_RV630
case|:
case|case
name|CHIP_RV635
case|:
name|num_ps_gprs
operator|=
literal|84
expr_stmt|;
name|num_vs_gprs
operator|=
literal|36
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|0
expr_stmt|;
name|num_es_gprs
operator|=
literal|0
expr_stmt|;
name|num_ps_threads
operator|=
literal|144
expr_stmt|;
name|num_vs_threads
operator|=
literal|40
expr_stmt|;
name|num_gs_threads
operator|=
literal|4
expr_stmt|;
name|num_es_threads
operator|=
literal|4
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|40
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|40
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|32
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|16
expr_stmt|;
break|break;
case|case
name|CHIP_RV610
case|:
case|case
name|CHIP_RV620
case|:
case|case
name|CHIP_RS780
case|:
case|case
name|CHIP_RS880
case|:
default|default:
name|num_ps_gprs
operator|=
literal|84
expr_stmt|;
name|num_vs_gprs
operator|=
literal|36
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|0
expr_stmt|;
name|num_es_gprs
operator|=
literal|0
expr_stmt|;
name|num_ps_threads
operator|=
literal|136
expr_stmt|;
name|num_vs_threads
operator|=
literal|48
expr_stmt|;
name|num_gs_threads
operator|=
literal|4
expr_stmt|;
name|num_es_threads
operator|=
literal|4
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|40
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|40
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|32
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|16
expr_stmt|;
break|break;
case|case
name|CHIP_RV670
case|:
name|num_ps_gprs
operator|=
literal|144
expr_stmt|;
name|num_vs_gprs
operator|=
literal|40
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|0
expr_stmt|;
name|num_es_gprs
operator|=
literal|0
expr_stmt|;
name|num_ps_threads
operator|=
literal|136
expr_stmt|;
name|num_vs_threads
operator|=
literal|48
expr_stmt|;
name|num_gs_threads
operator|=
literal|4
expr_stmt|;
name|num_es_threads
operator|=
literal|4
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|40
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|40
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|32
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|16
expr_stmt|;
break|break;
case|case
name|CHIP_RV770
case|:
name|num_ps_gprs
operator|=
literal|192
expr_stmt|;
name|num_vs_gprs
operator|=
literal|56
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|0
expr_stmt|;
name|num_es_gprs
operator|=
literal|0
expr_stmt|;
name|num_ps_threads
operator|=
literal|188
expr_stmt|;
name|num_vs_threads
operator|=
literal|60
expr_stmt|;
name|num_gs_threads
operator|=
literal|0
expr_stmt|;
name|num_es_threads
operator|=
literal|0
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|256
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|256
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|0
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|0
expr_stmt|;
break|break;
case|case
name|CHIP_RV730
case|:
case|case
name|CHIP_RV740
case|:
name|num_ps_gprs
operator|=
literal|84
expr_stmt|;
name|num_vs_gprs
operator|=
literal|36
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|0
expr_stmt|;
name|num_es_gprs
operator|=
literal|0
expr_stmt|;
name|num_ps_threads
operator|=
literal|188
expr_stmt|;
name|num_vs_threads
operator|=
literal|60
expr_stmt|;
name|num_gs_threads
operator|=
literal|0
expr_stmt|;
name|num_es_threads
operator|=
literal|0
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|128
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|128
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|0
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|0
expr_stmt|;
break|break;
case|case
name|CHIP_RV710
case|:
name|num_ps_gprs
operator|=
literal|192
expr_stmt|;
name|num_vs_gprs
operator|=
literal|56
expr_stmt|;
name|num_temp_gprs
operator|=
literal|4
expr_stmt|;
name|num_gs_gprs
operator|=
literal|0
expr_stmt|;
name|num_es_gprs
operator|=
literal|0
expr_stmt|;
name|num_ps_threads
operator|=
literal|144
expr_stmt|;
name|num_vs_threads
operator|=
literal|48
expr_stmt|;
name|num_gs_threads
operator|=
literal|0
expr_stmt|;
name|num_es_threads
operator|=
literal|0
expr_stmt|;
name|num_ps_stack_entries
operator|=
literal|128
expr_stmt|;
name|num_vs_stack_entries
operator|=
literal|128
expr_stmt|;
name|num_gs_stack_entries
operator|=
literal|0
expr_stmt|;
name|num_es_stack_entries
operator|=
literal|0
expr_stmt|;
break|break;
block|}
if|if
condition|(
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_RV610
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_RV620
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_RS780
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_RS880
operator|)
operator|||
operator|(
name|rdev
operator|->
name|family
operator|==
name|CHIP_RV710
operator|)
condition|)
name|sq_config
operator|=
literal|0
expr_stmt|;
else|else
name|sq_config
operator|=
name|VC_ENABLE
expr_stmt|;
name|sq_config
operator||=
operator|(
name|DX9_CONSTS
operator||
name|ALU_INST_PREFER_VECTOR
operator||
name|PS_PRIO
argument_list|(
literal|0
argument_list|)
operator||
name|VS_PRIO
argument_list|(
literal|1
argument_list|)
operator||
name|GS_PRIO
argument_list|(
literal|2
argument_list|)
operator||
name|ES_PRIO
argument_list|(
literal|3
argument_list|)
operator|)
expr_stmt|;
name|sq_gpr_resource_mgmt_1
operator|=
operator|(
name|NUM_PS_GPRS
argument_list|(
name|num_ps_gprs
argument_list|)
operator||
name|NUM_VS_GPRS
argument_list|(
name|num_vs_gprs
argument_list|)
operator||
name|NUM_CLAUSE_TEMP_GPRS
argument_list|(
name|num_temp_gprs
argument_list|)
operator|)
expr_stmt|;
name|sq_gpr_resource_mgmt_2
operator|=
operator|(
name|NUM_GS_GPRS
argument_list|(
name|num_gs_gprs
argument_list|)
operator||
name|NUM_ES_GPRS
argument_list|(
name|num_es_gprs
argument_list|)
operator|)
expr_stmt|;
name|sq_thread_resource_mgmt
operator|=
operator|(
name|NUM_PS_THREADS
argument_list|(
name|num_ps_threads
argument_list|)
operator||
name|NUM_VS_THREADS
argument_list|(
name|num_vs_threads
argument_list|)
operator||
name|NUM_GS_THREADS
argument_list|(
name|num_gs_threads
argument_list|)
operator||
name|NUM_ES_THREADS
argument_list|(
name|num_es_threads
argument_list|)
operator|)
expr_stmt|;
name|sq_stack_resource_mgmt_1
operator|=
operator|(
name|NUM_PS_STACK_ENTRIES
argument_list|(
name|num_ps_stack_entries
argument_list|)
operator||
name|NUM_VS_STACK_ENTRIES
argument_list|(
name|num_vs_stack_entries
argument_list|)
operator|)
expr_stmt|;
name|sq_stack_resource_mgmt_2
operator|=
operator|(
name|NUM_GS_STACK_ENTRIES
argument_list|(
name|num_gs_stack_entries
argument_list|)
operator||
name|NUM_ES_STACK_ENTRIES
argument_list|(
name|num_es_stack_entries
argument_list|)
operator|)
expr_stmt|;
comment|/* emit an IB pointing at default state */
name|dwords
operator|=
name|roundup2
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
argument_list|,
literal|0x10
argument_list|)
expr_stmt|;
name|gpu_addr
operator|=
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_gpu_addr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|state_offset
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_INDIRECT_BUFFER
argument_list|,
literal|2
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
ifdef|#
directive|ifdef
name|__BIG_ENDIAN
operator|(
literal|2
operator|<<
literal|0
operator|)
operator||
endif|#
directive|endif
operator|(
name|gpu_addr
operator|&
literal|0xFFFFFFFC
operator|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|upper_32_bits
argument_list|(
name|gpu_addr
argument_list|)
operator|&
literal|0xFF
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|dwords
argument_list|)
expr_stmt|;
comment|/* SQ config */
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|PACKET3
argument_list|(
name|PACKET3_SET_CONFIG_REG
argument_list|,
literal|6
argument_list|)
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
operator|(
name|SQ_CONFIG
operator|-
name|PACKET3_SET_CONFIG_REG_OFFSET
operator|)
operator|>>
literal|2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_config
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_gpr_resource_mgmt_1
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_gpr_resource_mgmt_2
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_thread_resource_mgmt
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_stack_resource_mgmt_1
argument_list|)
expr_stmt|;
name|radeon_ring_write
argument_list|(
name|ring
argument_list|,
name|sq_stack_resource_mgmt_2
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|int
name|r600_blit_init
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|)
block|{
name|u32
name|obj_size
decl_stmt|;
name|int
name|i
decl_stmt|,
name|r
decl_stmt|,
name|dwords
decl_stmt|;
name|void
modifier|*
name|ptr
decl_stmt|;
name|u32
name|packet2s
index|[
literal|16
index|]
decl_stmt|;
name|int
name|num_packet2s
init|=
literal|0
decl_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_render_target
operator|=
name|set_render_target
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|cp_set_surface_sync
operator|=
name|cp_set_surface_sync
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_shaders
operator|=
name|set_shaders
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_vtx_resource
operator|=
name|set_vtx_resource
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_tex_resource
operator|=
name|set_tex_resource
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_scissors
operator|=
name|set_scissors
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|draw_auto
operator|=
name|draw_auto
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_default_state
operator|=
name|set_default_state
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_common
operator|=
literal|8
expr_stmt|;
comment|/* sync semaphore */
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_common
operator|+=
literal|40
expr_stmt|;
comment|/* shaders + def state */
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_common
operator|+=
literal|5
expr_stmt|;
comment|/* done copy */
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_common
operator|+=
literal|16
expr_stmt|;
comment|/* fence emit for done copy */
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_per_loop
operator|=
literal|76
expr_stmt|;
comment|/* set_render_target emits 2 extra dwords on rv6xx */
if|if
condition|(
name|rdev
operator|->
name|family
operator|>
name|CHIP_R600
operator|&&
name|rdev
operator|->
name|family
operator|<
name|CHIP_RV770
condition|)
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_per_loop
operator|+=
literal|2
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|max_dim
operator|=
literal|8192
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|state_offset
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|rdev
operator|->
name|family
operator|>=
name|CHIP_RV770
condition|)
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
operator|=
name|r7xx_default_size
expr_stmt|;
else|else
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
operator|=
name|r6xx_default_size
expr_stmt|;
name|dwords
operator|=
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
expr_stmt|;
while|while
condition|(
name|dwords
operator|&
literal|0xf
condition|)
block|{
name|packet2s
index|[
name|num_packet2s
operator|++
index|]
operator|=
name|cpu_to_le32
argument_list|(
name|PACKET2
argument_list|(
literal|0
argument_list|)
argument_list|)
expr_stmt|;
name|dwords
operator|++
expr_stmt|;
block|}
name|obj_size
operator|=
name|dwords
operator|*
literal|4
expr_stmt|;
name|obj_size
operator|=
name|roundup2
argument_list|(
name|obj_size
argument_list|,
literal|256
argument_list|)
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|vs_offset
operator|=
name|obj_size
expr_stmt|;
name|obj_size
operator|+=
name|r6xx_vs_size
operator|*
literal|4
expr_stmt|;
name|obj_size
operator|=
name|roundup2
argument_list|(
name|obj_size
argument_list|,
literal|256
argument_list|)
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|ps_offset
operator|=
name|obj_size
expr_stmt|;
name|obj_size
operator|+=
name|r6xx_ps_size
operator|*
literal|4
expr_stmt|;
name|obj_size
operator|=
name|roundup2
argument_list|(
name|obj_size
argument_list|,
literal|256
argument_list|)
expr_stmt|;
comment|/* pin copy shader into vram if not already initialized */
if|if
condition|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
operator|==
name|NULL
condition|)
block|{
name|r
operator|=
name|radeon_bo_create
argument_list|(
name|rdev
argument_list|,
name|obj_size
argument_list|,
name|PAGE_SIZE
argument_list|,
name|true
argument_list|,
name|RADEON_GEM_DOMAIN_VRAM
argument_list|,
name|NULL
argument_list|,
operator|&
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|)
expr_stmt|;
if|if
condition|(
name|r
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"r600 failed to allocate shader\n"
argument_list|)
expr_stmt|;
return|return
name|r
return|;
block|}
name|r
operator|=
name|radeon_bo_reserve
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|,
name|false
argument_list|)
expr_stmt|;
if|if
condition|(
name|unlikely
argument_list|(
name|r
operator|!=
literal|0
argument_list|)
condition|)
return|return
name|r
return|;
name|r
operator|=
name|radeon_bo_pin
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|,
name|RADEON_GEM_DOMAIN_VRAM
argument_list|,
operator|&
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_gpu_addr
argument_list|)
expr_stmt|;
name|radeon_bo_unreserve
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|)
expr_stmt|;
if|if
condition|(
name|r
condition|)
block|{
name|dev_err
argument_list|(
name|rdev
operator|->
name|dev
argument_list|,
literal|"(%d) pin blit object failed\n"
argument_list|,
name|r
argument_list|)
expr_stmt|;
return|return
name|r
return|;
block|}
block|}
name|DRM_DEBUG
argument_list|(
literal|"r6xx blit allocated bo %08x vs %08x ps %08x\n"
argument_list|,
name|obj_size
argument_list|,
name|rdev
operator|->
name|r600_blit
operator|.
name|vs_offset
argument_list|,
name|rdev
operator|->
name|r600_blit
operator|.
name|ps_offset
argument_list|)
expr_stmt|;
name|r
operator|=
name|radeon_bo_reserve
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|,
name|false
argument_list|)
expr_stmt|;
if|if
condition|(
name|unlikely
argument_list|(
name|r
operator|!=
literal|0
argument_list|)
condition|)
return|return
name|r
return|;
name|r
operator|=
name|radeon_bo_kmap
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|,
operator|&
name|ptr
argument_list|)
expr_stmt|;
if|if
condition|(
name|r
condition|)
block|{
name|DRM_ERROR
argument_list|(
literal|"failed to map blit object %d\n"
argument_list|,
name|r
argument_list|)
expr_stmt|;
return|return
name|r
return|;
block|}
if|if
condition|(
name|rdev
operator|->
name|family
operator|>=
name|CHIP_RV770
condition|)
name|memcpy_toio
argument_list|(
operator|(
name|char
operator|*
operator|)
name|ptr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|state_offset
argument_list|,
name|r7xx_default_state
argument_list|,
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
operator|*
literal|4
argument_list|)
expr_stmt|;
else|else
name|memcpy_toio
argument_list|(
operator|(
name|char
operator|*
operator|)
name|ptr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|state_offset
argument_list|,
name|r6xx_default_state
argument_list|,
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
operator|*
literal|4
argument_list|)
expr_stmt|;
if|if
condition|(
name|num_packet2s
condition|)
name|memcpy_toio
argument_list|(
operator|(
name|char
operator|*
operator|)
name|ptr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|state_offset
operator|+
operator|(
name|rdev
operator|->
name|r600_blit
operator|.
name|state_len
operator|*
literal|4
operator|)
argument_list|,
name|packet2s
argument_list|,
name|num_packet2s
operator|*
literal|4
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|r6xx_vs_size
condition|;
name|i
operator|++
control|)
operator|*
operator|(
name|u32
operator|*
operator|)
operator|(
operator|(
name|unsigned
name|long
operator|)
name|ptr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|vs_offset
operator|+
name|i
operator|*
literal|4
operator|)
operator|=
name|cpu_to_le32
argument_list|(
name|r6xx_vs
index|[
name|i
index|]
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|r6xx_ps_size
condition|;
name|i
operator|++
control|)
operator|*
operator|(
name|u32
operator|*
operator|)
operator|(
operator|(
name|unsigned
name|long
operator|)
name|ptr
operator|+
name|rdev
operator|->
name|r600_blit
operator|.
name|ps_offset
operator|+
name|i
operator|*
literal|4
operator|)
operator|=
name|cpu_to_le32
argument_list|(
name|r6xx_ps
index|[
name|i
index|]
argument_list|)
expr_stmt|;
name|radeon_bo_kunmap
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|)
expr_stmt|;
name|radeon_bo_unreserve
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|)
expr_stmt|;
name|radeon_ttm_set_active_vram_size
argument_list|(
name|rdev
argument_list|,
name|rdev
operator|->
name|mc
operator|.
name|real_vram_size
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|void
name|r600_blit_fini
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|)
block|{
name|int
name|r
decl_stmt|;
name|radeon_ttm_set_active_vram_size
argument_list|(
name|rdev
argument_list|,
name|rdev
operator|->
name|mc
operator|.
name|visible_vram_size
argument_list|)
expr_stmt|;
if|if
condition|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
operator|==
name|NULL
condition|)
return|return;
comment|/* If we can't reserve the bo, unref should be enough to destroy 	 * it when it becomes idle. 	 */
name|r
operator|=
name|radeon_bo_reserve
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|,
name|false
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|r
condition|)
block|{
name|radeon_bo_unpin
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|)
expr_stmt|;
name|radeon_bo_unreserve
argument_list|(
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|)
expr_stmt|;
block|}
name|radeon_bo_unref
argument_list|(
operator|&
name|rdev
operator|->
name|r600_blit
operator|.
name|shader_obj
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|unsigned
name|r600_blit_create_rect
parameter_list|(
name|unsigned
name|num_gpu_pages
parameter_list|,
name|int
modifier|*
name|width
parameter_list|,
name|int
modifier|*
name|height
parameter_list|,
name|int
name|max_dim
parameter_list|)
block|{
name|unsigned
name|max_pages
decl_stmt|;
name|unsigned
name|pages
init|=
name|num_gpu_pages
decl_stmt|;
name|int
name|w
decl_stmt|,
name|h
decl_stmt|;
if|if
condition|(
name|num_gpu_pages
operator|==
literal|0
condition|)
block|{
comment|/* not supposed to be called with no pages, but just in case */
name|h
operator|=
literal|0
expr_stmt|;
name|w
operator|=
literal|0
expr_stmt|;
name|pages
operator|=
literal|0
expr_stmt|;
name|DRM_ERROR
argument_list|(
literal|"%s: called with no pages"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|int
name|rect_order
init|=
literal|2
decl_stmt|;
name|h
operator|=
name|RECT_UNIT_H
expr_stmt|;
while|while
condition|(
name|num_gpu_pages
operator|/
name|rect_order
condition|)
block|{
name|h
operator|*=
literal|2
expr_stmt|;
name|rect_order
operator|*=
literal|4
expr_stmt|;
if|if
condition|(
name|h
operator|>=
name|max_dim
condition|)
block|{
name|h
operator|=
name|max_dim
expr_stmt|;
break|break;
block|}
block|}
name|max_pages
operator|=
operator|(
name|max_dim
operator|*
name|h
operator|)
operator|/
operator|(
name|RECT_UNIT_W
operator|*
name|RECT_UNIT_H
operator|)
expr_stmt|;
if|if
condition|(
name|pages
operator|>
name|max_pages
condition|)
name|pages
operator|=
name|max_pages
expr_stmt|;
name|w
operator|=
operator|(
name|pages
operator|*
name|RECT_UNIT_W
operator|*
name|RECT_UNIT_H
operator|)
operator|/
name|h
expr_stmt|;
name|w
operator|=
operator|(
name|w
operator|/
name|RECT_UNIT_W
operator|)
operator|*
name|RECT_UNIT_W
expr_stmt|;
name|pages
operator|=
operator|(
name|w
operator|*
name|h
operator|)
operator|/
operator|(
name|RECT_UNIT_W
operator|*
name|RECT_UNIT_H
operator|)
expr_stmt|;
name|KASSERT
argument_list|(
name|pages
operator|!=
literal|0
argument_list|,
operator|(
literal|"r600_blit_create_rect: pages == 0"
operator|)
argument_list|)
expr_stmt|;
block|}
name|DRM_DEBUG
argument_list|(
literal|"blit_rectangle: h=%d, w=%d, pages=%d\n"
argument_list|,
name|h
argument_list|,
name|w
argument_list|,
name|pages
argument_list|)
expr_stmt|;
comment|/* return width and height only of the caller wants it */
if|if
condition|(
name|height
condition|)
operator|*
name|height
operator|=
name|h
expr_stmt|;
if|if
condition|(
name|width
condition|)
operator|*
name|width
operator|=
name|w
expr_stmt|;
return|return
name|pages
return|;
block|}
end_function

begin_function
name|int
name|r600_blit_prepare_copy
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|,
name|unsigned
name|num_gpu_pages
parameter_list|,
name|struct
name|radeon_fence
modifier|*
modifier|*
name|fence
parameter_list|,
name|struct
name|radeon_sa_bo
modifier|*
modifier|*
name|vb
parameter_list|,
name|struct
name|radeon_semaphore
modifier|*
modifier|*
name|sem
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|int
name|r
decl_stmt|;
name|int
name|ring_size
decl_stmt|;
name|int
name|num_loops
init|=
literal|0
decl_stmt|;
name|int
name|dwords_per_loop
init|=
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_per_loop
decl_stmt|;
comment|/* num loops */
while|while
condition|(
name|num_gpu_pages
condition|)
block|{
name|num_gpu_pages
operator|-=
name|r600_blit_create_rect
argument_list|(
name|num_gpu_pages
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|,
name|rdev
operator|->
name|r600_blit
operator|.
name|max_dim
argument_list|)
expr_stmt|;
name|num_loops
operator|++
expr_stmt|;
block|}
comment|/* 48 bytes for vertex per loop */
name|r
operator|=
name|radeon_sa_bo_new
argument_list|(
name|rdev
argument_list|,
operator|&
name|rdev
operator|->
name|ring_tmp_bo
argument_list|,
name|vb
argument_list|,
operator|(
name|num_loops
operator|*
literal|48
operator|)
operator|+
literal|256
argument_list|,
literal|256
argument_list|,
name|true
argument_list|)
expr_stmt|;
if|if
condition|(
name|r
condition|)
block|{
return|return
name|r
return|;
block|}
name|r
operator|=
name|radeon_semaphore_create
argument_list|(
name|rdev
argument_list|,
name|sem
argument_list|)
expr_stmt|;
if|if
condition|(
name|r
condition|)
block|{
name|radeon_sa_bo_free
argument_list|(
name|rdev
argument_list|,
name|vb
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
return|return
name|r
return|;
block|}
comment|/* calculate number of loops correctly */
name|ring_size
operator|=
name|num_loops
operator|*
name|dwords_per_loop
expr_stmt|;
name|ring_size
operator|+=
name|rdev
operator|->
name|r600_blit
operator|.
name|ring_size_common
expr_stmt|;
name|r
operator|=
name|radeon_ring_lock
argument_list|(
name|rdev
argument_list|,
name|ring
argument_list|,
name|ring_size
argument_list|)
expr_stmt|;
if|if
condition|(
name|r
condition|)
block|{
name|radeon_sa_bo_free
argument_list|(
name|rdev
argument_list|,
name|vb
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
name|radeon_semaphore_free
argument_list|(
name|rdev
argument_list|,
name|sem
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
return|return
name|r
return|;
block|}
if|if
condition|(
name|radeon_fence_need_sync
argument_list|(
operator|*
name|fence
argument_list|,
name|RADEON_RING_TYPE_GFX_INDEX
argument_list|)
condition|)
block|{
name|radeon_semaphore_sync_rings
argument_list|(
name|rdev
argument_list|,
operator|*
name|sem
argument_list|,
operator|(
operator|*
name|fence
operator|)
operator|->
name|ring
argument_list|,
name|RADEON_RING_TYPE_GFX_INDEX
argument_list|)
expr_stmt|;
name|radeon_fence_note_sync
argument_list|(
operator|*
name|fence
argument_list|,
name|RADEON_RING_TYPE_GFX_INDEX
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|radeon_semaphore_free
argument_list|(
name|rdev
argument_list|,
name|sem
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
block|}
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_default_state
argument_list|(
name|rdev
argument_list|)
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_shaders
argument_list|(
name|rdev
argument_list|)
expr_stmt|;
return|return
literal|0
return|;
block|}
end_function

begin_function
name|void
name|r600_blit_done_copy
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|,
name|struct
name|radeon_fence
modifier|*
modifier|*
name|fence
parameter_list|,
name|struct
name|radeon_sa_bo
modifier|*
name|vb
parameter_list|,
name|struct
name|radeon_semaphore
modifier|*
name|sem
parameter_list|)
block|{
name|struct
name|radeon_ring
modifier|*
name|ring
init|=
operator|&
name|rdev
operator|->
name|ring
index|[
name|RADEON_RING_TYPE_GFX_INDEX
index|]
decl_stmt|;
name|int
name|r
decl_stmt|;
name|r
operator|=
name|radeon_fence_emit
argument_list|(
name|rdev
argument_list|,
name|fence
argument_list|,
name|RADEON_RING_TYPE_GFX_INDEX
argument_list|)
expr_stmt|;
if|if
condition|(
name|r
condition|)
block|{
name|radeon_ring_unlock_undo
argument_list|(
name|rdev
argument_list|,
name|ring
argument_list|)
expr_stmt|;
return|return;
block|}
name|radeon_ring_unlock_commit
argument_list|(
name|rdev
argument_list|,
name|ring
argument_list|)
expr_stmt|;
name|radeon_sa_bo_free
argument_list|(
name|rdev
argument_list|,
operator|&
name|vb
argument_list|,
operator|*
name|fence
argument_list|)
expr_stmt|;
name|radeon_semaphore_free
argument_list|(
name|rdev
argument_list|,
operator|&
name|sem
argument_list|,
operator|*
name|fence
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|r600_kms_blit_copy
parameter_list|(
name|struct
name|radeon_device
modifier|*
name|rdev
parameter_list|,
name|u64
name|src_gpu_addr
parameter_list|,
name|u64
name|dst_gpu_addr
parameter_list|,
name|unsigned
name|num_gpu_pages
parameter_list|,
name|struct
name|radeon_sa_bo
modifier|*
name|vb
parameter_list|)
block|{
name|u64
name|vb_gpu_addr
decl_stmt|;
name|u32
modifier|*
name|vb_cpu_addr
decl_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"emitting copy %16jx %16jx %d\n"
argument_list|,
operator|(
name|uintmax_t
operator|)
name|src_gpu_addr
argument_list|,
operator|(
name|uintmax_t
operator|)
name|dst_gpu_addr
argument_list|,
name|num_gpu_pages
argument_list|)
expr_stmt|;
name|vb_cpu_addr
operator|=
operator|(
name|u32
operator|*
operator|)
name|radeon_sa_bo_cpu_addr
argument_list|(
name|vb
argument_list|)
expr_stmt|;
name|vb_gpu_addr
operator|=
name|radeon_sa_bo_gpu_addr
argument_list|(
name|vb
argument_list|)
expr_stmt|;
while|while
condition|(
name|num_gpu_pages
condition|)
block|{
name|int
name|w
decl_stmt|,
name|h
decl_stmt|;
name|unsigned
name|size_in_bytes
decl_stmt|;
name|unsigned
name|pages_per_loop
init|=
name|r600_blit_create_rect
argument_list|(
name|num_gpu_pages
argument_list|,
operator|&
name|w
argument_list|,
operator|&
name|h
argument_list|,
name|rdev
operator|->
name|r600_blit
operator|.
name|max_dim
argument_list|)
decl_stmt|;
name|size_in_bytes
operator|=
name|pages_per_loop
operator|*
name|RADEON_GPU_PAGE_SIZE
expr_stmt|;
name|DRM_DEBUG
argument_list|(
literal|"rectangle w=%d h=%d\n"
argument_list|,
name|w
argument_list|,
name|h
argument_list|)
expr_stmt|;
name|vb_cpu_addr
index|[
literal|0
index|]
operator|=
literal|0
expr_stmt|;
name|vb_cpu_addr
index|[
literal|1
index|]
operator|=
literal|0
expr_stmt|;
name|vb_cpu_addr
index|[
literal|2
index|]
operator|=
literal|0
expr_stmt|;
name|vb_cpu_addr
index|[
literal|3
index|]
operator|=
literal|0
expr_stmt|;
name|vb_cpu_addr
index|[
literal|4
index|]
operator|=
literal|0
expr_stmt|;
name|vb_cpu_addr
index|[
literal|5
index|]
operator|=
name|int2float
argument_list|(
name|h
argument_list|)
expr_stmt|;
name|vb_cpu_addr
index|[
literal|6
index|]
operator|=
literal|0
expr_stmt|;
name|vb_cpu_addr
index|[
literal|7
index|]
operator|=
name|int2float
argument_list|(
name|h
argument_list|)
expr_stmt|;
name|vb_cpu_addr
index|[
literal|8
index|]
operator|=
name|int2float
argument_list|(
name|w
argument_list|)
expr_stmt|;
name|vb_cpu_addr
index|[
literal|9
index|]
operator|=
name|int2float
argument_list|(
name|h
argument_list|)
expr_stmt|;
name|vb_cpu_addr
index|[
literal|10
index|]
operator|=
name|int2float
argument_list|(
name|w
argument_list|)
expr_stmt|;
name|vb_cpu_addr
index|[
literal|11
index|]
operator|=
name|int2float
argument_list|(
name|h
argument_list|)
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_tex_resource
argument_list|(
name|rdev
argument_list|,
name|FMT_8_8_8_8
argument_list|,
name|w
argument_list|,
name|h
argument_list|,
name|w
argument_list|,
name|src_gpu_addr
argument_list|,
name|size_in_bytes
argument_list|)
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_render_target
argument_list|(
name|rdev
argument_list|,
name|COLOR_8_8_8_8
argument_list|,
name|w
argument_list|,
name|h
argument_list|,
name|dst_gpu_addr
argument_list|)
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_scissors
argument_list|(
name|rdev
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
name|w
argument_list|,
name|h
argument_list|)
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|set_vtx_resource
argument_list|(
name|rdev
argument_list|,
name|vb_gpu_addr
argument_list|)
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|draw_auto
argument_list|(
name|rdev
argument_list|)
expr_stmt|;
name|rdev
operator|->
name|r600_blit
operator|.
name|primitives
operator|.
name|cp_set_surface_sync
argument_list|(
name|rdev
argument_list|,
name|PACKET3_CB_ACTION_ENA
operator||
name|PACKET3_CB0_DEST_BASE_ENA
argument_list|,
name|size_in_bytes
argument_list|,
name|dst_gpu_addr
argument_list|)
expr_stmt|;
name|vb_cpu_addr
operator|+=
literal|12
expr_stmt|;
name|vb_gpu_addr
operator|+=
literal|4
operator|*
literal|12
expr_stmt|;
name|src_gpu_addr
operator|+=
name|size_in_bytes
expr_stmt|;
name|dst_gpu_addr
operator|+=
name|size_in_bytes
expr_stmt|;
name|num_gpu_pages
operator|-=
name|pages_per_loop
expr_stmt|;
block|}
block|}
end_function

end_unit

