<module name="MCU_CTRL_MMR0_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CTRLMMR_MCU_PID" acronym="CTRLMMR_MCU_PID" offset="0x0" width="32" description="Peripheral release details.">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x61800212" description="TI internal data." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU_MMR_CFG1" acronym="CTRLMMR_MCU_MMR_CFG1" offset="0x8" width="32" description="Indicates the MMR configuration.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PARTITIONS" width="8" begin="7" end="0" resetval="0x1F" description="Indicates present partitions" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU_IPC_SET0" acronym="CTRLMMR_MCU_IPC_SET0" offset="0x100" width="32" description="Generate interprocessor communication interrupt to MCU R5 core0.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_MCU_IPC_SET1" acronym="CTRLMMR_MCU_IPC_SET1" offset="0x104" width="32" description="Generate interprocessor communication interrupt to MCU R5 core1.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_MCU_IPC_SET8" acronym="CTRLMMR_MCU_IPC_SET8" offset="0x120" width="32" description="Generate interprocessor communication interrupt to DMSC.">
    <bitfield id="IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TS"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_MCU_IPC_CLR0" acronym="CTRLMMR_MCU_IPC_CLR0" offset="0x180" width="32" description="Acknowledge interprocessor communication interrupt to MCU R5 core0.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_MCU_IPC_CLR1" acronym="CTRLMMR_MCU_IPC_CLR1" offset="0x184" width="32" description="Acknowledge interprocessor communication interrupt to MCU R5 core1.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_MCU_IPC_CLR8" acronym="CTRLMMR_MCU_IPC_CLR8" offset="0x1A0" width="32" description="Acknowledge interprocessor communication interrupt to DMSC.">
    <bitfield id="IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current value" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_MCU_MAC_ID0" acronym="CTRLMMR_MCU_MAC_ID0" offset="0x200" width="32" description="MCU Ethernet MAC address lower 32-bits.">
    <bitfield id="MACID_LO" width="32" begin="31" end="0" resetval="0xX" description="32 lsbs of MAC address" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU_MAC_ID1" acronym="CTRLMMR_MCU_MAC_ID1" offset="0x204" width="32" description="MCU Ethernet MAC address upper 16-bits.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MACID_HI" width="16" begin="15" end="0" resetval="0xX" description="16 msbs of MAC address" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU_LOCK0_KICK0" acronym="CTRLMMR_MCU_LOCK0_KICK0" offset="0x1008" width="32" description="Lower 32-bits of Partition0 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_MCU_LOCK0_KICK1 with its key value before write-protected Partition 0 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper umlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU_LOCK0_KICK1" acronym="CTRLMMR_MCU_LOCK0_KICK1" offset="0x100C" width="32" description="Upper 32-bits of Partition 0 write lock key. This register must be written with the designated key value after a write to CTRLMMR_MCU_LOCK0_KICK0 with its key value before write-protected Partition 0 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_INTR_RAW_STAT" acronym="CTRLMMR_MCU_INTR_RAW_STAT" offset="0x1010" width="32" description="Shows the interupt status (before enabling) and allows setting of the interrupt status (for test).">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="W1TS"/>
    <bitfield id="LOCK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Lock violation occurred (attempt to write a write-locked register with partition locked)" range="" rwaccess="W1TS"/>
    <bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Address violation occurred (attempt to read or write an invalid register address)" range="" rwaccess="W1TS"/>
    <bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation occurred (attempt to to read or write a register with insufficient sucurity or privilege access rights)" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_MCU_INTR_STAT_CLR" acronym="CTRLMMR_MCU_INTR_STAT_CLR" offset="0x1014" width="32" description="Shows the enabled interrupt status and allows the interrupt to be cleared.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="W1TC"/>
    <bitfield id="EN_LOCK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Enabled lock interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Enabled address interrupt event status" range="" rwaccess="W1TC"/>
    <bitfield id="EN_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Enabled protection interrupt event status" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_MCU_INTR_EN_SET" acronym="CTRLMMR_MCU_INTR_EN_SET" offset="0x1018" width="32" description="Allows interrupt enables to be set.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="W1TS"/>
    <bitfield id="LOCK_ERR_EN_SET" width="1" begin="2" end="2" resetval="0x0" description="Lock interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="ADDR_ERR_EN_SET" width="1" begin="1" end="1" resetval="0x0" description="Address interrupt enable" range="" rwaccess="W1TS"/>
    <bitfield id="PROT_ERR_EN_SET" width="1" begin="0" end="0" resetval="0x0" description="Protection interrupt enable" range="" rwaccess="W1TS"/>
  </register>
  <register id="CTRLMMR_MCU_INTR_EN_CLR" acronym="CTRLMMR_MCU_INTR_EN_CLR" offset="0x101C" width="32" description="Allows interrupt enables to be cleared.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="W1TC"/>
    <bitfield id="LOCK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Lock interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Address interrupt disable" range="" rwaccess="W1TC"/>
    <bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection interrupt disable" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_MCU_FAULT_ADDR" acronym="CTRLMMR_MCU_FAULT_ADDR" offset="0x1024" width="32" description="Indicates the address of the first transfer that caused a fault to occur.">
    <bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="Address of the faulted access" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU_FAULT_TYPE" acronym="CTRLMMR_MCU_FAULT_TYPE" offset="0x1028" width="32" description="Indicates the access type of the first transfer that caused a fault to occur.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TYPE" width="6" begin="5" end="0" resetval="0x0" description="Type of access which faulted 0h - No fault 1h - User execute access 2h - User write access 4h - User read access 8h - Supervisor execute access 10h - Supervisor write access 20h - Supervisor read access" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU_FAULT_ATTR" acronym="CTRLMMR_MCU_FAULT_ATTR" offset="0x102C" width="32" description="Indicates the attributes of the first transfer that caused a fault to occur.">
    <bitfield id="XID" width="12" begin="31" end="20" resetval="0x0" description="Transaction ID" range="" rwaccess="R"/>
    <bitfield id="ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID" range="" rwaccess="R"/>
    <bitfield id="PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID" range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU_FAULT_CLR" acronym="CTRLMMR_MCU_FAULT_CLR" offset="0x1030" width="32" description="Allows software to clear the current fault Clearing the current fault allows the CTRLMMR_MCU_FAULT_ADDR, CTRLMMR_MCU_FAULT_TYPE, and CTRLMMR_MCU_FAULT_ATTR registers to latch the attributes of the next fault that occurs. This does not affect the fault interrupt event itself. The interrupt must be cleared using the appropriate INTR_STATUS_CLR register bits.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear" range="" rwaccess="W1TC"/>
  </register>
  <register id="CTRLMMR_MCU_MSMC_CFG" acronym="CTRLMMR_MCU_MSMC_CFG" offset="0x4030" width="32" description="Used to configure MSMC reset options.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DDR_32B_ADDR_EN" width="1" begin="0" end="0" resetval="0x1" description="32-bit DDR Addressing Enabled" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_ENET_CTRL" acronym="CTRLMMR_MCU_ENET_CTRL" offset="0x4040" width="32" description="Controls MCU Ethernet Port1 operation.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port1 RGMII internal transmit delay selection" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODE_SEL" width="2" begin="1" end="0" resetval="0x1" description="Selects ethernet switch Port1 interface 0h - GMII/MII (not supported) 1h - RMII 2h - RGMII 3h - SGMII (not supported)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_SPI1_CTRL" acronym="CTRLMMR_MCU_SPI1_CTRL" offset="0x4060" width="32" description="Controls if MCU_SPI1 is directly connected to SPI3 in the MAIN Domain (default) or if MCU_SPI1 and SPI3 are independently pinned out.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SPI1_LINKDIS" width="1" begin="0" end="0" resetval="0x0" description="Disables direct connection of MCU_SPI1 to SPI3 0h - MCU_SPI1 is tied as a slave to SPI3. MCU_SPI1 CLK, DATA1 and CS0 are driven from SPI3, DATA OUT drives SPI3 DATA0 1h - MCU_SPI1 is NOT tied as a slave to SPI3. MCU_SPI1 CLK, DATA0, DATA1 and CS[3:0] are controlled through their respective MCU_SPI1 pins and SPI3 CLK, DATA0, DATA1, and CS[3:0] are controlled through their respective SPI3 pins." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_FSS_CTRL" acronym="CTRLMMR_MCU_FSS_CTRL" offset="0x40A0" width="32" description="Controls Flash boot region size and placement.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="S1_BOOT_SIZE" width="1" begin="24" end="24" resetval="0x0" description="Selects the size of the boot block to be used for the S1 (OSPI1) flash interface" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="S1_BOOT_SEG" width="6" begin="21" end="16" resetval="0x0" description="Selects the boot block to be used for the S1 (OSPI1) flash interface. If the s1_boot_size is 128 MB then only bits [4:0] of this field are used. Care must be taken to account for the address translation as to not fall off or wrap the address of the flash. (e.g. if both ECC and authentication are enabled for 64 MB boot, the highest valid block number is is 49, as sector 50 is only .2M Bytes in size.)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="S0_BOOT_SIZE" width="1" begin="8" end="8" resetval="0x0" description="Selects the size of the boot block to be used for the S0 (OSPI0 or HyperBus) flash interface" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="S0_BOOT_SEG" width="6" begin="5" end="0" resetval="0x0" description="Selects the boot block to be used for the S0 (OSPI0 or HyperBus) flash interface. If the s0_boot_size is 128 MB then only bits [4:0] of this field are used. Care must be taken to account for the address translation as to not fall off or wrap the address of the flash. (e.g. if both ECC and authentication are enabled for 64 MB boot, the highest valid block number is is 49, as sector 50 is only .2M Bytes in size.)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_ADC0_CTRL" acronym="CTRLMMR_MCU_ADC0_CTRL" offset="0x40B0" width="32" description="Controls operation of MCU ADC0.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIG_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the ADC hardware event trigger 0h - MCU_ADC0_EXT_TRIGGER pin 1h - MCU_ADC1_EXT_TRIGGER pin 2h - eHRPWM SOCA event 3h - eHRPWM SOCB event 4h - MCU Timer0 PWM output 5h - MCU Timer1 PWM output 6h - MCU Timer2 PWM output 7h - MCU Timer3 PWM output 8h - Timer0 PWM output 9h - Timer1 PWM output Ah - Timer2 PWM output Bh - Timer3 PWM output Ch - Timer4 PWM output Dh - Timer5 PWM output Eh - Timer6 PWM output Fh - Timer7 PWM output 10h - Timer8 PWM output 11h - Timer9 PWM output 12h - Timer10 PWM output 13h - Timer11 PWM output 14h - ICSS-G0 IEP0 CMP15 event 15h - ICSS-G0 IEP1 CMP15 event 16h - ICSS-G1 IEP0 CMP15 event 17h - ICSS-G1 IEP1 CMP15 event 18h - ICSS-G2 IEP0 CMP15 event 19h - ICSS-G2 IEP1 CMP15 event 1Ah - Reserved (tied 1'b0) 1Bh - Reserved (tied 1'b0) 1Ch - Reserved (tied 1'b0) 1Dh - Reserved (tied 1'b0) 1Eh - Reserved (tied 1'b0) 1Fh - Reserved (tied 1'b0)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_ADC1_CTRL" acronym="CTRLMMR_MCU_ADC1_CTRL" offset="0x40B4" width="32" description="Controls operation of MCU ADC1.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TRIG_SEL" width="5" begin="4" end="0" resetval="0x1" description="Selects the source of the ADC hardware event trigger 0h - MCU_ADC0_EXT_TRIGGER pin 1h - MCU_ADC1_EXT_TRIGGER pin 2h - eHRPWM SOCA event 3h - eHRPWM SOCB event 4h - MCU Timer0 PWM output 5h - MCU Timer1 PWM output 6h - MCU Timer2 PWM output 7h - MCU Timer3 PWM output 8h - Timer0 PWM output 9h - Timer1 PWM output Ah - Timer2 PWM output Bh - Timer3 PWM output Ch - Timer4 PWM output Dh - Timer5 PWM output Eh - Timer6 PWM output Fh - Timer7 PWM output 10h - Timer8 PWM output 11h - Timer9 PWM output 12h - Timer10 PWM output 13h - Timer11 PWM output 14h - ICSS-G0 IEP0 CMP15 event 15h - ICSS-G0 IEP1 CMP15 event 16h - ICSS-G1 IEP0 CMP15 event 17h - ICSS-G1 IEP1 CMP15 event 18h - ICSS-G2 IEP0 CMP15 event 19h - ICSS-G2 IEP1 CMP15 event 1Ah - Reserved (tied 1'b0) 1Bh - Reserved (tied 1'b0) 1Ch - Reserved (tied 1'b0) 1Dh - Reserved (tied 1'b0) 1Eh - Reserved (tied 1'b0) 1Fh - Reserved (tied 1'b0)" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_TIMER0_CTRL" acronym="CTRLMMR_MCU_TIMER0_CTRL" offset="0x4200" width="32" description="Controls MCU Timer0 operation.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the MCU_TIMERIO input pin for capture input signal. This control is only used when TIMER0 is configured for capture operation." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_TIMER1_CTRL" acronym="CTRLMMR_MCU_TIMER1_CTRL" offset="0x4204" width="32" description="Controls MCU Timer1 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="When set, enables cascading of MCU_TIMER1 to MCU_TIMER0Timer cascading is shown on" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the MCU_TIMERIO input pin for capture input signal. This control is only used when TIMER1 is configured for capture operation." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_TIMER2_CTRL" acronym="CTRLMMR_MCU_TIMER2_CTRL" offset="0x4208" width="32" description="Controls MCU Timer2 operation.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the MCU_TIMERIO input pin for capture input signal. This control is only used when TIMER2 is configured for capture operation." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_TIMER3_CTRL" acronym="CTRLMMR_MCU_TIMER3_CTRL" offset="0x420C" width="32" description="Controls MCU Timer3 operation.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="When set, enables cascading of MCU_TIMER3 to MCU_TIMER2Timer cascading is shown on" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CAP_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the MCU_TIMERIO input pin for capture input signal. This control is only used when TIMER3 is configured for capture operation." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_TIMERIO0_CTRL" acronym="CTRLMMR_MCU_TIMERIO0_CTRL" offset="0x4280" width="32" description="Controls MCU TimerIO muxing.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source of the MCU_TIMERIO0 output. 0h - MCU_TIMERIO0 is driven by MCU_TIMER0 output 1h - MCU_TIMERIO0 is driven by MCU_TIMER1 output 2h - MCU_TIMERIO0 is driven by MCU_TIMER2 output 3h - MCU_TIMERIO0 is driven by MCU_TIMER3 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_TIMERIO1_CTRL" acronym="CTRLMMR_MCU_TIMERIO1_CTRL" offset="0x4284" width="32" description="Controls MCU TimerIO muxing.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OUT_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source of the MCU_TIMERIO1 output. 0h - MCU_TIMERIO1 is driven by MCU_TIMER0 output 1h - MCU_TIMERIO1 is driven by MCU_TIMER1 output 2h - MCU_TIMERIO1 is driven by MCU_TIMER2 output 3h - MCU_TIMERIO1 is driven by MCU_TIMER3 output" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_LOCK1_KICK0" acronym="CTRLMMR_MCU_LOCK1_KICK0" offset="0x5008" width="32" description="Lower 32-bits of Partition1 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_MCU_LOCK1_KICK1 with its key value before write-protected Partition 1 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper umlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU_LOCK1_KICK1" acronym="CTRLMMR_MCU_LOCK1_KICK1" offset="0x500C" width="32" description="Upper 32-bits of Partition 1 write lock key. This register must be written with the designated key value after a write to CTRLMMR_MCU_LOCK1_KICK0 with its key value before write-protected Partition 1 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_CLKOUT0_CTRL" acronym="CTRLMMR_MCU_CLKOUT0_CTRL" offset="0x8010" width="32" description="Enables and selects clock source of CPSW MCU_CLKOUT0 pin.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_EN" width="1" begin="4" end="4" resetval="0x0" description="When set, enables MCU_CLKOUT0 output" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects MCU_CLKOUT0 clock source" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_EFUSE_CLKSEL" acronym="CTRLMMR_MCU_EFUSE_CLKSEL" offset="0x8018" width="32" description="Selects the functional clock source for the MCU domain eFuse Controller.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source 0h - EFUSE_CLK (HFOSC0_CLKOUT or CLK_12M_RC) 1h - MCU_SYSCLK0 / 8" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_MCAN0_CLKSEL" acronym="CTRLMMR_MCU_MCAN0_CLKSEL" offset="0x8020" width="32" description="Controls the functional clock source for MCU_MCAN0.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MCU_MCAN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_MCAN1_CLKSEL" acronym="CTRLMMR_MCU_MCAN1_CLKSEL" offset="0x8024" width="32" description="Controls the functional clock source for MCU_MCAN1.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MCU_MCAN MCAN_CLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_OSPI0_CLKSEL" acronym="CTRLMMR_MCU_OSPI0_CLKSEL" offset="0x8030" width="32" description="Controls the OSPI loopback clock source.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOOPCLK_SEL" width="1" begin="4" end="4" resetval="0x0" description="OBSPI0 Loopback clock source" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="OSPI0 reference clock selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_OSPI1_CLKSEL" acronym="CTRLMMR_MCU_OSPI1_CLKSEL" offset="0x8034" width="32" description="Controls the OSPI loopback clock source.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOOPCLK_SEL" width="1" begin="4" end="4" resetval="0x0" description="OBSPI1 Loopback clock source" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="OSPI1 reference clock selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_ADC0_CLKSEL" acronym="CTRLMMR_MCU_ADC0_CLKSEL" offset="0x8040" width="32" description="Controls the functional clock source for the MCU_ADC0.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the sampling clock source for ADC0 0h - HFOSC0_CLKOUT 1h - MCUHSDIV_CLKOUT1 2h - CPSWHSDIV_CLKOUT3 3h - MCU_EXT_REFCLK0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_ADC1_CLKSEL" acronym="CTRLMMR_MCU_ADC1_CLKSEL" offset="0x8044" width="32" description="Controls the functional clock source for the MCU_ADC1.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the sampling clock source for ADC1 0h - HFOSC0_CLKOUT 1h - MCUHSDIV_CLKOUT1 2h - CPSWHSDIV_CLKOUT3 3h - MCU_EXT_REFCLK0" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_ENET_CLKSEL" acronym="CTRLMMR_MCU_ENET_CLKSEL" offset="0x8050" width="32" description="Controls selectable clock sources for the MCU Ethernet Port1.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RMII_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the rmii clock (rmii_mhz_50_clk) source. This defaults to the internal 50 MHz clock source for proper clockstop operation" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_R5_CORE0_CLKSEL" acronym="CTRLMMR_MCU_R5_CORE0_CLKSEL" offset="0x8080" width="32" description="MCU Core 0 functional clock selection control.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the Core 0 functional clock and mcu/interface clock ratio" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_R5_CORE1_CLKSEL" acronym="CTRLMMR_MCU_R5_CORE1_CLKSEL" offset="0x8084" width="32" description="MCU Core 1 functional clock selection control.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the Core 1 functional clock and mcu/interface clock ratio" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_TIMER0_CLKSEL" acronym="CTRLMMR_MCU_TIMER0_CLKSEL" offset="0x8100" width="32" description="MCU Timer0 functional clock selection control.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - MCU_SYSCLK0 / 2 2h - CLK_12M_RC 3h - MCU_CPSW_PLL_CLKOUT 4h - MCU_EXT_REFCLK0 5h - LFOSC_CLKOUT 6h - CPSW_GENF0 7h - CLK_32K_RC" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_TIMER1_CLKSEL" acronym="CTRLMMR_MCU_TIMER1_CLKSEL" offset="0x8104" width="32" description="MCU Timer1 functional clock selection control.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - MCU_SYSCLK0 / 2 2h - CLK_12M_RC 3h - MCU_CPSW_PLL_CLKOUT 4h - MCU_EXT_REFCLK0 5h - LFOSC_CLKOUT 6h - CPSW_GENF0 7h - CLK_32K_RC" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_TIMER2_CLKSEL" acronym="CTRLMMR_MCU_TIMER2_CLKSEL" offset="0x8108" width="32" description="MCU Timer2 functional clock selection control.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - MCU_SYSCLK0 / 2 2h - CLK_12M_RC 3h - MCU_CPSW_PLL_CLKOUT 4h - MCU_EXT_REFCLK0 5h - LFOSC_CLKOUT 6h - CPSW_GENF0 7h - CLK_32K_RC" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_TIMER3_CLKSEL" acronym="CTRLMMR_MCU_TIMER3_CLKSEL" offset="0x810C" width="32" description="MCU Timer3 functional clock selection control.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Timer functional clock input select mux control 0h - HFOSC0_CLKOUT 1h - MCU_SYSCLK0 / 2 2h - CLK_12M_RC 3h - MCU_CPSW_PLL_CLKOUT 4h - MCU_EXT_REFCLK0 5h - LFOSC_CLKOUT 6h - CPSW_GENF0 7h - CLK_32K_RC" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_RTI0_CLKSEL" acronym="CTRLMMR_MCU_RTI0_CLKSEL" offset="0x8180" width="32" description="MCU RTI0 functional clock selection control.">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks further writes to CTRLMMR_MCU_RTI0_CLKSEL until the next module reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="RTI functional clock input select mux control. The msb is unused but should be written as 1'b0 to maintain compatibility with future devices. 0h - HFOSC0_CLKOUT 1h - LFOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K_RC" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_RTI1_CLKSEL" acronym="CTRLMMR_MCU_RTI1_CLKSEL" offset="0x8184" width="32" description="MCU RTI1 functional clock selection control.">
    <bitfield id="WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks further writes to CTRLMMR_MCU_RTI1_CLKSEL until the next module reset" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="28" begin="30" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="RTI functional clock input select mux control. The msb is unused but should be written as 1'b0 to maintain compatibility with future devices. 0h - HFOSC0_CLKOUT 1h - LFOSC_CLKOUT 2h - CLK_12M_RC 3h - CLK_32K_RC" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_USART_CLKSEL" acronym="CTRLMMR_MCU_USART_CLKSEL" offset="0x81C0" width="32" description="Controls the functional clock source for MCU_USART0.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="MCU_USART0 FCLK selection" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_LOCK2_KICK0" acronym="CTRLMMR_MCU_LOCK2_KICK0" offset="0x9008" width="32" description="Lower 32-bits of Partition2 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_MCU_LOCK2_KICK1 with its key value before write-protected Partition 2 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper umlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU_LOCK2_KICK1" acronym="CTRLMMR_MCU_LOCK2_KICK1" offset="0x900C" width="32" description="Upper 32-bits of Partition 2 write lock key. This register must be written with the designated key value after a write to CTRLMMR_MCU_LOCK2_KICK0 with its key value before write-protected Partition 2 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_SRAM_LDO_CTRL" acronym="CTRLMMR_MCU_SRAM_LDO_CTRL" offset="0x18030" width="32" description="Controls operation of the MCU VD SRAM LDO module.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VSET" width="10" begin="25" end="16" resetval="0xX" description="LDO trim bits" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="7" end="7" resetval="0x0" description="When set, disables the VSLDO and enabbles IDDQ test mode" range="" rwaccess="RW"/>
    <bitfield id="SRAMALLRET" width="1" begin="6" end="6" resetval="0x0" description="When set, places the VSLDO in retention mode" range="" rwaccess="RW"/>
    <bitfield id="ABBOFF" width="1" begin="5" end="5" resetval="0x1" description="When set, shorts the VNWA voltage to VDDAR" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="4" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENFUNC1" width="1" begin="0" end="0" resetval="0x0" description="Control the LDO loop dynamics. Setting enfunc1 decreases loop gain by 6dB." range="" rwaccess="RW"/>
  </register>
  <register id="CTRLMMR_MCU_LOCK6_KICK0" acronym="CTRLMMR_MCU_LOCK6_KICK0" offset="0x19008" width="32" description="Lower 32-bits of Partition6 write lock key. This register must be written with the designated key value followed by a write to CTRLMMR_MCU_LOCK6_KICK1 with its key value before write-protected Partition 6 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition6 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status. When set indicates that the proper umlock sequence has been performed and the partition is unlocked for writing." range="" rwaccess="R"/>
  </register>
  <register id="CTRLMMR_MCU_LOCK6_KICK1" acronym="CTRLMMR_MCU_LOCK6_KICK1" offset="0x1900C" width="32" description="Upper 32-bits of Partition 6 write lock key. This register must be written with the designated key value after a write to CTRLMMR_MCU_LOCK6_KICK0 with its key value before write-protected Partition 6 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition6 registers" range="" rwaccess="RW"/>
  </register>
</module>
