$date
  Tue Jan 10 14:41:08 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module full_add_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c_in $end
$var reg 1 $ sum $end
$var reg 1 % c_out $end
$scope module full_add_0 $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c_in $end
$var reg 1 ) sum $end
$var reg 1 * c_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#1
#2
1!
1$
1&
1)
#3
#4
1"
0$
1%
1'
0)
1*
#5
#6
1#
1$
1(
1)
#7
#8
0!
0#
0%
0&
0(
0*
#9
#10
1#
0$
1%
1(
0)
1*
#11
#12
0"
1$
0%
0'
1)
0*
#13
#14
1!
0$
1%
1&
0)
1*
#15
#16
