

Implementation tool: Xilinx Vivado v.2019.2.1
Project:             myproject_prj
Solution:            solution1
Device target:       xcvu9p-flgb2104-2-i
Report date:         Mon Apr 19 17:32:54 CDT 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          20749
FF:           30240
DSP:             91
BRAM:            59
SRL:           3904
URAM:             0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    3.431
Timing met
