-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "01/15/2024 13:51:36"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	lab1 IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk_clk : IN std_logic;
	pio_0_external_connection_export : OUT std_logic_vector(7 DOWNTO 0);
	pio_1_external_connection_export : IN std_logic;
	pio_2_external_connection_export : IN std_logic_vector(7 DOWNTO 0);
	reset_reset_n : IN std_logic
	);
END lab1;

-- Design Ports Information
-- pio_0_external_connection_export[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_0_external_connection_export[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_0_external_connection_export[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_0_external_connection_export[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_0_external_connection_export[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_0_external_connection_export[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_0_external_connection_export[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_0_external_connection_export[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset_reset_n	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_1_external_connection_export	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pio_2_external_connection_export[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF lab1 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk_clk : std_logic;
SIGNAL ww_pio_0_external_connection_export : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_pio_1_external_connection_export : std_logic;
SIGNAL ww_pio_2_external_connection_export : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_reset_reset_n : std_logic;
SIGNAL \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rst_controller|merged_reset~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONFIG_SEL~~padout\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nCONFIG~~padout\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_nSTATUS~~padout\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_CONF_DONE~~padout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC1~~eoc\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \clk_clk~input_o\ : std_logic;
SIGNAL \clk_clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|sink_ready~2_combout\ : std_logic;
SIGNAL \onchip_memory2_0|wren~0_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|always2~0_combout\ : std_logic;
SIGNAL \rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_use_imm~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_op_rdctl~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal136~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal135~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal136~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[30]~65_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_alu_result~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal4~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~feeder_combout\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \reset_reset_n~input_o\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \pio_0|always0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \pio_0|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \pio_0|always0~1_combout\ : std_logic;
SIGNAL \pio_0|always0~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_rd~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|read_0~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~10_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~9_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~7_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_rd~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \jtag_uart_0|t_dav~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ : std_logic;
SIGNAL \jtag_uart_0|wr_rfifo~combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \jtag_uart_0|av_waitrequest~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_wr~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_wr~q\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \jtag_uart_0|r_val~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|r_val~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_ld_signed~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|rvalid~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|rvalid~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[9]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[8]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~36_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~16_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_invert_arith_src_msb~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \jtag_uart_0|Add0~1\ : std_logic;
SIGNAL \jtag_uart_0|Add0~3\ : std_logic;
SIGNAL \jtag_uart_0|Add0~5\ : std_logic;
SIGNAL \jtag_uart_0|Add0~7\ : std_logic;
SIGNAL \jtag_uart_0|Add0~9\ : std_logic;
SIGNAL \jtag_uart_0|Add0~10_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~11\ : std_logic;
SIGNAL \jtag_uart_0|Add0~12_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|Add0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan1~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_AF~q\ : std_logic;
SIGNAL \jtag_uart_0|ien_AE~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AF~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\ : std_logic;
SIGNAL \jtag_uart_0|pause_irq~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|pause_irq~q\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[8]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[3]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[1]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~7_cout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~9\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[12]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan0~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|LessThan0~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|fifo_AE~q\ : std_logic;
SIGNAL \jtag_uart_0|ien_AE~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|ien_AE~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[1]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[10]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[14]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[12]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[14]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[14]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_rot_right~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_logical~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_logical~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_shift_logical~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~35_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~31_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[4]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[23]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[7]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_valid_from_R~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_valid_from_R~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_br~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_retaddr~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1~33_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[31]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[31]~36_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[31]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[30]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_hi~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~57_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[29]~38_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[28]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~59_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[27]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~60_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[26]~40_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[26]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~61_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[25]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~62_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[24]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~63_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[23]~43_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[23]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~64_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[22]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~65_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[22]~44_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[21]~45_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[21]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~66_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[20]~46_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[20]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~67_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[19]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~68_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[18]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~69_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[18]~48_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[17]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[16]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[15]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[11]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[10]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~39\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~41\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~43\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~45\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~47\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~49\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~51\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~53\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~55\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~71\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~73\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~75\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~77\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~79\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~81\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~83\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~85\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~87\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~89\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~91\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~93\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~95\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~96_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[31]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_rot~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_rot~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_shift_rot~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[31]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[30]~37_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[30]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~94_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[30]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[30]~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[29]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~58_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~92_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[29]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[29]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[29]~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[28]~39_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~90_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[28]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[28]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[28]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[27]~49_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~88_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[27]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[27]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[27]~35_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[29]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[26]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~86_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[26]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[26]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[25]~41_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~84_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[25]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[25]~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[25]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[24]~42_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[24]~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~82_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[24]~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[24]~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[27]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~33_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~80_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[23]~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[23]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[23]~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[23]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~27_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[6]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~78_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[22]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[22]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[22]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[21]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[5]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[21]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~76_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[21]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[21]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[26]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[20]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~74_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[20]~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[20]~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[19]~47_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[19]~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~72_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[19]~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[19]~33_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[20]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[18]~55_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~36_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[2]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~70_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[18]~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[18]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[18]~34_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[17]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~54_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~52_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[14]~29\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[17]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[17]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[17]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[16]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[16]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[16]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[16]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[13]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|woverflow~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|woverflow~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|woverflow~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[1]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[1]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[0]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[0]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[14]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[18]~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[19]~54_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[13]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[13]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~46_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[13]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[13]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[19]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~33_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~34_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[3]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[11]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[14]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~48_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~8_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[10]~43_combout\ : std_logic;
SIGNAL \jtag_uart_0|ac~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|ac~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|ac~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[2]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[10]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[17]~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[17]~57_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~9_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[9]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[15]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[14]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[13]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[8]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~56_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~97\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~98_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[10]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[11]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[7]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[3]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[4]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[4]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[5]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[5]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[15]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[15]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal127~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_cmp_result~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_cmp_result~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_cmp_result~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_br_uncond~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~36_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[7]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~37_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~38_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|sink_ready~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \pio_1|always1~0_combout\ : std_logic;
SIGNAL \pio_2|always1~0_combout\ : std_logic;
SIGNAL \pio_2|always1~1_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[7]~input_o\ : std_logic;
SIGNAL \pio_2|d1_data_in[7]~feeder_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~12_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~13_combout\ : std_logic;
SIGNAL \pio_2|readdata[7]~7_combout\ : std_logic;
SIGNAL \pio_2|read_mux_out[7]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~35_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~39_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data[1]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[7]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \pio_0|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[6]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[6]~input_o\ : std_logic;
SIGNAL \pio_2|d1_data_in[6]~feeder_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~14_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~15_combout\ : std_logic;
SIGNAL \pio_2|irq_mask[6]~feeder_combout\ : std_logic;
SIGNAL \pio_2|readdata[6]~6_combout\ : std_logic;
SIGNAL \pio_2|read_mux_out[6]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[18]~56_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|hbreak_pending~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[18]~70_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[12]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[12]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[12]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~17_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\ : std_logic;
SIGNAL \pio_0|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[5]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~28_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[5]~input_o\ : std_logic;
SIGNAL \pio_2|d1_data_in[5]~feeder_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~8_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~9_combout\ : std_logic;
SIGNAL \pio_2|readdata[5]~5_combout\ : std_logic;
SIGNAL \pio_2|read_mux_out[5]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[5]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[0]~35_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[17]~58_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[17]~71_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[11]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~42_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[11]~6_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[31]~67_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[31]~68_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[7]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~11\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~13\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~15\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~17\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~19\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~33\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~35\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~37\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~38_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~13_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_fill_bit~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~19_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[4]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~22_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~23_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[4]~input_o\ : std_logic;
SIGNAL \pio_2|d1_data_in[4]~feeder_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~10_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~11_combout\ : std_logic;
SIGNAL \pio_2|irq_mask[4]~feeder_combout\ : std_logic;
SIGNAL \pio_2|readdata[4]~4_combout\ : std_logic;
SIGNAL \pio_2|read_mux_out[4]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[4]~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[3]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~17_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[3]~input_o\ : std_logic;
SIGNAL \pio_2|d1_data_in[3]~feeder_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~4_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~5_combout\ : std_logic;
SIGNAL \pio_2|readdata[3]~3_combout\ : std_logic;
SIGNAL \pio_2|read_mux_out[3]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[30]~6_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[30]~66_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[8]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[8]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[8]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[29]~63_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[29]~64_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[9]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[9]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[9]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal2~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal2~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal2~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal5~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|sink_ready~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|sink_ready~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|sink_ready~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|WideOr0~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|sink_ready~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|WideOr1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|WideOr1~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_read~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~11_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[2]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~13_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[2]~input_o\ : std_logic;
SIGNAL \pio_2|d1_data_in[2]~feeder_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~6_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~7_combout\ : std_logic;
SIGNAL \pio_2|readdata[2]~2_combout\ : std_logic;
SIGNAL \pio_2|read_mux_out[2]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal133~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_op_wrctl~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\ : std_logic;
SIGNAL \pio_1_external_connection_export~input_o\ : std_logic;
SIGNAL \pio_1|d1_data_in~feeder_combout\ : std_logic;
SIGNAL \pio_1|d1_data_in~q\ : std_logic;
SIGNAL \pio_1|d2_data_in~q\ : std_logic;
SIGNAL \pio_1|edge_capture~0_combout\ : std_logic;
SIGNAL \pio_1|always1~1_combout\ : std_logic;
SIGNAL \pio_1|edge_capture~1_combout\ : std_logic;
SIGNAL \pio_1|edge_capture~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1_combout\ : std_logic;
SIGNAL \pio_1|irq_mask~0_combout\ : std_logic;
SIGNAL \pio_1|irq_mask~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_control_rd_data[2]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal134~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal132~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_control_rd_data[2]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[2]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[28]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[28]~61_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[28]~62_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1[1]~34_combout\ : std_logic;
SIGNAL \pio_2|WideOr0~1_combout\ : std_logic;
SIGNAL \pio_2|WideOr0~2_combout\ : std_logic;
SIGNAL \pio_2|WideOr0~3_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[1]~input_o\ : std_logic;
SIGNAL \pio_2|d1_data_in[1]~feeder_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~0_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~1_combout\ : std_logic;
SIGNAL \pio_2_external_connection_export[0]~input_o\ : std_logic;
SIGNAL \pio_2|d1_data_in[0]~feeder_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~2_combout\ : std_logic;
SIGNAL \pio_2|edge_capture~3_combout\ : std_logic;
SIGNAL \pio_2|irq_mask[0]~feeder_combout\ : std_logic;
SIGNAL \pio_2|WideOr0~0_combout\ : std_logic;
SIGNAL \pio_2|WideOr0~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_control_rd_data[1]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_control_rd_data[1]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ : std_logic;
SIGNAL \pio_2|readdata[1]~1_combout\ : std_logic;
SIGNAL \pio_2|read_mux_out[1]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~5_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[1]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[1]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[16]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[16]~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_use_imm~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_use_imm~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[6]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~20_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[26]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[26]~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[25]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[25]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[25]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[11]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[14]~36_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[14]~37_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[14]~69_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src2[10]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[7]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~34_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[7]~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[10]~42_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[10]~44_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[6]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[6]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[6]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[27]~59_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[27]~60_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[4]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[4]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[23]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[23]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[22]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[22]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[22]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[22]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[7]~48_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[7]~49_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[3]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[3]~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[21]~52_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[6]~50_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[6]~51_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[2]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[2]~15_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[8]~46_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[8]~45_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[8]~47_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[2]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[20]~53_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[24]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[24]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[24]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[8]~10_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[15]~38_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_data[9]~8_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[9]~40_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[9]~39_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[9]~41_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[5]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[3]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[3]~24_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[3]~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_dst_regnum[0]~5_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[1]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[1]~21_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_ld~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_ld~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_estatus_reg~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\ : std_logic;
SIGNAL \jtag_uart_0|av_readdata[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~3_combout\ : std_logic;
SIGNAL \pio_2|readdata[0]~0_combout\ : std_logic;
SIGNAL \pio_2|read_mux_out[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \pio_1|readdata[0]~0_combout\ : std_logic;
SIGNAL \pio_1|read_mux_out~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[10]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~40_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[10]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[4]~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[4]~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src2_lo[0]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_stall~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_stall~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_stall~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_st~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_stall~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_stall~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_stall~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_valid~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_valid~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|i_read~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_valid~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_valid~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_valid~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_new_inst~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_new_inst~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_st_stall~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_write~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ : std_logic;
SIGNAL \jtag_uart_0|always2~0_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux|src_payload~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[11]~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal62~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_alu_sub~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_alu_sub~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~50_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[15]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router|Equal1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|packet_in_progress~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~42_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[2]~26_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[2]~27_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_src1~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|E_src1[12]~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Add1~44_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~11_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal1~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|router_001|Equal1~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~feeder_combout\ : std_logic;
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[0]~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[0]~19_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~17_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~4_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~5_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_exception~6_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_exception~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~7_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[12]~32_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[12]~31_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[12]~33_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~8_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_logic~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_logic~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_alu_result[5]~12_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|sink_ready~4_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_demux|src2_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|cmd_mux_002|WideOr1~combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ : std_logic;
SIGNAL \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[13]~29_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_ctrl_break~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_bstatus_reg~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_op_eret~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_status_reg_pie~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_iw[31]~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_iw[31]~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[5]~34_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|F_iw[5]~35_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~3_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_op_cmpge~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|hbreak_enabled~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|hbreak_enabled~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder_combout\ : std_logic;
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\ : std_logic;
SIGNAL \rst_controller|merged_reset~0_combout\ : std_logic;
SIGNAL \rst_controller|merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ : std_logic;
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|Equal0~18_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|R_wr_dst_reg~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|W_rf_wren~combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|W_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \pio_1|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \pio_2|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|av_ld_byte0_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|E_shift_rot_cnt\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|av_ld_byte1_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|av_ld_byte2_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|d_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|W_control_rd_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pio_0|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \jtag_uart_0|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \pio_0|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|R_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|F_pc\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|R_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|av_ld_align_cycle\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|R_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|W_ienable_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|W_ipending_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_001|src_data\ : std_logic_vector(93 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mm_interconnect_0|cmd_mux_002|src_data\ : std_logic_vector(93 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|d_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pio_2|irq_mask\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \pio_2|edge_capture\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|W_ipending_reg_nxt\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|av_ld_byte3_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \pio_2|d1_data_in\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \pio_2|d2_data_in\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \nios2_gen2_0|cpu|ALT_INV_W_alu_result\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ : std_logic;
SIGNAL \rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(4 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\ : std_logic;
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \nios2_gen2_0|cpu|ALT_INV_D_iw\ : std_logic_vector(2 DOWNTO 2);
SIGNAL \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk_clk <= clk_clk;
pio_0_external_connection_export <= ww_pio_0_external_connection_export;
ww_pio_1_external_connection_export <= pio_1_external_connection_export;
ww_pio_2_external_connection_export <= pio_2_external_connection_export;
ww_reset_reset_n <= reset_reset_n;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \nios2_gen2_0|cpu|W_rf_wr_data[31]~22_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[30]~23_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[29]~24_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[28]~25_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[27]~35_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[26]~26_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[25]~27_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[24]~28_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[23]~29_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[22]~30_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[21]~31_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[20]~32_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[19]~33_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[18]~34_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[17]~12_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[16]~13_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[14]~15_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[13]~16_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[12]~17_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[11]~18_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[10]~19_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[9]~20_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[8]~21_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[7]~11_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[5]~9_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[4]~8_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[2]~6_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[1]~4_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\);

\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios2_gen2_0|cpu|R_dst_regnum\(4) & \nios2_gen2_0|cpu|R_dst_regnum\(3) & \nios2_gen2_0|cpu|R_dst_regnum\(2) & 
\nios2_gen2_0|cpu|R_dst_regnum\(1) & \nios2_gen2_0|cpu|R_dst_regnum\(0));

\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios2_gen2_0|cpu|D_iw\(26) & \nios2_gen2_0|cpu|D_iw\(25) & \nios2_gen2_0|cpu|D_iw\(24) & \nios2_gen2_0|cpu|D_iw\(23) & 
\nios2_gen2_0|cpu|D_iw\(22));

\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \nios2_gen2_0|cpu|W_rf_wr_data[31]~22_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[30]~23_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[29]~24_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[28]~25_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[27]~35_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[26]~26_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[25]~27_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[24]~28_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[23]~29_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[22]~30_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[21]~31_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[20]~32_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[19]~33_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[18]~34_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[17]~12_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[16]~13_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[14]~15_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[13]~16_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[12]~17_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[11]~18_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[10]~19_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[9]~20_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[8]~21_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[7]~11_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[5]~9_combout\ & 
\nios2_gen2_0|cpu|W_rf_wr_data[4]~8_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[2]~6_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[1]~4_combout\ & \nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\);

\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\nios2_gen2_0|cpu|R_dst_regnum\(4) & \nios2_gen2_0|cpu|R_dst_regnum\(3) & \nios2_gen2_0|cpu|R_dst_regnum\(2) & 
\nios2_gen2_0|cpu|R_dst_regnum\(1) & \nios2_gen2_0|cpu|R_dst_regnum\(0));

\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\nios2_gen2_0|cpu|D_iw\(31) & \nios2_gen2_0|cpu|D_iw\(30) & \nios2_gen2_0|cpu|D_iw\(29) & \nios2_gen2_0|cpu|D_iw\(28) & 
\nios2_gen2_0|cpu|D_iw\(27));

\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout\ & gnd
& \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~8_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~9_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ & 
\mm_interconnect_0|cmd_mux_002|src_payload~0_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~0_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~1_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~2_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ & 
\mm_interconnect_0|cmd_mux_002|src_payload~3_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(3);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~3_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~4_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~5_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~6_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~7_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~8_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ & 
\mm_interconnect_0|cmd_mux_002|src_payload~9_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\(3);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~9_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ & 
\mm_interconnect_0|cmd_mux_002|src_payload~10_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\(3);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~10_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~11_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ & 
\mm_interconnect_0|cmd_mux_002|src_payload~12_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~12_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~13_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~14_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~15_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~16_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~17_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~18_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ & 
\mm_interconnect_0|cmd_mux_002|src_payload~19_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(3);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~19_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(33);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~20_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~21_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(32);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~22_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~23_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~24_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~25_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ & 
\mm_interconnect_0|cmd_mux_002|src_payload~26_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(3);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~26_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(34);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(7) & \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(6) & \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(5) & 
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(4) & \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(3) & \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(2) & \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(1) & 
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~27_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ & \mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ & 
\mm_interconnect_0|cmd_mux_002|src_payload~28_combout\);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(48) & \mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & 
\mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & \mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & 
\mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(1);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(2);
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\(3);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~28_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~29_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~30_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_payload~31_combout\;

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\mm_interconnect_0|cmd_mux_002|src_data\(50) & \mm_interconnect_0|cmd_mux_002|src_data\(49) & \mm_interconnect_0|cmd_mux_002|src_data\(48) & 
\mm_interconnect_0|cmd_mux_002|src_data\(47) & \mm_interconnect_0|cmd_mux_002|src_data\(46) & \mm_interconnect_0|cmd_mux_002|src_data\(45) & \mm_interconnect_0|cmd_mux_002|src_data\(44) & \mm_interconnect_0|cmd_mux_002|src_data\(43) & 
\mm_interconnect_0|cmd_mux_002|src_data\(42) & \mm_interconnect_0|cmd_mux_002|src_data\(41) & \mm_interconnect_0|cmd_mux_002|src_data\(40) & \mm_interconnect_0|cmd_mux_002|src_data\(39) & \mm_interconnect_0|cmd_mux_002|src_data\(38));

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \mm_interconnect_0|cmd_mux_002|src_data\(35);

\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & \nios2_gen2_0|cpu|d_writedata\(7) & \nios2_gen2_0|cpu|d_writedata\(6) & \nios2_gen2_0|cpu|d_writedata\(5) & \nios2_gen2_0|cpu|d_writedata\(4) & \nios2_gen2_0|cpu|d_writedata\(3) & \nios2_gen2_0|cpu|d_writedata\(2) & 
\nios2_gen2_0|cpu|d_writedata\(1) & \nios2_gen2_0|cpu|d_writedata\(0));

\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(0) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(1) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(2) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(3) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(4) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(5) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(6) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(7) <= \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);

\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\ & gnd
& \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19_combout\);

\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);

\~QUARTUS_CREATED_ADC1~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\ & \~QUARTUS_CREATED_GND~I_combout\);

\rst_controller|merged_reset~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller|merged_reset~0_combout\);

\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

\rst_controller|r_sync_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst_controller|r_sync_rst~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\clk_clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_clk~input_o\);
\nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3) <= NOT \nios2_gen2_0|cpu|W_alu_result\(3);
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\ <= NOT \rst_controller|r_sync_rst~clkctrl_outclk\;
\rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\ <= NOT \rst_controller|merged_reset~0clkctrl_outclk\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\rst_controller|ALT_INV_r_early_rst~q\ <= NOT \rst_controller|r_early_rst~q\;
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\ <= NOT \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\;
\nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\ <= NOT \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\;
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8) <= NOT \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8);
\nios2_gen2_0|cpu|ALT_INV_D_iw\(2) <= NOT \nios2_gen2_0|cpu|D_iw\(2);
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\;

-- Location: LCCOMB_X44_Y48_N16
\~QUARTUS_CREATED_GND~I\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: IOOBUF_X46_Y54_N2
\pio_0_external_connection_export[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(0),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(0));

-- Location: IOOBUF_X46_Y54_N23
\pio_0_external_connection_export[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(1),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(1));

-- Location: IOOBUF_X51_Y54_N16
\pio_0_external_connection_export[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(2),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(2));

-- Location: IOOBUF_X46_Y54_N9
\pio_0_external_connection_export[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(3),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(3));

-- Location: IOOBUF_X56_Y54_N30
\pio_0_external_connection_export[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(4),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(4));

-- Location: IOOBUF_X58_Y54_N23
\pio_0_external_connection_export[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(5),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(5));

-- Location: IOOBUF_X66_Y54_N23
\pio_0_external_connection_export[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(6),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(6));

-- Location: IOOBUF_X56_Y54_N9
\pio_0_external_connection_export[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pio_0|data_out\(7),
	devoe => ww_devoe,
	o => ww_pio_0_external_connection_export(7));

-- Location: IOOBUF_X0_Y28_N23
\altera_reserved_tdo~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X34_Y0_N29
\clk_clk~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_clk,
	o => \clk_clk~input_o\);

-- Location: CLKCTRL_G19
\clk_clk~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X41_Y36_N22
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X0_Y29_N15
\altera_reserved_tms~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y29_N22
\altera_reserved_tck~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y28_N15
\altera_reserved_tdi~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X43_Y40_N0
altera_internal_jtag : fiftyfivenm_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X46_Y40_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X46_Y40_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X46_Y38_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X46_Y38_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X46_Y38_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X46_Y38_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X46_Y38_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X46_Y38_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X46_Y38_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X46_Y38_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X46_Y38_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X46_Y38_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X46_Y40_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X46_Y40_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X45_Y39_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X45_Y39_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X45_Y39_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X45_Y39_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X45_Y39_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X45_Y39_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X45_Y39_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X45_Y39_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X45_Y39_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X45_Y39_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X46_Y38_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X46_Y38_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X46_Y38_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X46_Y38_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X46_Y40_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: FF_X46_Y40_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X46_Y40_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X46_Y40_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X46_Y40_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X46_Y40_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X46_Y40_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X46_Y40_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X46_Y40_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X46_Y40_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: FF_X44_Y39_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: FF_X44_Y39_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: FF_X44_Y39_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: FF_X44_Y39_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X44_Y39_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X44_Y39_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X44_Y39_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X44_Y39_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X44_Y39_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X44_Y39_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X44_Y39_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X44_Y39_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X44_Y39_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X44_Y39_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X44_Y39_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X44_Y39_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X44_Y39_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LCCOMB_X44_Y39_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X44_Y39_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X46_Y38_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\);

-- Location: LCCOMB_X45_Y38_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X41_Y36_N2
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: LCCOMB_X45_Y38_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datac => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout\);

-- Location: LCCOMB_X46_Y38_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\);

-- Location: LCCOMB_X46_Y37_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\);

-- Location: LCCOMB_X44_Y35_N16
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\);

-- Location: CLKCTRL_G10
\rst_controller|r_sync_rst~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|r_sync_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|r_sync_rst~clkctrl_outclk\);

-- Location: FF_X44_Y35_N17
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\);

-- Location: LCCOMB_X45_Y38_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X45_Y38_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LCCOMB_X45_Y38_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\);

-- Location: LCCOMB_X45_Y38_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\);

-- Location: LCCOMB_X44_Y39_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X44_Y39_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X46_Y38_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: LCCOMB_X45_Y38_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\);

-- Location: FF_X45_Y38_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3));

-- Location: LCCOMB_X50_Y36_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X46_Y38_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\);

-- Location: LCCOMB_X45_Y38_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\);

-- Location: LCCOMB_X45_Y39_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\);

-- Location: LCCOMB_X45_Y38_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\);

-- Location: FF_X46_Y38_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X46_Y39_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\);

-- Location: LCCOMB_X46_Y39_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\);

-- Location: LCCOMB_X46_Y39_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\);

-- Location: LCCOMB_X46_Y39_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\);

-- Location: FF_X46_Y39_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\);

-- Location: LCCOMB_X46_Y38_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\);

-- Location: FF_X46_Y38_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X46_Y39_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\);

-- Location: FF_X46_Y39_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\);

-- Location: LCCOMB_X50_Y36_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\);

-- Location: LCCOMB_X50_Y36_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ = 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X47_Y36_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\ = (\altera_internal_jtag~TDIUTAP\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\);

-- Location: LCCOMB_X51_Y36_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ $ 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\);

-- Location: FF_X47_Y36_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~22_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(37));

-- Location: LCCOMB_X47_Y36_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(37) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(37),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\);

-- Location: FF_X47_Y36_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~20_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(36));

-- Location: LCCOMB_X50_Y36_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\);

-- Location: LCCOMB_X50_Y36_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\);

-- Location: FF_X50_Y36_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\);

-- Location: LCCOMB_X51_Y36_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(36),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X51_Y36_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(35) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\) # 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\);

-- Location: LCCOMB_X50_Y36_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\);

-- Location: LCCOMB_X51_Y36_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~23_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~24_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\);

-- Location: FF_X51_Y36_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~25_combout\,
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(35));

-- Location: LCCOMB_X47_Y36_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8) & 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\);

-- Location: FF_X47_Y36_N19
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: LCCOMB_X47_Y36_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: FF_X47_Y36_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X47_Y36_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\);

-- Location: FF_X47_Y36_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\);

-- Location: LCCOMB_X47_Y36_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ = 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X47_Y36_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\);

-- Location: FF_X51_Y32_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35));

-- Location: LCCOMB_X55_Y32_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder_combout\ = 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder_combout\);

-- Location: FF_X54_Y36_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: FF_X55_Y32_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCCOMB_X55_Y32_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X55_Y32_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\);

-- Location: LCCOMB_X55_Y32_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\ = 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\);

-- Location: FF_X55_Y32_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\);

-- Location: FF_X55_Y32_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1));

-- Location: LCCOMB_X55_Y32_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\);

-- Location: FF_X55_Y32_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\);

-- Location: LCCOMB_X55_Y32_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\ = 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\);

-- Location: FF_X55_Y32_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0));

-- Location: LCCOMB_X55_Y32_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35) & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X51_Y32_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0)) # 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35)) # 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(35),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X55_Y32_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LCCOMB_X55_Y32_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\);

-- Location: FF_X55_Y32_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X55_Y32_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\);

-- Location: LCCOMB_X42_Y29_N0
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X46_Y27_N12
\nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\ = \nios2_gen2_0|cpu|E_shift_rot_cnt\(0) $ (VCC)
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ = CARRY(\nios2_gen2_0|cpu|E_shift_rot_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_cnt\(0),
	datad => VCC,
	combout => \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\,
	cout => \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\);

-- Location: LCCOMB_X45_Y31_N24
\mm_interconnect_0|cmd_mux_002|packet_in_progress~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_mux_002|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\);

-- Location: FF_X45_Y31_N25
\mm_interconnect_0|cmd_mux_002|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_002|packet_in_progress~q\);

-- Location: LCCOMB_X45_Y31_N30
\mm_interconnect_0|cmd_mux_002|update_grant~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ = (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # 
-- (\mm_interconnect_0|cmd_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_mux_002|update_grant~0_combout\);

-- Location: LCCOMB_X45_Y31_N18
\mm_interconnect_0|cmd_mux_002|update_grant~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ = (\mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & ((\mm_interconnect_0|cmd_mux_002|update_grant~0_combout\))) # (!\mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & 
-- (!\mm_interconnect_0|cmd_mux_002|packet_in_progress~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|packet_in_progress~q\,
	datac => \mm_interconnect_0|cmd_mux_002|update_grant~0_combout\,
	datad => \mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	combout => \mm_interconnect_0|cmd_mux_002|update_grant~1_combout\);

-- Location: LCCOMB_X46_Y30_N24
\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_mux_002|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_demux|src2_valid~0_combout\) # (\mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datad => \mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X46_Y30_N29
\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1));

-- Location: LCCOMB_X46_Y30_N30
\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ = !\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X46_Y30_N31
\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0));

-- Location: LCCOMB_X46_Y30_N26
\mm_interconnect_0|cmd_mux_002|arb|grant[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ = (\mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ & ((\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & 
-- !\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datac => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	combout => \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\);

-- Location: FF_X46_Y30_N27
\mm_interconnect_0|cmd_mux_002|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_002|saved_grant\(1));

-- Location: LCCOMB_X42_Y29_N30
\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\ = (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X45_Y31_N12
\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\ = (\mm_interconnect_0|router_001|Equal1~1_combout\ & (((\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\)))) # 
-- (!\mm_interconnect_0|router_001|Equal1~1_combout\ & (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|Equal1~1_combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\);

-- Location: LCCOMB_X45_Y31_N6
\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\ = (\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\) # 
-- ((\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\ & (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & !\nios2_gen2_0|cpu|i_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1_combout\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \nios2_gen2_0|cpu|i_read~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\);

-- Location: LCCOMB_X45_Y31_N0
\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\ = (!\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\);

-- Location: FF_X45_Y31_N1
\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\);

-- Location: LCCOMB_X45_Y31_N4
\mm_interconnect_0|cmd_demux_001|src1_valid~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ = (!\mm_interconnect_0|router_001|Equal1~1_combout\ & (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\nios2_gen2_0|cpu|i_read~q\ & 
-- !\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|Equal1~1_combout\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \nios2_gen2_0|cpu|i_read~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\);

-- Location: LCCOMB_X46_Y30_N28
\mm_interconnect_0|cmd_mux_002|arb|grant[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ = (\mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & (((!\mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ & \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1))) # 
-- (!\mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datac => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0),
	combout => \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\);

-- Location: FF_X46_Y30_N25
\mm_interconnect_0|cmd_mux_002|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_002|saved_grant\(0));

-- Location: LCCOMB_X40_Y29_N18
\mm_interconnect_0|cmd_demux|sink_ready~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|sink_ready~2_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & !\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_demux|sink_ready~2_combout\);

-- Location: LCCOMB_X40_Y29_N14
\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0) = (!\mm_interconnect_0|cmd_mux_002|src_data\(51) & (\mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & (\jtag_uart_0|always2~0_combout\ & 
-- \mm_interconnect_0|cmd_demux|sink_ready~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|src_data\(51),
	datab => \mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datac => \jtag_uart_0|always2~0_combout\,
	datad => \mm_interconnect_0|cmd_demux|sink_ready~2_combout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0));

-- Location: LCCOMB_X40_Y29_N20
\onchip_memory2_0|wren~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|wren~0_combout\ = ((\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)) # ((!\mm_interconnect_0|cmd_mux_002|WideOr1~combout\) # (!\jtag_uart_0|always2~0_combout\))) # (!\mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \jtag_uart_0|always2~0_combout\,
	datad => \mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	combout => \onchip_memory2_0|wren~0_combout\);

-- Location: LCCOMB_X41_Y36_N0
\rst_controller|r_sync_rst_chain[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain[3]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X41_Y36_N1
\rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(3));

-- Location: LCCOMB_X41_Y36_N18
\rst_controller|r_sync_rst_chain~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~1_combout\ = (\rst_controller|r_sync_rst_chain\(3) & \rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|r_sync_rst_chain\(3),
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X41_Y36_N19
\rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(2));

-- Location: FF_X41_Y36_N3
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X41_Y36_N6
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X41_Y36_N7
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X41_Y36_N10
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X41_Y36_N11
\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X41_Y36_N20
\rst_controller|always2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|always2~0_combout\ = (\rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\) # (!\rst_controller|r_sync_rst_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|r_sync_rst_chain\(2),
	datad => \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \rst_controller|always2~0_combout\);

-- Location: FF_X41_Y36_N21
\rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_early_rst~q\);

-- Location: LCCOMB_X49_Y32_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\);

-- Location: LCCOMB_X50_Y28_N4
\nios2_gen2_0|cpu|D_ctrl_mem8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(3) & (\nios2_gen2_0|cpu|D_iw\(0) & ((\nios2_gen2_0|cpu|D_iw\(2)) # (\nios2_gen2_0|cpu|D_iw\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(2),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\);

-- Location: LCCOMB_X54_Y28_N30
\nios2_gen2_0|cpu|Equal0~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~15_combout\ = (\nios2_gen2_0|cpu|D_iw\(0) & (!\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(3) & !\nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|Equal0~15_combout\);

-- Location: LCCOMB_X54_Y28_N28
\nios2_gen2_0|cpu|D_ctrl_mem16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(0) & (\nios2_gen2_0|cpu|D_iw\(3) & ((\nios2_gen2_0|cpu|D_iw\(1)) # (\nios2_gen2_0|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\);

-- Location: LCCOMB_X51_Y26_N26
\nios2_gen2_0|cpu|D_ctrl_mem16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\ & !\nios2_gen2_0|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\);

-- Location: LCCOMB_X54_Y32_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # 
-- (!\rst_controller|r_early_rst~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \rst_controller|r_early_rst~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\);

-- Location: LCCOMB_X50_Y31_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ = \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) $ (VCC)
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ = CARRY(\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X51_Y34_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(26),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X51_Y34_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26));

-- Location: LCCOMB_X51_Y31_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26)))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\);

-- Location: FF_X51_Y31_N5
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X43_Y27_N0
\nios2_gen2_0|cpu|F_pc_plus_one[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\ = \nios2_gen2_0|cpu|F_pc\(0) $ (VCC)
-- \nios2_gen2_0|cpu|F_pc_plus_one[0]~1\ = CARRY(\nios2_gen2_0|cpu|F_pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(0),
	datad => VCC,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[0]~1\);

-- Location: LCCOMB_X47_Y27_N12
\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ = (\nios2_gen2_0|cpu|R_ctrl_exception~q\) # (\nios2_gen2_0|cpu|R_ctrl_break~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\);

-- Location: FF_X43_Y29_N27
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\);

-- Location: LCCOMB_X43_Y29_N26
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\)) # 
-- (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X46_Y31_N2
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~feeder_combout\ = \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~feeder_combout\);

-- Location: FF_X46_Y31_N3
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\);

-- Location: LCCOMB_X50_Y31_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\)) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # (GND)))
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ = CARRY((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X51_Y32_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(27),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X51_Y32_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27));

-- Location: LCCOMB_X50_Y31_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27)))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\);

-- Location: FF_X50_Y31_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X50_Y31_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ $ (GND))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ & VCC))
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ = CARRY((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: FF_X51_Y32_N19
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(28),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28));

-- Location: LCCOMB_X50_Y31_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28)))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\);

-- Location: FF_X50_Y31_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X51_Y31_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\ = (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X50_Y31_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5) & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\)) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # (GND)))
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ = CARRY((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: FF_X51_Y32_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(29),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29));

-- Location: LCCOMB_X50_Y31_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29)))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\);

-- Location: FF_X50_Y31_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X51_Y27_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(5),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(3),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X50_Y31_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ $ (GND))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ & VCC))
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ = CARRY((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6) & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X51_Y32_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(30),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X51_Y32_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30));

-- Location: LCCOMB_X50_Y31_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30)))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\);

-- Location: FF_X50_Y31_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X50_Y31_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7) & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\)) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # (GND)))
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ = CARRY((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: FF_X51_Y32_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31));

-- Location: LCCOMB_X50_Y31_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31)))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\);

-- Location: FF_X50_Y31_N31
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X54_Y28_N8
\nios2_gen2_0|cpu|Equal0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~12_combout\ = (\nios2_gen2_0|cpu|D_iw\(0) & (!\nios2_gen2_0|cpu|D_iw\(1) & (!\nios2_gen2_0|cpu|D_iw\(3) & !\nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|Equal0~12_combout\);

-- Location: LCCOMB_X54_Y28_N2
\nios2_gen2_0|cpu|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~2_combout\ = (!\nios2_gen2_0|cpu|D_iw\(0) & (\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(3) & !\nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|Equal0~2_combout\);

-- Location: LCCOMB_X54_Y28_N16
\nios2_gen2_0|cpu|Equal0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~16_combout\ = (!\nios2_gen2_0|cpu|D_iw\(0) & (\nios2_gen2_0|cpu|D_iw\(1) & (!\nios2_gen2_0|cpu|D_iw\(3) & !\nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|Equal0~16_combout\);

-- Location: LCCOMB_X43_Y27_N2
\nios2_gen2_0|cpu|F_pc_plus_one[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\ = (\nios2_gen2_0|cpu|F_pc\(1) & (!\nios2_gen2_0|cpu|F_pc_plus_one[0]~1\)) # (!\nios2_gen2_0|cpu|F_pc\(1) & ((\nios2_gen2_0|cpu|F_pc_plus_one[0]~1\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[0]~1\) # (!\nios2_gen2_0|cpu|F_pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(1),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[0]~1\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X47_Y27_N16
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~14_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~14_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datab => \nios2_gen2_0|cpu|Add1~14_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~14_combout\);

-- Location: FF_X47_Y27_N17
\nios2_gen2_0|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(1));

-- Location: LCCOMB_X51_Y27_N0
\mm_interconnect_0|cmd_mux_002|src_data[39]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(39) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(3)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (((\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|F_pc\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(39));

-- Location: LCCOMB_X43_Y27_N4
\nios2_gen2_0|cpu|F_pc_plus_one[2]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\ = (\nios2_gen2_0|cpu|F_pc\(2) & (\nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(2) & (!\nios2_gen2_0|cpu|F_pc_plus_one[1]~3\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[2]~5\ = CARRY((\nios2_gen2_0|cpu|F_pc\(2) & !\nios2_gen2_0|cpu|F_pc_plus_one[1]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(2),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[1]~3\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X44_Y27_N24
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~13_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~16_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~16_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~13_combout\);

-- Location: FF_X44_Y27_N25
\nios2_gen2_0|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(2));

-- Location: LCCOMB_X51_Y27_N2
\mm_interconnect_0|cmd_mux_002|src_data[40]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(40) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(4)) # ((\nios2_gen2_0|cpu|F_pc\(2) & \mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\nios2_gen2_0|cpu|F_pc\(2) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|F_pc\(2),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(40));

-- Location: LCCOMB_X51_Y27_N28
\mm_interconnect_0|cmd_mux_002|src_data[41]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(41) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(3)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|W_alu_result\(5))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\nios2_gen2_0|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|W_alu_result\(5),
	datad => \nios2_gen2_0|cpu|F_pc\(3),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(41));

-- Location: LCCOMB_X54_Y28_N20
\nios2_gen2_0|cpu|Equal0~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~13_combout\ = (\nios2_gen2_0|cpu|D_iw\(0) & (!\nios2_gen2_0|cpu|D_iw\(1) & (!\nios2_gen2_0|cpu|D_iw\(3) & \nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|Equal0~13_combout\);

-- Location: LCCOMB_X54_Y28_N14
\nios2_gen2_0|cpu|Equal0~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~11_combout\ = (\nios2_gen2_0|cpu|D_iw\(0) & (!\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(3) & \nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|Equal0~11_combout\);

-- Location: LCCOMB_X52_Y27_N28
\nios2_gen2_0|cpu|R_src2_use_imm~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_use_imm~0_combout\ = (\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\) # ((\nios2_gen2_0|cpu|Equal0~13_combout\) # ((!\nios2_gen2_0|cpu|D_iw\(4) & \nios2_gen2_0|cpu|Equal0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(4),
	datac => \nios2_gen2_0|cpu|Equal0~13_combout\,
	datad => \nios2_gen2_0|cpu|Equal0~11_combout\,
	combout => \nios2_gen2_0|cpu|R_src2_use_imm~0_combout\);

-- Location: LCCOMB_X55_Y28_N14
\nios2_gen2_0|cpu|R_ctrl_br_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(0)) # ((\nios2_gen2_0|cpu|D_iw\(5) & (\nios2_gen2_0|cpu|D_iw\(4) & \nios2_gen2_0|cpu|D_iw\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(5),
	datab => \nios2_gen2_0|cpu|D_iw\(4),
	datac => \nios2_gen2_0|cpu|D_iw\(0),
	datad => \nios2_gen2_0|cpu|D_iw\(3),
	combout => \nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\);

-- Location: LCCOMB_X52_Y27_N0
\nios2_gen2_0|cpu|R_ctrl_br_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\ = (\nios2_gen2_0|cpu|D_iw\(2) & (\nios2_gen2_0|cpu|D_iw\(1) & !\nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(2),
	datac => \nios2_gen2_0|cpu|D_iw\(1),
	datad => \nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\,
	combout => \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\);

-- Location: LCCOMB_X52_Y27_N14
\nios2_gen2_0|cpu|d_byteenable[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\) # (\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|d_byteenable[3]~0_combout\);

-- Location: LCCOMB_X55_Y27_N30
\nios2_gen2_0|cpu|Equal62~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~3_combout\ = (!\nios2_gen2_0|cpu|D_iw\(11) & (\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(16) & \nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~3_combout\);

-- Location: LCCOMB_X54_Y25_N16
\nios2_gen2_0|cpu|D_op_rdctl\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_op_rdctl~combout\ = (!\nios2_gen2_0|cpu|D_iw\(14) & (\nios2_gen2_0|cpu|Equal62~3_combout\ & (!\nios2_gen2_0|cpu|D_iw\(15) & \nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|Equal62~3_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \nios2_gen2_0|cpu|D_op_rdctl~combout\);

-- Location: FF_X54_Y25_N17
\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_op_rdctl~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\);

-- Location: LCCOMB_X50_Y27_N22
\nios2_gen2_0|cpu|Equal136~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal136~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(9) & !\nios2_gen2_0|cpu|D_iw\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|D_iw\(9),
	datac => \nios2_gen2_0|cpu|D_iw\(10),
	combout => \nios2_gen2_0|cpu|Equal136~0_combout\);

-- Location: LCCOMB_X47_Y28_N24
\nios2_gen2_0|cpu|Equal135~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal135~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(6) & (!\nios2_gen2_0|cpu|D_iw\(8) & (\nios2_gen2_0|cpu|Equal136~0_combout\ & \nios2_gen2_0|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(6),
	datab => \nios2_gen2_0|cpu|D_iw\(8),
	datac => \nios2_gen2_0|cpu|Equal136~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(7),
	combout => \nios2_gen2_0|cpu|Equal135~0_combout\);

-- Location: LCCOMB_X47_Y28_N28
\nios2_gen2_0|cpu|Equal136~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal136~1_combout\ = (!\nios2_gen2_0|cpu|D_iw\(6) & (\nios2_gen2_0|cpu|D_iw\(8) & (\nios2_gen2_0|cpu|Equal136~0_combout\ & !\nios2_gen2_0|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(6),
	datab => \nios2_gen2_0|cpu|D_iw\(8),
	datac => \nios2_gen2_0|cpu|Equal136~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(7),
	combout => \nios2_gen2_0|cpu|Equal136~1_combout\);

-- Location: FF_X40_Y29_N27
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\);

-- Location: LCCOMB_X45_Y31_N26
\mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ = (!\nios2_gen2_0|cpu|i_read~q\ & !\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|i_read~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\);

-- Location: LCCOMB_X52_Y28_N28
\nios2_gen2_0|cpu|D_logic_op_raw[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (((\nios2_gen2_0|cpu|D_iw\(15)) # (!\nios2_gen2_0|cpu|D_iw\(5))) # (!\nios2_gen2_0|cpu|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\);

-- Location: LCCOMB_X56_Y28_N26
\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\ = (\nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & ((\nios2_gen2_0|cpu|Equal62~0_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ & !\nios2_gen2_0|cpu|Equal0~3_combout\)))) # 
-- (!\nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & (\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ & ((!\nios2_gen2_0|cpu|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \nios2_gen2_0|cpu|Equal0~3_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\);

-- Location: LCCOMB_X55_Y27_N18
\nios2_gen2_0|cpu|Equal62~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~1_combout\ = (!\nios2_gen2_0|cpu|D_iw\(11) & (!\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(16) & !\nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~1_combout\);

-- Location: LCCOMB_X56_Y28_N28
\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\ = (\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|Equal62~0_combout\ & ((\nios2_gen2_0|cpu|D_iw\(14))))) # (!\nios2_gen2_0|cpu|D_iw\(15) & (((\nios2_gen2_0|cpu|Equal62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal62~1_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\);

-- Location: LCCOMB_X54_Y28_N4
\nios2_gen2_0|cpu|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~4_combout\ = (!\nios2_gen2_0|cpu|D_iw\(0) & (!\nios2_gen2_0|cpu|D_iw\(1) & (!\nios2_gen2_0|cpu|D_iw\(3) & !\nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|Equal0~4_combout\);

-- Location: LCCOMB_X54_Y28_N22
\nios2_gen2_0|cpu|Equal0~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~5_combout\ = (!\nios2_gen2_0|cpu|D_iw\(0) & (\nios2_gen2_0|cpu|D_iw\(1) & (!\nios2_gen2_0|cpu|D_iw\(3) & \nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|Equal0~5_combout\);

-- Location: LCCOMB_X56_Y28_N12
\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\ = (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|Equal0~5_combout\) # ((\nios2_gen2_0|cpu|Equal0~4_combout\ & \nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|Equal0~4_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~5_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(5),
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\);

-- Location: LCCOMB_X56_Y28_N6
\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\ = (\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\ & 
-- \nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\);

-- Location: LCCOMB_X52_Y28_N0
\nios2_gen2_0|cpu|D_logic_op[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_logic_op[1]~0_combout\ = (\nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\) # (\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\,
	combout => \nios2_gen2_0|cpu|D_logic_op[1]~0_combout\);

-- Location: FF_X52_Y28_N1
\nios2_gen2_0|cpu|R_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_logic_op[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_logic_op\(1));

-- Location: LCCOMB_X52_Y28_N26
\nios2_gen2_0|cpu|D_logic_op[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_logic_op[0]~1_combout\ = (\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\) # ((\nios2_gen2_0|cpu|Equal0~7_combout\ & (\nios2_gen2_0|cpu|D_iw\(14))) # (!\nios2_gen2_0|cpu|Equal0~7_combout\ & ((\nios2_gen2_0|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(14),
	datad => \nios2_gen2_0|cpu|D_iw\(3),
	combout => \nios2_gen2_0|cpu|D_logic_op[0]~1_combout\);

-- Location: FF_X52_Y28_N27
\nios2_gen2_0|cpu|R_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_logic_op[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_logic_op\(0));

-- Location: LCCOMB_X52_Y31_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~32_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~32_combout\);

-- Location: FF_X52_Y31_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(30));

-- Location: FF_X49_Y30_N17
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X49_Y30_N2
\nios2_gen2_0|cpu|F_iw[30]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[30]~65_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30),
	combout => \nios2_gen2_0|cpu|F_iw[30]~65_combout\);

-- Location: LCCOMB_X50_Y28_N2
\nios2_gen2_0|cpu|D_ctrl_jmp_direct~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(4) & !\nios2_gen2_0|cpu|D_iw\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	combout => \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\);

-- Location: LCCOMB_X54_Y28_N0
\nios2_gen2_0|cpu|Equal0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~6_combout\ = (!\nios2_gen2_0|cpu|D_iw\(0) & (!\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(3) & !\nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|Equal0~6_combout\);

-- Location: LCCOMB_X56_Y28_N24
\nios2_gen2_0|cpu|D_ctrl_br_cmp~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\ = (\nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ & (!\nios2_gen2_0|cpu|Equal0~3_combout\ & ((\nios2_gen2_0|cpu|Equal0~6_combout\)))) # (!\nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\ & 
-- ((\nios2_gen2_0|cpu|Equal0~4_combout\) # ((!\nios2_gen2_0|cpu|Equal0~3_combout\ & \nios2_gen2_0|cpu|Equal0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~3_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~4_combout\,
	datad => \nios2_gen2_0|cpu|Equal0~6_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\);

-- Location: LCCOMB_X56_Y28_N22
\nios2_gen2_0|cpu|D_ctrl_br_cmp~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\ = (\nios2_gen2_0|cpu|D_iw\(15) & ((\nios2_gen2_0|cpu|Equal62~0_combout\) # ((\nios2_gen2_0|cpu|Equal62~1_combout\ & !\nios2_gen2_0|cpu|D_iw\(14))))) # (!\nios2_gen2_0|cpu|D_iw\(15) & 
-- (((\nios2_gen2_0|cpu|Equal62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal62~1_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\);

-- Location: LCCOMB_X56_Y28_N10
\nios2_gen2_0|cpu|D_ctrl_br_cmp~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\ = (\nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\ & \nios2_gen2_0|cpu|Equal0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_br_cmp~5_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\);

-- Location: LCCOMB_X56_Y28_N2
\nios2_gen2_0|cpu|D_ctrl_br_cmp~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\ = (\nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\) # ((\nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & \nios2_gen2_0|cpu|Equal62~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_br_cmp~2_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_br_cmp~3_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\);

-- Location: FF_X56_Y28_N3
\nios2_gen2_0|cpu|R_ctrl_br_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_br_cmp~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_br_cmp~q\);

-- Location: LCCOMB_X47_Y25_N14
\nios2_gen2_0|cpu|E_alu_result~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_alu_result~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_br_cmp~q\) # (\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	combout => \nios2_gen2_0|cpu|E_alu_result~0_combout\);

-- Location: LCCOMB_X49_Y29_N22
\mm_interconnect_0|rsp_demux_001|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\) # 
-- (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	combout => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X46_Y29_N30
\mm_interconnect_0|router|Equal4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal4~0_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(4) & (\mm_interconnect_0|router|Equal2~2_combout\ & \nios2_gen2_0|cpu|W_alu_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \mm_interconnect_0|router|Equal2~2_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \mm_interconnect_0|router|Equal4~0_combout\);

-- Location: LCCOMB_X44_Y32_N2
\mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~feeder_combout\);

-- Location: LCCOMB_X46_Y52_N12
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X46_Y54_N29
\reset_reset_n~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset_reset_n,
	o => \reset_reset_n~input_o\);

-- Location: FF_X46_Y52_N13
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \reset_reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X46_Y52_N10
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X46_Y52_N11
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \reset_reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X46_Y52_N0
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X46_Y52_N1
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \reset_reset_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: CLKCTRL_G13
\rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: FF_X44_Y32_N3
\mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\);

-- Location: LCCOMB_X44_Y32_N30
\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ = (\nios2_gen2_0|cpu|d_read~q\ & (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & 
-- \mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_read~q\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\,
	combout => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X44_Y32_N8
\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\ = (\mm_interconnect_0|router|Equal4~0_combout\ & (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ & 
-- \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal4~0_combout\,
	datac => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: LCCOMB_X44_Y32_N26
\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1) & (((\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0))))) # (!\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- ((\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\) # ((!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\,
	datac => \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X44_Y32_N27
\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X44_Y32_N10
\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0) & (!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\) # (\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~1_combout\,
	datac => \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X44_Y32_N11
\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X46_Y28_N2
\mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & (((!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & 
-- \nios2_gen2_0|cpu|d_read~q\)))) # (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & ((\nios2_gen2_0|cpu|d_write~q\) # ((!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & \nios2_gen2_0|cpu|d_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datab => \nios2_gen2_0|cpu|d_write~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datad => \nios2_gen2_0|cpu|d_read~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\);

-- Location: LCCOMB_X44_Y32_N4
\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ = (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & 
-- \mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	datad => \mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\,
	combout => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X44_Y32_N14
\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~2_combout\ = (!\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (\mm_interconnect_0|router|Equal4~0_combout\ & !\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \mm_interconnect_0|router|Equal4~0_combout\,
	datad => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~2_combout\);

-- Location: LCCOMB_X44_Y32_N0
\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~4_combout\ = (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~2_combout\ & !\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~2_combout\,
	datac => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~4_combout\);

-- Location: FF_X44_Y32_N1
\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~4_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X44_Y32_N6
\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\ = (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~2_combout\ & (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) $ 
-- (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~2_combout\,
	datac => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X44_Y32_N7
\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X44_Y32_N12
\pio_0|always0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_0|always0~0_combout\ = (\jtag_uart_0|always2~0_combout\ & (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\mm_interconnect_0|router|Equal4~0_combout\ & !\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|always2~0_combout\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \mm_interconnect_0|router|Equal4~0_combout\,
	datad => \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \pio_0|always0~0_combout\);

-- Location: LCCOMB_X44_Y32_N24
\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ = (!\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0) $ 
-- (((\mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & \pio_0|always0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datab => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	datad => \pio_0|always0~0_combout\,
	combout => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X44_Y32_N22
\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~2_combout\ = (\mm_interconnect_0|router|Equal4~0_combout\ & (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ & !\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal4~0_combout\,
	datab => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: FF_X44_Y32_N23
\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X47_Y36_N12
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\ = (\mm_interconnect_0|router|Equal5~0_combout\ & (\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & (\jtag_uart_0|av_waitrequest~q\ & 
-- \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal5~0_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datac => \jtag_uart_0|av_waitrequest~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\);

-- Location: LCCOMB_X47_Y36_N22
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0))))) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\) # 
-- ((!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X47_Y36_N23
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X47_Y36_N0
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|write~0_combout\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X47_Y36_N1
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X49_Y33_N0
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X49_Y33_N6
\jtag_uart_0|av_waitrequest~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_waitrequest~0_combout\ = (\mm_interconnect_0|router|Equal5~0_combout\ & (\mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\ & (!\jtag_uart_0|av_waitrequest~q\ & 
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal5~0_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	datac => \jtag_uart_0|av_waitrequest~q\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	combout => \jtag_uart_0|av_waitrequest~0_combout\);

-- Location: FF_X49_Y33_N7
\jtag_uart_0|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_waitrequest~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|av_waitrequest~q\);

-- Location: LCCOMB_X49_Y33_N10
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ = (\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & (\mm_interconnect_0|router|Equal5~0_combout\ & (\jtag_uart_0|av_waitrequest~q\ & 
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datab => \mm_interconnect_0|router|Equal5~0_combout\,
	datac => \jtag_uart_0|av_waitrequest~q\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X49_Y33_N11
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: FF_X51_Y30_N9
\nios2_gen2_0|cpu|d_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(3));

-- Location: LCCOMB_X50_Y33_N26
\pio_0|data_out[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_0|data_out[3]~feeder_combout\ = \nios2_gen2_0|cpu|d_writedata\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|d_writedata\(3),
	combout => \pio_0|data_out[3]~feeder_combout\);

-- Location: LCCOMB_X44_Y32_N18
\pio_0|always0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_0|always0~1_combout\ = (!\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1) & (!\nios2_gen2_0|cpu|W_alu_result\(2) & (!\nios2_gen2_0|cpu|W_alu_result\(3) & !\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(1),
	datab => \nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter\(0),
	combout => \pio_0|always0~1_combout\);

-- Location: LCCOMB_X44_Y32_N28
\pio_0|always0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_0|always0~2_combout\ = (\pio_0|always0~1_combout\ & \pio_0|always0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pio_0|always0~1_combout\,
	datad => \pio_0|always0~0_combout\,
	combout => \pio_0|always0~2_combout\);

-- Location: FF_X50_Y33_N27
\pio_0|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|data_out[3]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(3));

-- Location: LCCOMB_X50_Y33_N30
\pio_0|readdata[3]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(3) = (!\nios2_gen2_0|cpu|W_alu_result\(2) & (!\nios2_gen2_0|cpu|W_alu_result\(3) & \pio_0|data_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \pio_0|data_out\(3),
	combout => \pio_0|readdata\(3));

-- Location: FF_X50_Y33_N31
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(3),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X49_Y33_N18
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ = (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\mm_interconnect_0|router|Equal5~0_combout\ & 
-- (\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \mm_interconnect_0|router|Equal5~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X49_Y33_N4
\jtag_uart_0|fifo_rd~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|fifo_rd~1_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(2) & (!\jtag_uart_0|av_waitrequest~q\ & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \jtag_uart_0|av_waitrequest~q\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\,
	combout => \jtag_uart_0|fifo_rd~1_combout\);

-- Location: FF_X49_Y33_N5
\jtag_uart_0|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|fifo_rd~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|read_0~q\);

-- Location: LCCOMB_X49_Y36_N6
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst2~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\);

-- Location: FF_X49_Y36_N7
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst2~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst2~q\);

-- Location: LCCOMB_X51_Y37_N14
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: LCCOMB_X45_Y38_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LCCOMB_X45_Y38_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: FF_X45_Y38_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X50_Y37_N10
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X51_Y37_N15
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(10));

-- Location: LCCOMB_X51_Y37_N2
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\);

-- Location: LCCOMB_X49_Y37_N22
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~10_combout\);

-- Location: FF_X49_Y37_N23
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(2));

-- Location: LCCOMB_X49_Y37_N28
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(2),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~9_combout\);

-- Location: FF_X49_Y37_N29
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(3));

-- Location: LCCOMB_X49_Y37_N26
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(3),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~8_combout\);

-- Location: FF_X49_Y37_N27
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(4));

-- Location: LCCOMB_X49_Y37_N20
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(4),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~7_combout\);

-- Location: FF_X49_Y37_N21
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(5));

-- Location: LCCOMB_X49_Y37_N10
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(5),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~6_combout\);

-- Location: FF_X49_Y37_N11
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(6));

-- Location: LCCOMB_X49_Y37_N0
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(6),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~5_combout\);

-- Location: FF_X49_Y37_N1
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(7));

-- Location: LCCOMB_X49_Y37_N12
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(7),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~3_combout\);

-- Location: FF_X49_Y37_N13
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(8));

-- Location: LCCOMB_X50_Y37_N12
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[9]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: LCCOMB_X50_Y37_N26
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~1_combout\);

-- Location: LCCOMB_X50_Y37_N14
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|always0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\);

-- Location: LCCOMB_X50_Y37_N24
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~0_combout\);

-- Location: LCCOMB_X50_Y37_N4
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~0_combout\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~2_combout\);

-- Location: FF_X50_Y37_N5
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~q\);

-- Location: LCCOMB_X49_Y37_N24
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[9]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[9]~0_combout\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\);

-- Location: FF_X49_Y37_N25
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[9]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(9));

-- Location: LCCOMB_X49_Y37_N14
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~4_combout\);

-- Location: FF_X49_Y37_N15
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(0));

-- Location: LCCOMB_X49_Y37_N2
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(0),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~2_combout\);

-- Location: FF_X49_Y37_N3
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(1));

-- Location: LCCOMB_X50_Y37_N22
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\);

-- Location: LCCOMB_X50_Y37_N30
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(1),
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\);

-- Location: FF_X51_Y37_N3
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_valid~q\);

-- Location: LCCOMB_X54_Y34_N16
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\jtag_uart_0|wr_rfifo~combout\)))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ 
-- (!\jtag_uart_0|wr_rfifo~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X50_Y36_N26
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X54_Y34_N18
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((GND))))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ 
-- (\jtag_uart_0|wr_rfifo~combout\)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X54_Y34_N19
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X54_Y34_N20
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((VCC)))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\jtag_uart_0|wr_rfifo~combout\)))))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (!\jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X54_Y34_N21
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X54_Y34_N22
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\jtag_uart_0|wr_rfifo~combout\) # (VCC))))) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (\jtag_uart_0|wr_rfifo~combout\)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X54_Y34_N23
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X49_Y34_N24
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: LCCOMB_X54_Y34_N24
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((VCC)))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\jtag_uart_0|wr_rfifo~combout\)))))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (!\jtag_uart_0|wr_rfifo~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \jtag_uart_0|wr_rfifo~combout\,
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X54_Y34_N25
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X54_Y34_N26
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X54_Y34_N27
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X54_Y36_N26
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\) # 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- (\jtag_uart_0|wr_rfifo~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => \jtag_uart_0|wr_rfifo~combout\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\);

-- Location: LCCOMB_X49_Y33_N16
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\) # (!\jtag_uart_0|fifo_rd~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \jtag_uart_0|fifo_rd~1_combout\,
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: FF_X49_Y33_N17
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X54_Y36_N16
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (\jtag_uart_0|fifo_rd~1_combout\ $ 
-- (((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\))))) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \jtag_uart_0|fifo_rd~1_combout\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\);

-- Location: FF_X54_Y34_N17
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X49_Y34_N22
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X49_Y34_N28
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X49_Y33_N14
\jtag_uart_0|fifo_rd~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|fifo_rd~0_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(2) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\ & (!\jtag_uart_0|av_waitrequest~q\ & 
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~2_combout\,
	datac => \jtag_uart_0|av_waitrequest~q\,
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \jtag_uart_0|fifo_rd~0_combout\);

-- Location: LCCOMB_X49_Y34_N26
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\jtag_uart_0|fifo_rd~0_combout\ & ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart_0|fifo_rd~0_combout\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X49_Y34_N27
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: FF_X49_Y36_N17
\jtag_uart_0|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|t_dav~q\);

-- Location: LCCOMB_X50_Y37_N2
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|t_dav~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X50_Y37_N3
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: LCCOMB_X51_Y37_N26
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\);

-- Location: FF_X51_Y37_N27
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\);

-- Location: LCCOMB_X50_Y37_N8
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	datad => \jtag_uart_0|t_dav~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\);

-- Location: LCCOMB_X49_Y36_N4
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write~0_combout\);

-- Location: LCCOMB_X49_Y37_N16
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(8),
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\);

-- Location: FF_X49_Y36_N27
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write~q\);

-- Location: FF_X49_Y36_N9
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write1~q\);

-- Location: FF_X49_Y36_N11
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write2~q\);

-- Location: LCCOMB_X49_Y36_N18
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~2_combout\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\);

-- Location: FF_X49_Y36_N19
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\);

-- Location: LCCOMB_X54_Y36_N0
\jtag_uart_0|wr_rfifo\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|wr_rfifo~combout\ = (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\ & !\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \jtag_uart_0|wr_rfifo~combout\);

-- Location: LCCOMB_X51_Y37_N16
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\);

-- Location: FF_X51_Y37_N17
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(0));

-- Location: LCCOMB_X54_Y36_N4
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X54_Y36_N5
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X54_Y36_N6
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X54_Y36_N7
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X54_Y36_N8
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X54_Y36_N9
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X54_Y36_N10
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X54_Y36_N11
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X54_Y36_N12
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X54_Y36_N13
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X54_Y36_N14
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X54_Y36_N15
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X52_Y36_N20
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X52_Y36_N21
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y36_N22
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y36_N23
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y36_N24
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y36_N25
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y36_N26
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y36_N27
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X52_Y36_N28
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y36_N29
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y36_N30
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X52_Y36_N31
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X50_Y37_N20
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~2_combout\);

-- Location: FF_X50_Y34_N17
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\);

-- Location: LCCOMB_X50_Y34_N20
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\jtag_uart_0|fifo_wr~q\)))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|fifo_wr~q\ $ 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X50_Y34_N8
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = \jtag_uart_0|fifo_wr~q\ $ (\jtag_uart_0|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datac => \jtag_uart_0|r_val~0_combout\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X50_Y34_N21
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X50_Y34_N22
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (((\jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & (((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY((\jtag_uart_0|fifo_wr~q\ $ 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X50_Y34_N23
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X50_Y34_N24
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # (!\jtag_uart_0|fifo_wr~q\)))))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\jtag_uart_0|fifo_wr~q\ $ (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X50_Y34_N25
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X50_Y34_N26
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ (((\jtag_uart_0|fifo_wr~q\) # (VCC))))) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & (((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (GND))))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY((\jtag_uart_0|fifo_wr~q\ $ 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X50_Y34_N27
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X49_Y34_N14
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: LCCOMB_X50_Y34_N28
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # (!\jtag_uart_0|fifo_wr~q\)))))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\jtag_uart_0|fifo_wr~q\ $ (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X50_Y34_N29
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X50_Y34_N30
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) $ 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X50_Y34_N31
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X50_Y34_N18
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = (\jtag_uart_0|fifo_wr~q\ & (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LCCOMB_X50_Y34_N0
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = (!\jtag_uart_0|r_val~0_combout\ & ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ & \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	datab => \jtag_uart_0|r_val~0_combout\,
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: FF_X50_Y34_N1
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X49_Y33_N8
\jtag_uart_0|av_waitrequest~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_waitrequest~1_combout\ = (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\mm_interconnect_0|router|Equal5~0_combout\ & (!\jtag_uart_0|av_waitrequest~q\ & 
-- !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \mm_interconnect_0|router|Equal5~0_combout\,
	datac => \jtag_uart_0|av_waitrequest~q\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \jtag_uart_0|av_waitrequest~1_combout\);

-- Location: LCCOMB_X46_Y33_N6
\jtag_uart_0|fifo_wr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|fifo_wr~0_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(2) & (\jtag_uart_0|always2~0_combout\ & (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & \jtag_uart_0|av_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \jtag_uart_0|always2~0_combout\,
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => \jtag_uart_0|av_waitrequest~1_combout\,
	combout => \jtag_uart_0|fifo_wr~0_combout\);

-- Location: FF_X46_Y33_N7
\jtag_uart_0|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|fifo_wr~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|fifo_wr~q\);

-- Location: LCCOMB_X49_Y34_N20
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X49_Y34_N18
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))) # 
-- (!\jtag_uart_0|r_val~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|r_val~0_combout\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X50_Y34_N2
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = (\jtag_uart_0|fifo_wr~q\) # ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_wr~q\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X50_Y34_N3
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X50_Y34_N12
\jtag_uart_0|r_val~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|r_val~0_combout\ = (!\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\ & (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((!\jtag_uart_0|r_val~q\) # 
-- (!\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	datac => \jtag_uart_0|r_val~q\,
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \jtag_uart_0|r_val~0_combout\);

-- Location: FF_X50_Y34_N13
\jtag_uart_0|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|r_val~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|r_val~q\);

-- Location: LCCOMB_X50_Y34_N16
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datad => \jtag_uart_0|r_val~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LCCOMB_X50_Y34_N14
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|r_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|r_ena1~q\,
	datad => \jtag_uart_0|r_val~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: LCCOMB_X46_Y33_N14
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X46_Y33_N15
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X46_Y33_N16
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X46_Y33_N17
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X46_Y33_N18
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X46_Y33_N19
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X46_Y33_N20
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X46_Y33_N21
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X46_Y33_N22
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X46_Y33_N23
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X46_Y33_N24
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X46_Y33_N25
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X54_Y37_N6
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X54_Y37_N7
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X54_Y37_N8
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X54_Y37_N9
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X54_Y37_N10
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X54_Y37_N11
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X54_Y37_N12
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X54_Y37_N13
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X54_Y37_N14
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X54_Y37_N15
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X54_Y37_N16
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X54_Y37_N17
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X50_Y28_N12
\nios2_gen2_0|cpu|D_ctrl_ld_signed~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(0) & ((!\nios2_gen2_0|cpu|D_iw\(4)) # (!\nios2_gen2_0|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(3),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(4),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\);

-- Location: LCCOMB_X50_Y28_N22
\nios2_gen2_0|cpu|D_ctrl_ld_signed~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\ = (\nios2_gen2_0|cpu|D_iw\(2) & \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	datad => \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\);

-- Location: FF_X50_Y28_N23
\nios2_gen2_0|cpu|R_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_ld_signed~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_ld_signed~q\);

-- Location: LCCOMB_X40_Y29_N28
\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ & (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & 
-- (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \mm_interconnect_0|cmd_mux_002|WideOr1~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	combout => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X40_Y29_N29
\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X40_Y29_N24
\mm_interconnect_0|rsp_demux_002|src0_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & ((!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\);

-- Location: LCCOMB_X49_Y33_N30
\jtag_uart_0|rvalid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|rvalid~0_combout\ = (\jtag_uart_0|fifo_rd~1_combout\ & ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))) # (!\jtag_uart_0|fifo_rd~1_combout\ & (\jtag_uart_0|rvalid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|fifo_rd~1_combout\,
	datac => \jtag_uart_0|rvalid~q\,
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \jtag_uart_0|rvalid~0_combout\);

-- Location: FF_X49_Y33_N31
\jtag_uart_0|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|rvalid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|rvalid~q\);

-- Location: FF_X44_Y30_N1
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|rvalid~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X54_Y26_N30
\nios2_gen2_0|cpu|R_src2_lo[9]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[9]~14_combout\ = (!\nios2_gen2_0|cpu|E_src2[10]~15_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(15))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2[10]~15_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \nios2_gen2_0|cpu|R_src2_lo[9]~14_combout\);

-- Location: FF_X54_Y26_N31
\nios2_gen2_0|cpu|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[9]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(9));

-- Location: LCCOMB_X44_Y26_N28
\nios2_gen2_0|cpu|Add1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~28_combout\ = \nios2_gen2_0|cpu|E_src2\(9) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_src2\(9),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~28_combout\);

-- Location: LCCOMB_X54_Y26_N16
\nios2_gen2_0|cpu|R_src2_lo[8]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[8]~15_combout\ = (!\nios2_gen2_0|cpu|E_src2[10]~15_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(14))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \nios2_gen2_0|cpu|D_iw\(14),
	datac => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \nios2_gen2_0|cpu|E_src2[10]~15_combout\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[8]~15_combout\);

-- Location: FF_X54_Y26_N17
\nios2_gen2_0|cpu|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[8]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(8));

-- Location: LCCOMB_X44_Y26_N6
\nios2_gen2_0|cpu|Add1~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~29_combout\ = \nios2_gen2_0|cpu|E_src2\(8) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_src2\(8),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~29_combout\);

-- Location: LCCOMB_X43_Y27_N6
\nios2_gen2_0|cpu|F_pc_plus_one[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\ = (\nios2_gen2_0|cpu|F_pc\(3) & (!\nios2_gen2_0|cpu|F_pc_plus_one[2]~5\)) # (!\nios2_gen2_0|cpu|F_pc\(3) & ((\nios2_gen2_0|cpu|F_pc_plus_one[2]~5\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[2]~5\) # (!\nios2_gen2_0|cpu|F_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(3),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[2]~5\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X43_Y27_N8
\nios2_gen2_0|cpu|F_pc_plus_one[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\ = (\nios2_gen2_0|cpu|F_pc\(4) & (\nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(4) & (!\nios2_gen2_0|cpu|F_pc_plus_one[3]~7\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[4]~9\ = CARRY((\nios2_gen2_0|cpu|F_pc\(4) & !\nios2_gen2_0|cpu|F_pc_plus_one[3]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(4),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[3]~7\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X43_Y27_N10
\nios2_gen2_0|cpu|F_pc_plus_one[5]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\ = (\nios2_gen2_0|cpu|F_pc\(5) & (!\nios2_gen2_0|cpu|F_pc_plus_one[4]~9\)) # (!\nios2_gen2_0|cpu|F_pc\(5) & ((\nios2_gen2_0|cpu|F_pc_plus_one[4]~9\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[4]~9\) # (!\nios2_gen2_0|cpu|F_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(5),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[4]~9\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X44_Y27_N2
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~19_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~34_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	datac => \nios2_gen2_0|cpu|Add1~34_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~19_combout\);

-- Location: FF_X44_Y27_N3
\nios2_gen2_0|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(5));

-- Location: LCCOMB_X51_Y27_N24
\mm_interconnect_0|cmd_mux_002|src_data[43]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(43) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(5)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|W_alu_result\(7))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\nios2_gen2_0|cpu|W_alu_result\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|W_alu_result\(7),
	datad => \nios2_gen2_0|cpu|F_pc\(5),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(43));

-- Location: LCCOMB_X45_Y26_N0
\nios2_gen2_0|cpu|Add1~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~36_combout\ = (\nios2_gen2_0|cpu|E_src1\(8) & ((\nios2_gen2_0|cpu|Add1~29_combout\ & (\nios2_gen2_0|cpu|Add1~35\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~29_combout\ & (!\nios2_gen2_0|cpu|Add1~35\)))) # (!\nios2_gen2_0|cpu|E_src1\(8) & 
-- ((\nios2_gen2_0|cpu|Add1~29_combout\ & (!\nios2_gen2_0|cpu|Add1~35\)) # (!\nios2_gen2_0|cpu|Add1~29_combout\ & ((\nios2_gen2_0|cpu|Add1~35\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~37\ = CARRY((\nios2_gen2_0|cpu|E_src1\(8) & (!\nios2_gen2_0|cpu|Add1~29_combout\ & !\nios2_gen2_0|cpu|Add1~35\)) # (!\nios2_gen2_0|cpu|E_src1\(8) & ((!\nios2_gen2_0|cpu|Add1~35\) # (!\nios2_gen2_0|cpu|Add1~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(8),
	datab => \nios2_gen2_0|cpu|Add1~29_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~35\,
	combout => \nios2_gen2_0|cpu|Add1~36_combout\,
	cout => \nios2_gen2_0|cpu|Add1~37\);

-- Location: LCCOMB_X43_Y27_N12
\nios2_gen2_0|cpu|F_pc_plus_one[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\ = (\nios2_gen2_0|cpu|F_pc\(6) & (\nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(6) & (!\nios2_gen2_0|cpu|F_pc_plus_one[5]~11\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[6]~13\ = CARRY((\nios2_gen2_0|cpu|F_pc\(6) & !\nios2_gen2_0|cpu|F_pc_plus_one[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(6),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[5]~11\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X44_Y27_N16
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~18_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~36_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \nios2_gen2_0|cpu|Add1~36_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~18_combout\);

-- Location: FF_X44_Y27_N17
\nios2_gen2_0|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(6));

-- Location: LCCOMB_X46_Y30_N2
\mm_interconnect_0|cmd_mux_002|src_data[44]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(44) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(6)) # ((\nios2_gen2_0|cpu|W_alu_result\(8) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (((\nios2_gen2_0|cpu|W_alu_result\(8) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \nios2_gen2_0|cpu|F_pc\(6),
	datac => \nios2_gen2_0|cpu|W_alu_result\(8),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(44));

-- Location: LCCOMB_X42_Y27_N22
\mm_interconnect_0|cmd_mux_002|src_data[45]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(45) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(9)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(7))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\nios2_gen2_0|cpu|F_pc\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \nios2_gen2_0|cpu|F_pc\(7),
	datad => \nios2_gen2_0|cpu|W_alu_result\(9),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(45));

-- Location: LCCOMB_X43_Y27_N14
\nios2_gen2_0|cpu|F_pc_plus_one[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\ = (\nios2_gen2_0|cpu|F_pc\(7) & (!\nios2_gen2_0|cpu|F_pc_plus_one[6]~13\)) # (!\nios2_gen2_0|cpu|F_pc\(7) & ((\nios2_gen2_0|cpu|F_pc_plus_one[6]~13\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[6]~13\) # (!\nios2_gen2_0|cpu|F_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(7),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[6]~13\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X43_Y27_N16
\nios2_gen2_0|cpu|F_pc_plus_one[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\ = (\nios2_gen2_0|cpu|F_pc\(8) & (\nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(8) & (!\nios2_gen2_0|cpu|F_pc_plus_one[7]~15\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[8]~17\ = CARRY((\nios2_gen2_0|cpu|F_pc\(8) & !\nios2_gen2_0|cpu|F_pc_plus_one[7]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(8),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[7]~15\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[8]~17\);

-- Location: LCCOMB_X44_Y27_N20
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~16_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~40_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \nios2_gen2_0|cpu|Add1~40_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~16_combout\);

-- Location: FF_X44_Y27_N21
\nios2_gen2_0|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(8));

-- Location: LCCOMB_X51_Y25_N28
\mm_interconnect_0|cmd_mux_002|src_data[46]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(46) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(8)) # ((\nios2_gen2_0|cpu|W_alu_result\(10) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\nios2_gen2_0|cpu|W_alu_result\(10) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \nios2_gen2_0|cpu|W_alu_result\(10),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|F_pc\(8),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(46));

-- Location: LCCOMB_X55_Y31_N0
\mm_interconnect_0|cmd_mux_001|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\);

-- Location: FF_X55_Y31_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(1));

-- Location: LCCOMB_X51_Y31_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\ = (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X47_Y32_N10
\mm_interconnect_0|cmd_mux_001|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(2),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\);

-- Location: FF_X47_Y32_N11
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(2));

-- Location: LCCOMB_X47_Y32_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(2),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X55_Y31_N12
\mm_interconnect_0|cmd_mux_001|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(4),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\);

-- Location: FF_X55_Y31_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(4));

-- Location: LCCOMB_X47_Y24_N4
\mm_interconnect_0|cmd_mux_002|src_data[32]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(32) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\nios2_gen2_0|cpu|d_byteenable\(0) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_byteenable\(0),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(32));

-- Location: LCCOMB_X54_Y27_N24
\mm_interconnect_0|cmd_mux_002|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ = (\nios2_gen2_0|cpu|d_writedata\(5) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(5),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~14_combout\);

-- Location: LCCOMB_X43_Y27_N18
\nios2_gen2_0|cpu|F_pc_plus_one[9]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\ = (\nios2_gen2_0|cpu|F_pc\(9) & (!\nios2_gen2_0|cpu|F_pc_plus_one[8]~17\)) # (!\nios2_gen2_0|cpu|F_pc\(9) & ((\nios2_gen2_0|cpu|F_pc_plus_one[8]~17\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[8]~17\) # (!\nios2_gen2_0|cpu|F_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(9),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[8]~17\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X55_Y27_N2
\nios2_gen2_0|cpu|Equal62~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~9_combout\ = (\nios2_gen2_0|cpu|D_iw\(11) & (!\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(16) & \nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~9_combout\);

-- Location: LCCOMB_X54_Y25_N12
\nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\ = (\nios2_gen2_0|cpu|Equal62~9_combout\ & (\nios2_gen2_0|cpu|Equal0~7_combout\ & ((\nios2_gen2_0|cpu|D_iw\(14)) # (!\nios2_gen2_0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal62~9_combout\,
	datad => \nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\);

-- Location: LCCOMB_X55_Y27_N4
\nios2_gen2_0|cpu|Equal62~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~10_combout\ = (\nios2_gen2_0|cpu|D_iw\(11) & (!\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(16) & !\nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~10_combout\);

-- Location: LCCOMB_X54_Y25_N20
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\ = (\nios2_gen2_0|cpu|D_iw\(15)) # ((!\nios2_gen2_0|cpu|Equal0~7_combout\) # (!\nios2_gen2_0|cpu|Equal62~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal62~10_combout\,
	datad => \nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\);

-- Location: LCCOMB_X54_Y25_N6
\nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\ = (\nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\) # (!\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\);

-- Location: FF_X54_Y25_N7
\nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\);

-- Location: LCCOMB_X56_Y28_N8
\nios2_gen2_0|cpu|E_invert_arith_src_msb~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\ = (\nios2_gen2_0|cpu|Equal62~0_combout\ & (\nios2_gen2_0|cpu|Equal0~7_combout\ & (\nios2_gen2_0|cpu|D_iw\(15) $ (\nios2_gen2_0|cpu|D_iw\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\);

-- Location: LCCOMB_X56_Y28_N20
\nios2_gen2_0|cpu|E_invert_arith_src_msb~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (!\nios2_gen2_0|cpu|Equal0~4_combout\ & (!\nios2_gen2_0|cpu|Equal0~5_combout\))) # (!\nios2_gen2_0|cpu|D_iw\(4) & 
-- (((!\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|Equal0~4_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~5_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	combout => \nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\);

-- Location: LCCOMB_X56_Y28_N30
\nios2_gen2_0|cpu|E_invert_arith_src_msb~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_invert_arith_src_msb~2_combout\ = (\nios2_gen2_0|cpu|R_valid~q\ & ((\nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\) # ((!\nios2_gen2_0|cpu|D_iw\(5) & !\nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(5),
	datab => \nios2_gen2_0|cpu|R_valid~q\,
	datac => \nios2_gen2_0|cpu|E_invert_arith_src_msb~1_combout\,
	datad => \nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\,
	combout => \nios2_gen2_0|cpu|E_invert_arith_src_msb~2_combout\);

-- Location: FF_X56_Y28_N31
\nios2_gen2_0|cpu|E_invert_arith_src_msb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_invert_arith_src_msb~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_invert_arith_src_msb~q\);

-- Location: LCCOMB_X52_Y28_N10
\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\ = (\nios2_gen2_0|cpu|D_iw\(5) & ((\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|Equal0~4_combout\)) # (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|Equal0~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~4_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(5),
	datac => \nios2_gen2_0|cpu|D_iw\(4),
	datad => \nios2_gen2_0|cpu|Equal0~6_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\);

-- Location: LCCOMB_X54_Y28_N12
\nios2_gen2_0|cpu|Equal0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~10_combout\ = (!\nios2_gen2_0|cpu|D_iw\(0) & (!\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(3) & \nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|Equal0~10_combout\);

-- Location: LCCOMB_X54_Y28_N10
\nios2_gen2_0|cpu|Equal0~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~9_combout\ = (!\nios2_gen2_0|cpu|D_iw\(0) & (!\nios2_gen2_0|cpu|D_iw\(1) & (!\nios2_gen2_0|cpu|D_iw\(3) & \nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|Equal0~9_combout\);

-- Location: LCCOMB_X55_Y28_N4
\nios2_gen2_0|cpu|D_ctrl_logic~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_logic~0_combout\ = (!\nios2_gen2_0|cpu|Equal0~10_combout\ & ((!\nios2_gen2_0|cpu|Equal0~9_combout\) # (!\nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~10_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(4),
	datad => \nios2_gen2_0|cpu|Equal0~9_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_logic~0_combout\);

-- Location: LCCOMB_X52_Y28_N30
\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\ = (\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\) # ((!\nios2_gen2_0|cpu|D_iw\(5) & !\nios2_gen2_0|cpu|D_ctrl_logic~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|D_ctrl_logic~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\);

-- Location: FF_X52_Y28_N31
\nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\);

-- Location: LCCOMB_X50_Y28_N10
\nios2_gen2_0|cpu|D_ctrl_hi_imm16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(1) & (!\nios2_gen2_0|cpu|D_iw\(0) & ((\nios2_gen2_0|cpu|D_iw\(3)) # (\nios2_gen2_0|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(3),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(4),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X50_Y28_N30
\nios2_gen2_0|cpu|D_ctrl_hi_imm16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\ = (\nios2_gen2_0|cpu|D_iw\(2) & (\nios2_gen2_0|cpu|D_iw\(5) & \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(2),
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: FF_X50_Y28_N31
\nios2_gen2_0|cpu|R_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_hi_imm16~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\);

-- Location: LCCOMB_X54_Y34_N0
\jtag_uart_0|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~0_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & VCC)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ (GND)))
-- \jtag_uart_0|Add0~1\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- !\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	combout => \jtag_uart_0|Add0~0_combout\,
	cout => \jtag_uart_0|Add0~1\);

-- Location: LCCOMB_X54_Y34_N2
\jtag_uart_0|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~2_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ((\jtag_uart_0|Add0~1\) # (GND))) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (!\jtag_uart_0|Add0~1\))
-- \jtag_uart_0|Add0~3\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # (!\jtag_uart_0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \jtag_uart_0|Add0~1\,
	combout => \jtag_uart_0|Add0~2_combout\,
	cout => \jtag_uart_0|Add0~3\);

-- Location: LCCOMB_X54_Y34_N4
\jtag_uart_0|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~4_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (!\jtag_uart_0|Add0~3\ & VCC)) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & (\jtag_uart_0|Add0~3\ $ (GND)))
-- \jtag_uart_0|Add0~5\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & !\jtag_uart_0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \jtag_uart_0|Add0~3\,
	combout => \jtag_uart_0|Add0~4_combout\,
	cout => \jtag_uart_0|Add0~5\);

-- Location: LCCOMB_X54_Y34_N6
\jtag_uart_0|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~6_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ((\jtag_uart_0|Add0~5\) # (GND))) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\jtag_uart_0|Add0~5\))
-- \jtag_uart_0|Add0~7\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # (!\jtag_uart_0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \jtag_uart_0|Add0~5\,
	combout => \jtag_uart_0|Add0~6_combout\,
	cout => \jtag_uart_0|Add0~7\);

-- Location: LCCOMB_X54_Y34_N8
\jtag_uart_0|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~8_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (!\jtag_uart_0|Add0~7\ & VCC)) # 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & (\jtag_uart_0|Add0~7\ $ (GND)))
-- \jtag_uart_0|Add0~9\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\jtag_uart_0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \jtag_uart_0|Add0~7\,
	combout => \jtag_uart_0|Add0~8_combout\,
	cout => \jtag_uart_0|Add0~9\);

-- Location: LCCOMB_X54_Y34_N10
\jtag_uart_0|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~10_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & (!\jtag_uart_0|Add0~9\)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- (\jtag_uart_0|Add0~9\ & VCC))
-- \jtag_uart_0|Add0~11\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & !\jtag_uart_0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datad => VCC,
	cin => \jtag_uart_0|Add0~9\,
	combout => \jtag_uart_0|Add0~10_combout\,
	cout => \jtag_uart_0|Add0~11\);

-- Location: LCCOMB_X54_Y34_N14
\jtag_uart_0|LessThan1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~1_combout\ = (\jtag_uart_0|Add0~8_combout\) # (\jtag_uart_0|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|Add0~8_combout\,
	datad => \jtag_uart_0|Add0~6_combout\,
	combout => \jtag_uart_0|LessThan1~1_combout\);

-- Location: LCCOMB_X54_Y34_N12
\jtag_uart_0|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|Add0~12_combout\ = \jtag_uart_0|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \jtag_uart_0|Add0~11\,
	combout => \jtag_uart_0|Add0~12_combout\);

-- Location: LCCOMB_X54_Y34_N28
\jtag_uart_0|LessThan1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~0_combout\ = (\jtag_uart_0|Add0~4_combout\ & ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # ((\jtag_uart_0|Add0~2_combout\) # (\jtag_uart_0|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \jtag_uart_0|Add0~2_combout\,
	datac => \jtag_uart_0|Add0~4_combout\,
	datad => \jtag_uart_0|Add0~0_combout\,
	combout => \jtag_uart_0|LessThan1~0_combout\);

-- Location: LCCOMB_X54_Y34_N30
\jtag_uart_0|LessThan1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan1~2_combout\ = (!\jtag_uart_0|Add0~10_combout\ & (!\jtag_uart_0|LessThan1~1_combout\ & (!\jtag_uart_0|Add0~12_combout\ & !\jtag_uart_0|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|Add0~10_combout\,
	datab => \jtag_uart_0|LessThan1~1_combout\,
	datac => \jtag_uart_0|Add0~12_combout\,
	datad => \jtag_uart_0|LessThan1~0_combout\,
	combout => \jtag_uart_0|LessThan1~2_combout\);

-- Location: FF_X54_Y34_N31
\jtag_uart_0|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|LessThan1~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|fifo_AF~q\);

-- Location: LCCOMB_X46_Y33_N2
\jtag_uart_0|ien_AE~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ien_AE~2_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(2) & (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & (\nios2_gen2_0|cpu|d_write~q\ & \jtag_uart_0|av_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datac => \nios2_gen2_0|cpu|d_write~q\,
	datad => \jtag_uart_0|av_waitrequest~1_combout\,
	combout => \jtag_uart_0|ien_AE~2_combout\);

-- Location: FF_X49_Y33_N27
\jtag_uart_0|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \jtag_uart_0|ien_AE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|ien_AF~q\);

-- Location: LCCOMB_X50_Y37_N28
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|always0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: LCCOMB_X50_Y37_N18
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate~0_combout\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\);

-- Location: FF_X50_Y37_N19
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate~q\);

-- Location: LCCOMB_X49_Y36_N12
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\);

-- Location: FF_X49_Y36_N13
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate1~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\);

-- Location: LCCOMB_X49_Y36_N22
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\);

-- Location: FF_X49_Y36_N23
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate2~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\);

-- Location: LCCOMB_X49_Y36_N10
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|always2~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write1~q\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write2~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\);

-- Location: LCCOMB_X49_Y37_N30
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|always2~0_combout\,
	datab => \jtag_uart_0|t_dav~q\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_valid~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: LCCOMB_X49_Y36_N28
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate1~q\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|jupdate2~q\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~0_combout\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\);

-- Location: FF_X49_Y36_N29
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\);

-- Location: LCCOMB_X49_Y36_N0
\jtag_uart_0|pause_irq~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|pause_irq~0_combout\ = (\jtag_uart_0|read_0~q\ & (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ((\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\)))) # 
-- (!\jtag_uart_0|read_0~q\ & ((\jtag_uart_0|pause_irq~q\) # ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|read_0~q\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \jtag_uart_0|pause_irq~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	combout => \jtag_uart_0|pause_irq~0_combout\);

-- Location: FF_X49_Y36_N1
\jtag_uart_0|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|pause_irq~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|pause_irq~q\);

-- Location: LCCOMB_X49_Y33_N2
\jtag_uart_0|av_readdata[8]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[8]~1_combout\ = (\jtag_uart_0|ien_AF~q\ & ((\jtag_uart_0|fifo_AF~q\) # (\jtag_uart_0|pause_irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|fifo_AF~q\,
	datac => \jtag_uart_0|ien_AF~q\,
	datad => \jtag_uart_0|pause_irq~q\,
	combout => \jtag_uart_0|av_readdata[8]~1_combout\);

-- Location: FF_X49_Y33_N3
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[8]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X49_Y32_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\);

-- Location: FF_X49_Y32_N31
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(8));

-- Location: FF_X45_Y30_N3
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X45_Y30_N2
\mm_interconnect_0|rsp_mux|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~7_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8) & 
-- (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(8),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~7_combout\);

-- Location: LCCOMB_X45_Y30_N20
\mm_interconnect_0|rsp_mux|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~8_combout\ = (\mm_interconnect_0|rsp_mux|src_payload~7_combout\) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \nios2_gen2_0|cpu|F_iw[8]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[8]~46_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_payload~7_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~8_combout\);

-- Location: LCCOMB_X44_Y29_N16
\nios2_gen2_0|cpu|av_ld_byte1_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[0]~0_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_payload~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~8_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[0]~0_combout\);

-- Location: LCCOMB_X50_Y27_N16
\nios2_gen2_0|cpu|R_src2_lo[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[3]~1_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\ & !\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[3]~1_combout\);

-- Location: LCCOMB_X50_Y27_N26
\nios2_gen2_0|cpu|R_src2_lo[1]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[1]~6_combout\ = (\nios2_gen2_0|cpu|R_src2_lo[3]~1_combout\ & ((\nios2_gen2_0|cpu|R_src2_lo~2_combout\ & (\nios2_gen2_0|cpu|D_iw\(7))) # (!\nios2_gen2_0|cpu|R_src2_lo~2_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src2_lo~2_combout\,
	datab => \nios2_gen2_0|cpu|R_src2_lo[3]~1_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(7),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \nios2_gen2_0|cpu|R_src2_lo[1]~6_combout\);

-- Location: FF_X50_Y27_N27
\nios2_gen2_0|cpu|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[1]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(1));

-- Location: LCCOMB_X45_Y27_N12
\nios2_gen2_0|cpu|Add1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~4_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(1),
	combout => \nios2_gen2_0|cpu|Add1~4_combout\);

-- Location: LCCOMB_X49_Y25_N30
\nios2_gen2_0|cpu|Add1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~5_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(0),
	combout => \nios2_gen2_0|cpu|Add1~5_combout\);

-- Location: LCCOMB_X45_Y27_N14
\nios2_gen2_0|cpu|Add1~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~7_cout\ = CARRY(\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => VCC,
	cout => \nios2_gen2_0|cpu|Add1~7_cout\);

-- Location: LCCOMB_X45_Y27_N16
\nios2_gen2_0|cpu|Add1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~8_combout\ = (\nios2_gen2_0|cpu|E_src1\(0) & ((\nios2_gen2_0|cpu|Add1~5_combout\ & (\nios2_gen2_0|cpu|Add1~7_cout\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~5_combout\ & (!\nios2_gen2_0|cpu|Add1~7_cout\)))) # (!\nios2_gen2_0|cpu|E_src1\(0) 
-- & ((\nios2_gen2_0|cpu|Add1~5_combout\ & (!\nios2_gen2_0|cpu|Add1~7_cout\)) # (!\nios2_gen2_0|cpu|Add1~5_combout\ & ((\nios2_gen2_0|cpu|Add1~7_cout\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~9\ = CARRY((\nios2_gen2_0|cpu|E_src1\(0) & (!\nios2_gen2_0|cpu|Add1~5_combout\ & !\nios2_gen2_0|cpu|Add1~7_cout\)) # (!\nios2_gen2_0|cpu|E_src1\(0) & ((!\nios2_gen2_0|cpu|Add1~7_cout\) # (!\nios2_gen2_0|cpu|Add1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(0),
	datab => \nios2_gen2_0|cpu|Add1~5_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~7_cout\,
	combout => \nios2_gen2_0|cpu|Add1~8_combout\,
	cout => \nios2_gen2_0|cpu|Add1~9\);

-- Location: LCCOMB_X45_Y27_N18
\nios2_gen2_0|cpu|Add1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~10_combout\ = ((\nios2_gen2_0|cpu|Add1~4_combout\ $ (\nios2_gen2_0|cpu|E_src1\(1) $ (!\nios2_gen2_0|cpu|Add1~9\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~11\ = CARRY((\nios2_gen2_0|cpu|Add1~4_combout\ & ((\nios2_gen2_0|cpu|E_src1\(1)) # (!\nios2_gen2_0|cpu|Add1~9\))) # (!\nios2_gen2_0|cpu|Add1~4_combout\ & (\nios2_gen2_0|cpu|E_src1\(1) & !\nios2_gen2_0|cpu|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~4_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(1),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~9\,
	combout => \nios2_gen2_0|cpu|Add1~10_combout\,
	cout => \nios2_gen2_0|cpu|Add1~11\);

-- Location: LCCOMB_X54_Y26_N0
\nios2_gen2_0|cpu|D_ctrl_mem8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & !\nios2_gen2_0|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\);

-- Location: LCCOMB_X47_Y24_N6
\nios2_gen2_0|cpu|E_mem_byte_en[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\ = (\nios2_gen2_0|cpu|Add1~10_combout\ & ((\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ $ (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\)))) # (!\nios2_gen2_0|cpu|Add1~10_combout\ & 
-- ((\nios2_gen2_0|cpu|Add1~8_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~8_combout\,
	datab => \nios2_gen2_0|cpu|Add1~10_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	combout => \nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\);

-- Location: FF_X47_Y24_N7
\nios2_gen2_0|cpu|d_byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_mem_byte_en[1]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_byteenable\(1));

-- Location: LCCOMB_X47_Y24_N20
\mm_interconnect_0|cmd_mux_001|src_data[33]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(33) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|d_byteenable\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(33));

-- Location: FF_X47_Y24_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X50_Y30_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable\(1)) # 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable\(1),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: LCCOMB_X45_Y31_N10
\mm_interconnect_0|cmd_mux_001|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\ = (\nios2_gen2_0|cpu|d_writedata\(9) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(9),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\);

-- Location: FF_X45_Y31_N11
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(9));

-- Location: LCCOMB_X52_Y35_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(37)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(37),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\);

-- Location: FF_X52_Y35_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37));

-- Location: FF_X51_Y33_N31
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(12),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12));

-- Location: FF_X52_Y35_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(36),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36));

-- Location: LCCOMB_X55_Y32_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1) & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(1),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|ir\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\);

-- Location: LCCOMB_X52_Y32_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: FF_X52_Y32_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X50_Y30_N28
\mm_interconnect_0|cmd_mux_001|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(11),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\);

-- Location: FF_X50_Y30_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(11));

-- Location: LCCOMB_X52_Y31_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(11),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout\);

-- Location: LCCOMB_X51_Y26_N8
\nios2_gen2_0|cpu|E_st_data[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[12]~5_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))) # (!\nios2_gen2_0|cpu|D_iw\(4) & 
-- (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datac => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|E_st_data[12]~5_combout\);

-- Location: FF_X51_Y26_N9
\nios2_gen2_0|cpu|d_writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[12]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(12));

-- Location: LCCOMB_X51_Y25_N2
\mm_interconnect_0|cmd_mux_001|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(12),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\);

-- Location: FF_X51_Y25_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(12));

-- Location: LCCOMB_X52_Y32_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(12),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout\);

-- Location: LCCOMB_X49_Y30_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\);

-- Location: FF_X49_Y30_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(9));

-- Location: FF_X44_Y30_N31
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X49_Y34_N16
\jtag_uart_0|LessThan0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan0~0_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) # ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # 
-- (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \jtag_uart_0|LessThan0~0_combout\);

-- Location: LCCOMB_X49_Y34_N30
\jtag_uart_0|LessThan0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|LessThan0~1_combout\ = (!\jtag_uart_0|LessThan0~0_combout\ & (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & !\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|LessThan0~0_combout\,
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	combout => \jtag_uart_0|LessThan0~1_combout\);

-- Location: FF_X49_Y34_N31
\jtag_uart_0|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|LessThan0~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|fifo_AE~q\);

-- Location: LCCOMB_X49_Y33_N12
\jtag_uart_0|ien_AE~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ien_AE~feeder_combout\ = \nios2_gen2_0|cpu|d_writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|d_writedata\(1),
	combout => \jtag_uart_0|ien_AE~feeder_combout\);

-- Location: FF_X49_Y33_N13
\jtag_uart_0|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|ien_AE~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \jtag_uart_0|ien_AE~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|ien_AE~q\);

-- Location: LCCOMB_X49_Y33_N20
\jtag_uart_0|av_readdata[9]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata\(9) = (\jtag_uart_0|fifo_AE~q\ & \jtag_uart_0|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|fifo_AE~q\,
	datad => \jtag_uart_0|ien_AE~q\,
	combout => \jtag_uart_0|av_readdata\(9));

-- Location: FF_X49_Y33_N21
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: LCCOMB_X44_Y30_N30
\mm_interconnect_0|rsp_mux|src_payload~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~24_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(9),
	combout => \mm_interconnect_0|rsp_mux|src_payload~24_combout\);

-- Location: LCCOMB_X44_Y30_N12
\mm_interconnect_0|rsp_mux|src_payload~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~25_combout\ = (\mm_interconnect_0|rsp_mux|src_payload~24_combout\) # ((\nios2_gen2_0|cpu|F_iw[9]~40_combout\ & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[9]~40_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_payload~24_combout\,
	datad => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~25_combout\);

-- Location: LCCOMB_X44_Y29_N22
\nios2_gen2_0|cpu|av_ld_byte1_data[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[1]~7_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_payload~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~25_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[1]~7_combout\);

-- Location: LCCOMB_X54_Y26_N10
\nios2_gen2_0|cpu|E_st_data[10]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[10]~9_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))) # (!\nios2_gen2_0|cpu|D_iw\(4) & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datac => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|E_st_data[10]~9_combout\);

-- Location: FF_X54_Y26_N11
\nios2_gen2_0|cpu|d_writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[10]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(10));

-- Location: LCCOMB_X54_Y26_N20
\mm_interconnect_0|cmd_mux_002|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(10),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~18_combout\);

-- Location: LCCOMB_X52_Y26_N14
\nios2_gen2_0|cpu|R_src2_lo[14]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[14]~9_combout\ = (!\nios2_gen2_0|cpu|E_src2[10]~15_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(20))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2[10]~15_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(20),
	datac => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	combout => \nios2_gen2_0|cpu|R_src2_lo[14]~9_combout\);

-- Location: FF_X52_Y26_N15
\nios2_gen2_0|cpu|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[14]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(14));

-- Location: LCCOMB_X49_Y26_N2
\nios2_gen2_0|cpu|Add1~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~23_combout\ = \nios2_gen2_0|cpu|E_src2\(14) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(14),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~23_combout\);

-- Location: LCCOMB_X52_Y31_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\);

-- Location: FF_X52_Y31_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(11));

-- Location: FF_X45_Y29_N13
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X45_Y29_N12
\mm_interconnect_0|rsp_mux|src_payload~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~21_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\mm_interconnect_0|rsp_mux|src_payload~0_combout\) # ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11) & 
-- \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11) & 
-- \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~21_combout\);

-- Location: LCCOMB_X44_Y29_N10
\nios2_gen2_0|cpu|av_ld_byte1_data[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_payload~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~21_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\);

-- Location: LCCOMB_X44_Y25_N26
\nios2_gen2_0|cpu|W_rf_wr_data[12]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[12]~17_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte1_data\(4))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(12) & ((!\nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(12),
	datab => \nios2_gen2_0|cpu|av_ld_byte1_data\(4),
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[12]~17_combout\);

-- Location: LCCOMB_X54_Y31_N28
\mm_interconnect_0|cmd_mux_001|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(16),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\);

-- Location: FF_X54_Y31_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(16));

-- Location: LCCOMB_X54_Y31_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(16),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout\);

-- Location: LCCOMB_X54_Y31_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: LCCOMB_X55_Y32_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\) # 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\);

-- Location: FF_X54_Y31_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X55_Y33_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: FF_X55_Y33_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X54_Y33_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(20),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\);

-- Location: LCCOMB_X52_Y34_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(22)) # 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(22),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~35_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\);

-- Location: LCCOMB_X51_Y36_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\) # 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\);

-- Location: FF_X52_Y34_N5
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~36_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(21));

-- Location: LCCOMB_X54_Y33_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: FF_X54_Y33_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X52_Y33_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: FF_X52_Y33_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X52_Y34_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(17),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\);

-- Location: LCCOMB_X52_Y34_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(19)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\ & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~53_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(19),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\);

-- Location: FF_X52_Y34_N19
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~54_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(18));

-- Location: LCCOMB_X51_Y34_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(18),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X51_Y34_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18));

-- Location: LCCOMB_X52_Y32_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: FF_X52_Y32_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X51_Y31_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\ = (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\);

-- Location: LCCOMB_X52_Y32_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\);

-- Location: FF_X52_Y34_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(21),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21));

-- Location: FF_X52_Y32_N5
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~5_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X52_Y34_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(18),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\);

-- Location: LCCOMB_X52_Y34_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(20)) # 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(20),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~57_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\);

-- Location: FF_X52_Y34_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~58_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(19));

-- Location: LCCOMB_X52_Y35_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(19),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\);

-- Location: FF_X52_Y35_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19));

-- Location: LCCOMB_X52_Y35_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: FF_X52_Y35_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X52_Y34_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(19),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\);

-- Location: LCCOMB_X52_Y34_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(21)) # 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(21),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~37_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\);

-- Location: FF_X52_Y34_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~38_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(20));

-- Location: FF_X52_Y34_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(20),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20));

-- Location: LCCOMB_X49_Y30_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\);

-- Location: FF_X49_Y30_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X50_Y30_N14
\mm_interconnect_0|cmd_mux_001|src_payload~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(17),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\);

-- Location: FF_X50_Y30_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(17));

-- Location: LCCOMB_X49_Y30_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(17),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(17),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~26_combout\);

-- Location: LCCOMB_X49_Y26_N26
\nios2_gen2_0|cpu|E_logic_result[14]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[14]~4_combout\ = (\nios2_gen2_0|cpu|E_src1\(14) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(14)))))) # (!\nios2_gen2_0|cpu|E_src1\(14) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(14)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(14),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src2\(14),
	combout => \nios2_gen2_0|cpu|E_logic_result[14]~4_combout\);

-- Location: LCCOMB_X43_Y26_N22
\nios2_gen2_0|cpu|W_alu_result[14]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[14]~3_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[14]~4_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|Add1~48_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[14]~4_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[14]~3_combout\);

-- Location: LCCOMB_X51_Y28_N20
\nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(12) & ((\nios2_gen2_0|cpu|D_iw\(15)) # ((\nios2_gen2_0|cpu|D_iw\(11) & !\nios2_gen2_0|cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(11),
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCCOMB_X51_Y28_N30
\nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\ = (\nios2_gen2_0|cpu|D_iw\(14) & (!\nios2_gen2_0|cpu|D_iw\(13) & (\nios2_gen2_0|cpu|Equal0~7_combout\ & \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|D_iw\(13),
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\);

-- Location: FF_X51_Y28_N31
\nios2_gen2_0|cpu|R_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\);

-- Location: LCCOMB_X55_Y27_N22
\nios2_gen2_0|cpu|Equal62~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~7_combout\ = (\nios2_gen2_0|cpu|D_iw\(11) & (\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(16) & !\nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~7_combout\);

-- Location: LCCOMB_X54_Y25_N0
\nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(14) & (\nios2_gen2_0|cpu|Equal62~7_combout\ & (!\nios2_gen2_0|cpu|D_iw\(15) & \nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|Equal62~7_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\);

-- Location: FF_X54_Y25_N1
\nios2_gen2_0|cpu|R_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_rot_right~q\);

-- Location: LCCOMB_X55_Y27_N6
\nios2_gen2_0|cpu|D_ctrl_shift_logical~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_logical~6_combout\ = (\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(16) & !\nios2_gen2_0|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_logical~6_combout\);

-- Location: LCCOMB_X54_Y25_N26
\nios2_gen2_0|cpu|D_ctrl_shift_logical~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_logical~5_combout\ = (\nios2_gen2_0|cpu|Equal0~7_combout\ & (\nios2_gen2_0|cpu|D_ctrl_shift_logical~6_combout\ & \nios2_gen2_0|cpu|D_iw\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_shift_logical~6_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_logical~5_combout\);

-- Location: FF_X54_Y25_N27
\nios2_gen2_0|cpu|R_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_shift_logical~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_shift_logical~q\);

-- Location: LCCOMB_X46_Y26_N20
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~12_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(14))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(14),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(12),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~12_combout\);

-- Location: LCCOMB_X43_Y26_N26
\nios2_gen2_0|cpu|W_rf_wr_data[15]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte1_data\(7))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(15) & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(15),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[15]~14_combout\);

-- Location: LCCOMB_X49_Y34_N0
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\ = \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (GND)
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\ = CARRY(!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\);

-- Location: LCCOMB_X49_Y34_N2
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\) # (GND))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~8\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\);

-- Location: LCCOMB_X49_Y34_N4
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ & VCC)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\ $ (GND)))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~10\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\);

-- Location: FF_X49_Y34_N5
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout\,
	asdata => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X46_Y31_N10
\mm_interconnect_0|rsp_mux|src_payload~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~35_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(18),
	combout => \mm_interconnect_0|rsp_mux|src_payload~35_combout\);

-- Location: LCCOMB_X47_Y24_N14
\nios2_gen2_0|cpu|E_mem_byte_en[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\ = (\nios2_gen2_0|cpu|Add1~10_combout\ & (((\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)) # (!\nios2_gen2_0|cpu|Add1~8_combout\))) # 
-- (!\nios2_gen2_0|cpu|Add1~10_combout\ & ((\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ $ (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~8_combout\,
	datab => \nios2_gen2_0|cpu|Add1~10_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	combout => \nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\);

-- Location: FF_X47_Y24_N15
\nios2_gen2_0|cpu|d_byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_mem_byte_en[2]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_byteenable\(2));

-- Location: LCCOMB_X47_Y24_N16
\mm_interconnect_0|cmd_mux_002|src_data[34]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(34) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \nios2_gen2_0|cpu|d_byteenable\(2),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(34));

-- Location: LCCOMB_X52_Y26_N16
\mm_interconnect_0|cmd_mux_002|src_payload~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(18),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~25_combout\);

-- Location: LCCOMB_X49_Y34_N6
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\) # (GND))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~12\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\);

-- Location: LCCOMB_X49_Y34_N8
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ & VCC)) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\ $ (GND)))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\ = CARRY((!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~14\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\);

-- Location: FF_X49_Y34_N9
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout\,
	asdata => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X46_Y31_N6
\mm_interconnect_0|rsp_mux|src_payload~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~31_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(20),
	combout => \mm_interconnect_0|rsp_mux|src_payload~31_combout\);

-- Location: M9K_X33_Y27_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000139C88062152BE9116267884891B94B844CE90C42A57D221626788489148A43CAEDF22C4CF88489084741626621224310B916267109130E920280C00680C00680C03406006467D50802080000540601A03001810030C0090002010043406018400D30A004300408A229020449510A5028101281898329584500522A0010216000805014080000300060002005084802A0A880004011108400020130300800400",
	mem_init1 => X"00222004880044000CA024640C8000002000010044008800290C48000C0014461200061204081008082000C2401100882160008008000000208AE0A028940060042104A03144119450002000C5A09201202011208000040000200003C100000000711495000061029101450D52A0A0100200430000000151AF50024000800F0020A800F222020000000000138444179109240000000068B99E4480800010000000488800340080A080000401A4840000406A06001B180800020040139844601450C040000001C83B5A94C267842B5554321F21B9510BD5557711284B9155B944506842276CA5F3A4113098C21A5DD3E97ABD337B77BFC416554C131265B08489",
	mem_init0 => X"0B4D34E20B44C899267FE10DFAD5112671FF1112B2238059DE4470167790FCF1150B7D610B7D6109AABF44B884891F22A18895E645899884890BB9CEE77B599DCBD99D4468ED55EA2A9D9CDA7C86B3619AA9AE4539C69DDDAEDA52DBB5FC4359B7229CE606B553669DDEAEDA5BB5F88C28A95953525FC8AA55B224A48898F2249157ABD1416B492AB14454D58C4CDE42542585913C436DE218B621B2DE21B2DE216C484621D10F10E2211D71A2AA5FB54D494BA4D4BA952D54B847B02755085EA81AA45CB4F91BCE01676380B3B5112671F98828021014014841400A4100A0061000003484186006210A00018F8080AB8F109F6B20821DE08000017208000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y27_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F00000F0000F00000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000266000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y28_N6
\mm_interconnect_0|rsp_mux|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~5_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a20~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a52\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~5_combout\);

-- Location: LCCOMB_X44_Y28_N10
\mm_interconnect_0|rsp_mux|src_payload~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~32_combout\ = (\mm_interconnect_0|rsp_mux|src_payload~31_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~5_combout\ & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|rsp_mux|src_payload~31_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datad => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~32_combout\);

-- Location: LCCOMB_X44_Y28_N6
\nios2_gen2_0|cpu|av_ld_byte2_data[4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[4]~5_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_payload~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_payload~32_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[4]~5_combout\);

-- Location: LCCOMB_X49_Y34_N10
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\) # (GND))) # (!\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\ = CARRY((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datad => VCC,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~16\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	cout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\);

-- Location: FF_X49_Y34_N11
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout\,
	asdata => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X46_Y31_N18
\mm_interconnect_0|rsp_mux|src_payload~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~29_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(21),
	combout => \mm_interconnect_0|rsp_mux|src_payload~29_combout\);

-- Location: LCCOMB_X50_Y30_N10
\mm_interconnect_0|cmd_mux_001|src_payload~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\ = (\nios2_gen2_0|cpu|d_writedata\(19) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(19),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\);

-- Location: FF_X50_Y30_N11
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(19));

-- Location: LCCOMB_X50_Y30_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(19),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(19),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~24_combout\);

-- Location: LCCOMB_X54_Y31_N26
\mm_interconnect_0|cmd_mux_001|src_payload~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\ = (\nios2_gen2_0|cpu|d_writedata\(20) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(20),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\);

-- Location: FF_X54_Y31_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(20));

-- Location: LCCOMB_X54_Y31_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(20),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(20),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~23_combout\);

-- Location: FF_X51_Y33_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(24),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24));

-- Location: LCCOMB_X52_Y32_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\);

-- Location: FF_X52_Y32_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X51_Y26_N2
\mm_interconnect_0|cmd_mux_001|src_payload~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(21),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\);

-- Location: FF_X51_Y26_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(21));

-- Location: LCCOMB_X52_Y32_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(21),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22_combout\);

-- Location: LCCOMB_X54_Y31_N30
\mm_interconnect_0|cmd_mux_001|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\ = (\nios2_gen2_0|cpu|d_writedata\(22) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(22),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\);

-- Location: FF_X54_Y31_N31
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(22));

-- Location: FF_X50_Y32_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(25),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25));

-- Location: LCCOMB_X54_Y31_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: FF_X54_Y31_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCCOMB_X54_Y31_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(22),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3_combout\);

-- Location: LCCOMB_X52_Y26_N8
\mm_interconnect_0|cmd_mux_002|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ = (\nios2_gen2_0|cpu|d_writedata\(23) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(23),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~2_combout\);

-- Location: M9K_X53_Y22_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002B8C5E30F7767061AA534BFEBFFFDE15718BC61EEF67061AA5340A055F8ED1EECE0A1AA53531C5767046A94D5C38776704354A60E101153900553900553902A9C8046020003182099464A9C8154E40117AFE8A78A40CF17AF22A9C81068208919E28A109025944C9B8268C5C4C26DCD2622349772121981D4E462BFD85E27A5619F3DC927ECC6B7E73C9AEFCE410434CD99B77D099846E34FA46A86B83",
	mem_init1 => X"6372AC560A9882C9BA5FDB81FE5F4EF883B7FC3FF070B1338AB20C06E899C6B98B0375E4C9932FF6635ED10FFB76A9F735DB644BC6DAFDE10D96D09B880807C271408D29E1860219A13804078A2A0872298A0041899F2808728203A6620406FA67C018C0A5295A3D76E09C468FC14DCA70C20E1BB23C5B8210E1BCF4CD12B1C034D0BCAD8B644066349729A2FA6180E2D603AA4D134870C408304E93B7C152B505C067EBFB454800674FAE91CA557AFAE9404EE04B43931FB05115349E4F7D616481020000F38A77DFF88C430D4FD077F7FF7FF36353F41D9C340A8FFFFC33DFD5FBE687FFFFF78532231186ABC1D07B63FF8363C61F0D36F7E0E27C43E1AA53",
	mem_init0 => X"5030438698F89F13C4638355E217DFBEF3FC34B78283BDFBD85077BEF6150FC34153FB7353FB7353FFFF71A1AA534C282AE0F121DD9C11AA53530004007FC000E300018D28FFFFFAFFFFBDFAB0AAB7E1BFF9EFDFFBC7FFF8FFDF7AFFFDB0D55BF7EFFDEE07FFF3E7FFF8FFDF7FFDE1A41FFF3DF7FE5F0A3FF5829FFCFBBFE283F7FDFBFFFEEAFF7FB0FDDDFFFEDFFC54F0FD1DF7F0D43F86A1FC6A17F86A17F86A001A886A0350350C6A0FDF3FBECF3DDFDCDFB0FD8FB16FC5BF0C20C0181A803060CD1F3DE14BCEF7EF63BDF7B7DFBEF3E1401861020C30A100C6052420630063FFFFC1A9E187F86A703FEE18DFF501D6350DFB0C7BBEE1F99993105B319B00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y28_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010F11110F1111F01111111111111111111111111111111111111111",
	mem_init0 => X"1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000017D000000000000000000000000000001000000000111000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y29_N18
\nios2_gen2_0|cpu|F_iw[23]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[23]~10_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a23~portadataout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a55\,
	combout => \nios2_gen2_0|cpu|F_iw[23]~10_combout\);

-- Location: LCCOMB_X49_Y29_N28
\mm_interconnect_0|rsp_mux|src_payload~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~26_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23)) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \nios2_gen2_0|cpu|F_iw[23]~10_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\nios2_gen2_0|cpu|F_iw[23]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23),
	datad => \nios2_gen2_0|cpu|F_iw[23]~10_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~26_combout\);

-- Location: LCCOMB_X49_Y27_N12
\nios2_gen2_0|cpu|av_ld_byte2_data[7]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[7]~2_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~26_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[7]~2_combout\);

-- Location: LCCOMB_X52_Y31_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\);

-- Location: FF_X52_Y31_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X52_Y31_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\);

-- Location: FF_X52_Y31_N5
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(24));

-- Location: FF_X47_Y30_N29
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X47_Y30_N28
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\);

-- Location: LCCOMB_X49_Y27_N4
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\);

-- Location: FF_X49_Y27_N5
\nios2_gen2_0|cpu|av_ld_byte3_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(0));

-- Location: LCCOMB_X49_Y31_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\);

-- Location: FF_X49_Y31_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(25));

-- Location: FF_X47_Y30_N25
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X47_Y30_N24
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\);

-- Location: LCCOMB_X49_Y27_N26
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\);

-- Location: FF_X49_Y27_N27
\nios2_gen2_0|cpu|av_ld_byte3_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(1));

-- Location: LCCOMB_X54_Y25_N4
\nios2_gen2_0|cpu|E_valid_from_R~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_valid_from_R~0_combout\ = (\nios2_gen2_0|cpu|E_stall~5_combout\) # (\nios2_gen2_0|cpu|R_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_stall~5_combout\,
	datac => \nios2_gen2_0|cpu|R_valid~q\,
	combout => \nios2_gen2_0|cpu|E_valid_from_R~0_combout\);

-- Location: FF_X54_Y25_N5
\nios2_gen2_0|cpu|E_valid_from_R\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_valid_from_R~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_valid_from_R~q\);

-- Location: FF_X54_Y27_N27
\nios2_gen2_0|cpu|R_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_br~q\);

-- Location: LCCOMB_X55_Y28_N28
\nios2_gen2_0|cpu|D_ctrl_retaddr~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\ = (\nios2_gen2_0|cpu|Equal0~12_combout\ & (!\nios2_gen2_0|cpu|D_iw\(4))) # (!\nios2_gen2_0|cpu|Equal0~12_combout\ & ((\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|Equal0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~12_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(4),
	datac => \nios2_gen2_0|cpu|Equal0~9_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\);

-- Location: LCCOMB_X55_Y28_N22
\nios2_gen2_0|cpu|D_ctrl_retaddr~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\ = (\nios2_gen2_0|cpu|D_iw\(5) & ((\nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\) # ((!\nios2_gen2_0|cpu|D_iw\(4) & \nios2_gen2_0|cpu|Equal0~16_combout\)))) # (!\nios2_gen2_0|cpu|D_iw\(5) & 
-- (\nios2_gen2_0|cpu|D_iw\(4) & (!\nios2_gen2_0|cpu|Equal0~16_combout\ & \nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(5),
	datab => \nios2_gen2_0|cpu|D_iw\(4),
	datac => \nios2_gen2_0|cpu|Equal0~16_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_retaddr~6_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\);

-- Location: LCCOMB_X55_Y27_N20
\nios2_gen2_0|cpu|Equal62~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~14_combout\ = (\nios2_gen2_0|cpu|D_iw\(11) & (!\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(16) & \nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~14_combout\);

-- Location: LCCOMB_X55_Y29_N0
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(14) & !\nios2_gen2_0|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X51_Y28_N0
\nios2_gen2_0|cpu|Equal62~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~13_combout\ = (\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(11) & (\nios2_gen2_0|cpu|D_iw\(13) & !\nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(11),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|Equal62~13_combout\);

-- Location: LCCOMB_X55_Y27_N14
\nios2_gen2_0|cpu|Equal62~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~11_combout\ = (\nios2_gen2_0|cpu|D_iw\(11) & (\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(16) & \nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~11_combout\);

-- Location: LCCOMB_X55_Y27_N16
\nios2_gen2_0|cpu|Equal62~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~8_combout\ = (!\nios2_gen2_0|cpu|D_iw\(11) & (!\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(16) & \nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~8_combout\);

-- Location: LCCOMB_X55_Y29_N2
\nios2_gen2_0|cpu|D_ctrl_retaddr~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\ = (!\nios2_gen2_0|cpu|D_iw\(14) & ((\nios2_gen2_0|cpu|Equal62~8_combout\) # ((\nios2_gen2_0|cpu|Equal62~11_combout\ & !\nios2_gen2_0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~11_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|D_iw\(14),
	datad => \nios2_gen2_0|cpu|Equal62~8_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\);

-- Location: LCCOMB_X55_Y29_N20
\nios2_gen2_0|cpu|D_ctrl_retaddr~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\ = (\nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\) # ((!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & ((\nios2_gen2_0|cpu|Equal62~14_combout\) # (\nios2_gen2_0|cpu|Equal62~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~14_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~13_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_retaddr~3_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\);

-- Location: LCCOMB_X55_Y28_N2
\nios2_gen2_0|cpu|D_ctrl_retaddr~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\ = (\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\ & ((!\nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\) # (!\nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_retaddr~4_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\);

-- Location: LCCOMB_X55_Y28_N18
\nios2_gen2_0|cpu|D_ctrl_retaddr~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\ = ((\nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\ & (!\nios2_gen2_0|cpu|D_iw\(4))) # (!\nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\ & ((\nios2_gen2_0|cpu|D_iw\(4)) # (\nios2_gen2_0|cpu|Equal0~2_combout\)))) # 
-- (!\nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_retaddr~7_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(4),
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_retaddr~5_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\);

-- Location: FF_X55_Y28_N19
\nios2_gen2_0|cpu|R_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_retaddr~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_retaddr~q\);

-- Location: LCCOMB_X54_Y28_N24
\nios2_gen2_0|cpu|R_src1~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1~33_combout\ = (\nios2_gen2_0|cpu|E_valid_from_R~q\ & ((\nios2_gen2_0|cpu|R_ctrl_br~q\) # ((\nios2_gen2_0|cpu|R_valid~q\ & \nios2_gen2_0|cpu|R_ctrl_retaddr~q\)))) # (!\nios2_gen2_0|cpu|E_valid_from_R~q\ & 
-- (((\nios2_gen2_0|cpu|R_valid~q\ & \nios2_gen2_0|cpu|R_ctrl_retaddr~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \nios2_gen2_0|cpu|R_ctrl_br~q\,
	datac => \nios2_gen2_0|cpu|R_valid~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_retaddr~q\,
	combout => \nios2_gen2_0|cpu|R_src1~33_combout\);

-- Location: LCCOMB_X55_Y31_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: FF_X55_Y31_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X54_Y26_N14
\mm_interconnect_0|cmd_mux_001|src_payload~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(28),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\);

-- Location: FF_X54_Y26_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(28));

-- Location: LCCOMB_X54_Y32_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(28),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout\);

-- Location: LCCOMB_X47_Y24_N10
\nios2_gen2_0|cpu|E_mem_byte_en[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\ = (\nios2_gen2_0|cpu|Add1~10_combout\ & ((\nios2_gen2_0|cpu|Add1~8_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)))) # 
-- (!\nios2_gen2_0|cpu|Add1~10_combout\ & ((\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ $ (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~8_combout\,
	datab => \nios2_gen2_0|cpu|Add1~10_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	combout => \nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\);

-- Location: FF_X47_Y24_N11
\nios2_gen2_0|cpu|d_byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_mem_byte_en[3]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_byteenable\(3));

-- Location: LCCOMB_X47_Y24_N28
\mm_interconnect_0|cmd_mux_002|src_data[35]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(35) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_byteenable\(3),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(35));

-- Location: LCCOMB_X51_Y25_N6
\mm_interconnect_0|cmd_mux_002|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(26),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~5_combout\);

-- Location: LCCOMB_X54_Y29_N18
\mm_interconnect_0|cmd_mux_002|src_payload~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(27),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~27_combout\);

-- Location: M9K_X33_Y24_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000F0000F00000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006B000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y23_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000217908080100004007F80FE0200088107F210100200004007F80FE3F1FC200000008007F80FF200000401FE03FC800000400FF01E007D41BE145DBE145DBE196DF085C11000C68105F817EDF0CB6F85177D7A0FBF50397FBD7A3EDF0CB1FE2AB50CB6D022A8905099300000112990C7200CBF740404802800C0F824ACAF950D062170800080500C081208B7288108000FFF0A205041FE120808065398FFC",
	mem_init1 => X"82C160C02832327FF80020100437FF0C10400084137FD3FFCB44C09FF9FFE4C2304FFC01D3A74006D7817120C60A93945647E97F0FD0A3D41F241BD8E9023E07F0C0193F6821E8810BF80000032000B27F8800C7DFFC00801F1FED0280001003FF54800AEF21DA416EF5B0928D130CAFF5FFF8A9DD56BF80C49C020FFF500D00400FFF8C220600770FA7C1C610034029008407D0281CA1000000823FE00185002FE28E9D24807B53A5FAAA1A9B74078001C0FFEC0B9E3D5F534DBCF8CD2208400683800000443FC0010000007FC80080402002000FF2002000FE3F880820060200001FC00108041FE000003FE10000000042000000003FE402800040000FF80F",
	mem_init0 => X"F000001FF000000000001FF0000020408000FE240FC0088201F80120807F020FE7F2000FF2000FF000002007F80FE0FCFE404000001007F80FF00040014000040000043F800000001020200003F804800840010002002220410420240003FC02408001080110808022204104240007F00210208020203F21000FC00040000FC0402080007C8004040000A008000001FC8100224003FC001FE401FE4001FE4001FE007F81FE0FF0FF01FE000000000000029090000000000000003C0400407F8081023F914107E000220800090400204080073CF618BC3B0C02E7A1802BC2D0A000000007F8000001FE00000078082F0400FF000020042007FFFFFF385FFDFF06",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y24_N16
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a59\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27~portadataout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\);

-- Location: LCCOMB_X49_Y31_N12
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27))))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\);

-- Location: LCCOMB_X49_Y27_N8
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\);

-- Location: FF_X49_Y27_N9
\nios2_gen2_0|cpu|av_ld_byte3_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(3));

-- Location: LCCOMB_X37_Y26_N16
\mm_interconnect_0|cmd_mux_002|src_payload~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(29),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~29_combout\);

-- Location: M9K_X33_Y20_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BDEEDC40042369116027844009B943840C688800846D221602784400944A2388C9722C04F844008805416026110022009916027088000E8F38200688200688200C01003089000042800100782100600801A260400600002F01A04018100607C5FC29C0093BF13BEC8091200000A409100F88007341B00480602110030428EB81000000010471A4E80956DFB03428380800080006000000004001F78EF2BC7EA",
	mem_init1 => X"8C866241D400014000000000083780020000000001861200731031E0010038C80C7001C142850FB7551F3F0112EA5B13A4E8A102E2041BDDDE7C0C4168008004000000500821EA800200000004818844100000125000008000000401C00019DC00148120082E040000000802000004AC00A00012001580861023B818008A89B85808000089284800080022002001401000212C00807103000000032000100221F0260202201501012582AA2000052C2AAE15815BF13260D167DB4A09F7772CC1080640000000C4335A90804682235150301D00B15089D455370904439154B144506841276CA5F1A2102010C1184591E96A8C136B56B5C2125104021045304400",
	mem_init0 => X"894514E109408811046FE08DEA55112631EF0912B1238058DE2470163788BDF09088694088694089AABF00B844009F121100116245809844008828C0A33B488C0B488D4240ED55EA2A9D8CDA7C44136092A8AE4538C29DD9AEDA529BB5FC2209B7229C6602A551629DDAAEDA5BB5F84C28A15113420DC48A50B124848898F12091452B51036A4928904454D58C4CDE2210A515913C226DE110B61132DE1132DE1124044211508B08A2110D4102AA4D354D484AA0D49A912D44BFC12211500442A54A824CB4F89BCE01636380B1B5112631B8342F1CA9930E02A171D02A9890E8420000104408200611010001800008838D088D6B01821DE04000213148000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y26_N2
\nios2_gen2_0|cpu|d_writedata[31]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[31]~7_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \nios2_gen2_0|cpu|d_writedata[31]~7_combout\);

-- Location: FF_X52_Y26_N3
\nios2_gen2_0|cpu|d_writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[31]~7_combout\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(31));

-- Location: LCCOMB_X45_Y31_N16
\mm_interconnect_0|cmd_mux_002|src_payload~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(31),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~31_combout\);

-- Location: M9K_X33_Y22_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000F0000F00000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EA000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y24_N10
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a29~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a61\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\);

-- Location: LCCOMB_X44_Y30_N28
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\);

-- Location: LCCOMB_X44_Y28_N4
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\);

-- Location: FF_X44_Y28_N5
\nios2_gen2_0|cpu|av_ld_byte3_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(5));

-- Location: M9K_X53_Y23_N0
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_a_module:lab1_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_gen2_0|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y23_N4
\nios2_gen2_0|cpu|R_src1[31]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[31]~36_combout\ = (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) & (!\nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \nios2_gen2_0|cpu|R_src1[31]~36_combout\);

-- Location: FF_X46_Y23_N5
\nios2_gen2_0|cpu|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[31]~36_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(31));

-- Location: LCCOMB_X49_Y25_N12
\nios2_gen2_0|cpu|E_logic_result[31]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[31]~17_combout\ = (\nios2_gen2_0|cpu|E_src2\(31) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(31)))))) # (!\nios2_gen2_0|cpu|E_src2\(31) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(31)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src2\(31),
	datad => \nios2_gen2_0|cpu|E_src1\(31),
	combout => \nios2_gen2_0|cpu|E_logic_result[31]~17_combout\);

-- Location: LCCOMB_X49_Y25_N16
\nios2_gen2_0|cpu|E_arith_src1[31]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_arith_src1\(31) = \nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ $ (\nios2_gen2_0|cpu|E_src1\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_invert_arith_src_msb~q\,
	datad => \nios2_gen2_0|cpu|E_src1\(31),
	combout => \nios2_gen2_0|cpu|E_arith_src1\(31));

-- Location: M9K_X53_Y26_N0
\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_register_bank_b_module:lab1_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_gen2_0|cpu|W_rf_wren~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	portadatain => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y26_N18
\nios2_gen2_0|cpu|E_src2[30]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[30]~2_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(21)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|D_iw\(21),
	combout => \nios2_gen2_0|cpu|E_src2[30]~2_combout\);

-- Location: LCCOMB_X50_Y27_N20
\nios2_gen2_0|cpu|R_src2_hi~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_hi~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\) # (\nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\,
	combout => \nios2_gen2_0|cpu|R_src2_hi~0_combout\);

-- Location: FF_X50_Y26_N19
\nios2_gen2_0|cpu|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[30]~2_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(30));

-- Location: LCCOMB_X49_Y25_N18
\nios2_gen2_0|cpu|Add1~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~57_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(30),
	combout => \nios2_gen2_0|cpu|Add1~57_combout\);

-- Location: LCCOMB_X46_Y23_N8
\nios2_gen2_0|cpu|R_src1[29]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[29]~38_combout\ = (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) & (!\nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \nios2_gen2_0|cpu|R_src1[29]~38_combout\);

-- Location: FF_X46_Y23_N9
\nios2_gen2_0|cpu|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[29]~38_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(29));

-- Location: LCCOMB_X50_Y26_N14
\nios2_gen2_0|cpu|E_src2[28]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[28]~4_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(21)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|D_iw\(21),
	combout => \nios2_gen2_0|cpu|E_src2[28]~4_combout\);

-- Location: FF_X50_Y26_N15
\nios2_gen2_0|cpu|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[28]~4_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(28));

-- Location: LCCOMB_X45_Y25_N28
\nios2_gen2_0|cpu|Add1~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~59_combout\ = \nios2_gen2_0|cpu|E_src2\(28) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_src2\(28),
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~59_combout\);

-- Location: LCCOMB_X50_Y26_N6
\nios2_gen2_0|cpu|E_src2[27]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[27]~14_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	combout => \nios2_gen2_0|cpu|E_src2[27]~14_combout\);

-- Location: FF_X50_Y26_N7
\nios2_gen2_0|cpu|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[27]~14_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(27));

-- Location: LCCOMB_X45_Y28_N24
\nios2_gen2_0|cpu|Add1~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~60_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \nios2_gen2_0|cpu|E_src2\(27),
	combout => \nios2_gen2_0|cpu|Add1~60_combout\);

-- Location: LCCOMB_X46_Y23_N28
\nios2_gen2_0|cpu|R_src1[26]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[26]~40_combout\ = (!\nios2_gen2_0|cpu|R_src1~33_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) & ((!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	combout => \nios2_gen2_0|cpu|R_src1[26]~40_combout\);

-- Location: FF_X46_Y23_N29
\nios2_gen2_0|cpu|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[26]~40_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(26));

-- Location: LCCOMB_X50_Y26_N0
\nios2_gen2_0|cpu|E_src2[26]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[26]~5_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(21)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|D_iw\(21),
	combout => \nios2_gen2_0|cpu|E_src2[26]~5_combout\);

-- Location: FF_X50_Y26_N1
\nios2_gen2_0|cpu|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[26]~5_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(26));

-- Location: LCCOMB_X45_Y25_N30
\nios2_gen2_0|cpu|Add1~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~61_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \nios2_gen2_0|cpu|E_src2\(26),
	combout => \nios2_gen2_0|cpu|Add1~61_combout\);

-- Location: LCCOMB_X50_Y26_N10
\nios2_gen2_0|cpu|E_src2[25]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[25]~6_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	combout => \nios2_gen2_0|cpu|E_src2[25]~6_combout\);

-- Location: FF_X50_Y26_N11
\nios2_gen2_0|cpu|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[25]~6_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(25));

-- Location: LCCOMB_X44_Y25_N6
\nios2_gen2_0|cpu|Add1~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~62_combout\ = \nios2_gen2_0|cpu|E_src2\(25) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_src2\(25),
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~62_combout\);

-- Location: LCCOMB_X50_Y26_N28
\nios2_gen2_0|cpu|E_src2[24]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[24]~7_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(21)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|D_iw\(21),
	combout => \nios2_gen2_0|cpu|E_src2[24]~7_combout\);

-- Location: FF_X50_Y26_N29
\nios2_gen2_0|cpu|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[24]~7_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(24));

-- Location: LCCOMB_X44_Y25_N16
\nios2_gen2_0|cpu|Add1~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~63_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \nios2_gen2_0|cpu|E_src2\(24),
	combout => \nios2_gen2_0|cpu|Add1~63_combout\);

-- Location: LCCOMB_X46_Y23_N18
\nios2_gen2_0|cpu|R_src1[23]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[23]~43_combout\ = (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) & (!\nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \nios2_gen2_0|cpu|R_src1[23]~43_combout\);

-- Location: FF_X46_Y23_N19
\nios2_gen2_0|cpu|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[23]~43_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(23));

-- Location: LCCOMB_X50_Y26_N22
\nios2_gen2_0|cpu|E_src2[23]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[23]~8_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \nios2_gen2_0|cpu|E_src2[23]~8_combout\);

-- Location: FF_X50_Y26_N23
\nios2_gen2_0|cpu|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[23]~8_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(23));

-- Location: LCCOMB_X47_Y26_N2
\nios2_gen2_0|cpu|Add1~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~64_combout\ = \nios2_gen2_0|cpu|E_src2\(23) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_src2\(23),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~64_combout\);

-- Location: LCCOMB_X50_Y26_N8
\nios2_gen2_0|cpu|E_src2[22]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[22]~9_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(21)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|D_iw\(21),
	combout => \nios2_gen2_0|cpu|E_src2[22]~9_combout\);

-- Location: FF_X50_Y26_N9
\nios2_gen2_0|cpu|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[22]~9_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(22));

-- Location: LCCOMB_X49_Y26_N20
\nios2_gen2_0|cpu|Add1~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~65_combout\ = \nios2_gen2_0|cpu|E_src2\(22) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_src2\(22),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~65_combout\);

-- Location: LCCOMB_X46_Y23_N12
\nios2_gen2_0|cpu|R_src1[22]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[22]~44_combout\ = (!\nios2_gen2_0|cpu|R_src1~33_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) & ((!\nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datac => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \nios2_gen2_0|cpu|R_src1[22]~44_combout\);

-- Location: FF_X46_Y23_N13
\nios2_gen2_0|cpu|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[22]~44_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(22));

-- Location: LCCOMB_X46_Y23_N14
\nios2_gen2_0|cpu|R_src1[21]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[21]~45_combout\ = (!\nios2_gen2_0|cpu|R_src1~33_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) & ((!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	combout => \nios2_gen2_0|cpu|R_src1[21]~45_combout\);

-- Location: FF_X46_Y23_N15
\nios2_gen2_0|cpu|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[21]~45_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(21));

-- Location: LCCOMB_X50_Y26_N26
\nios2_gen2_0|cpu|E_src2[21]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[21]~10_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(21)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|D_iw\(21),
	combout => \nios2_gen2_0|cpu|E_src2[21]~10_combout\);

-- Location: FF_X50_Y26_N27
\nios2_gen2_0|cpu|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[21]~10_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(21));

-- Location: LCCOMB_X47_Y26_N4
\nios2_gen2_0|cpu|Add1~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~66_combout\ = \nios2_gen2_0|cpu|E_src2\(21) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_src2\(21),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~66_combout\);

-- Location: LCCOMB_X46_Y23_N24
\nios2_gen2_0|cpu|R_src1[20]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[20]~46_combout\ = (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) & (!\nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	datab => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datac => \nios2_gen2_0|cpu|R_src1~33_combout\,
	datad => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \nios2_gen2_0|cpu|R_src1[20]~46_combout\);

-- Location: FF_X46_Y23_N25
\nios2_gen2_0|cpu|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[20]~46_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(20));

-- Location: LCCOMB_X50_Y27_N18
\nios2_gen2_0|cpu|E_src2[20]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[20]~11_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(21)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \nios2_gen2_0|cpu|D_iw\(21),
	combout => \nios2_gen2_0|cpu|E_src2[20]~11_combout\);

-- Location: FF_X50_Y27_N19
\nios2_gen2_0|cpu|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[20]~11_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(20));

-- Location: LCCOMB_X47_Y26_N22
\nios2_gen2_0|cpu|Add1~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~67_combout\ = \nios2_gen2_0|cpu|E_src2\(20) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_src2\(20),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~67_combout\);

-- Location: LCCOMB_X50_Y27_N28
\nios2_gen2_0|cpu|E_src2[19]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[19]~12_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \nios2_gen2_0|cpu|D_iw\(21),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \nios2_gen2_0|cpu|E_src2[19]~12_combout\);

-- Location: FF_X50_Y27_N29
\nios2_gen2_0|cpu|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[19]~12_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(19));

-- Location: LCCOMB_X45_Y28_N18
\nios2_gen2_0|cpu|Add1~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~68_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(19),
	combout => \nios2_gen2_0|cpu|Add1~68_combout\);

-- Location: LCCOMB_X50_Y26_N12
\nios2_gen2_0|cpu|E_src2[18]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[18]~13_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(21)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|D_iw\(21),
	combout => \nios2_gen2_0|cpu|E_src2[18]~13_combout\);

-- Location: FF_X50_Y26_N13
\nios2_gen2_0|cpu|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[18]~13_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(18));

-- Location: LCCOMB_X45_Y28_N20
\nios2_gen2_0|cpu|Add1~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~69_combout\ = \nios2_gen2_0|cpu|E_src2\(18) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(18),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~69_combout\);

-- Location: LCCOMB_X46_Y23_N20
\nios2_gen2_0|cpu|R_src1[18]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[18]~48_combout\ = (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) & (!\nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datab => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datac => \nios2_gen2_0|cpu|R_src1~33_combout\,
	datad => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \nios2_gen2_0|cpu|R_src1[18]~48_combout\);

-- Location: FF_X46_Y23_N21
\nios2_gen2_0|cpu|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[18]~48_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(18));

-- Location: LCCOMB_X50_Y26_N24
\nios2_gen2_0|cpu|E_src2[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[17]~0_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(21)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|D_iw\(21),
	combout => \nios2_gen2_0|cpu|E_src2[17]~0_combout\);

-- Location: FF_X50_Y26_N25
\nios2_gen2_0|cpu|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[17]~0_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(17));

-- Location: LCCOMB_X49_Y26_N4
\nios2_gen2_0|cpu|Add1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~20_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(17),
	combout => \nios2_gen2_0|cpu|Add1~20_combout\);

-- Location: LCCOMB_X50_Y27_N24
\nios2_gen2_0|cpu|E_src2[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[16]~1_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datab => \nios2_gen2_0|cpu|D_iw\(21),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \nios2_gen2_0|cpu|E_src2[16]~1_combout\);

-- Location: FF_X50_Y27_N25
\nios2_gen2_0|cpu|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[16]~1_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(16));

-- Location: LCCOMB_X49_Y26_N14
\nios2_gen2_0|cpu|Add1~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~21_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(16),
	combout => \nios2_gen2_0|cpu|Add1~21_combout\);

-- Location: LCCOMB_X49_Y26_N12
\nios2_gen2_0|cpu|E_src1[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[15]~2_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15)))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|D_iw\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(19),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	combout => \nios2_gen2_0|cpu|E_src1[15]~2_combout\);

-- Location: LCCOMB_X43_Y27_N22
\nios2_gen2_0|cpu|F_pc_plus_one[11]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\ = (\nios2_gen2_0|cpu|F_pc\(11) & (!\nios2_gen2_0|cpu|F_pc_plus_one[10]~21\)) # (!\nios2_gen2_0|cpu|F_pc\(11) & ((\nios2_gen2_0|cpu|F_pc_plus_one[10]~21\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[10]~21\) # (!\nios2_gen2_0|cpu|F_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(11),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[10]~21\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[11]~23\);

-- Location: LCCOMB_X43_Y27_N24
\nios2_gen2_0|cpu|F_pc_plus_one[12]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\ = (\nios2_gen2_0|cpu|F_pc\(12) & (\nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(12) & (!\nios2_gen2_0|cpu|F_pc_plus_one[11]~23\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[12]~25\ = CARRY((\nios2_gen2_0|cpu|F_pc\(12) & !\nios2_gen2_0|cpu|F_pc_plus_one[11]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_pc\(12),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[11]~23\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X43_Y27_N26
\nios2_gen2_0|cpu|F_pc_plus_one[13]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\ = (\nios2_gen2_0|cpu|F_pc\(13) & (!\nios2_gen2_0|cpu|F_pc_plus_one[12]~25\)) # (!\nios2_gen2_0|cpu|F_pc\(13) & ((\nios2_gen2_0|cpu|F_pc_plus_one[12]~25\) # (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ = CARRY((!\nios2_gen2_0|cpu|F_pc_plus_one[12]~25\) # (!\nios2_gen2_0|cpu|F_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(13),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[12]~25\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[13]~27\);

-- Location: FF_X49_Y26_N13
\nios2_gen2_0|cpu|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[15]~2_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(15));

-- Location: LCCOMB_X44_Y26_N22
\nios2_gen2_0|cpu|Add1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~24_combout\ = \nios2_gen2_0|cpu|E_src2\(13) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(13),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~24_combout\);

-- Location: LCCOMB_X45_Y28_N28
\nios2_gen2_0|cpu|Add1~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~25_combout\ = \nios2_gen2_0|cpu|E_src2\(12) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_src2\(12),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~25_combout\);

-- Location: LCCOMB_X44_Y26_N18
\nios2_gen2_0|cpu|E_src1[11]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[11]~6_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|D_iw\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	datab => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|E_src1[11]~6_combout\);

-- Location: FF_X44_Y26_N19
\nios2_gen2_0|cpu|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[11]~6_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(11));

-- Location: LCCOMB_X44_Y26_N20
\nios2_gen2_0|cpu|E_src1[10]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[10]~7_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datab => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|E_src1[10]~7_combout\);

-- Location: FF_X44_Y26_N21
\nios2_gen2_0|cpu|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[10]~7_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[8]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(10));

-- Location: LCCOMB_X45_Y26_N2
\nios2_gen2_0|cpu|Add1~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~38_combout\ = ((\nios2_gen2_0|cpu|E_src1\(9) $ (\nios2_gen2_0|cpu|Add1~28_combout\ $ (!\nios2_gen2_0|cpu|Add1~37\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~39\ = CARRY((\nios2_gen2_0|cpu|E_src1\(9) & ((\nios2_gen2_0|cpu|Add1~28_combout\) # (!\nios2_gen2_0|cpu|Add1~37\))) # (!\nios2_gen2_0|cpu|E_src1\(9) & (\nios2_gen2_0|cpu|Add1~28_combout\ & !\nios2_gen2_0|cpu|Add1~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(9),
	datab => \nios2_gen2_0|cpu|Add1~28_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~37\,
	combout => \nios2_gen2_0|cpu|Add1~38_combout\,
	cout => \nios2_gen2_0|cpu|Add1~39\);

-- Location: LCCOMB_X45_Y26_N4
\nios2_gen2_0|cpu|Add1~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~40_combout\ = (\nios2_gen2_0|cpu|Add1~27_combout\ & ((\nios2_gen2_0|cpu|E_src1\(10) & (\nios2_gen2_0|cpu|Add1~39\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(10) & (!\nios2_gen2_0|cpu|Add1~39\)))) # (!\nios2_gen2_0|cpu|Add1~27_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(10) & (!\nios2_gen2_0|cpu|Add1~39\)) # (!\nios2_gen2_0|cpu|E_src1\(10) & ((\nios2_gen2_0|cpu|Add1~39\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~41\ = CARRY((\nios2_gen2_0|cpu|Add1~27_combout\ & (!\nios2_gen2_0|cpu|E_src1\(10) & !\nios2_gen2_0|cpu|Add1~39\)) # (!\nios2_gen2_0|cpu|Add1~27_combout\ & ((!\nios2_gen2_0|cpu|Add1~39\) # (!\nios2_gen2_0|cpu|E_src1\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~27_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(10),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~39\,
	combout => \nios2_gen2_0|cpu|Add1~40_combout\,
	cout => \nios2_gen2_0|cpu|Add1~41\);

-- Location: LCCOMB_X45_Y26_N6
\nios2_gen2_0|cpu|Add1~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~42_combout\ = ((\nios2_gen2_0|cpu|Add1~26_combout\ $ (\nios2_gen2_0|cpu|E_src1\(11) $ (!\nios2_gen2_0|cpu|Add1~41\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~43\ = CARRY((\nios2_gen2_0|cpu|Add1~26_combout\ & ((\nios2_gen2_0|cpu|E_src1\(11)) # (!\nios2_gen2_0|cpu|Add1~41\))) # (!\nios2_gen2_0|cpu|Add1~26_combout\ & (\nios2_gen2_0|cpu|E_src1\(11) & !\nios2_gen2_0|cpu|Add1~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~26_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(11),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~41\,
	combout => \nios2_gen2_0|cpu|Add1~42_combout\,
	cout => \nios2_gen2_0|cpu|Add1~43\);

-- Location: LCCOMB_X45_Y26_N8
\nios2_gen2_0|cpu|Add1~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~44_combout\ = (\nios2_gen2_0|cpu|E_src1\(12) & ((\nios2_gen2_0|cpu|Add1~25_combout\ & (\nios2_gen2_0|cpu|Add1~43\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~25_combout\ & (!\nios2_gen2_0|cpu|Add1~43\)))) # (!\nios2_gen2_0|cpu|E_src1\(12) & 
-- ((\nios2_gen2_0|cpu|Add1~25_combout\ & (!\nios2_gen2_0|cpu|Add1~43\)) # (!\nios2_gen2_0|cpu|Add1~25_combout\ & ((\nios2_gen2_0|cpu|Add1~43\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~45\ = CARRY((\nios2_gen2_0|cpu|E_src1\(12) & (!\nios2_gen2_0|cpu|Add1~25_combout\ & !\nios2_gen2_0|cpu|Add1~43\)) # (!\nios2_gen2_0|cpu|E_src1\(12) & ((!\nios2_gen2_0|cpu|Add1~43\) # (!\nios2_gen2_0|cpu|Add1~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(12),
	datab => \nios2_gen2_0|cpu|Add1~25_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~43\,
	combout => \nios2_gen2_0|cpu|Add1~44_combout\,
	cout => \nios2_gen2_0|cpu|Add1~45\);

-- Location: LCCOMB_X45_Y26_N10
\nios2_gen2_0|cpu|Add1~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~46_combout\ = ((\nios2_gen2_0|cpu|Add1~24_combout\ $ (\nios2_gen2_0|cpu|E_src1\(13) $ (!\nios2_gen2_0|cpu|Add1~45\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~47\ = CARRY((\nios2_gen2_0|cpu|Add1~24_combout\ & ((\nios2_gen2_0|cpu|E_src1\(13)) # (!\nios2_gen2_0|cpu|Add1~45\))) # (!\nios2_gen2_0|cpu|Add1~24_combout\ & (\nios2_gen2_0|cpu|E_src1\(13) & !\nios2_gen2_0|cpu|Add1~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~24_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(13),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~45\,
	combout => \nios2_gen2_0|cpu|Add1~46_combout\,
	cout => \nios2_gen2_0|cpu|Add1~47\);

-- Location: LCCOMB_X45_Y26_N12
\nios2_gen2_0|cpu|Add1~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~48_combout\ = (\nios2_gen2_0|cpu|Add1~23_combout\ & ((\nios2_gen2_0|cpu|E_src1\(14) & (\nios2_gen2_0|cpu|Add1~47\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(14) & (!\nios2_gen2_0|cpu|Add1~47\)))) # (!\nios2_gen2_0|cpu|Add1~23_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(14) & (!\nios2_gen2_0|cpu|Add1~47\)) # (!\nios2_gen2_0|cpu|E_src1\(14) & ((\nios2_gen2_0|cpu|Add1~47\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~49\ = CARRY((\nios2_gen2_0|cpu|Add1~23_combout\ & (!\nios2_gen2_0|cpu|E_src1\(14) & !\nios2_gen2_0|cpu|Add1~47\)) # (!\nios2_gen2_0|cpu|Add1~23_combout\ & ((!\nios2_gen2_0|cpu|Add1~47\) # (!\nios2_gen2_0|cpu|E_src1\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~23_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(14),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~47\,
	combout => \nios2_gen2_0|cpu|Add1~48_combout\,
	cout => \nios2_gen2_0|cpu|Add1~49\);

-- Location: LCCOMB_X45_Y26_N14
\nios2_gen2_0|cpu|Add1~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~50_combout\ = ((\nios2_gen2_0|cpu|Add1~22_combout\ $ (\nios2_gen2_0|cpu|E_src1\(15) $ (!\nios2_gen2_0|cpu|Add1~49\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~51\ = CARRY((\nios2_gen2_0|cpu|Add1~22_combout\ & ((\nios2_gen2_0|cpu|E_src1\(15)) # (!\nios2_gen2_0|cpu|Add1~49\))) # (!\nios2_gen2_0|cpu|Add1~22_combout\ & (\nios2_gen2_0|cpu|E_src1\(15) & !\nios2_gen2_0|cpu|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~22_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(15),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~49\,
	combout => \nios2_gen2_0|cpu|Add1~50_combout\,
	cout => \nios2_gen2_0|cpu|Add1~51\);

-- Location: LCCOMB_X45_Y26_N16
\nios2_gen2_0|cpu|Add1~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~52_combout\ = (\nios2_gen2_0|cpu|E_src1\(16) & ((\nios2_gen2_0|cpu|Add1~21_combout\ & (\nios2_gen2_0|cpu|Add1~51\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~21_combout\ & (!\nios2_gen2_0|cpu|Add1~51\)))) # (!\nios2_gen2_0|cpu|E_src1\(16) & 
-- ((\nios2_gen2_0|cpu|Add1~21_combout\ & (!\nios2_gen2_0|cpu|Add1~51\)) # (!\nios2_gen2_0|cpu|Add1~21_combout\ & ((\nios2_gen2_0|cpu|Add1~51\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~53\ = CARRY((\nios2_gen2_0|cpu|E_src1\(16) & (!\nios2_gen2_0|cpu|Add1~21_combout\ & !\nios2_gen2_0|cpu|Add1~51\)) # (!\nios2_gen2_0|cpu|E_src1\(16) & ((!\nios2_gen2_0|cpu|Add1~51\) # (!\nios2_gen2_0|cpu|Add1~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(16),
	datab => \nios2_gen2_0|cpu|Add1~21_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~51\,
	combout => \nios2_gen2_0|cpu|Add1~52_combout\,
	cout => \nios2_gen2_0|cpu|Add1~53\);

-- Location: LCCOMB_X45_Y26_N18
\nios2_gen2_0|cpu|Add1~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~54_combout\ = ((\nios2_gen2_0|cpu|E_src1\(17) $ (\nios2_gen2_0|cpu|Add1~20_combout\ $ (!\nios2_gen2_0|cpu|Add1~53\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~55\ = CARRY((\nios2_gen2_0|cpu|E_src1\(17) & ((\nios2_gen2_0|cpu|Add1~20_combout\) # (!\nios2_gen2_0|cpu|Add1~53\))) # (!\nios2_gen2_0|cpu|E_src1\(17) & (\nios2_gen2_0|cpu|Add1~20_combout\ & !\nios2_gen2_0|cpu|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(17),
	datab => \nios2_gen2_0|cpu|Add1~20_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~53\,
	combout => \nios2_gen2_0|cpu|Add1~54_combout\,
	cout => \nios2_gen2_0|cpu|Add1~55\);

-- Location: LCCOMB_X45_Y26_N20
\nios2_gen2_0|cpu|Add1~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~70_combout\ = (\nios2_gen2_0|cpu|Add1~69_combout\ & ((\nios2_gen2_0|cpu|E_src1\(18) & (\nios2_gen2_0|cpu|Add1~55\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(18) & (!\nios2_gen2_0|cpu|Add1~55\)))) # (!\nios2_gen2_0|cpu|Add1~69_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(18) & (!\nios2_gen2_0|cpu|Add1~55\)) # (!\nios2_gen2_0|cpu|E_src1\(18) & ((\nios2_gen2_0|cpu|Add1~55\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~71\ = CARRY((\nios2_gen2_0|cpu|Add1~69_combout\ & (!\nios2_gen2_0|cpu|E_src1\(18) & !\nios2_gen2_0|cpu|Add1~55\)) # (!\nios2_gen2_0|cpu|Add1~69_combout\ & ((!\nios2_gen2_0|cpu|Add1~55\) # (!\nios2_gen2_0|cpu|E_src1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~69_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(18),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~55\,
	combout => \nios2_gen2_0|cpu|Add1~70_combout\,
	cout => \nios2_gen2_0|cpu|Add1~71\);

-- Location: LCCOMB_X45_Y26_N22
\nios2_gen2_0|cpu|Add1~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~72_combout\ = ((\nios2_gen2_0|cpu|E_src1\(19) $ (\nios2_gen2_0|cpu|Add1~68_combout\ $ (!\nios2_gen2_0|cpu|Add1~71\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~73\ = CARRY((\nios2_gen2_0|cpu|E_src1\(19) & ((\nios2_gen2_0|cpu|Add1~68_combout\) # (!\nios2_gen2_0|cpu|Add1~71\))) # (!\nios2_gen2_0|cpu|E_src1\(19) & (\nios2_gen2_0|cpu|Add1~68_combout\ & !\nios2_gen2_0|cpu|Add1~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(19),
	datab => \nios2_gen2_0|cpu|Add1~68_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~71\,
	combout => \nios2_gen2_0|cpu|Add1~72_combout\,
	cout => \nios2_gen2_0|cpu|Add1~73\);

-- Location: LCCOMB_X45_Y26_N24
\nios2_gen2_0|cpu|Add1~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~74_combout\ = (\nios2_gen2_0|cpu|E_src1\(20) & ((\nios2_gen2_0|cpu|Add1~67_combout\ & (\nios2_gen2_0|cpu|Add1~73\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~67_combout\ & (!\nios2_gen2_0|cpu|Add1~73\)))) # (!\nios2_gen2_0|cpu|E_src1\(20) & 
-- ((\nios2_gen2_0|cpu|Add1~67_combout\ & (!\nios2_gen2_0|cpu|Add1~73\)) # (!\nios2_gen2_0|cpu|Add1~67_combout\ & ((\nios2_gen2_0|cpu|Add1~73\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~75\ = CARRY((\nios2_gen2_0|cpu|E_src1\(20) & (!\nios2_gen2_0|cpu|Add1~67_combout\ & !\nios2_gen2_0|cpu|Add1~73\)) # (!\nios2_gen2_0|cpu|E_src1\(20) & ((!\nios2_gen2_0|cpu|Add1~73\) # (!\nios2_gen2_0|cpu|Add1~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(20),
	datab => \nios2_gen2_0|cpu|Add1~67_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~73\,
	combout => \nios2_gen2_0|cpu|Add1~74_combout\,
	cout => \nios2_gen2_0|cpu|Add1~75\);

-- Location: LCCOMB_X45_Y26_N26
\nios2_gen2_0|cpu|Add1~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~76_combout\ = ((\nios2_gen2_0|cpu|E_src1\(21) $ (\nios2_gen2_0|cpu|Add1~66_combout\ $ (!\nios2_gen2_0|cpu|Add1~75\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~77\ = CARRY((\nios2_gen2_0|cpu|E_src1\(21) & ((\nios2_gen2_0|cpu|Add1~66_combout\) # (!\nios2_gen2_0|cpu|Add1~75\))) # (!\nios2_gen2_0|cpu|E_src1\(21) & (\nios2_gen2_0|cpu|Add1~66_combout\ & !\nios2_gen2_0|cpu|Add1~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(21),
	datab => \nios2_gen2_0|cpu|Add1~66_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~75\,
	combout => \nios2_gen2_0|cpu|Add1~76_combout\,
	cout => \nios2_gen2_0|cpu|Add1~77\);

-- Location: LCCOMB_X45_Y26_N28
\nios2_gen2_0|cpu|Add1~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~78_combout\ = (\nios2_gen2_0|cpu|Add1~65_combout\ & ((\nios2_gen2_0|cpu|E_src1\(22) & (\nios2_gen2_0|cpu|Add1~77\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(22) & (!\nios2_gen2_0|cpu|Add1~77\)))) # (!\nios2_gen2_0|cpu|Add1~65_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(22) & (!\nios2_gen2_0|cpu|Add1~77\)) # (!\nios2_gen2_0|cpu|E_src1\(22) & ((\nios2_gen2_0|cpu|Add1~77\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~79\ = CARRY((\nios2_gen2_0|cpu|Add1~65_combout\ & (!\nios2_gen2_0|cpu|E_src1\(22) & !\nios2_gen2_0|cpu|Add1~77\)) # (!\nios2_gen2_0|cpu|Add1~65_combout\ & ((!\nios2_gen2_0|cpu|Add1~77\) # (!\nios2_gen2_0|cpu|E_src1\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~65_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(22),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~77\,
	combout => \nios2_gen2_0|cpu|Add1~78_combout\,
	cout => \nios2_gen2_0|cpu|Add1~79\);

-- Location: LCCOMB_X45_Y26_N30
\nios2_gen2_0|cpu|Add1~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~80_combout\ = ((\nios2_gen2_0|cpu|E_src1\(23) $ (\nios2_gen2_0|cpu|Add1~64_combout\ $ (!\nios2_gen2_0|cpu|Add1~79\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~81\ = CARRY((\nios2_gen2_0|cpu|E_src1\(23) & ((\nios2_gen2_0|cpu|Add1~64_combout\) # (!\nios2_gen2_0|cpu|Add1~79\))) # (!\nios2_gen2_0|cpu|E_src1\(23) & (\nios2_gen2_0|cpu|Add1~64_combout\ & !\nios2_gen2_0|cpu|Add1~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(23),
	datab => \nios2_gen2_0|cpu|Add1~64_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~79\,
	combout => \nios2_gen2_0|cpu|Add1~80_combout\,
	cout => \nios2_gen2_0|cpu|Add1~81\);

-- Location: LCCOMB_X45_Y25_N0
\nios2_gen2_0|cpu|Add1~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~82_combout\ = (\nios2_gen2_0|cpu|Add1~63_combout\ & ((\nios2_gen2_0|cpu|E_src1\(24) & (\nios2_gen2_0|cpu|Add1~81\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(24) & (!\nios2_gen2_0|cpu|Add1~81\)))) # (!\nios2_gen2_0|cpu|Add1~63_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(24) & (!\nios2_gen2_0|cpu|Add1~81\)) # (!\nios2_gen2_0|cpu|E_src1\(24) & ((\nios2_gen2_0|cpu|Add1~81\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~83\ = CARRY((\nios2_gen2_0|cpu|Add1~63_combout\ & (!\nios2_gen2_0|cpu|E_src1\(24) & !\nios2_gen2_0|cpu|Add1~81\)) # (!\nios2_gen2_0|cpu|Add1~63_combout\ & ((!\nios2_gen2_0|cpu|Add1~81\) # (!\nios2_gen2_0|cpu|E_src1\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~63_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(24),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~81\,
	combout => \nios2_gen2_0|cpu|Add1~82_combout\,
	cout => \nios2_gen2_0|cpu|Add1~83\);

-- Location: LCCOMB_X45_Y25_N2
\nios2_gen2_0|cpu|Add1~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~84_combout\ = ((\nios2_gen2_0|cpu|E_src1\(25) $ (\nios2_gen2_0|cpu|Add1~62_combout\ $ (!\nios2_gen2_0|cpu|Add1~83\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~85\ = CARRY((\nios2_gen2_0|cpu|E_src1\(25) & ((\nios2_gen2_0|cpu|Add1~62_combout\) # (!\nios2_gen2_0|cpu|Add1~83\))) # (!\nios2_gen2_0|cpu|E_src1\(25) & (\nios2_gen2_0|cpu|Add1~62_combout\ & !\nios2_gen2_0|cpu|Add1~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(25),
	datab => \nios2_gen2_0|cpu|Add1~62_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~83\,
	combout => \nios2_gen2_0|cpu|Add1~84_combout\,
	cout => \nios2_gen2_0|cpu|Add1~85\);

-- Location: LCCOMB_X45_Y25_N4
\nios2_gen2_0|cpu|Add1~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~86_combout\ = (\nios2_gen2_0|cpu|E_src1\(26) & ((\nios2_gen2_0|cpu|Add1~61_combout\ & (\nios2_gen2_0|cpu|Add1~85\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~61_combout\ & (!\nios2_gen2_0|cpu|Add1~85\)))) # (!\nios2_gen2_0|cpu|E_src1\(26) & 
-- ((\nios2_gen2_0|cpu|Add1~61_combout\ & (!\nios2_gen2_0|cpu|Add1~85\)) # (!\nios2_gen2_0|cpu|Add1~61_combout\ & ((\nios2_gen2_0|cpu|Add1~85\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~87\ = CARRY((\nios2_gen2_0|cpu|E_src1\(26) & (!\nios2_gen2_0|cpu|Add1~61_combout\ & !\nios2_gen2_0|cpu|Add1~85\)) # (!\nios2_gen2_0|cpu|E_src1\(26) & ((!\nios2_gen2_0|cpu|Add1~85\) # (!\nios2_gen2_0|cpu|Add1~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(26),
	datab => \nios2_gen2_0|cpu|Add1~61_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~85\,
	combout => \nios2_gen2_0|cpu|Add1~86_combout\,
	cout => \nios2_gen2_0|cpu|Add1~87\);

-- Location: LCCOMB_X45_Y25_N6
\nios2_gen2_0|cpu|Add1~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~88_combout\ = ((\nios2_gen2_0|cpu|E_src1\(27) $ (\nios2_gen2_0|cpu|Add1~60_combout\ $ (!\nios2_gen2_0|cpu|Add1~87\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~89\ = CARRY((\nios2_gen2_0|cpu|E_src1\(27) & ((\nios2_gen2_0|cpu|Add1~60_combout\) # (!\nios2_gen2_0|cpu|Add1~87\))) # (!\nios2_gen2_0|cpu|E_src1\(27) & (\nios2_gen2_0|cpu|Add1~60_combout\ & !\nios2_gen2_0|cpu|Add1~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(27),
	datab => \nios2_gen2_0|cpu|Add1~60_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~87\,
	combout => \nios2_gen2_0|cpu|Add1~88_combout\,
	cout => \nios2_gen2_0|cpu|Add1~89\);

-- Location: LCCOMB_X45_Y25_N8
\nios2_gen2_0|cpu|Add1~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~90_combout\ = (\nios2_gen2_0|cpu|E_src1\(28) & ((\nios2_gen2_0|cpu|Add1~59_combout\ & (\nios2_gen2_0|cpu|Add1~89\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~59_combout\ & (!\nios2_gen2_0|cpu|Add1~89\)))) # (!\nios2_gen2_0|cpu|E_src1\(28) & 
-- ((\nios2_gen2_0|cpu|Add1~59_combout\ & (!\nios2_gen2_0|cpu|Add1~89\)) # (!\nios2_gen2_0|cpu|Add1~59_combout\ & ((\nios2_gen2_0|cpu|Add1~89\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~91\ = CARRY((\nios2_gen2_0|cpu|E_src1\(28) & (!\nios2_gen2_0|cpu|Add1~59_combout\ & !\nios2_gen2_0|cpu|Add1~89\)) # (!\nios2_gen2_0|cpu|E_src1\(28) & ((!\nios2_gen2_0|cpu|Add1~89\) # (!\nios2_gen2_0|cpu|Add1~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(28),
	datab => \nios2_gen2_0|cpu|Add1~59_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~89\,
	combout => \nios2_gen2_0|cpu|Add1~90_combout\,
	cout => \nios2_gen2_0|cpu|Add1~91\);

-- Location: LCCOMB_X45_Y25_N10
\nios2_gen2_0|cpu|Add1~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~92_combout\ = ((\nios2_gen2_0|cpu|Add1~58_combout\ $ (\nios2_gen2_0|cpu|E_src1\(29) $ (!\nios2_gen2_0|cpu|Add1~91\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~93\ = CARRY((\nios2_gen2_0|cpu|Add1~58_combout\ & ((\nios2_gen2_0|cpu|E_src1\(29)) # (!\nios2_gen2_0|cpu|Add1~91\))) # (!\nios2_gen2_0|cpu|Add1~58_combout\ & (\nios2_gen2_0|cpu|E_src1\(29) & !\nios2_gen2_0|cpu|Add1~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~58_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(29),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~91\,
	combout => \nios2_gen2_0|cpu|Add1~92_combout\,
	cout => \nios2_gen2_0|cpu|Add1~93\);

-- Location: LCCOMB_X45_Y25_N12
\nios2_gen2_0|cpu|Add1~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~94_combout\ = (\nios2_gen2_0|cpu|Add1~57_combout\ & ((\nios2_gen2_0|cpu|E_src1\(30) & (\nios2_gen2_0|cpu|Add1~93\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(30) & (!\nios2_gen2_0|cpu|Add1~93\)))) # (!\nios2_gen2_0|cpu|Add1~57_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(30) & (!\nios2_gen2_0|cpu|Add1~93\)) # (!\nios2_gen2_0|cpu|E_src1\(30) & ((\nios2_gen2_0|cpu|Add1~93\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~95\ = CARRY((\nios2_gen2_0|cpu|Add1~57_combout\ & (!\nios2_gen2_0|cpu|E_src1\(30) & !\nios2_gen2_0|cpu|Add1~93\)) # (!\nios2_gen2_0|cpu|Add1~57_combout\ & ((!\nios2_gen2_0|cpu|Add1~93\) # (!\nios2_gen2_0|cpu|E_src1\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~57_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(30),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~93\,
	combout => \nios2_gen2_0|cpu|Add1~94_combout\,
	cout => \nios2_gen2_0|cpu|Add1~95\);

-- Location: LCCOMB_X45_Y25_N14
\nios2_gen2_0|cpu|Add1~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~96_combout\ = ((\nios2_gen2_0|cpu|Add1~56_combout\ $ (\nios2_gen2_0|cpu|E_arith_src1\(31) $ (!\nios2_gen2_0|cpu|Add1~95\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~97\ = CARRY((\nios2_gen2_0|cpu|Add1~56_combout\ & ((\nios2_gen2_0|cpu|E_arith_src1\(31)) # (!\nios2_gen2_0|cpu|Add1~95\))) # (!\nios2_gen2_0|cpu|Add1~56_combout\ & (\nios2_gen2_0|cpu|E_arith_src1\(31) & 
-- !\nios2_gen2_0|cpu|Add1~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~56_combout\,
	datab => \nios2_gen2_0|cpu|E_arith_src1\(31),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~95\,
	combout => \nios2_gen2_0|cpu|Add1~96_combout\,
	cout => \nios2_gen2_0|cpu|Add1~97\);

-- Location: LCCOMB_X49_Y25_N0
\nios2_gen2_0|cpu|W_alu_result[31]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[31]~18_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[31]~17_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~96_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[31]~17_combout\,
	datab => \nios2_gen2_0|cpu|Add1~96_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[31]~18_combout\);

-- Location: LCCOMB_X51_Y28_N12
\nios2_gen2_0|cpu|D_ctrl_shift_rot~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_rot~9_combout\ = (\nios2_gen2_0|cpu|D_iw\(14) & ((\nios2_gen2_0|cpu|D_iw\(15)) # ((\nios2_gen2_0|cpu|D_iw\(11) & !\nios2_gen2_0|cpu|D_iw\(16))))) # (!\nios2_gen2_0|cpu|D_iw\(14) & (((!\nios2_gen2_0|cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|D_iw\(11),
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_rot~9_combout\);

-- Location: LCCOMB_X51_Y28_N22
\nios2_gen2_0|cpu|D_ctrl_shift_rot~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_rot~6_combout\ = (\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(13) & \nios2_gen2_0|cpu|D_ctrl_shift_rot~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_ctrl_shift_rot~9_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_rot~6_combout\);

-- Location: LCCOMB_X50_Y28_N6
\nios2_gen2_0|cpu|D_ctrl_shift_rot~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\ = (!\nios2_gen2_0|cpu|D_iw\(2) & (\nios2_gen2_0|cpu|D_iw\(5) & (\nios2_gen2_0|cpu|D_iw\(3) & \nios2_gen2_0|cpu|D_ctrl_shift_rot~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(2),
	datab => \nios2_gen2_0|cpu|D_iw\(5),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_ctrl_shift_rot~6_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\);

-- Location: LCCOMB_X50_Y28_N18
\nios2_gen2_0|cpu|D_ctrl_shift_rot~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_shift_rot~20_combout\ = (\nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\ & (\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(4) & !\nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_shift_rot~3_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(4),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|D_ctrl_shift_rot~20_combout\);

-- Location: FF_X50_Y28_N19
\nios2_gen2_0|cpu|R_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_shift_rot~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\);

-- Location: FF_X49_Y25_N1
\nios2_gen2_0|cpu|W_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[31]~18_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(31));

-- Location: LCCOMB_X49_Y27_N6
\nios2_gen2_0|cpu|W_rf_wr_data[31]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[31]~22_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte3_data\(7))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(31) & ((!\nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(31),
	datac => \nios2_gen2_0|cpu|av_ld_byte3_data\(7),
	datad => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[31]~22_combout\);

-- Location: LCCOMB_X46_Y23_N6
\nios2_gen2_0|cpu|R_src1[30]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[30]~37_combout\ = (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) & (!\nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \nios2_gen2_0|cpu|R_src1[30]~37_combout\);

-- Location: FF_X46_Y23_N7
\nios2_gen2_0|cpu|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[30]~37_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(30));

-- Location: LCCOMB_X49_Y25_N22
\nios2_gen2_0|cpu|E_logic_result[30]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[30]~18_combout\ = (\nios2_gen2_0|cpu|E_src1\(30) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(30)))))) # (!\nios2_gen2_0|cpu|E_src1\(30) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(30)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src1\(30),
	datad => \nios2_gen2_0|cpu|E_src2\(30),
	combout => \nios2_gen2_0|cpu|E_logic_result[30]~18_combout\);

-- Location: LCCOMB_X49_Y25_N10
\nios2_gen2_0|cpu|W_alu_result[30]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[30]~19_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[30]~18_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[30]~18_combout\,
	datab => \nios2_gen2_0|cpu|Add1~94_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[30]~19_combout\);

-- Location: FF_X49_Y25_N11
\nios2_gen2_0|cpu|W_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[30]~19_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(30));

-- Location: LCCOMB_X49_Y30_N16
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(30),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\);

-- Location: LCCOMB_X49_Y27_N18
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\);

-- Location: FF_X49_Y27_N19
\nios2_gen2_0|cpu|av_ld_byte3_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(6));

-- Location: LCCOMB_X49_Y25_N6
\nios2_gen2_0|cpu|W_rf_wr_data[30]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[30]~23_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte3_data\(6))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(30) & ((!\nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(30),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|av_ld_byte3_data\(6),
	datad => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[30]~23_combout\);

-- Location: LCCOMB_X50_Y26_N20
\nios2_gen2_0|cpu|E_src2[29]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[29]~3_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(21)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|D_iw\(21),
	combout => \nios2_gen2_0|cpu|E_src2[29]~3_combout\);

-- Location: FF_X50_Y26_N21
\nios2_gen2_0|cpu|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src2[29]~3_combout\,
	asdata => \nios2_gen2_0|cpu|D_iw\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|R_src2_hi~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(29));

-- Location: LCCOMB_X49_Y25_N28
\nios2_gen2_0|cpu|Add1~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~58_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(29),
	combout => \nios2_gen2_0|cpu|Add1~58_combout\);

-- Location: LCCOMB_X49_Y25_N24
\nios2_gen2_0|cpu|E_logic_result[29]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[29]~19_combout\ = (\nios2_gen2_0|cpu|E_src1\(29) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(29)))))) # (!\nios2_gen2_0|cpu|E_src1\(29) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(29)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src1\(29),
	datad => \nios2_gen2_0|cpu|E_src2\(29),
	combout => \nios2_gen2_0|cpu|E_logic_result[29]~19_combout\);

-- Location: LCCOMB_X49_Y25_N20
\nios2_gen2_0|cpu|W_alu_result[29]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[29]~20_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[29]~19_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|Add1~92_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[29]~19_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[29]~20_combout\);

-- Location: FF_X49_Y25_N21
\nios2_gen2_0|cpu|W_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[29]~20_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(29));

-- Location: LCCOMB_X44_Y28_N24
\nios2_gen2_0|cpu|W_rf_wr_data[29]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[29]~24_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte3_data\(5))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & ((\nios2_gen2_0|cpu|W_alu_result\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte3_data\(5),
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(29),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[29]~24_combout\);

-- Location: LCCOMB_X46_Y23_N26
\nios2_gen2_0|cpu|R_src1[28]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[28]~39_combout\ = (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) & (!\nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datad => \nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \nios2_gen2_0|cpu|R_src1[28]~39_combout\);

-- Location: FF_X46_Y23_N27
\nios2_gen2_0|cpu|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[28]~39_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(28));

-- Location: LCCOMB_X45_Y25_N22
\nios2_gen2_0|cpu|E_logic_result[28]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[28]~20_combout\ = (\nios2_gen2_0|cpu|E_src1\(28) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|E_src2\(28) & \nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\nios2_gen2_0|cpu|E_src1\(28) & 
-- ((\nios2_gen2_0|cpu|E_src2\(28) & (\nios2_gen2_0|cpu|R_logic_op\(1))) # (!\nios2_gen2_0|cpu|E_src2\(28) & (!\nios2_gen2_0|cpu|R_logic_op\(1) & !\nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(28),
	datab => \nios2_gen2_0|cpu|E_src2\(28),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \nios2_gen2_0|cpu|E_logic_result[28]~20_combout\);

-- Location: LCCOMB_X45_Y25_N18
\nios2_gen2_0|cpu|W_alu_result[28]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[28]~21_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[28]~20_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|Add1~90_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[28]~20_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[28]~21_combout\);

-- Location: FF_X45_Y25_N19
\nios2_gen2_0|cpu|W_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[28]~21_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(28));

-- Location: LCCOMB_X44_Y28_N16
\nios2_gen2_0|cpu|W_rf_wr_data[28]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[28]~25_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte3_data\(4))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & \nios2_gen2_0|cpu|W_alu_result\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte3_data\(4),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(28),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[28]~25_combout\);

-- Location: LCCOMB_X46_Y23_N30
\nios2_gen2_0|cpu|R_src1[27]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[27]~49_combout\ = (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) & (!\nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datab => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datac => \nios2_gen2_0|cpu|R_src1~33_combout\,
	datad => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \nios2_gen2_0|cpu|R_src1[27]~49_combout\);

-- Location: FF_X46_Y23_N31
\nios2_gen2_0|cpu|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[27]~49_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(27));

-- Location: LCCOMB_X45_Y28_N12
\nios2_gen2_0|cpu|E_logic_result[27]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[27]~31_combout\ = (\nios2_gen2_0|cpu|E_src2\(27) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(27)))))) # (!\nios2_gen2_0|cpu|E_src2\(27) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(27)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(27),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src1\(27),
	combout => \nios2_gen2_0|cpu|E_logic_result[27]~31_combout\);

-- Location: LCCOMB_X45_Y28_N14
\nios2_gen2_0|cpu|W_alu_result[27]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[27]~31_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[27]~31_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|Add1~88_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[27]~31_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[27]~31_combout\);

-- Location: FF_X45_Y28_N15
\nios2_gen2_0|cpu|W_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[27]~31_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(27));

-- Location: LCCOMB_X49_Y27_N0
\nios2_gen2_0|cpu|W_rf_wr_data[27]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[27]~35_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte3_data\(3))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & ((\nios2_gen2_0|cpu|W_alu_result\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte3_data\(3),
	datad => \nios2_gen2_0|cpu|W_alu_result\(27),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[27]~35_combout\);

-- Location: LCCOMB_X51_Y26_N10
\nios2_gen2_0|cpu|d_writedata[29]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[29]~5_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \nios2_gen2_0|cpu|d_writedata[29]~5_combout\);

-- Location: FF_X51_Y26_N11
\nios2_gen2_0|cpu|d_writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[29]~5_combout\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(29));

-- Location: LCCOMB_X51_Y26_N12
\mm_interconnect_0|cmd_mux_001|src_payload~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\ = (\nios2_gen2_0|cpu|d_writedata\(29) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(29),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\);

-- Location: FF_X51_Y26_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(29));

-- Location: LCCOMB_X51_Y31_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X52_Y31_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\);

-- Location: LCCOMB_X51_Y32_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ = 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X47_Y31_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\ = \rst_controller|r_sync_rst~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|r_sync_rst~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X47_Y31_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: LCCOMB_X47_Y31_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X47_Y31_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X47_Y31_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0)) # ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X47_Y31_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LCCOMB_X51_Y32_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(34))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(34),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\);

-- Location: FF_X51_Y32_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~39_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(33));

-- Location: LCCOMB_X54_Y32_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(31),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: FF_X54_Y32_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCCOMB_X49_Y31_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: FF_X49_Y31_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X51_Y32_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(31),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\);

-- Location: LCCOMB_X51_Y32_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(33) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(33) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(33),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~40_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\);

-- Location: FF_X51_Y32_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~41_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(32));

-- Location: LCCOMB_X51_Y34_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(32),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X51_Y34_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32));

-- Location: FF_X52_Y31_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~8_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCCOMB_X52_Y31_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(29),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout\);

-- Location: LCCOMB_X47_Y24_N22
\mm_interconnect_0|cmd_mux_001|src_payload~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(30),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\);

-- Location: FF_X47_Y24_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(30));

-- Location: LCCOMB_X47_Y29_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(30),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout\);

-- Location: LCCOMB_X45_Y31_N22
\mm_interconnect_0|cmd_mux_001|src_payload~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~32_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(31),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~32_combout\);

-- Location: FF_X45_Y31_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(31));

-- Location: LCCOMB_X45_Y31_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(31),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(31),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout\);

-- Location: LCCOMB_X47_Y24_N0
\mm_interconnect_0|cmd_mux_001|src_data[35]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(35) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_byteenable\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|d_byteenable\(3),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(35));

-- Location: FF_X47_Y24_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X47_Y24_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable\(3),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\);

-- Location: M9K_X53_Y31_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\,
	portadatain => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X46_Y31_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\);

-- Location: FF_X46_Y31_N5
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(26));

-- Location: FF_X45_Y29_N9
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26));

-- Location: LCCOMB_X45_Y29_N8
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\);

-- Location: LCCOMB_X44_Y28_N22
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\);

-- Location: FF_X44_Y28_N23
\nios2_gen2_0|cpu|av_ld_byte3_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(2));

-- Location: LCCOMB_X45_Y25_N24
\nios2_gen2_0|cpu|E_logic_result[26]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[26]~21_combout\ = (\nios2_gen2_0|cpu|E_src2\(26) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|E_src1\(26) & \nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\nios2_gen2_0|cpu|E_src2\(26) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & (\nios2_gen2_0|cpu|E_src1\(26))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|E_src1\(26) & !\nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(26),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|E_src1\(26),
	datad => \nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \nios2_gen2_0|cpu|E_logic_result[26]~21_combout\);

-- Location: LCCOMB_X44_Y25_N24
\nios2_gen2_0|cpu|W_alu_result[26]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[26]~22_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[26]~21_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|E_logic_result[26]~21_combout\,
	datad => \nios2_gen2_0|cpu|Add1~86_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[26]~22_combout\);

-- Location: FF_X44_Y25_N25
\nios2_gen2_0|cpu|W_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[26]~22_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(26));

-- Location: LCCOMB_X44_Y28_N12
\nios2_gen2_0|cpu|W_rf_wr_data[26]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[26]~26_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte3_data\(2))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & \nios2_gen2_0|cpu|W_alu_result\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte3_data\(2),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(26),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[26]~26_combout\);

-- Location: LCCOMB_X46_Y23_N22
\nios2_gen2_0|cpu|R_src1[25]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[25]~41_combout\ = (!\nios2_gen2_0|cpu|R_src1~33_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) & ((!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~33_combout\,
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	combout => \nios2_gen2_0|cpu|R_src1[25]~41_combout\);

-- Location: FF_X46_Y23_N23
\nios2_gen2_0|cpu|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[25]~41_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(25));

-- Location: LCCOMB_X44_Y25_N2
\nios2_gen2_0|cpu|E_logic_result[25]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[25]~22_combout\ = (\nios2_gen2_0|cpu|E_src2\(25) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(25)))))) # (!\nios2_gen2_0|cpu|E_src2\(25) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(25)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \nios2_gen2_0|cpu|E_src2\(25),
	datac => \nios2_gen2_0|cpu|R_logic_op\(0),
	datad => \nios2_gen2_0|cpu|E_src1\(25),
	combout => \nios2_gen2_0|cpu|E_logic_result[25]~22_combout\);

-- Location: LCCOMB_X45_Y25_N20
\nios2_gen2_0|cpu|W_alu_result[25]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[25]~23_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[25]~22_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|Add1~84_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[25]~22_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[25]~23_combout\);

-- Location: FF_X45_Y25_N21
\nios2_gen2_0|cpu|W_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[25]~23_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(25));

-- Location: LCCOMB_X49_Y27_N30
\nios2_gen2_0|cpu|W_rf_wr_data[25]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[25]~27_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte3_data\(1))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & \nios2_gen2_0|cpu|W_alu_result\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte3_data\(1),
	datab => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(25),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[25]~27_combout\);

-- Location: LCCOMB_X46_Y23_N16
\nios2_gen2_0|cpu|R_src1[24]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[24]~42_combout\ = (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) & (!\nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \nios2_gen2_0|cpu|R_src1[24]~42_combout\);

-- Location: FF_X46_Y23_N17
\nios2_gen2_0|cpu|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[24]~42_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(24));

-- Location: LCCOMB_X45_Y25_N26
\nios2_gen2_0|cpu|E_logic_result[24]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[24]~23_combout\ = (\nios2_gen2_0|cpu|E_src1\(24) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|E_src2\(24) & \nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\nios2_gen2_0|cpu|E_src1\(24) & 
-- ((\nios2_gen2_0|cpu|E_src2\(24) & (\nios2_gen2_0|cpu|R_logic_op\(1))) # (!\nios2_gen2_0|cpu|E_src2\(24) & (!\nios2_gen2_0|cpu|R_logic_op\(1) & !\nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(24),
	datab => \nios2_gen2_0|cpu|E_src2\(24),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \nios2_gen2_0|cpu|E_logic_result[24]~23_combout\);

-- Location: LCCOMB_X47_Y25_N20
\nios2_gen2_0|cpu|W_alu_result[24]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[24]~24_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[24]~23_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[24]~23_combout\,
	datab => \nios2_gen2_0|cpu|Add1~82_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[24]~24_combout\);

-- Location: FF_X47_Y25_N21
\nios2_gen2_0|cpu|W_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[24]~24_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(24));

-- Location: LCCOMB_X49_Y27_N10
\nios2_gen2_0|cpu|W_rf_wr_data[24]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[24]~28_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte3_data\(0))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & ((\nios2_gen2_0|cpu|W_alu_result\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte3_data\(0),
	datad => \nios2_gen2_0|cpu|W_alu_result\(24),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[24]~28_combout\);

-- Location: LCCOMB_X54_Y26_N4
\nios2_gen2_0|cpu|d_writedata[27]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[27]~3_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11)))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \nios2_gen2_0|cpu|d_writedata[27]~3_combout\);

-- Location: FF_X54_Y26_N5
\nios2_gen2_0|cpu|d_writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[27]~3_combout\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(27));

-- Location: LCCOMB_X55_Y31_N8
\mm_interconnect_0|cmd_mux_001|src_payload~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(27),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\);

-- Location: FF_X55_Y31_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(27));

-- Location: LCCOMB_X54_Y33_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(27),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout\);

-- Location: LCCOMB_X49_Y31_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~33_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~33_combout\);

-- Location: FF_X49_Y31_N5
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(31));

-- Location: FF_X49_Y31_N21
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X49_Y31_N20
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31))))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\);

-- Location: LCCOMB_X49_Y27_N22
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\);

-- Location: FF_X49_Y27_N23
\nios2_gen2_0|cpu|av_ld_byte3_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(7));

-- Location: FF_X49_Y27_N13
\nios2_gen2_0|cpu|av_ld_byte2_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[7]~2_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(7));

-- Location: LCCOMB_X47_Y26_N24
\nios2_gen2_0|cpu|E_logic_result[23]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[23]~24_combout\ = (\nios2_gen2_0|cpu|E_src2\(23) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(23)))))) # (!\nios2_gen2_0|cpu|E_src2\(23) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(23)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src2\(23),
	datad => \nios2_gen2_0|cpu|E_src1\(23),
	combout => \nios2_gen2_0|cpu|E_logic_result[23]~24_combout\);

-- Location: LCCOMB_X47_Y26_N8
\nios2_gen2_0|cpu|W_alu_result[23]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[23]~25_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[23]~24_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~80_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[23]~24_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[23]~25_combout\);

-- Location: FF_X47_Y26_N9
\nios2_gen2_0|cpu|W_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[23]~25_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(23));

-- Location: LCCOMB_X47_Y26_N16
\nios2_gen2_0|cpu|W_rf_wr_data[23]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[23]~29_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte2_data\(7))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|W_alu_result\(23) & !\nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte2_data\(7),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|W_alu_result\(23),
	datad => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[23]~29_combout\);

-- Location: LCCOMB_X52_Y26_N30
\nios2_gen2_0|cpu|E_st_data[23]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[23]~1_combout\ = (\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7))) # (!\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	datac => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \nios2_gen2_0|cpu|E_st_data[23]~1_combout\);

-- Location: FF_X52_Y26_N31
\nios2_gen2_0|cpu|d_writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[23]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(23));

-- Location: LCCOMB_X52_Y26_N4
\mm_interconnect_0|cmd_mux_001|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\ = (\nios2_gen2_0|cpu|d_writedata\(23) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(23),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\);

-- Location: FF_X52_Y26_N5
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(23));

-- Location: LCCOMB_X52_Y33_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: FF_X52_Y33_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X52_Y33_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(23),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4_combout\);

-- Location: LCCOMB_X47_Y24_N12
\mm_interconnect_0|cmd_mux_001|src_data[34]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(34) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_byteenable\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_byteenable\(2),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(34));

-- Location: FF_X47_Y24_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X47_Y24_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\) # 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable\(2),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: M9K_X53_Y31_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab1_nios2_gen2_0:nios2_gen2_0|lab1_nios2_gen2_0_cpu:cpu|lab1_nios2_gen2_0_cpu_nios2_oci:the_lab1_nios2_gen2_0_cpu_nios2_oci|lab1_nios2_gen2_0_cpu_nios2_ocimem:the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram_module:lab1_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 9,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~1_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req~combout\,
	portadatain => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y32_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\);

-- Location: FF_X49_Y32_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(22));

-- Location: FF_X49_Y29_N17
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X49_Y34_N12
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\ = \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ $ 
-- (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	cin => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~18\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\);

-- Location: FF_X49_Y34_N13
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout\,
	asdata => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X49_Y29_N16
\mm_interconnect_0|rsp_mux|src_payload~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~27_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(22),
	combout => \mm_interconnect_0|rsp_mux|src_payload~27_combout\);

-- Location: LCCOMB_X49_Y29_N24
\mm_interconnect_0|rsp_mux|src_payload~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~28_combout\ = (\mm_interconnect_0|rsp_mux|src_payload~27_combout\) # ((\nios2_gen2_0|cpu|F_iw[22]~7_combout\ & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_iw[22]~7_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_payload~27_combout\,
	datad => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~28_combout\);

-- Location: LCCOMB_X49_Y27_N2
\nios2_gen2_0|cpu|av_ld_byte2_data[6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[6]~3_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_payload~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_payload~28_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[6]~3_combout\);

-- Location: FF_X49_Y27_N3
\nios2_gen2_0|cpu|av_ld_byte2_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[6]~3_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(6));

-- Location: LCCOMB_X47_Y26_N18
\nios2_gen2_0|cpu|E_logic_result[22]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[22]~25_combout\ = (\nios2_gen2_0|cpu|E_src2\(22) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(22)))))) # (!\nios2_gen2_0|cpu|E_src2\(22) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(22)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src2\(22),
	datad => \nios2_gen2_0|cpu|E_src1\(22),
	combout => \nios2_gen2_0|cpu|E_logic_result[22]~25_combout\);

-- Location: LCCOMB_X47_Y26_N10
\nios2_gen2_0|cpu|W_alu_result[22]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[22]~26_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[22]~25_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~78_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[22]~25_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[22]~26_combout\);

-- Location: FF_X47_Y26_N11
\nios2_gen2_0|cpu|W_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[22]~26_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(22));

-- Location: LCCOMB_X47_Y26_N26
\nios2_gen2_0|cpu|W_rf_wr_data[22]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[22]~30_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte2_data\(6))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & ((\nios2_gen2_0|cpu|W_alu_result\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|av_ld_byte2_data\(6),
	datad => \nios2_gen2_0|cpu|W_alu_result\(22),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[22]~30_combout\);

-- Location: LCCOMB_X51_Y26_N18
\nios2_gen2_0|cpu|E_st_data[21]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[21]~11_combout\ = (\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5))) # (!\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datab => \nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	combout => \nios2_gen2_0|cpu|E_st_data[21]~11_combout\);

-- Location: FF_X51_Y26_N19
\nios2_gen2_0|cpu|d_writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[21]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(21));

-- Location: LCCOMB_X51_Y26_N20
\mm_interconnect_0|cmd_mux_002|src_payload~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(21),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~22_combout\);

-- Location: M9K_X53_Y24_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019CEED8600523E9116027886D91BDEBA75CE90C00A47D2216027886D9148A43C8EDF22C04F886D9080541602621B64300B91602710DB3AE920280830680830680863404184047400002100018540431A020C101002280080F0201000B404318400D002000100408222902050D110A50281012818983291844005228409021200080409008210030004410208619440A80A880000011000081020110300800400",
	mem_init1 => X"0020200480000D000DA02446088000000400000060828C002B0C4B800E0014C612C00612040810080820008A0011000821200000080000002082CCA80810524000035C502000000440000000E5A090042000283280000000000000000000080000400010000261029101450D52E0E110000043000001815DAF50024000800F1B202800F220020000000002038440159108240000001120291C4080800010000070488802B400008080000420A0040000426A06001B0008000104C01398446004088040000001C83B5ED08047842F5154321F21B1710BD4553711284F9554B945546AE2276CA5F3A4102010C21A45D3E96AAC136B56FFC416D5040210453086D9",
	mem_init0 => X"084104E209408811046FE10DEA55193671FF1112B223B459DE4476967790BCF1150A7D410A7D4109AABF40B886D91F22A180916645809886D90B288CA27B4C89EB4C894468ED55FA2A9F9CDAFC8693619AA8AE4539C69DD9AEDA52DBB5FC4349B7229CE606B551669DDAAEDA5BB5F88C28AD5D735A0FC8AA54B234B48898F2249157ABD1416B492AB14455D58C4CDE42703505913C426DE210B62132DE2132DE2100484221710B10A6211D7122AA5F354D494BA0D49A912D44B84521C00008400000245CB4F91BCED16763B4B3B5193671F98828021014014841400A4100A0040000008484008086215010C38C8AA0ABDF109F6B20C31DE08000013008000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y28_N28
\mm_interconnect_0|rsp_mux|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~4_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a21~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a53\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \mm_interconnect_0|rsp_mux|src_payload~4_combout\);

-- Location: LCCOMB_X44_Y28_N18
\mm_interconnect_0|rsp_mux|src_payload~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~30_combout\ = (\mm_interconnect_0|rsp_mux|src_payload~29_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~4_combout\ & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~29_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	datad => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~30_combout\);

-- Location: LCCOMB_X44_Y28_N28
\nios2_gen2_0|cpu|av_ld_byte2_data[5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[5]~4_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_payload~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_payload~30_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[5]~4_combout\);

-- Location: FF_X44_Y28_N29
\nios2_gen2_0|cpu|av_ld_byte2_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[5]~4_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(5));

-- Location: LCCOMB_X47_Y26_N12
\nios2_gen2_0|cpu|E_logic_result[21]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[21]~26_combout\ = (\nios2_gen2_0|cpu|E_src2\(21) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(21)))))) # (!\nios2_gen2_0|cpu|E_src2\(21) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(21)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src2\(21),
	datad => \nios2_gen2_0|cpu|E_src1\(21),
	combout => \nios2_gen2_0|cpu|E_logic_result[21]~26_combout\);

-- Location: LCCOMB_X47_Y26_N20
\nios2_gen2_0|cpu|W_alu_result[21]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[21]~27_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[21]~26_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[21]~26_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|Add1~76_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[21]~27_combout\);

-- Location: FF_X47_Y26_N21
\nios2_gen2_0|cpu|W_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[21]~27_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(21));

-- Location: LCCOMB_X47_Y26_N28
\nios2_gen2_0|cpu|W_rf_wr_data[21]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[21]~31_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte2_data\(5))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & ((\nios2_gen2_0|cpu|W_alu_result\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte2_data\(5),
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(21),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[21]~31_combout\);

-- Location: LCCOMB_X52_Y26_N24
\nios2_gen2_0|cpu|d_writedata[26]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[26]~2_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	combout => \nios2_gen2_0|cpu|d_writedata[26]~2_combout\);

-- Location: FF_X52_Y26_N25
\nios2_gen2_0|cpu|d_writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[26]~2_combout\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(26));

-- Location: LCCOMB_X54_Y32_N30
\mm_interconnect_0|cmd_mux_001|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(26),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\);

-- Location: FF_X54_Y32_N31
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(26));

-- Location: LCCOMB_X54_Y31_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: FF_X54_Y31_N19
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X54_Y32_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(26),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7_combout\);

-- Location: LCCOMB_X52_Y31_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: FF_X52_Y31_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X54_Y32_N18
\mm_interconnect_0|cmd_mux_001|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(25),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\);

-- Location: FF_X54_Y32_N19
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(25));

-- Location: LCCOMB_X54_Y32_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(25),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6_combout\);

-- Location: LCCOMB_X52_Y31_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X52_Y31_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X50_Y30_N2
\mm_interconnect_0|cmd_mux_001|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(24),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\);

-- Location: FF_X50_Y30_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(24));

-- Location: LCCOMB_X51_Y30_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(24),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\);

-- Location: LCCOMB_X49_Y31_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\);

-- Location: FF_X49_Y31_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(28));

-- Location: FF_X49_Y31_N25
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X49_Y31_N24
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))))) # (!\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\);

-- Location: LCCOMB_X44_Y28_N26
\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\);

-- Location: FF_X44_Y28_N27
\nios2_gen2_0|cpu|av_ld_byte3_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|ALT_INV_av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte3_data\(4));

-- Location: FF_X44_Y28_N7
\nios2_gen2_0|cpu|av_ld_byte2_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[4]~5_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(4));

-- Location: LCCOMB_X47_Y26_N30
\nios2_gen2_0|cpu|E_logic_result[20]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[20]~27_combout\ = (\nios2_gen2_0|cpu|E_src2\(20) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(20)))))) # (!\nios2_gen2_0|cpu|E_src2\(20) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(20)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src2\(20),
	datad => \nios2_gen2_0|cpu|E_src1\(20),
	combout => \nios2_gen2_0|cpu|E_logic_result[20]~27_combout\);

-- Location: LCCOMB_X47_Y26_N6
\nios2_gen2_0|cpu|W_alu_result[20]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[20]~28_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[20]~27_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[20]~27_combout\,
	datab => \nios2_gen2_0|cpu|Add1~74_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[20]~28_combout\);

-- Location: FF_X47_Y26_N7
\nios2_gen2_0|cpu|W_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[20]~28_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(20));

-- Location: LCCOMB_X47_Y26_N14
\nios2_gen2_0|cpu|W_rf_wr_data[20]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[20]~32_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte2_data\(4))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & ((\nios2_gen2_0|cpu|W_alu_result\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|av_ld_byte2_data\(4),
	datad => \nios2_gen2_0|cpu|W_alu_result\(20),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[20]~32_combout\);

-- Location: LCCOMB_X46_Y23_N2
\nios2_gen2_0|cpu|R_src1[19]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[19]~47_combout\ = (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) & (!\nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \nios2_gen2_0|cpu|R_src1[19]~47_combout\);

-- Location: FF_X46_Y23_N3
\nios2_gen2_0|cpu|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[19]~47_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(19));

-- Location: LCCOMB_X45_Y28_N0
\nios2_gen2_0|cpu|E_logic_result[19]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[19]~28_combout\ = (\nios2_gen2_0|cpu|E_src1\(19) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|E_src2\(19) & \nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\nios2_gen2_0|cpu|E_src1\(19) & 
-- ((\nios2_gen2_0|cpu|E_src2\(19) & (\nios2_gen2_0|cpu|R_logic_op\(1))) # (!\nios2_gen2_0|cpu|E_src2\(19) & (!\nios2_gen2_0|cpu|R_logic_op\(1) & !\nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(19),
	datab => \nios2_gen2_0|cpu|E_src2\(19),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \nios2_gen2_0|cpu|E_logic_result[19]~28_combout\);

-- Location: LCCOMB_X45_Y28_N2
\nios2_gen2_0|cpu|W_alu_result[19]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[19]~29_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[19]~28_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|E_logic_result[19]~28_combout\,
	datad => \nios2_gen2_0|cpu|Add1~72_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[19]~29_combout\);

-- Location: FF_X45_Y28_N3
\nios2_gen2_0|cpu|W_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[19]~29_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(19));

-- Location: LCCOMB_X49_Y27_N24
\nios2_gen2_0|cpu|W_rf_wr_data[19]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[19]~33_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte2_data\(3))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(19) & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(19),
	datab => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|av_ld_byte2_data\(3),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[19]~33_combout\);

-- Location: LCCOMB_X50_Y27_N10
\nios2_gen2_0|cpu|E_st_data[20]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[20]~12_combout\ = (\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4)))) # (!\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datac => \nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \nios2_gen2_0|cpu|E_st_data[20]~12_combout\);

-- Location: FF_X50_Y27_N11
\nios2_gen2_0|cpu|d_writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[20]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(20));

-- Location: LCCOMB_X50_Y27_N4
\mm_interconnect_0|cmd_mux_002|src_payload~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(20),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~23_combout\);

-- Location: M9K_X33_Y16_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BDE0D866357BF91174E7886811BB4BACCDF90CC6AF7F22174E788681148A43DEEDF22E9CF886810CC74174E621A04334B9174E710D030E928680C40E80C40E80C0340600E0C7600002100400540401A03103800230C0318C0240024340601E4A0D04200013444B2B29122409112B5128973389AB9B2D18C500D22A001025200188501C380000704361A1A2050CC02AA1A8C00040B168840003813F344A20D10",
	mem_init1 => X"80E03834802245000DA02466888000020400010046008C006B0C4B000E0034C612800692850A140B0A28408201350828212340801BF11042A186E0A40C9400600CA104C02820000640006000E5A0900420600122A0000480002004000100180200428010008065829101472D72ACE0100802435202010175AF50224000800F00202000F2A10210000056000384401D9548240020000021291C40C28040104000305D8F0D3410018180000400A0040000407F06241B21280004004A1798C46194009868000049C83B5A9C8647843B51D4723F23B1510FD4753711084B9574B945546AC2276CA5F7E4132190C21AE5DBE96AEE736B56BFC41F559C321645308681",
	mem_init0 => X"084184E2094C8991646FE10DEA5571E6F9FF117EF22BBFDBFE4577F6FF90BCF1110B7D610B7D610DAABF48B886811F222192B97645D39886810FA98EA67BE899CB4899446AED55EA2ABFBEDAFC8697619AA8AE653BE6BFF9EEDE72FBB5FC434BB7329DF606B55166BFFAEEDE7BB5F88C2AA95953520FC8EA54B234A48C98F2249977ABD1436F49AEB144D4D58C4CDE4250B505993C426DE210B6213ADE213ADE2124884221510B10A2211D7122AA5F354FF9FBA0D49A912D44B84523D1500842A002045CB4F91BEEFF6FEBBFB7F571E6F9F98AB806575C034955C06A4575E054004444908488A296212114018C8020EBDF109F7BA28E3DF08000013008000100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X44_Y28_N20
\nios2_gen2_0|cpu|F_iw[18]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[18]~55_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\)) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a50\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a18~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[18]~55_combout\);

-- Location: LCCOMB_X44_Y28_N2
\mm_interconnect_0|rsp_mux|src_payload~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~36_combout\ = (\mm_interconnect_0|rsp_mux|src_payload~35_combout\) # ((\nios2_gen2_0|cpu|F_iw[18]~55_combout\ & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~35_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[18]~55_combout\,
	datad => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~36_combout\);

-- Location: LCCOMB_X44_Y28_N14
\nios2_gen2_0|cpu|av_ld_byte2_data[2]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[2]~7_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_payload~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_payload~36_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[2]~7_combout\);

-- Location: FF_X44_Y28_N15
\nios2_gen2_0|cpu|av_ld_byte2_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[2]~7_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(2));

-- Location: LCCOMB_X45_Y28_N10
\nios2_gen2_0|cpu|E_logic_result[18]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[18]~29_combout\ = (\nios2_gen2_0|cpu|E_src2\(18) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(18)))))) # (!\nios2_gen2_0|cpu|E_src2\(18) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src1\(18)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src1\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(18),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src1\(18),
	combout => \nios2_gen2_0|cpu|E_logic_result[18]~29_combout\);

-- Location: LCCOMB_X45_Y28_N4
\nios2_gen2_0|cpu|W_alu_result[18]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[18]~30_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[18]~29_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|Add1~70_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[18]~29_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[18]~30_combout\);

-- Location: FF_X45_Y28_N5
\nios2_gen2_0|cpu|W_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[18]~30_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(18));

-- Location: LCCOMB_X44_Y28_N30
\nios2_gen2_0|cpu|W_rf_wr_data[18]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[18]~34_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte2_data\(2))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & ((\nios2_gen2_0|cpu|W_alu_result\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|av_ld_byte2_data\(2),
	datad => \nios2_gen2_0|cpu|W_alu_result\(18),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[18]~34_combout\);

-- Location: LCCOMB_X49_Y26_N24
\nios2_gen2_0|cpu|E_src1[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[17]~0_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|D_iw\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datad => \nios2_gen2_0|cpu|D_iw\(21),
	combout => \nios2_gen2_0|cpu|E_src1[17]~0_combout\);

-- Location: LCCOMB_X47_Y27_N24
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\nios2_gen2_0|cpu|R_ctrl_break~q\) # ((\nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\ & !\nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datac => \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\);

-- Location: LCCOMB_X47_Y27_N0
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout\ = (\nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\) # ((\nios2_gen2_0|cpu|Add1~54_combout\ & (!\nios2_gen2_0|cpu|R_ctrl_exception~q\ & \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~54_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datac => \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~4_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout\);

-- Location: FF_X47_Y27_N1
\nios2_gen2_0|cpu|F_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(15));

-- Location: LCCOMB_X43_Y27_N28
\nios2_gen2_0|cpu|F_pc_plus_one[14]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ = (\nios2_gen2_0|cpu|F_pc\(14) & (!\nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ & VCC)) # (!\nios2_gen2_0|cpu|F_pc\(14) & (\nios2_gen2_0|cpu|F_pc_plus_one[13]~27\ $ (GND)))
-- \nios2_gen2_0|cpu|F_pc_plus_one[14]~29\ = CARRY((!\nios2_gen2_0|cpu|F_pc\(14) & !\nios2_gen2_0|cpu|F_pc_plus_one[13]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(14),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[13]~27\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[14]~29\);

-- Location: LCCOMB_X47_Y27_N20
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~21_combout\ = (\nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\ & (!\nios2_gen2_0|cpu|R_ctrl_break~q\ & ((\nios2_gen2_0|cpu|R_ctrl_exception~q\) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datac => \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~21_combout\);

-- Location: LCCOMB_X47_Y27_N26
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6_combout\ = (!\nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~21_combout\ & (!\nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\) # (!\nios2_gen2_0|cpu|Add1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~21_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datac => \nios2_gen2_0|cpu|Add1~52_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6_combout\);

-- Location: FF_X47_Y27_N27
\nios2_gen2_0|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(14));

-- Location: LCCOMB_X43_Y27_N30
\nios2_gen2_0|cpu|F_pc_plus_one[15]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\ = \nios2_gen2_0|cpu|F_pc_plus_one[14]~29\ $ (\nios2_gen2_0|cpu|F_pc\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|F_pc\(15),
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[14]~29\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\);

-- Location: FF_X49_Y26_N25
\nios2_gen2_0|cpu|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[17]~0_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[15]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(17));

-- Location: LCCOMB_X49_Y26_N28
\nios2_gen2_0|cpu|E_logic_result[17]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[17]~1_combout\ = (\nios2_gen2_0|cpu|E_src1\(17) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(17)))))) # (!\nios2_gen2_0|cpu|E_src1\(17) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(17)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(17),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src2\(17),
	combout => \nios2_gen2_0|cpu|E_logic_result[17]~1_combout\);

-- Location: LCCOMB_X43_Y26_N24
\nios2_gen2_0|cpu|W_alu_result[17]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[17]~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[17]~1_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[17]~1_combout\,
	datab => \nios2_gen2_0|cpu|Add1~54_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[17]~0_combout\);

-- Location: FF_X43_Y26_N25
\nios2_gen2_0|cpu|W_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[17]~0_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(17));

-- Location: LCCOMB_X43_Y26_N14
\nios2_gen2_0|cpu|W_rf_wr_data[17]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[17]~12_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte2_data\(1))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & ((\nios2_gen2_0|cpu|W_alu_result\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte2_data\(1),
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(17),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[17]~12_combout\);

-- Location: LCCOMB_X49_Y26_N10
\nios2_gen2_0|cpu|E_src1[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[16]~1_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16)))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|D_iw\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(20),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	combout => \nios2_gen2_0|cpu|E_src1[16]~1_combout\);

-- Location: FF_X49_Y26_N11
\nios2_gen2_0|cpu|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[16]~1_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[14]~28_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(16));

-- Location: LCCOMB_X49_Y26_N30
\nios2_gen2_0|cpu|E_logic_result[16]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[16]~2_combout\ = (\nios2_gen2_0|cpu|E_src1\(16) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(16)))))) # (!\nios2_gen2_0|cpu|E_src1\(16) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(16)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(16),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src2\(16),
	combout => \nios2_gen2_0|cpu|E_logic_result[16]~2_combout\);

-- Location: LCCOMB_X43_Y26_N18
\nios2_gen2_0|cpu|W_alu_result[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[16]~1_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[16]~2_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[16]~2_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|Add1~52_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[16]~1_combout\);

-- Location: FF_X43_Y26_N19
\nios2_gen2_0|cpu|W_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[16]~1_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(16));

-- Location: LCCOMB_X43_Y26_N16
\nios2_gen2_0|cpu|W_rf_wr_data[16]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[16]~13_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte2_data\(0))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & \nios2_gen2_0|cpu|W_alu_result\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte2_data\(0),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(16),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[16]~13_combout\);

-- Location: LCCOMB_X44_Y26_N24
\nios2_gen2_0|cpu|E_src1[13]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[13]~4_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13)))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|D_iw\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(17),
	datab => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	combout => \nios2_gen2_0|cpu|E_src1[13]~4_combout\);

-- Location: FF_X44_Y26_N25
\nios2_gen2_0|cpu|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[13]~4_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(13));

-- Location: FF_X46_Y26_N21
\nios2_gen2_0|cpu|E_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~12_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(13));

-- Location: LCCOMB_X46_Y26_N24
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~5_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(13)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(11),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(13),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~5_combout\);

-- Location: FF_X46_Y26_N25
\nios2_gen2_0|cpu|E_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~5_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(12));

-- Location: LCCOMB_X46_Y26_N26
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~6_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(12)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(10),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(12),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~6_combout\);

-- Location: FF_X46_Y26_N27
\nios2_gen2_0|cpu|E_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~6_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(11));

-- Location: LCCOMB_X46_Y26_N12
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~7_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(11))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(11),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(9),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~7_combout\);

-- Location: FF_X46_Y26_N13
\nios2_gen2_0|cpu|E_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~7_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(10));

-- Location: LCCOMB_X46_Y26_N6
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~8_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(10)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(8),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(10),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~8_combout\);

-- Location: FF_X46_Y26_N7
\nios2_gen2_0|cpu|E_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~8_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(9));

-- Location: LCCOMB_X46_Y26_N16
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~9_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(9)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(7),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(9),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~9_combout\);

-- Location: FF_X46_Y26_N17
\nios2_gen2_0|cpu|E_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~9_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(8));

-- Location: LCCOMB_X46_Y26_N10
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(8))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(8),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(6),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10_combout\);

-- Location: FF_X46_Y26_N11
\nios2_gen2_0|cpu|E_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~10_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(7));

-- Location: LCCOMB_X46_Y27_N22
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~11_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(7))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(7),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(5),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~11_combout\);

-- Location: FF_X46_Y27_N23
\nios2_gen2_0|cpu|E_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~11_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(6));

-- Location: LCCOMB_X46_Y25_N8
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(6))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(6),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(4),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~0_combout\);

-- Location: FF_X46_Y25_N9
\nios2_gen2_0|cpu|E_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~0_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(5));

-- Location: LCCOMB_X46_Y25_N18
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~13_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(5)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(3),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(5),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~13_combout\);

-- Location: FF_X46_Y25_N19
\nios2_gen2_0|cpu|E_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~13_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(4));

-- Location: LCCOMB_X46_Y25_N12
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(4)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(2),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(4),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\);

-- Location: FF_X46_Y25_N13
\nios2_gen2_0|cpu|E_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~14_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(3));

-- Location: LCCOMB_X46_Y25_N22
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(3))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(3),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(1),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\);

-- Location: FF_X46_Y25_N23
\nios2_gen2_0|cpu|E_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~15_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(2));

-- Location: LCCOMB_X46_Y25_N0
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(2))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(2),
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(0),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\);

-- Location: FF_X46_Y25_N1
\nios2_gen2_0|cpu|E_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~17_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(1));

-- Location: LCCOMB_X46_Y25_N26
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(1)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(1),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout\);

-- Location: FF_X46_Y25_N27
\nios2_gen2_0|cpu|E_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~18_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(0));

-- Location: LCCOMB_X46_Y25_N6
\nios2_gen2_0|cpu|E_shift_rot_fill_bit~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_shift_logical~q\ & ((\nios2_gen2_0|cpu|R_ctrl_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(0))) # (!\nios2_gen2_0|cpu|R_ctrl_rot_right~q\ & 
-- ((\nios2_gen2_0|cpu|E_shift_rot_result\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_rot_right~q\,
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_logical~q\,
	datac => \nios2_gen2_0|cpu|E_shift_rot_result\(0),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(31),
	combout => \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\);

-- Location: LCCOMB_X46_Y25_N28
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0_combout\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(30),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout\);

-- Location: FF_X46_Y25_N29
\nios2_gen2_0|cpu|E_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~20_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(31),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(31));

-- Location: LCCOMB_X46_Y25_N14
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(31)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(29),
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(31),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22_combout\);

-- Location: FF_X46_Y25_N15
\nios2_gen2_0|cpu|E_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~22_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(30),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(30));

-- Location: LCCOMB_X46_Y25_N24
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~24_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(30)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(28),
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(30),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~24_combout\);

-- Location: FF_X46_Y25_N25
\nios2_gen2_0|cpu|E_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~24_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(29));

-- Location: LCCOMB_X46_Y25_N10
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~25_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(29))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(29),
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(27),
	datad => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~25_combout\);

-- Location: FF_X46_Y25_N11
\nios2_gen2_0|cpu|E_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~25_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(28),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(28));

-- Location: LCCOMB_X46_Y25_N20
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~31_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(28))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(28),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(26),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~31_combout\);

-- Location: FF_X46_Y25_N21
\nios2_gen2_0|cpu|E_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~31_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(27));

-- Location: LCCOMB_X46_Y25_N4
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~26_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(27)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(25),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(27),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~26_combout\);

-- Location: FF_X46_Y25_N5
\nios2_gen2_0|cpu|E_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~26_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(26),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(26));

-- Location: LCCOMB_X46_Y25_N30
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~27_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(26))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(26),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(24),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~27_combout\);

-- Location: FF_X46_Y25_N31
\nios2_gen2_0|cpu|E_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~27_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(25),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(25));

-- Location: LCCOMB_X46_Y25_N16
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~28_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(25))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(25),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(23),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~28_combout\);

-- Location: FF_X46_Y25_N17
\nios2_gen2_0|cpu|E_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~28_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(24),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(24));

-- Location: LCCOMB_X46_Y25_N2
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~29_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(24)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(22),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(24),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~29_combout\);

-- Location: FF_X46_Y25_N3
\nios2_gen2_0|cpu|E_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~29_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(23));

-- Location: LCCOMB_X46_Y26_N14
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~30_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(23))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(23),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(21),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~30_combout\);

-- Location: FF_X46_Y26_N15
\nios2_gen2_0|cpu|E_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~30_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(22),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(22));

-- Location: LCCOMB_X46_Y26_N28
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(22))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(22),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(20),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23_combout\);

-- Location: FF_X46_Y26_N29
\nios2_gen2_0|cpu|E_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~23_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(21));

-- Location: LCCOMB_X46_Y26_N18
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(21)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(19),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(21),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout\);

-- Location: FF_X46_Y26_N19
\nios2_gen2_0|cpu|E_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~21_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(20));

-- Location: LCCOMB_X46_Y26_N8
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(20)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(18),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(20),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout\);

-- Location: FF_X46_Y26_N9
\nios2_gen2_0|cpu|E_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~19_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(19));

-- Location: LCCOMB_X46_Y26_N30
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(19))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_result\(19),
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(17),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\);

-- Location: FF_X46_Y26_N31
\nios2_gen2_0|cpu|E_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~16_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(18));

-- Location: LCCOMB_X46_Y26_N0
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~1_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(18))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(18),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(16),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~1_combout\);

-- Location: FF_X46_Y26_N1
\nios2_gen2_0|cpu|E_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~1_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(17));

-- Location: LCCOMB_X46_Y26_N2
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~2_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(17)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(15),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(17),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~2_combout\);

-- Location: FF_X46_Y26_N3
\nios2_gen2_0|cpu|E_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~2_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(16));

-- Location: LCCOMB_X46_Y26_N4
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~3_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(16)))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(14),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(16),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~3_combout\);

-- Location: FF_X46_Y26_N5
\nios2_gen2_0|cpu|E_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~3_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(15));

-- Location: LCCOMB_X46_Y26_N22
\nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~4_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & (\nios2_gen2_0|cpu|E_shift_rot_result\(15))) # (!\nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\ & ((\nios2_gen2_0|cpu|E_shift_rot_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_result\(15),
	datab => \nios2_gen2_0|cpu|R_ctrl_shift_rot_right~q\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_result\(13),
	combout => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~4_combout\);

-- Location: FF_X46_Y26_N23
\nios2_gen2_0|cpu|E_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~4_combout\,
	asdata => \nios2_gen2_0|cpu|E_src1\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_result\(14));

-- Location: FF_X43_Y26_N23
\nios2_gen2_0|cpu|W_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[14]~3_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(14));

-- Location: LCCOMB_X46_Y33_N12
\jtag_uart_0|woverflow~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|woverflow~3_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(2) & (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & (\nios2_gen2_0|cpu|d_write~q\ & \jtag_uart_0|av_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datac => \nios2_gen2_0|cpu|d_write~q\,
	datad => \jtag_uart_0|av_waitrequest~1_combout\,
	combout => \jtag_uart_0|woverflow~3_combout\);

-- Location: LCCOMB_X46_Y33_N26
\jtag_uart_0|woverflow~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|woverflow~2_combout\ = (\jtag_uart_0|woverflow~3_combout\ & (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) # (!\jtag_uart_0|woverflow~3_combout\ & ((\jtag_uart_0|woverflow~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \jtag_uart_0|woverflow~q\,
	datad => \jtag_uart_0|woverflow~3_combout\,
	combout => \jtag_uart_0|woverflow~2_combout\);

-- Location: FF_X46_Y33_N27
\jtag_uart_0|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|woverflow~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|woverflow~q\);

-- Location: FF_X46_Y33_N11
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|woverflow~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X51_Y30_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\);

-- Location: FF_X51_Y30_N5
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(14));

-- Location: FF_X51_Y30_N13
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(14),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14));

-- Location: LCCOMB_X46_Y33_N10
\mm_interconnect_0|rsp_mux|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~15_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(14),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14),
	combout => \mm_interconnect_0|rsp_mux|src_payload~15_combout\);

-- Location: LCCOMB_X46_Y33_N4
\mm_interconnect_0|rsp_mux|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~16_combout\ = (\mm_interconnect_0|rsp_mux|src_payload~15_combout\) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \nios2_gen2_0|cpu|F_iw[14]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[14]~36_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_payload~15_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~16_combout\);

-- Location: LCCOMB_X44_Y29_N28
\nios2_gen2_0|cpu|av_ld_byte1_data[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_payload~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \mm_interconnect_0|rsp_mux|src_payload~16_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\);

-- Location: LCCOMB_X46_Y27_N8
\nios2_gen2_0|cpu|E_logic_result[1]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[1]~30_combout\ = (\nios2_gen2_0|cpu|E_src1\(1) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|E_src2\(1) & \nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\nios2_gen2_0|cpu|E_src1\(1) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & (\nios2_gen2_0|cpu|E_src2\(1))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|E_src2\(1) & !\nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(1),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|E_src2\(1),
	datad => \nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \nios2_gen2_0|cpu|E_logic_result[1]~30_combout\);

-- Location: LCCOMB_X47_Y25_N10
\nios2_gen2_0|cpu|W_alu_result[1]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[1]~17_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[1]~30_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~10_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[1]~30_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[1]~17_combout\);

-- Location: FF_X47_Y25_N11
\nios2_gen2_0|cpu|W_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[1]~17_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(1));

-- Location: LCCOMB_X49_Y25_N26
\nios2_gen2_0|cpu|E_logic_result[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[0]~16_combout\ = (\nios2_gen2_0|cpu|E_src1\(0) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(0)))))) # (!\nios2_gen2_0|cpu|E_src1\(0) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(0)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src1\(0),
	datad => \nios2_gen2_0|cpu|E_src2\(0),
	combout => \nios2_gen2_0|cpu|E_logic_result[0]~16_combout\);

-- Location: LCCOMB_X47_Y25_N24
\nios2_gen2_0|cpu|W_alu_result[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[0]~16_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[0]~16_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~8_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[0]~16_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[0]~16_combout\);

-- Location: FF_X47_Y25_N25
\nios2_gen2_0|cpu|W_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[0]~16_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(0));

-- Location: LCCOMB_X47_Y25_N6
\nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\ = (!\nios2_gen2_0|cpu|av_ld_align_cycle\(0) & ((\mm_interconnect_0|rsp_mux|WideOr1~2_combout\) # (!\nios2_gen2_0|cpu|d_read~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_read~q\,
	datac => \nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datad => \mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\);

-- Location: FF_X47_Y25_N7
\nios2_gen2_0|cpu|av_ld_align_cycle[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_align_cycle\(0));

-- Location: LCCOMB_X47_Y25_N16
\nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\ = (\nios2_gen2_0|cpu|d_read~q\ & (\mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & (\nios2_gen2_0|cpu|av_ld_align_cycle\(0) $ (\nios2_gen2_0|cpu|av_ld_align_cycle\(1))))) # (!\nios2_gen2_0|cpu|d_read~q\ 
-- & (\nios2_gen2_0|cpu|av_ld_align_cycle\(0) $ ((\nios2_gen2_0|cpu|av_ld_align_cycle\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datab => \nios2_gen2_0|cpu|d_read~q\,
	datac => \nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	datad => \mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\);

-- Location: FF_X47_Y25_N17
\nios2_gen2_0|cpu|av_ld_align_cycle[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_align_cycle\(1));

-- Location: LCCOMB_X47_Y25_N28
\nios2_gen2_0|cpu|av_ld_rshift8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(1) & (((\nios2_gen2_0|cpu|W_alu_result\(0) & !\nios2_gen2_0|cpu|av_ld_align_cycle\(0))) # (!\nios2_gen2_0|cpu|av_ld_align_cycle\(1)))) # (!\nios2_gen2_0|cpu|W_alu_result\(1) & 
-- (\nios2_gen2_0|cpu|W_alu_result\(0) & (!\nios2_gen2_0|cpu|av_ld_align_cycle\(1) & !\nios2_gen2_0|cpu|av_ld_align_cycle\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(1),
	datab => \nios2_gen2_0|cpu|W_alu_result\(0),
	datac => \nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	datad => \nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	combout => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\);

-- Location: LCCOMB_X51_Y26_N4
\nios2_gen2_0|cpu|av_ld_byte1_data_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\) # (((\nios2_gen2_0|cpu|D_iw\(4)) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|D_ctrl_mem16~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\);

-- Location: FF_X44_Y29_N29
\nios2_gen2_0|cpu|av_ld_byte1_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[6]~2_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(6));

-- Location: LCCOMB_X43_Y26_N28
\nios2_gen2_0|cpu|W_rf_wr_data[14]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[14]~15_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte1_data\(6))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(14) & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(14),
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte1_data\(6),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[14]~15_combout\);

-- Location: LCCOMB_X52_Y26_N6
\nios2_gen2_0|cpu|E_st_data[18]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[18]~14_combout\ = (\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2)))) # (!\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	combout => \nios2_gen2_0|cpu|E_st_data[18]~14_combout\);

-- Location: FF_X52_Y26_N7
\nios2_gen2_0|cpu|d_writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[18]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(18));

-- Location: LCCOMB_X54_Y26_N28
\mm_interconnect_0|cmd_mux_001|src_payload~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\ = (\nios2_gen2_0|cpu|d_writedata\(18) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(18),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\);

-- Location: FF_X54_Y26_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(18));

-- Location: LCCOMB_X55_Y31_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(18),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(18),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~25_combout\);

-- Location: FF_X51_Y33_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(10),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10));

-- Location: LCCOMB_X54_Y33_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: FF_X54_Y33_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCCOMB_X54_Y32_N0
\mm_interconnect_0|cmd_mux_001|src_payload~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(7),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\);

-- Location: FF_X54_Y32_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(7));

-- Location: LCCOMB_X54_Y32_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(7),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20_combout\);

-- Location: LCCOMB_X49_Y30_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\);

-- Location: FF_X49_Y30_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(19));

-- Location: FF_X49_Y30_N25
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(19),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X47_Y30_N4
\mm_interconnect_0|rsp_mux_001|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~6_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~6_combout\);

-- Location: LCCOMB_X47_Y30_N14
\nios2_gen2_0|cpu|F_iw[19]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[19]~54_combout\ = ((\mm_interconnect_0|rsp_mux_001|src_payload~6_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \mm_interconnect_0|rsp_mux|src_payload~6_combout\))) # (!\nios2_gen2_0|cpu|D_iw[31]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~6_combout\,
	datac => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datad => \mm_interconnect_0|rsp_mux_001|src_payload~6_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[19]~54_combout\);

-- Location: FF_X47_Y30_N15
\nios2_gen2_0|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[19]~54_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(19));

-- Location: LCCOMB_X50_Y26_N16
\nios2_gen2_0|cpu|R_src2_lo[13]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[13]~10_combout\ = (!\nios2_gen2_0|cpu|E_src2[10]~15_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(19))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(19),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datac => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \nios2_gen2_0|cpu|E_src2[10]~15_combout\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[13]~10_combout\);

-- Location: FF_X50_Y26_N17
\nios2_gen2_0|cpu|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[13]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(13));

-- Location: LCCOMB_X44_Y26_N0
\nios2_gen2_0|cpu|E_logic_result[13]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[13]~12_combout\ = (\nios2_gen2_0|cpu|E_src2\(13) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|E_src1\(13) & \nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\nios2_gen2_0|cpu|E_src2\(13) & 
-- ((\nios2_gen2_0|cpu|E_src1\(13) & (\nios2_gen2_0|cpu|R_logic_op\(1))) # (!\nios2_gen2_0|cpu|E_src1\(13) & (!\nios2_gen2_0|cpu|R_logic_op\(1) & !\nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(13),
	datab => \nios2_gen2_0|cpu|E_src1\(13),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \nios2_gen2_0|cpu|E_logic_result[13]~12_combout\);

-- Location: LCCOMB_X42_Y27_N10
\nios2_gen2_0|cpu|W_alu_result[13]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[13]~4_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[13]~12_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|E_logic_result[13]~12_combout\,
	datad => \nios2_gen2_0|cpu|Add1~46_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[13]~4_combout\);

-- Location: FF_X42_Y27_N11
\nios2_gen2_0|cpu|W_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[13]~4_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(13));

-- Location: LCCOMB_X42_Y27_N14
\nios2_gen2_0|cpu|W_rf_wr_data[13]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[13]~16_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte1_data\(5))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & \nios2_gen2_0|cpu|W_alu_result\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|av_ld_byte1_data\(5),
	datac => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(13),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[13]~16_combout\);

-- Location: LCCOMB_X50_Y27_N14
\nios2_gen2_0|cpu|E_st_data[19]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[19]~13_combout\ = (\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datac => \nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	combout => \nios2_gen2_0|cpu|E_st_data[19]~13_combout\);

-- Location: FF_X50_Y27_N15
\nios2_gen2_0|cpu|d_writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[19]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(19));

-- Location: LCCOMB_X50_Y30_N6
\mm_interconnect_0|cmd_mux_002|src_payload~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ = (\nios2_gen2_0|cpu|d_writedata\(19) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(19),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~24_combout\);

-- Location: M9K_X53_Y18_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000211388200523F9116227880890B94B844CE90400A47F221622788089048241C8EDF22C44F88089000DC1622620224101B91622710113AE9322808C86808C8680883404604C57408403060000540441A023210100208078800201000340441C499D00A01133C449226983042D510A582C1112C19DC3295C648052290010216780C0481208000930005C10200679C80A84B88000201110020002011F3238804E8",
	mem_init1 => X"00626004BD0004000CA024540880000218000090C2008C002B4C4A800E0014C612C0069224489408982801A2403100882564120408000040A09AC0A028710058021904202924001448000800C5A09001201002208000018000001400000050020040919010006102910147AD52BCA010010043D200000159AF51064000880F0020A800F2A11E00000000001384C2159108E40000040063A97DC3810000100200004888807400078B80000401A00C0000407A062B3B222800040040139844600C41BC00000021C83B5A92C167840B53D4321F21B55103D4F53710280B9154BD44506842076CA5F3A410B058C20A45D3E96AAD136B56BFC41655440B1165308089",
	mem_init0 => X"014594E20942C859166FE105EE75112671FF1012B2038059DE40701677903CF105027D41027D4101AABF40B880890F20A08091664588988089036A8DAA7B4AA9CB6AA94428ED55EA2A9D9CDA7C8293619AA8AE4539C69DDBAEDA52DBB5FC4149B7229CE606B551669DDBAEDA5BB5F88428A95953525FC82A54B204A48898F2049157ABD1416B492AB14474D58C4CDE40532565913C40EDE206B6207ADE207ADE2001C8022051031032201D7162AA5F754D494BA0D49A932D4CB8452E000088000008A41CB4F90BCE01676380B3B5112671F98C2C021916035C61602AD190B0548400000480020806200440018C80802F8F101F6B31821DE08000013028020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y25_N18
\mm_interconnect_0|rsp_mux|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~6_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a19~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a51\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~6_combout\);

-- Location: FF_X49_Y34_N7
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout\,
	asdata => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X49_Y30_N24
\mm_interconnect_0|rsp_mux|src_payload~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~33_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19)) # 
-- ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(19),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(19),
	combout => \mm_interconnect_0|rsp_mux|src_payload~33_combout\);

-- Location: LCCOMB_X49_Y30_N20
\mm_interconnect_0|rsp_mux|src_payload~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~34_combout\ = (\mm_interconnect_0|rsp_mux|src_payload~33_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~6_combout\ & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|rsp_mux|src_payload~6_combout\,
	datac => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_payload~33_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~34_combout\);

-- Location: LCCOMB_X49_Y27_N16
\nios2_gen2_0|cpu|av_ld_byte2_data[3]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[3]~6_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~34_combout\,
	datab => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[3]~6_combout\);

-- Location: FF_X49_Y27_N17
\nios2_gen2_0|cpu|av_ld_byte2_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[3]~6_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(3));

-- Location: FF_X44_Y29_N11
\nios2_gen2_0|cpu|av_ld_byte1_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[3]~5_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(3));

-- Location: LCCOMB_X42_Y27_N0
\nios2_gen2_0|cpu|W_rf_wr_data[11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[11]~18_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte1_data\(3))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & \nios2_gen2_0|cpu|W_alu_result\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte1_data\(3),
	datab => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \nios2_gen2_0|cpu|W_alu_result\(11),
	datad => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[11]~18_combout\);

-- Location: LCCOMB_X49_Y26_N22
\nios2_gen2_0|cpu|E_src1[14]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[14]~3_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|D_iw\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datad => \nios2_gen2_0|cpu|D_iw\(18),
	combout => \nios2_gen2_0|cpu|E_src1[14]~3_combout\);

-- Location: FF_X49_Y26_N23
\nios2_gen2_0|cpu|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[14]~3_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(14));

-- Location: LCCOMB_X43_Y26_N6
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~8_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~48_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \nios2_gen2_0|cpu|Add1~48_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_plus_one[12]~24_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~8_combout\);

-- Location: FF_X43_Y26_N7
\nios2_gen2_0|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(12));

-- Location: LCCOMB_X43_Y26_N30
\mm_interconnect_0|cmd_mux_002|src_data[50]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(50) = (\nios2_gen2_0|cpu|F_pc\(12) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\nios2_gen2_0|cpu|W_alu_result\(14) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))))) # (!\nios2_gen2_0|cpu|F_pc\(12) & 
-- (((\nios2_gen2_0|cpu|W_alu_result\(14) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(12),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \nios2_gen2_0|cpu|W_alu_result\(14),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(50));

-- Location: LCCOMB_X47_Y24_N8
\mm_interconnect_0|cmd_mux_002|src_data[33]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(33) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_byteenable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_byteenable\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(33));

-- Location: M9K_X33_Y12_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000092018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000128000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B5B0002B172F2CC00067F00510B5E84754EE0562E5E59800067F005104824041067AAC0CBF0051013321E066201441489996067200A30E900A01810601C10601C2300E08644B4010E4C082C0500C11806041010120A10810400105C300C118440D083E0811300C300F7EDC080F044073A012B38101610B5D00562A030001A06C86900508004035004208682400408220A400784011006406000310310900400",
	mem_init1 => X"7E29024580D0868F08180420081460C4604B03010501800F281CC801D807940E3200EC0F7EB870300DE000400019008801A0A080080040042282C080081400C214058408012413105109B380D1AC925108205520807A167001BC0840C1E020081E6190A000586014141E4C1AD282241A142C562950000811034202C0788007A068A0E2B200020080C58034D1847075819400D814B84068AC08082090819025C5040880003000C00403400481A0C01A004860021013000FF800206412180CF201408001FFFE03C8337ED4824ED80B7151309F09B95201DC5777E0080BD156B35E73EC44066CA5D3B8112090C2020001E00CAC241039C3C412D50C125245310051",
	mem_init0 => X"015155E408040080200FDE0439CD0910446F1092B203B4110F80768443E03CFE010379E10379E101AABF16BF00510F2020AD9763758199005103A59E967B4859DB48597820C0000EBA9C11DB7C829BE0DAF8A0452107D5D99EF9C6CEEFFC814DF02290860FB5D1E6D5DA9EF8CD37F9000CB9995B5209F00BF4F2006000000C048012D4AA14B748226021001CC16CC7805C2515913F806DFC08B62032DFC032DFC068080220F1031062280144880B928CEC010116177A8481527A4331E001081EA852041CB5F9030CD104603413951932713E804B0200058C48024118400228261200441080012006200021058C8A8003AF20016F00C355670F0F017609E0F102",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y26_N20
\mm_interconnect_0|cmd_mux_002|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(15),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~16_combout\);

-- Location: M9K_X33_Y25_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0F66660F4466F06666666666555555555555555555555555555555",
	mem_init0 => X"55555555555555555555555555555555554444444444444444444444444444444444444444444444444444444444444444333333333333333333333333333333333333333333333333333333333333333322222222222222222222222222222222222222222222222222222200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E23000000000000000000000000000003000000000110000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X36_Y25_N24
\nios2_gen2_0|cpu|F_iw[10]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[10]~43_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a42\,
	combout => \nios2_gen2_0|cpu|F_iw[10]~43_combout\);

-- Location: LCCOMB_X49_Y36_N24
\jtag_uart_0|ac~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ac~0_combout\ = (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\) # (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0_q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0_q\,
	combout => \jtag_uart_0|ac~0_combout\);

-- Location: LCCOMB_X49_Y29_N26
\jtag_uart_0|ac~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|ac~1_combout\ = (\jtag_uart_0|ac~0_combout\) # ((\jtag_uart_0|ac~q\ & ((!\jtag_uart_0|ien_AE~2_combout\) # (!\nios2_gen2_0|cpu|d_writedata\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|ac~0_combout\,
	datab => \nios2_gen2_0|cpu|d_writedata\(10),
	datac => \jtag_uart_0|ac~q\,
	datad => \jtag_uart_0|ien_AE~2_combout\,
	combout => \jtag_uart_0|ac~1_combout\);

-- Location: FF_X49_Y29_N27
\jtag_uart_0|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|ac~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|ac~q\);

-- Location: FF_X49_Y29_N5
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|ac~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X49_Y29_N4
\mm_interconnect_0|rsp_mux|src_payload~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~22_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(10),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10),
	combout => \mm_interconnect_0|rsp_mux|src_payload~22_combout\);

-- Location: LCCOMB_X49_Y29_N30
\mm_interconnect_0|rsp_mux|src_payload~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~23_combout\ = (\mm_interconnect_0|rsp_mux|src_payload~22_combout\) # ((\nios2_gen2_0|cpu|F_iw[10]~43_combout\ & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|F_iw[10]~43_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_payload~22_combout\,
	datad => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~23_combout\);

-- Location: LCCOMB_X44_Y29_N20
\nios2_gen2_0|cpu|av_ld_byte1_data[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[2]~6_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_payload~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~23_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[2]~6_combout\);

-- Location: FF_X44_Y29_N21
\nios2_gen2_0|cpu|av_ld_byte1_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[2]~6_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(2));

-- Location: LCCOMB_X44_Y25_N20
\nios2_gen2_0|cpu|W_rf_wr_data[10]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[10]~19_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte1_data\(2))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_alu_result\(10) & ((!\nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(10),
	datac => \nios2_gen2_0|cpu|av_ld_byte1_data\(2),
	datad => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[10]~19_combout\);

-- Location: LCCOMB_X51_Y26_N22
\nios2_gen2_0|cpu|E_st_data[17]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[17]~15_combout\ = (\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1)))) # (!\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	datac => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	combout => \nios2_gen2_0|cpu|E_st_data[17]~15_combout\);

-- Location: FF_X51_Y26_N23
\nios2_gen2_0|cpu|d_writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[17]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(17));

-- Location: LCCOMB_X50_Y30_N16
\mm_interconnect_0|cmd_mux_002|src_payload~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(17),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~26_combout\);

-- Location: M9K_X33_Y29_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000211908642533E91160A7886811B94BAC4CE90C84A67D22160A788681148A43CCEDF22C14F886810885C160A621A04320B9160A710D03AE930280838680838680863404384C67D508020A0008540431A020E101002080180A0201020340431E4A0D14200410044AA22983054D510F5828151281BBCB2D5C44005228409025678080409018210030404E802284314C0280A880000011100081030130321880DF8",
	mem_init1 => X"8062302488000C000DA024460C8000002D00000400808C002B0C4B800E0014C612C00612A54A90099A2000CA401108882563520009D01040219AC4A82C3012480089AC203144119450000800C5A09205201018208000010000001003C000400000711595000061028101450D52A4A0100200034000098155AF50024000800F0820A000F22202100000160213844417910964000000016AB9BEC5C0800010400020488F8D740082A280000421A4840000406F060C1B2B28000400C8139844600451CC40000009C83B5A908047842B5554321F21B9510BD5557711084B9575B945546AC2276CA5F3A4102010C21A7DD3E97AEC537B77BFC4175594021045308681",
	mem_init0 => X"084104E20B408811047FE10DEE75397671FF111AB223B659DE4476D67790BCF1110A7D410A7D4109AABF48B886811F22219099E645829886810B228C8A7B6A29CB6A294468ED55EA2A9F9CDAFC8693619AA8AE6539C69DDDBEDA5ADBB5FC4349B7329CE606B551669DDFAEDB5BB5F88C28A95953525FC8AA54B234A48C98F2249977ABD1476B49AEB14454D58C4CDE42513535993C426DE212B6213ADE213ADE2101084621510B10F2211D7122AA5F354DE96BA0D49A912D44B84725F00008400008845CB4F91BCED96763B6B3B5397671F98CBC021C1E014C65E02A51C0F0148400008084028886210150018C8AA08BDF109F6B20C71DE08000013008020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y30_N6
\nios2_gen2_0|cpu|F_iw[17]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[17]~57_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a49~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[17]~57_combout\);

-- Location: FF_X49_Y34_N3
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout\,
	asdata => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X49_Y30_N10
\mm_interconnect_0|rsp_mux|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~9_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17) & 
-- (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(17),
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux|src_payload~9_combout\);

-- Location: LCCOMB_X45_Y30_N14
\mm_interconnect_0|rsp_mux|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~10_combout\ = (\mm_interconnect_0|rsp_mux|src_payload~9_combout\) # ((\nios2_gen2_0|cpu|F_iw[17]~57_combout\ & \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[17]~57_combout\,
	datac => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_payload~9_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~10_combout\);

-- Location: LCCOMB_X49_Y27_N14
\nios2_gen2_0|cpu|av_ld_byte2_data[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_payload~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_payload~10_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\);

-- Location: FF_X49_Y27_N15
\nios2_gen2_0|cpu|av_ld_byte2_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[1]~0_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(1));

-- Location: FF_X44_Y29_N23
\nios2_gen2_0|cpu|av_ld_byte1_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[1]~7_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(1));

-- Location: LCCOMB_X42_Y27_N26
\nios2_gen2_0|cpu|W_rf_wr_data[9]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[9]~20_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte1_data\(1))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & ((\nios2_gen2_0|cpu|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte1_data\(1),
	datad => \nios2_gen2_0|cpu|W_alu_result\(9),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[9]~20_combout\);

-- Location: LCCOMB_X52_Y26_N10
\nios2_gen2_0|cpu|E_st_data[15]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[15]~7_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))) # (!\nios2_gen2_0|cpu|D_iw\(4) & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datac => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|E_st_data[15]~7_combout\);

-- Location: FF_X52_Y26_N11
\nios2_gen2_0|cpu|d_writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[15]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(15));

-- Location: LCCOMB_X52_Y26_N22
\mm_interconnect_0|cmd_mux_001|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(15),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\);

-- Location: FF_X52_Y26_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(15));

-- Location: LCCOMB_X52_Y32_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: FF_X52_Y32_N19
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCCOMB_X52_Y32_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(15),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout\);

-- Location: LCCOMB_X51_Y30_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\);

-- Location: FF_X51_Y30_N31
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X51_Y30_N24
\nios2_gen2_0|cpu|E_st_data[14]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[14]~6_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))) # (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datac => \nios2_gen2_0|cpu|D_iw\(4),
	datad => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	combout => \nios2_gen2_0|cpu|E_st_data[14]~6_combout\);

-- Location: FF_X51_Y30_N25
\nios2_gen2_0|cpu|d_writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[14]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(14));

-- Location: LCCOMB_X51_Y30_N16
\mm_interconnect_0|cmd_mux_001|src_payload~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(14),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\);

-- Location: FF_X51_Y30_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(14));

-- Location: LCCOMB_X51_Y30_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(14),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout\);

-- Location: LCCOMB_X50_Y36_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83_combout\);

-- Location: FF_X50_Y36_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\);

-- Location: LCCOMB_X51_Y36_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ & (\altera_internal_jtag~TDIUTAP\)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(16),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X52_Y33_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: FF_X52_Y33_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCCOMB_X52_Y33_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(13),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\);

-- Location: LCCOMB_X51_Y33_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(15))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~69_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\);

-- Location: LCCOMB_X50_Y36_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4)) # 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\);

-- Location: FF_X51_Y33_N19
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~70_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(14));

-- Location: LCCOMB_X52_Y35_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(14),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X52_Y35_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14));

-- Location: LCCOMB_X52_Y35_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: FF_X52_Y35_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X51_Y36_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(14),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(14),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\);

-- Location: LCCOMB_X51_Y36_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(15))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~71_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\);

-- Location: FF_X51_Y36_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~72_combout\,
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(15));

-- Location: LCCOMB_X51_Y36_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(15),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\);

-- Location: FF_X51_Y36_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15));

-- Location: LCCOMB_X52_Y32_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: FF_X52_Y32_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X52_Y32_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(15),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(15),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\);

-- Location: LCCOMB_X52_Y34_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(17)) # 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(17),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~63_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\);

-- Location: FF_X52_Y34_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~64_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(16));

-- Location: LCCOMB_X51_Y34_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(16),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\);

-- Location: FF_X51_Y34_N19
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16));

-- Location: LCCOMB_X52_Y33_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: FF_X52_Y33_N31
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X51_Y26_N14
\nios2_gen2_0|cpu|E_st_data[13]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[13]~3_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13))))) # (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datac => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	combout => \nios2_gen2_0|cpu|E_st_data[13]~3_combout\);

-- Location: FF_X51_Y26_N15
\nios2_gen2_0|cpu|d_writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[13]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(13));

-- Location: LCCOMB_X51_Y26_N0
\mm_interconnect_0|cmd_mux_001|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\ = (\nios2_gen2_0|cpu|d_writedata\(13) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(13),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\);

-- Location: FF_X51_Y26_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(13));

-- Location: LCCOMB_X49_Y30_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(13),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(13),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout\);

-- Location: LCCOMB_X52_Y32_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\);

-- Location: FF_X52_Y32_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~4_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(15),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X52_Y32_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(12),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(12),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\);

-- Location: LCCOMB_X51_Y33_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(14))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~75_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(14),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\);

-- Location: FF_X51_Y33_N11
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~76_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(13));

-- Location: LCCOMB_X51_Y33_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(13),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\);

-- Location: FF_X51_Y33_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13));

-- Location: LCCOMB_X52_Y33_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(13),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: FF_X52_Y33_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X54_Y26_N2
\mm_interconnect_0|cmd_mux_001|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(10),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\);

-- Location: FF_X54_Y26_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(10));

-- Location: LCCOMB_X54_Y31_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(10),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18_combout\);

-- Location: LCCOMB_X52_Y32_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\);

-- Location: FF_X52_Y32_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]~6_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(12),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X45_Y31_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(9),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17_combout\);

-- Location: LCCOMB_X52_Y31_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(14),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\);

-- Location: FF_X52_Y31_N19
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11));

-- Location: FF_X51_Y33_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(11),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11));

-- Location: LCCOMB_X52_Y33_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: FF_X52_Y33_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X51_Y33_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~73\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(11),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(11),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\);

-- Location: LCCOMB_X51_Y33_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~74\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(13))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~73_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(13),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\);

-- Location: FF_X51_Y33_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~74_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(12));

-- Location: LCCOMB_X54_Y33_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(10),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: FF_X54_Y33_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X51_Y33_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(10),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(10),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\);

-- Location: LCCOMB_X51_Y33_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(12))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(12),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~77_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\);

-- Location: FF_X51_Y33_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~78_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(11));

-- Location: LCCOMB_X52_Y33_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: FF_X52_Y33_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCCOMB_X51_Y33_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(9),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(9),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\);

-- Location: LCCOMB_X51_Y33_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(11))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(11),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~79_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\);

-- Location: FF_X51_Y33_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~80_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(10));

-- Location: LCCOMB_X51_Y31_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\ = (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4) & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X55_Y31_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\);

-- Location: FF_X55_Y31_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X52_Y33_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: FF_X52_Y33_N5
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X51_Y33_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(3),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\);

-- Location: LCCOMB_X51_Y35_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(5))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\ & 
-- !\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(5),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~18_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\);

-- Location: FF_X51_Y35_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~19_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(4));

-- Location: FF_X52_Y35_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(4),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4));

-- Location: LCCOMB_X54_Y33_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: FF_X54_Y33_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCCOMB_X54_Y33_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(4),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\);

-- Location: LCCOMB_X51_Y35_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(6))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~31_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(6),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\);

-- Location: FF_X51_Y35_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~32_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(5));

-- Location: LCCOMB_X51_Y35_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(5),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X51_Y35_N11
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5));

-- Location: LCCOMB_X52_Y35_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: FF_X52_Y35_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X51_Y35_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(5),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\);

-- Location: LCCOMB_X51_Y35_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(7))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~55_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\);

-- Location: FF_X51_Y35_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~56_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(6));

-- Location: LCCOMB_X51_Y35_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(6),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X51_Y35_N31
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6));

-- Location: LCCOMB_X54_Y33_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: FF_X54_Y33_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X50_Y36_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\ = 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\);

-- Location: LCCOMB_X51_Y36_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(7))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\);

-- Location: LCCOMB_X51_Y34_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\);

-- Location: FF_X51_Y34_N11
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(8),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(7));

-- Location: LCCOMB_X51_Y34_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(7),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\);

-- Location: FF_X51_Y34_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7));

-- Location: LCCOMB_X54_Y33_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: FF_X54_Y33_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X51_Y33_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(7),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(7),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\);

-- Location: LCCOMB_X51_Y33_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(9))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~65_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(9),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\);

-- Location: FF_X51_Y33_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~66_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(8));

-- Location: LCCOMB_X51_Y34_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(8),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\);

-- Location: FF_X51_Y34_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8));

-- Location: LCCOMB_X54_Y33_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8) & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(8),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\);

-- Location: FF_X54_Y33_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X51_Y33_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(8),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\);

-- Location: LCCOMB_X51_Y33_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(10))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(10),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~81_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\);

-- Location: FF_X51_Y33_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~82_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(9));

-- Location: LCCOMB_X51_Y33_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(9),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X51_Y33_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9));

-- Location: LCCOMB_X52_Y33_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(9),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: FF_X52_Y33_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LCCOMB_X47_Y32_N6
\mm_interconnect_0|cmd_mux_001|src_payload~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(6),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\);

-- Location: FF_X47_Y32_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(6));

-- Location: LCCOMB_X47_Y32_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(6),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(6),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21_combout\);

-- Location: LCCOMB_X46_Y31_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\);

-- Location: FF_X46_Y31_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(16));

-- Location: FF_X46_Y31_N23
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(16),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16));

-- Location: FF_X49_Y34_N1
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout\,
	asdata => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \jtag_uart_0|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X46_Y31_N22
\mm_interconnect_0|rsp_mux|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~11_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(16),
	combout => \mm_interconnect_0|rsp_mux|src_payload~11_combout\);

-- Location: LCCOMB_X49_Y31_N14
\mm_interconnect_0|rsp_mux|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~12_combout\ = (\mm_interconnect_0|rsp_mux|src_payload~11_combout\) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \mm_interconnect_0|rsp_mux|src_payload~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~11_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~12_combout\);

-- Location: LCCOMB_X49_Y27_N28
\nios2_gen2_0|cpu|av_ld_byte2_data[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_fill_bit~0_combout\))) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\mm_interconnect_0|rsp_mux|src_payload~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~12_combout\,
	datad => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\);

-- Location: FF_X49_Y27_N29
\nios2_gen2_0|cpu|av_ld_byte2_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte2_data[0]~1_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte3_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte2_data\(0));

-- Location: FF_X44_Y29_N17
\nios2_gen2_0|cpu|av_ld_byte1_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[0]~0_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(0));

-- Location: LCCOMB_X44_Y25_N22
\nios2_gen2_0|cpu|W_rf_wr_data[8]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[8]~21_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte1_data\(0))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & (\nios2_gen2_0|cpu|W_alu_result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(8),
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|av_ld_byte1_data\(0),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[8]~21_combout\);

-- Location: LCCOMB_X50_Y26_N30
\nios2_gen2_0|cpu|R_src2_hi[15]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\ = (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # 
-- (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	datac => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\);

-- Location: LCCOMB_X50_Y25_N0
\nios2_gen2_0|cpu|R_src2_hi[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\ & (\nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\ & !\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16~q\,
	datac => \nios2_gen2_0|cpu|R_src2_hi[15]~1_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	combout => \nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\);

-- Location: FF_X50_Y25_N1
\nios2_gen2_0|cpu|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_hi[15]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(31));

-- Location: LCCOMB_X49_Y25_N14
\nios2_gen2_0|cpu|Add1~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~56_combout\ = \nios2_gen2_0|cpu|E_invert_arith_src_msb~q\ $ (\nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_invert_arith_src_msb~q\,
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \nios2_gen2_0|cpu|E_src2\(31),
	combout => \nios2_gen2_0|cpu|Add1~56_combout\);

-- Location: LCCOMB_X45_Y25_N16
\nios2_gen2_0|cpu|Add1~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~98_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|Add1~97\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	cin => \nios2_gen2_0|cpu|Add1~97\,
	combout => \nios2_gen2_0|cpu|Add1~98_combout\);

-- Location: FF_X52_Y28_N29
\nios2_gen2_0|cpu|R_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_logic_op_raw[1]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_compare_op\(1));

-- Location: LCCOMB_X52_Y28_N14
\nios2_gen2_0|cpu|D_logic_op_raw[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\ = (\nios2_gen2_0|cpu|Equal0~3_combout\ & ((\nios2_gen2_0|cpu|Equal0~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(14)))) # (!\nios2_gen2_0|cpu|Equal0~2_combout\ & (\nios2_gen2_0|cpu|D_iw\(3))))) # 
-- (!\nios2_gen2_0|cpu|Equal0~3_combout\ & (\nios2_gen2_0|cpu|D_iw\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~3_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(3),
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\);

-- Location: FF_X52_Y28_N15
\nios2_gen2_0|cpu|R_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_logic_op_raw[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_compare_op\(0));

-- Location: LCCOMB_X44_Y26_N2
\nios2_gen2_0|cpu|E_logic_result[10]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[10]~7_combout\ = (\nios2_gen2_0|cpu|E_src2\(10) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|E_src1\(10) & \nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\nios2_gen2_0|cpu|E_src2\(10) & 
-- ((\nios2_gen2_0|cpu|E_src1\(10) & (\nios2_gen2_0|cpu|R_logic_op\(1))) # (!\nios2_gen2_0|cpu|E_src1\(10) & (!\nios2_gen2_0|cpu|R_logic_op\(1) & !\nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(10),
	datab => \nios2_gen2_0|cpu|E_src1\(10),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \nios2_gen2_0|cpu|E_logic_result[10]~7_combout\);

-- Location: LCCOMB_X44_Y26_N8
\nios2_gen2_0|cpu|E_logic_result[11]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[11]~6_combout\ = (\nios2_gen2_0|cpu|E_src2\(11) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|E_src1\(11) & \nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\nios2_gen2_0|cpu|E_src2\(11) & 
-- ((\nios2_gen2_0|cpu|E_src1\(11) & (\nios2_gen2_0|cpu|R_logic_op\(1))) # (!\nios2_gen2_0|cpu|E_src1\(11) & (!\nios2_gen2_0|cpu|R_logic_op\(1) & !\nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(11),
	datab => \nios2_gen2_0|cpu|E_src1\(11),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \nios2_gen2_0|cpu|E_logic_result[11]~6_combout\);

-- Location: LCCOMB_X44_Y26_N10
\nios2_gen2_0|cpu|Equal127~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~1_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[12]~5_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[10]~7_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[11]~6_combout\ & !\nios2_gen2_0|cpu|E_logic_result[13]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[12]~5_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[10]~7_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[11]~6_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[13]~12_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~1_combout\);

-- Location: LCCOMB_X45_Y27_N2
\nios2_gen2_0|cpu|E_logic_result[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[7]~10_combout\ = (\nios2_gen2_0|cpu|E_src1\(7) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(7)))))) # (!\nios2_gen2_0|cpu|E_src1\(7) & ((\nios2_gen2_0|cpu|E_src2\(7) 
-- & ((\nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\nios2_gen2_0|cpu|E_src2\(7) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(7),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src2\(7),
	datad => \nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \nios2_gen2_0|cpu|E_logic_result[7]~10_combout\);

-- Location: LCCOMB_X44_Y26_N4
\nios2_gen2_0|cpu|Equal127~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~2_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[9]~8_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[6]~11_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[7]~10_combout\ & !\nios2_gen2_0|cpu|E_logic_result[8]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[9]~8_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[6]~11_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[7]~10_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[8]~9_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~2_combout\);

-- Location: LCCOMB_X50_Y27_N0
\nios2_gen2_0|cpu|R_src2_lo[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[3]~4_combout\ = (\nios2_gen2_0|cpu|R_src2_lo[3]~1_combout\ & ((\nios2_gen2_0|cpu|R_src2_lo~2_combout\ & (\nios2_gen2_0|cpu|D_iw\(9))) # (!\nios2_gen2_0|cpu|R_src2_lo~2_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(9),
	datab => \nios2_gen2_0|cpu|R_src2_lo[3]~1_combout\,
	datac => \nios2_gen2_0|cpu|R_src2_lo~2_combout\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	combout => \nios2_gen2_0|cpu|R_src2_lo[3]~4_combout\);

-- Location: FF_X50_Y27_N1
\nios2_gen2_0|cpu|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[3]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(3));

-- Location: LCCOMB_X46_Y27_N10
\nios2_gen2_0|cpu|E_logic_result[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ = (\nios2_gen2_0|cpu|E_src2\(3) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src1\(3)))))) # (!\nios2_gen2_0|cpu|E_src2\(3) & ((\nios2_gen2_0|cpu|E_src1\(3) 
-- & ((\nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\nios2_gen2_0|cpu|E_src1\(3) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \nios2_gen2_0|cpu|E_src2\(3),
	datac => \nios2_gen2_0|cpu|E_src1\(3),
	datad => \nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \nios2_gen2_0|cpu|E_logic_result[3]~14_combout\);

-- Location: LCCOMB_X50_Y27_N6
\nios2_gen2_0|cpu|R_src2_lo[4]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[4]~3_combout\ = (\nios2_gen2_0|cpu|R_src2_lo[3]~1_combout\ & ((\nios2_gen2_0|cpu|R_src2_lo~2_combout\ & (\nios2_gen2_0|cpu|D_iw\(10))) # (!\nios2_gen2_0|cpu|R_src2_lo~2_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src2_lo~2_combout\,
	datab => \nios2_gen2_0|cpu|R_src2_lo[3]~1_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(10),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	combout => \nios2_gen2_0|cpu|R_src2_lo[4]~3_combout\);

-- Location: FF_X50_Y27_N7
\nios2_gen2_0|cpu|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[4]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(4));

-- Location: LCCOMB_X46_Y27_N24
\nios2_gen2_0|cpu|E_logic_result[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[4]~13_combout\ = (\nios2_gen2_0|cpu|E_src1\(4) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(4)))))) # (!\nios2_gen2_0|cpu|E_src1\(4) & ((\nios2_gen2_0|cpu|E_src2\(4) 
-- & ((\nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\nios2_gen2_0|cpu|E_src2\(4) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(0),
	datab => \nios2_gen2_0|cpu|E_src1\(4),
	datac => \nios2_gen2_0|cpu|E_src2\(4),
	datad => \nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \nios2_gen2_0|cpu|E_logic_result[4]~13_combout\);

-- Location: LCCOMB_X51_Y26_N16
\nios2_gen2_0|cpu|R_src2_lo[5]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[5]~0_combout\ = (!\nios2_gen2_0|cpu|E_src2[10]~15_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(11)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2[10]~15_combout\,
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datac => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|D_iw\(11),
	combout => \nios2_gen2_0|cpu|R_src2_lo[5]~0_combout\);

-- Location: FF_X51_Y26_N17
\nios2_gen2_0|cpu|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[5]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(5));

-- Location: LCCOMB_X45_Y28_N26
\nios2_gen2_0|cpu|E_logic_result[5]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[5]~0_combout\ = (\nios2_gen2_0|cpu|E_src1\(5) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|E_src2\(5) & \nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\nios2_gen2_0|cpu|E_src1\(5) & ((\nios2_gen2_0|cpu|E_src2\(5) 
-- & (\nios2_gen2_0|cpu|R_logic_op\(1))) # (!\nios2_gen2_0|cpu|E_src2\(5) & (!\nios2_gen2_0|cpu|R_logic_op\(1) & !\nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(5),
	datab => \nios2_gen2_0|cpu|E_src2\(5),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \nios2_gen2_0|cpu|E_logic_result[5]~0_combout\);

-- Location: LCCOMB_X46_Y27_N30
\nios2_gen2_0|cpu|Equal127~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~3_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[3]~14_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[4]~13_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[5]~0_combout\ & !\nios2_gen2_0|cpu|E_logic_result[2]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[3]~14_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[4]~13_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[5]~0_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[2]~15_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~3_combout\);

-- Location: LCCOMB_X52_Y26_N12
\nios2_gen2_0|cpu|R_src2_lo[15]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[15]~8_combout\ = (!\nios2_gen2_0|cpu|E_src2[10]~15_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(21))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(21),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datac => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datad => \nios2_gen2_0|cpu|E_src2[10]~15_combout\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[15]~8_combout\);

-- Location: FF_X52_Y26_N13
\nios2_gen2_0|cpu|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[15]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(15));

-- Location: LCCOMB_X49_Y26_N0
\nios2_gen2_0|cpu|E_logic_result[15]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[15]~3_combout\ = (\nios2_gen2_0|cpu|E_src1\(15) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(15)))))) # (!\nios2_gen2_0|cpu|E_src1\(15) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(15)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(15),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|E_src2\(15),
	combout => \nios2_gen2_0|cpu|E_logic_result[15]~3_combout\);

-- Location: LCCOMB_X43_Y26_N20
\nios2_gen2_0|cpu|Equal127~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~0_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[16]~2_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[15]~3_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[17]~1_combout\ & !\nios2_gen2_0|cpu|E_logic_result[14]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[16]~2_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[15]~3_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[17]~1_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[14]~4_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~0_combout\);

-- Location: LCCOMB_X44_Y26_N14
\nios2_gen2_0|cpu|Equal127~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~4_combout\ = (\nios2_gen2_0|cpu|Equal127~1_combout\ & (\nios2_gen2_0|cpu|Equal127~2_combout\ & (\nios2_gen2_0|cpu|Equal127~3_combout\ & \nios2_gen2_0|cpu|Equal127~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal127~1_combout\,
	datab => \nios2_gen2_0|cpu|Equal127~2_combout\,
	datac => \nios2_gen2_0|cpu|Equal127~3_combout\,
	datad => \nios2_gen2_0|cpu|Equal127~0_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~4_combout\);

-- Location: LCCOMB_X45_Y28_N6
\nios2_gen2_0|cpu|Equal127~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~8_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[27]~31_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[19]~28_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[1]~30_combout\ & !\nios2_gen2_0|cpu|E_logic_result[18]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[27]~31_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[19]~28_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[1]~30_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[18]~29_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~8_combout\);

-- Location: LCCOMB_X44_Y25_N28
\nios2_gen2_0|cpu|Equal127~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~6_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[28]~20_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[25]~22_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[24]~23_combout\ & !\nios2_gen2_0|cpu|E_logic_result[26]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[28]~20_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[25]~22_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[24]~23_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[26]~21_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~6_combout\);

-- Location: LCCOMB_X47_Y26_N0
\nios2_gen2_0|cpu|Equal127~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~7_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[21]~26_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[23]~24_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[20]~27_combout\ & !\nios2_gen2_0|cpu|E_logic_result[22]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[21]~26_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[23]~24_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[20]~27_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[22]~25_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~7_combout\);

-- Location: LCCOMB_X49_Y25_N2
\nios2_gen2_0|cpu|Equal127~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~5_combout\ = (!\nios2_gen2_0|cpu|E_logic_result[30]~18_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[29]~19_combout\ & (!\nios2_gen2_0|cpu|E_logic_result[0]~16_combout\ & !\nios2_gen2_0|cpu|E_logic_result[31]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[30]~18_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[29]~19_combout\,
	datac => \nios2_gen2_0|cpu|E_logic_result[0]~16_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[31]~17_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~5_combout\);

-- Location: LCCOMB_X49_Y25_N4
\nios2_gen2_0|cpu|Equal127~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal127~9_combout\ = (\nios2_gen2_0|cpu|Equal127~8_combout\ & (\nios2_gen2_0|cpu|Equal127~6_combout\ & (\nios2_gen2_0|cpu|Equal127~7_combout\ & \nios2_gen2_0|cpu|Equal127~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal127~8_combout\,
	datab => \nios2_gen2_0|cpu|Equal127~6_combout\,
	datac => \nios2_gen2_0|cpu|Equal127~7_combout\,
	datad => \nios2_gen2_0|cpu|Equal127~5_combout\,
	combout => \nios2_gen2_0|cpu|Equal127~9_combout\);

-- Location: LCCOMB_X52_Y28_N24
\nios2_gen2_0|cpu|E_cmp_result~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_cmp_result~0_combout\ = (\nios2_gen2_0|cpu|R_compare_op\(0) & (\nios2_gen2_0|cpu|R_compare_op\(1) & ((!\nios2_gen2_0|cpu|Equal127~9_combout\) # (!\nios2_gen2_0|cpu|Equal127~4_combout\)))) # (!\nios2_gen2_0|cpu|R_compare_op\(0) & 
-- (\nios2_gen2_0|cpu|Equal127~4_combout\ & (\nios2_gen2_0|cpu|Equal127~9_combout\ & !\nios2_gen2_0|cpu|R_compare_op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal127~4_combout\,
	datab => \nios2_gen2_0|cpu|Equal127~9_combout\,
	datac => \nios2_gen2_0|cpu|R_compare_op\(0),
	datad => \nios2_gen2_0|cpu|R_compare_op\(1),
	combout => \nios2_gen2_0|cpu|E_cmp_result~0_combout\);

-- Location: LCCOMB_X52_Y28_N12
\nios2_gen2_0|cpu|E_cmp_result~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_cmp_result~1_combout\ = (\nios2_gen2_0|cpu|E_cmp_result~0_combout\) # ((\nios2_gen2_0|cpu|Add1~98_combout\ & (\nios2_gen2_0|cpu|R_compare_op\(1) & !\nios2_gen2_0|cpu|R_compare_op\(0))) # (!\nios2_gen2_0|cpu|Add1~98_combout\ & 
-- (!\nios2_gen2_0|cpu|R_compare_op\(1) & \nios2_gen2_0|cpu|R_compare_op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~98_combout\,
	datab => \nios2_gen2_0|cpu|R_compare_op\(1),
	datac => \nios2_gen2_0|cpu|R_compare_op\(0),
	datad => \nios2_gen2_0|cpu|E_cmp_result~0_combout\,
	combout => \nios2_gen2_0|cpu|E_cmp_result~1_combout\);

-- Location: FF_X52_Y28_N13
\nios2_gen2_0|cpu|W_cmp_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_cmp_result~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_cmp_result~q\);

-- Location: LCCOMB_X55_Y28_N16
\nios2_gen2_0|cpu|Equal0~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~19_combout\ = (!\nios2_gen2_0|cpu|D_iw\(5) & (!\nios2_gen2_0|cpu|D_iw\(4) & \nios2_gen2_0|cpu|Equal0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(5),
	datab => \nios2_gen2_0|cpu|D_iw\(4),
	datad => \nios2_gen2_0|cpu|Equal0~5_combout\,
	combout => \nios2_gen2_0|cpu|Equal0~19_combout\);

-- Location: FF_X55_Y28_N17
\nios2_gen2_0|cpu|R_ctrl_br_uncond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|Equal0~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_br_uncond~q\);

-- Location: LCCOMB_X54_Y25_N8
\nios2_gen2_0|cpu|F_pc_sel_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\) # ((\nios2_gen2_0|cpu|R_ctrl_br_uncond~q\) # ((\nios2_gen2_0|cpu|W_cmp_result~q\ & \nios2_gen2_0|cpu|R_ctrl_br~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br~q\,
	datab => \nios2_gen2_0|cpu|W_cmp_result~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_br~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_br_uncond~q\,
	combout => \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\);

-- Location: LCCOMB_X47_Y27_N6
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\) # ((\nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\) # (\nios2_gen2_0|cpu|R_ctrl_break~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_plus_one[9]~18_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datac => \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22_combout\);

-- Location: LCCOMB_X47_Y27_N4
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~9_combout\ = (\nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22_combout\ & ((\nios2_gen2_0|cpu|R_ctrl_break~q\) # ((\nios2_gen2_0|cpu|Add1~42_combout\) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	datac => \nios2_gen2_0|cpu|Add1~42_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~9_combout\);

-- Location: FF_X47_Y27_N5
\nios2_gen2_0|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(9));

-- Location: LCCOMB_X43_Y27_N20
\nios2_gen2_0|cpu|F_pc_plus_one[10]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\ = (\nios2_gen2_0|cpu|F_pc\(10) & (\nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ $ (GND))) # (!\nios2_gen2_0|cpu|F_pc\(10) & (!\nios2_gen2_0|cpu|F_pc_plus_one[9]~19\ & VCC))
-- \nios2_gen2_0|cpu|F_pc_plus_one[10]~21\ = CARRY((\nios2_gen2_0|cpu|F_pc\(10) & !\nios2_gen2_0|cpu|F_pc_plus_one[9]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(10),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|F_pc_plus_one[9]~19\,
	combout => \nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \nios2_gen2_0|cpu|F_pc_plus_one[10]~21\);

-- Location: LCCOMB_X43_Y26_N0
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~46_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_plus_one[11]~22_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \nios2_gen2_0|cpu|Add1~46_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10_combout\);

-- Location: FF_X43_Y26_N1
\nios2_gen2_0|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(11));

-- Location: LCCOMB_X42_Y27_N20
\mm_interconnect_0|cmd_mux_002|src_data[49]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(49) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(13)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(11))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\nios2_gen2_0|cpu|F_pc\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \nios2_gen2_0|cpu|F_pc\(11),
	datad => \nios2_gen2_0|cpu|W_alu_result\(13),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(49));

-- Location: M9K_X53_Y9_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020010000040040000000000810208004002000004004000000000000402400000800000000500000400000010000000400000080000000C02000C02000808004020022110800080000000604003008410034000D60000100500040400030430000042A08244610A0C00E0406008020280000A000910020820000000040301004801080020042042044044240200400004000038400000000400020010",
	mem_init1 => X"A10000080020C0C00000C00800010000200008400404200000244800000000029200000C22450000140000040000000000001080002140000000A002020401400401A080104011001000200180809200002011200000040840A200800110002000210401000000101008040002000040020042000000000000000040000001002020002010000000000110008044008000000001000008000A0400801010040000000000320180000800040000804000400002006000C0000000110000046020100001FFFE0900000004020000000001048249000000000000004000000100100100000000000200010081000200000010202010000200000408100200000000",
	mem_init0 => X"00104100000400802010000010002448401000804000400100000800400000000000000000000000000050000000000000808000000100000001852614800852C008520028000000000010000002000000000000810040000001004000000100000000800000000040000000000000000408084410420000000000000000000000000088100000022020000040000000440000000001000000000080000080000008000400800400400000040800800810040400000020000000029020040000000000000000000100040040020024484040000800000400000040000000200100332220007141080002A3040300000002000000012480000000000200000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y28_N0
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~36_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~36_combout\);

-- Location: LCCOMB_X49_Y30_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\);

-- Location: FF_X49_Y30_N31
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(7));

-- Location: FF_X49_Y29_N19
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7));

-- Location: M9K_X53_Y37_N0
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_w:the_lab1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \jtag_uart_0|fifo_wr~q\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \jtag_uart_0|r_val~0_combout\,
	ena2 => \jtag_uart_0|fifo_wr~q\,
	clr0 => \rst_controller|r_sync_rst~clkctrl_outclk\,
	portadatain => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y37_N26
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(6),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\);

-- Location: FF_X52_Y37_N27
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~21_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(8));

-- Location: LCCOMB_X52_Y37_N14
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(5),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\);

-- Location: LCCOMB_X51_Y37_N12
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~19_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\);

-- Location: FF_X51_Y37_N13
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~20_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(7));

-- Location: LCCOMB_X52_Y37_N28
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(4),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\);

-- Location: LCCOMB_X52_Y37_N0
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~17_combout\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\);

-- Location: FF_X52_Y37_N1
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~18_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(6));

-- Location: LCCOMB_X52_Y37_N18
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X52_Y37_N19
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(2));

-- Location: LCCOMB_X52_Y37_N20
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(7),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X52_Y37_N21
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(3));

-- Location: LCCOMB_X52_Y37_N30
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(8),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X52_Y37_N31
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(4));

-- Location: LCCOMB_X52_Y37_N8
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: FF_X52_Y37_N9
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(5));

-- Location: LCCOMB_X52_Y37_N10
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X52_Y37_N11
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(6));

-- Location: FF_X49_Y36_N31
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(7));

-- Location: M9K_X53_Y36_N0
\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "lab1_jtag_uart_0:jtag_uart_0|lab1_jtag_uart_0_scfifo_r:the_lab1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \jtag_uart_0|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	clk1 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \jtag_uart_0|wr_rfifo~combout\,
	ena1 => \jtag_uart_0|fifo_rd~0_combout\,
	portadatain => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y33_N20
\jtag_uart_0|av_readdata[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[7]~8_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7) & \jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(7),
	datac => \jtag_uart_0|read_0~q\,
	combout => \jtag_uart_0|av_readdata[7]~8_combout\);

-- Location: FF_X50_Y33_N21
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[7]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: FF_X50_Y33_N9
\pio_0|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|d_writedata\(7),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(7));

-- Location: LCCOMB_X50_Y33_N18
\pio_0|readdata[7]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(7) = (!\nios2_gen2_0|cpu|W_alu_result\(2) & (!\nios2_gen2_0|cpu|W_alu_result\(3) & \pio_0|data_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \pio_0|data_out\(7),
	combout => \pio_0|readdata\(7));

-- Location: FF_X50_Y33_N19
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(7),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X50_Y33_N6
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~37_combout\ = (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(7),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(7),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~37_combout\);

-- Location: LCCOMB_X49_Y29_N18
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~38_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~36_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~37_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~36_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7),
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~37_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~38_combout\);

-- Location: LCCOMB_X46_Y33_N28
\mm_interconnect_0|pio_2_s1_agent|m0_write~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\ = (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & \nios2_gen2_0|cpu|d_write~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datac => \nios2_gen2_0|cpu|d_write~q\,
	combout => \mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\);

-- Location: LCCOMB_X46_Y32_N12
\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~1_combout\ = (\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\ & ((\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1)) # 
-- (\mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\ $ (!\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\,
	datac => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~1_combout\);

-- Location: LCCOMB_X46_Y32_N20
\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & (!\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) & 
-- \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datac => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X46_Y32_N21
\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X46_Y32_N4
\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~3_combout\ = (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & (\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) $ (\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	datab => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X46_Y32_N5
\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X46_Y32_N2
\mm_interconnect_0|cmd_demux|sink_ready~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|sink_ready~6_combout\ = (\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\ & (!\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\ $ 
-- (\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\,
	datac => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|cmd_demux|sink_ready~6_combout\);

-- Location: LCCOMB_X46_Y29_N16
\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\ = (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ & \mm_interconnect_0|cmd_demux|sink_ready~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \mm_interconnect_0|cmd_demux|sink_ready~6_combout\,
	combout => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X46_Y29_N17
\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X46_Y29_N8
\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~4_combout\ = (\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\) # ((\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1)) # (!\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X46_Y29_N9
\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X46_Y32_N8
\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0) $ 
-- (((\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\ & \mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\,
	datac => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X46_Y29_N10
\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|router|Equal2~2_combout\ & (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ & !\nios2_gen2_0|cpu|W_alu_result\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal2~2_combout\,
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(5),
	combout => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X46_Y29_N28
\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(4) & (\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\ & \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datad => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X46_Y29_N6
\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~3_combout\ = (\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0) & (!\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~2_combout\) # (\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	datac => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: FF_X46_Y29_N7
\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used[1]~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X46_Y29_N0
\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(5) & (!\nios2_gen2_0|cpu|W_alu_result\(4) & (\mm_interconnect_0|router|Equal2~2_combout\ & 
-- !\mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(5),
	datab => \nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \mm_interconnect_0|router|Equal2~2_combout\,
	datad => \mm_interconnect_0|pio_2_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X46_Y33_N0
\pio_1|always1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_1|always1~0_combout\ = (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & (\nios2_gen2_0|cpu|d_write~q\ & \nios2_gen2_0|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datac => \nios2_gen2_0|cpu|d_write~q\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \pio_1|always1~0_combout\);

-- Location: LCCOMB_X46_Y32_N10
\pio_2|always1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|always1~0_combout\ = (\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\ & (\pio_1|always1~0_combout\ & (!\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1) & 
-- !\mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter[1]~0_combout\,
	datab => \pio_1|always1~0_combout\,
	datac => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pio_2_s1_translator|wait_latency_counter\(0),
	combout => \pio_2|always1~0_combout\);

-- Location: LCCOMB_X52_Y30_N12
\pio_2|always1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|always1~1_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(2) & \pio_2|always1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \pio_2|always1~0_combout\,
	combout => \pio_2|always1~1_combout\);

-- Location: FF_X52_Y29_N5
\pio_2|irq_mask[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|d_writedata\(7),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_2|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|irq_mask\(7));

-- Location: IOIBUF_X58_Y54_N29
\pio_2_external_connection_export[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(7),
	o => \pio_2_external_connection_export[7]~input_o\);

-- Location: LCCOMB_X51_Y29_N28
\pio_2|d1_data_in[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|d1_data_in[7]~feeder_combout\ = \pio_2_external_connection_export[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pio_2_external_connection_export[7]~input_o\,
	combout => \pio_2|d1_data_in[7]~feeder_combout\);

-- Location: FF_X51_Y29_N29
\pio_2|d1_data_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|d1_data_in[7]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d1_data_in\(7));

-- Location: FF_X52_Y29_N29
\pio_2|d2_data_in[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|d1_data_in\(7),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d2_data_in\(7));

-- Location: LCCOMB_X52_Y29_N28
\pio_2|edge_capture~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~12_combout\ = (\pio_2|edge_capture\(7)) # (\pio_2|d1_data_in\(7) $ (\pio_2|d2_data_in\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|d1_data_in\(7),
	datac => \pio_2|d2_data_in\(7),
	datad => \pio_2|edge_capture\(7),
	combout => \pio_2|edge_capture~12_combout\);

-- Location: LCCOMB_X52_Y29_N6
\pio_2|edge_capture~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~13_combout\ = (\pio_2|edge_capture~12_combout\ & (((!\nios2_gen2_0|cpu|d_writedata\(7)) # (!\pio_2|always1~0_combout\)) # (!\nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \pio_2|always1~0_combout\,
	datac => \nios2_gen2_0|cpu|d_writedata\(7),
	datad => \pio_2|edge_capture~12_combout\,
	combout => \pio_2|edge_capture~13_combout\);

-- Location: FF_X52_Y29_N7
\pio_2|edge_capture[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|edge_capture~13_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|edge_capture\(7));

-- Location: LCCOMB_X51_Y29_N14
\pio_2|readdata[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|readdata[7]~7_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(2) & ((\pio_2|edge_capture\(7)))) # (!\nios2_gen2_0|cpu|W_alu_result\(2) & (\pio_2|irq_mask\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|irq_mask\(7),
	datab => \pio_2|edge_capture\(7),
	datad => \nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \pio_2|readdata[7]~7_combout\);

-- Location: LCCOMB_X51_Y29_N4
\pio_2|read_mux_out[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|read_mux_out[7]~7_combout\ = (\pio_2_external_connection_export[7]~input_o\ & !\nios2_gen2_0|cpu|W_alu_result\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pio_2_external_connection_export[7]~input_o\,
	datac => \nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \pio_2|read_mux_out[7]~7_combout\);

-- Location: FF_X51_Y29_N15
\pio_2|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|readdata[7]~7_combout\,
	asdata => \pio_2|read_mux_out[7]~7_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|readdata\(7));

-- Location: FF_X47_Y29_N7
\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|readdata\(7),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X47_Y29_N6
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~35_combout\ = (\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(7) & \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(7),
	datad => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~35_combout\);

-- Location: LCCOMB_X44_Y29_N2
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~39_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (\nios2_gen2_0|cpu|av_ld_byte1_data\(7))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~38_combout\) # 
-- (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~38_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~35_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~39_combout\);

-- Location: LCCOMB_X44_Y29_N12
\nios2_gen2_0|cpu|av_ld_byte0_data[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data[1]~0_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~0_combout\) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data[1]~0_combout\);

-- Location: FF_X44_Y29_N3
\nios2_gen2_0|cpu|av_ld_byte0_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~39_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(7));

-- Location: LCCOMB_X44_Y25_N0
\nios2_gen2_0|cpu|W_rf_wr_data[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[7]~11_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte0_data\(7))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|W_alu_result\(7) & !\nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data\(7),
	datab => \nios2_gen2_0|cpu|W_alu_result\(7),
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[7]~11_combout\);

-- Location: FF_X52_Y27_N9
\nios2_gen2_0|cpu|d_writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(7));

-- Location: LCCOMB_X52_Y27_N8
\mm_interconnect_0|cmd_mux_002|src_payload~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ = (\nios2_gen2_0|cpu|d_writedata\(7) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(7),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~20_combout\);

-- Location: M9K_X53_Y29_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030F11440F5522F02200000000EEEEEEEECCCCCCCCAAAAAAAA888888",
	mem_init0 => X"8866666666444444442222222200000000EEEEEEEECCCCCCCCAAAAAAAA8888888866666666444444442222222200000000EEEEEEEECCCCCCCCAAAAAAAA8888888866666666444444442222222200000000EEEEEEEECCCCCCCCAAAAAAAA88888888666666664444444422222200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F3100000000000000000000000000000E000000000C4E000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y32_N24
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~31_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\,
	datad => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~31_combout\);

-- Location: LCCOMB_X49_Y32_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\);

-- Location: FF_X49_Y32_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(6));

-- Location: FF_X45_Y32_N1
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X45_Y32_N2
\pio_0|data_out[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_0|data_out[6]~feeder_combout\ = \nios2_gen2_0|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|d_writedata\(6),
	combout => \pio_0|data_out[6]~feeder_combout\);

-- Location: FF_X45_Y32_N3
\pio_0|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|data_out[6]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(6));

-- Location: LCCOMB_X45_Y32_N26
\pio_0|readdata[6]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(6) = (!\nios2_gen2_0|cpu|W_alu_result\(2) & (!\nios2_gen2_0|cpu|W_alu_result\(3) & \pio_0|data_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \pio_0|data_out\(6),
	combout => \pio_0|readdata\(6));

-- Location: FF_X45_Y32_N27
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(6),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X52_Y36_N6
\jtag_uart_0|av_readdata[6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[6]~7_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(6),
	combout => \jtag_uart_0|av_readdata[6]~7_combout\);

-- Location: FF_X52_Y36_N7
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[6]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X45_Y32_N28
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6)) # 
-- ((\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(6),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(6),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\);

-- Location: LCCOMB_X45_Y32_N0
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~31_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~31_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6),
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~32_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\);

-- Location: IOIBUF_X54_Y54_N15
\pio_2_external_connection_export[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(6),
	o => \pio_2_external_connection_export[6]~input_o\);

-- Location: LCCOMB_X52_Y30_N2
\pio_2|d1_data_in[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|d1_data_in[6]~feeder_combout\ = \pio_2_external_connection_export[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pio_2_external_connection_export[6]~input_o\,
	combout => \pio_2|d1_data_in[6]~feeder_combout\);

-- Location: FF_X52_Y30_N3
\pio_2|d1_data_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|d1_data_in[6]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d1_data_in\(6));

-- Location: FF_X52_Y29_N23
\pio_2|d2_data_in[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|d1_data_in\(6),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d2_data_in\(6));

-- Location: LCCOMB_X52_Y29_N22
\pio_2|edge_capture~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~14_combout\ = (\pio_2|edge_capture\(6)) # (\pio_2|d1_data_in\(6) $ (\pio_2|d2_data_in\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|d1_data_in\(6),
	datac => \pio_2|d2_data_in\(6),
	datad => \pio_2|edge_capture\(6),
	combout => \pio_2|edge_capture~14_combout\);

-- Location: LCCOMB_X52_Y30_N0
\pio_2|edge_capture~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~15_combout\ = (\pio_2|edge_capture~14_combout\ & (((!\nios2_gen2_0|cpu|W_alu_result\(2)) # (!\pio_2|always1~0_combout\)) # (!\nios2_gen2_0|cpu|d_writedata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(6),
	datab => \pio_2|always1~0_combout\,
	datac => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \pio_2|edge_capture~14_combout\,
	combout => \pio_2|edge_capture~15_combout\);

-- Location: FF_X52_Y30_N1
\pio_2|edge_capture[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|edge_capture~15_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|edge_capture\(6));

-- Location: LCCOMB_X52_Y30_N6
\pio_2|irq_mask[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|irq_mask[6]~feeder_combout\ = \nios2_gen2_0|cpu|d_writedata\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|d_writedata\(6),
	combout => \pio_2|irq_mask[6]~feeder_combout\);

-- Location: FF_X52_Y30_N7
\pio_2|irq_mask[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|irq_mask[6]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \pio_2|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|irq_mask\(6));

-- Location: LCCOMB_X52_Y30_N28
\pio_2|readdata[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|readdata[6]~6_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(2) & (\pio_2|edge_capture\(6))) # (!\nios2_gen2_0|cpu|W_alu_result\(2) & ((\pio_2|irq_mask\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|edge_capture\(6),
	datab => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \pio_2|irq_mask\(6),
	combout => \pio_2|readdata[6]~6_combout\);

-- Location: LCCOMB_X52_Y30_N22
\pio_2|read_mux_out[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|read_mux_out[6]~6_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(2) & \pio_2_external_connection_export[6]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \pio_2_external_connection_export[6]~input_o\,
	combout => \pio_2|read_mux_out[6]~6_combout\);

-- Location: FF_X52_Y30_N29
\pio_2|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|readdata[6]~6_combout\,
	asdata => \pio_2|read_mux_out[6]~6_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|readdata\(6));

-- Location: FF_X47_Y29_N29
\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|readdata\(6),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X47_Y29_N28
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~30_combout\ = (\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(6) & \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(6),
	datad => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~30_combout\);

-- Location: LCCOMB_X44_Y29_N8
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (((\nios2_gen2_0|cpu|av_ld_byte1_data\(6))))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\) # 
-- ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~33_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~30_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte1_data\(6),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34_combout\);

-- Location: FF_X44_Y29_N9
\nios2_gen2_0|cpu|av_ld_byte0_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~34_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(6));

-- Location: LCCOMB_X44_Y25_N30
\nios2_gen2_0|cpu|W_rf_wr_data[6]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data\(6))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & (\nios2_gen2_0|cpu|W_alu_result\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(6),
	datac => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data\(6),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[6]~10_combout\);

-- Location: FF_X54_Y27_N25
\nios2_gen2_0|cpu|d_writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(5));

-- Location: LCCOMB_X55_Y31_N18
\mm_interconnect_0|cmd_mux_001|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(5),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\);

-- Location: FF_X55_Y31_N19
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(5));

-- Location: LCCOMB_X55_Y31_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(5),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(5),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout\);

-- Location: LCCOMB_X55_Y31_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\);

-- Location: FF_X55_Y31_N11
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(7),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X55_Y31_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~8_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(4),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(4),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~8_combout\);

-- Location: LCCOMB_X52_Y31_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(6),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X52_Y31_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X51_Y30_N0
\mm_interconnect_0|cmd_mux_001|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\ = (\nios2_gen2_0|cpu|d_writedata\(3) & \mm_interconnect_0|cmd_mux_001|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(3),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\);

-- Location: FF_X51_Y30_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(3));

-- Location: LCCOMB_X51_Y30_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~9_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(3),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(3),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~9_combout\);

-- Location: LCCOMB_X55_Y31_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\);

-- Location: FF_X55_Y31_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]~0_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(4),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X55_Y31_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X52_Y31_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\);

-- Location: FF_X52_Y31_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(18));

-- Location: FF_X46_Y31_N11
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(18),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18));

-- Location: LCCOMB_X46_Y30_N0
\nios2_gen2_0|cpu|F_iw[18]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[18]~56_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18) & ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # ((\nios2_gen2_0|cpu|F_iw[18]~55_combout\ & 
-- \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18) & (\nios2_gen2_0|cpu|F_iw[18]~55_combout\ & (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(18),
	datab => \nios2_gen2_0|cpu|F_iw[18]~55_combout\,
	datac => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[18]~56_combout\);

-- Location: LCCOMB_X47_Y31_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19)) # 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(18),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X47_Y31_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\);

-- Location: LCCOMB_X47_Y31_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0) 
-- & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: LCCOMB_X47_Y31_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21)) # 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(20),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: FF_X47_Y31_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1_combout\,
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: LCCOMB_X51_Y30_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(3))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(3),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X51_Y30_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LCCOMB_X47_Y30_N30
\nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & ((\nios2_gen2_0|cpu|hbreak_enabled~q\) # 
-- ((\nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\ & !\nios2_gen2_0|cpu|F_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datac => \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\,
	datad => \nios2_gen2_0|cpu|F_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X47_Y30_N31
\nios2_gen2_0|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LCCOMB_X47_Y30_N12
\nios2_gen2_0|cpu|hbreak_pending_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\ = (!\nios2_gen2_0|cpu|hbreak_enabled~q\ & ((\nios2_gen2_0|cpu|hbreak_pending~q\) # (\nios2_gen2_0|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	datac => \nios2_gen2_0|cpu|hbreak_pending~q\,
	datad => \nios2_gen2_0|cpu|hbreak_req~0_combout\,
	combout => \nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\);

-- Location: FF_X47_Y30_N13
\nios2_gen2_0|cpu|hbreak_pending\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|hbreak_pending_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|hbreak_pending~q\);

-- Location: LCCOMB_X47_Y30_N0
\nios2_gen2_0|cpu|hbreak_req~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|hbreak_req~0_combout\ = (\nios2_gen2_0|cpu|W_valid~q\ & ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\) # ((\nios2_gen2_0|cpu|hbreak_pending~q\)))) # 
-- (!\nios2_gen2_0|cpu|W_valid~q\ & (!\nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\ & ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\) # (\nios2_gen2_0|cpu|hbreak_pending~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_valid~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~q\,
	datac => \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~q\,
	datad => \nios2_gen2_0|cpu|hbreak_pending~q\,
	combout => \nios2_gen2_0|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X47_Y30_N8
\nios2_gen2_0|cpu|F_iw[18]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[18]~70_combout\ = (\nios2_gen2_0|cpu|F_iw[18]~56_combout\ & ((\nios2_gen2_0|cpu|D_iw[31]~0_combout\) # ((!\nios2_gen2_0|cpu|hbreak_enabled~q\ & \nios2_gen2_0|cpu|hbreak_req~0_combout\)))) # (!\nios2_gen2_0|cpu|F_iw[18]~56_combout\ & 
-- (((!\nios2_gen2_0|cpu|hbreak_enabled~q\ & \nios2_gen2_0|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[18]~56_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[31]~0_combout\,
	datac => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \nios2_gen2_0|cpu|hbreak_req~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[18]~70_combout\);

-- Location: FF_X47_Y30_N9
\nios2_gen2_0|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[18]~70_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(18));

-- Location: LCCOMB_X52_Y26_N0
\nios2_gen2_0|cpu|R_src2_lo[12]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[12]~11_combout\ = (!\nios2_gen2_0|cpu|E_src2[10]~15_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(18))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(18),
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datac => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|E_src2[10]~15_combout\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[12]~11_combout\);

-- Location: FF_X52_Y26_N1
\nios2_gen2_0|cpu|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[12]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(12));

-- Location: LCCOMB_X45_Y28_N30
\nios2_gen2_0|cpu|E_logic_result[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[12]~5_combout\ = (\nios2_gen2_0|cpu|E_src1\(12) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|E_src2\(12) & \nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\nios2_gen2_0|cpu|E_src1\(12) & 
-- ((\nios2_gen2_0|cpu|E_src2\(12) & (\nios2_gen2_0|cpu|R_logic_op\(1))) # (!\nios2_gen2_0|cpu|E_src2\(12) & (!\nios2_gen2_0|cpu|R_logic_op\(1) & !\nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(12),
	datab => \nios2_gen2_0|cpu|E_src2\(12),
	datac => \nios2_gen2_0|cpu|R_logic_op\(1),
	datad => \nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \nios2_gen2_0|cpu|E_logic_result[12]~5_combout\);

-- Location: LCCOMB_X44_Y25_N8
\nios2_gen2_0|cpu|W_alu_result[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[12]~5_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[12]~5_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|Add1~44_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[12]~5_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[12]~5_combout\);

-- Location: FF_X44_Y25_N9
\nios2_gen2_0|cpu|W_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[12]~5_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(12));

-- Location: LCCOMB_X42_Y27_N2
\mm_interconnect_0|cmd_mux_002|src_data[48]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(48) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(12)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(10))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (((\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|W_alu_result\(12),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|F_pc\(10),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(48));

-- Location: LCCOMB_X51_Y25_N24
\mm_interconnect_0|cmd_mux_002|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(12),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~13_combout\);

-- Location: LCCOMB_X54_Y26_N22
\mm_interconnect_0|cmd_mux_002|src_payload~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(13),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~11_combout\);

-- Location: LCCOMB_X51_Y30_N18
\mm_interconnect_0|cmd_mux_002|src_payload~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(14),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~15_combout\);

-- Location: M9K_X53_Y20_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010FCCDD0FCCDDF0DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
	mem_init0 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B2600000000000000000000000000000A000000000DDD000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M9K_X53_Y16_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000092018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001AD7FDC22152BE911E2278C2818F94F84CFF98400A47D221E2278C28184C261CAE9F22C44F8C281805541622630A06100B91622718503AE9E02A08106A0C106A0C23504086146940012010080750411A83041A1402080080002A14003504111C00D00200012B428202200040003055080041081A39B650804005628001025A0000440101800017400C208683412400A80298800003100400002A510346B00C00",
	mem_init1 => X"706828148005BE000800006080A0800A6020010104008A002B0C48600D0014C6123006040000000A082008C00011010025200100180042042186C080001000440001AC003841F80402002000C5A09A0030201020D000040000200002810001D200440414080061029001450442A0A0140004430000820151AE51A84800850F04202000A1C6A18000C800840280C00299082C1402008028311E0482A000108540006A8F0EF40A80A08080040084840400406A86001B0408000000481B9944618410C201FFFF01CC3B5A90C06786035157339F39B9D183D45577184C039555B955556EC30F6CA5FFE6103018C30A4DD3E96AED177F56BFC612554403106D30C281",
	mem_init0 => X"835D75E30B40C81906EFE187EA551127FDFF18B2F307FD5FFE60FF97FF983CF181837D61837D6181AABF44B8C2818F30308091E6458898C281832C8CB27B48C9CF48C94609ED55EA2A9FFEDFFCC293609AA8BE453FE2DDD9AEDB52DBB7FC6149BF229FF606B55162DDDAAEDA5BB5F8C42CA95953730FCC2A54B314A48898F3009175ABD9716B492EB16454D5CD6CDE60543505913C606DE300B63032DE30B2DE30600C1230D1871862300D7DBAAA5FB54DC9CBA4D6BA953D74F84731F7550C16A812061CB4F98FDFF57FE7FCBFF51127F9F9B82802B214014A41400A4920A00402000090C009A0863009310D8D82082BDF180F6BA0823DF08000213028020104",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y20_N0
\mm_interconnect_0|rsp_mux|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~1_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a45\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a13~portadataout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~1_combout\);

-- Location: LCCOMB_X45_Y36_N16
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\ = !\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\);

-- Location: FF_X45_Y36_N17
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X49_Y30_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\);

-- Location: FF_X49_Y30_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(13));

-- Location: FF_X45_Y29_N1
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(13),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13));

-- Location: LCCOMB_X45_Y29_N0
\mm_interconnect_0|rsp_mux|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~17_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13)) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\)))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13) & \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(13),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13),
	datad => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~17_combout\);

-- Location: LCCOMB_X45_Y29_N28
\mm_interconnect_0|rsp_mux|src_payload~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~18_combout\ = (\mm_interconnect_0|rsp_mux|src_payload~17_combout\) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \mm_interconnect_0|rsp_mux|src_payload~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_payload~17_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~18_combout\);

-- Location: LCCOMB_X44_Y29_N14
\nios2_gen2_0|cpu|av_ld_byte1_data[5]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_payload~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~18_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\);

-- Location: FF_X44_Y29_N15
\nios2_gen2_0|cpu|av_ld_byte1_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[5]~3_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(5));

-- Location: LCCOMB_X50_Y33_N22
\pio_0|data_out[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_0|data_out[5]~feeder_combout\ = \nios2_gen2_0|cpu|d_writedata\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|d_writedata\(5),
	combout => \pio_0|data_out[5]~feeder_combout\);

-- Location: FF_X50_Y33_N23
\pio_0|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|data_out[5]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(5));

-- Location: LCCOMB_X50_Y33_N14
\pio_0|readdata[5]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(5) = (!\nios2_gen2_0|cpu|W_alu_result\(2) & (!\nios2_gen2_0|cpu|W_alu_result\(3) & \pio_0|data_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \pio_0|data_out\(5),
	combout => \pio_0|readdata\(5));

-- Location: FF_X50_Y33_N15
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(5),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X52_Y36_N4
\jtag_uart_0|av_readdata[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[5]~6_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5) & \jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(5),
	datac => \jtag_uart_0|read_0~q\,
	combout => \jtag_uart_0|av_readdata[5]~6_combout\);

-- Location: FF_X52_Y36_N5
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[5]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X50_Y33_N24
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~27_combout\ = (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5))))) # (!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(5),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(5),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~27_combout\);

-- Location: LCCOMB_X54_Y31_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\);

-- Location: FF_X54_Y31_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(5));

-- Location: FF_X50_Y29_N15
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5));

-- Location: M9K_X73_Y27_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000218000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BDFFDC44205090889580044A89420458831088840A121089580044A8984C2214008112B00044A88C88809580112A2224208958008950B10DECA10EA8A10EA8A10C8508728B9020C6835704B82508642843AA20404200709F00E042085086478F943C80152BD063D9409930A420210984C7204CB7D80434A080800140800C97954D088A7114C945439D99CA727383380510480020A26C428101A02F1673A09F8",
	mem_init1 => X"C0C8DA3137372B0001000052822080015C0002818282060043D003C0030020E800E00080B162C40392884126212409600C975B0413F1924683150C461461519C0B9A58508493EC4A0A0048003044000490506A1270000180000014003A005800008E49601896048A00150BA0207C411409A005D64881802C85116688000C50BB08480000831E1080585606080083481440E014302CB113406583422069004942F0370F8DD09A070B00800160400804001615803F283F200007048E0C818003CE293E69FFFF5A0400000A25100230028044200204008C00A00009E47008200C020200013800000C420A89440110A00A040052C0040000020D02B02885108044A8",
	mem_init0 => X"8C828801040A21445100008A042864C98800096C413C4B8620278961880880009C8E84108E84108C0000084044A890139112281422560044A88C46211880A66224266202430000001020620500444494080411200630222241242424000022224890031951100810222141242400004A821404A0285004E1020120504444013A48220400820524846A00A22803220023234068480022800116001148001148001193C470110088089011C0004000004012B1B000000002100900000E08AA846152A56260010094312E188C4B0C4864C98A0037F50CEFFA8617BFB1609EFFD8D0A5AAAA0C47461D2811A4CA00009558EC2008E010F32CE01840002001A0020005",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y29_N12
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~26_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~26_combout\);

-- Location: LCCOMB_X50_Y29_N14
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~28_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~27_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~26_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~27_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5),
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~26_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~28_combout\);

-- Location: IOIBUF_X49_Y54_N1
\pio_2_external_connection_export[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(5),
	o => \pio_2_external_connection_export[5]~input_o\);

-- Location: LCCOMB_X51_Y29_N10
\pio_2|d1_data_in[5]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|d1_data_in[5]~feeder_combout\ = \pio_2_external_connection_export[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pio_2_external_connection_export[5]~input_o\,
	combout => \pio_2|d1_data_in[5]~feeder_combout\);

-- Location: FF_X51_Y29_N11
\pio_2|d1_data_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|d1_data_in[5]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d1_data_in\(5));

-- Location: FF_X52_Y29_N25
\pio_2|d2_data_in[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|d1_data_in\(5),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d2_data_in\(5));

-- Location: LCCOMB_X52_Y29_N24
\pio_2|edge_capture~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~8_combout\ = (\pio_2|edge_capture\(5)) # (\pio_2|d1_data_in\(5) $ (\pio_2|d2_data_in\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pio_2|d1_data_in\(5),
	datac => \pio_2|d2_data_in\(5),
	datad => \pio_2|edge_capture\(5),
	combout => \pio_2|edge_capture~8_combout\);

-- Location: LCCOMB_X51_Y29_N2
\pio_2|edge_capture~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~9_combout\ = (\pio_2|edge_capture~8_combout\ & (((!\nios2_gen2_0|cpu|W_alu_result\(2)) # (!\nios2_gen2_0|cpu|d_writedata\(5))) # (!\pio_2|always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|always1~0_combout\,
	datab => \pio_2|edge_capture~8_combout\,
	datac => \nios2_gen2_0|cpu|d_writedata\(5),
	datad => \nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \pio_2|edge_capture~9_combout\);

-- Location: FF_X51_Y29_N3
\pio_2|edge_capture[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|edge_capture~9_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|edge_capture\(5));

-- Location: FF_X52_Y29_N17
\pio_2|irq_mask[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|d_writedata\(5),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_2|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|irq_mask\(5));

-- Location: LCCOMB_X51_Y29_N20
\pio_2|readdata[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|readdata[5]~5_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(2) & (\pio_2|edge_capture\(5))) # (!\nios2_gen2_0|cpu|W_alu_result\(2) & ((\pio_2|irq_mask\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \pio_2|edge_capture\(5),
	datad => \pio_2|irq_mask\(5),
	combout => \pio_2|readdata[5]~5_combout\);

-- Location: LCCOMB_X51_Y29_N26
\pio_2|read_mux_out[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|read_mux_out[5]~5_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(2) & \pio_2_external_connection_export[5]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \pio_2_external_connection_export[5]~input_o\,
	combout => \pio_2|read_mux_out[5]~5_combout\);

-- Location: FF_X51_Y29_N21
\pio_2|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|readdata[5]~5_combout\,
	asdata => \pio_2|read_mux_out[5]~5_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|readdata\(5));

-- Location: FF_X47_Y29_N19
\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|readdata\(5),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X47_Y29_N18
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~25_combout\ = (\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(5) & \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(5),
	datad => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~25_combout\);

-- Location: LCCOMB_X44_Y29_N6
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~29_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (\nios2_gen2_0|cpu|av_ld_byte1_data\(5))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~28_combout\) # 
-- (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte1_data\(5),
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~28_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~25_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~29_combout\);

-- Location: FF_X44_Y29_N7
\nios2_gen2_0|cpu|av_ld_byte0_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(5));

-- Location: LCCOMB_X44_Y25_N12
\nios2_gen2_0|cpu|W_rf_wr_data[5]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[5]~9_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte0_data\(5))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|W_alu_result\(5) & !\nios2_gen2_0|cpu|E_alu_result~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data\(5),
	datac => \nios2_gen2_0|cpu|W_alu_result\(5),
	datad => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[5]~9_combout\);

-- Location: LCCOMB_X46_Y23_N10
\nios2_gen2_0|cpu|R_src1[0]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[0]~35_combout\ = (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) & (!\nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\nios2_gen2_0|cpu|E_valid_from_R~q\) # 
-- (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datab => \nios2_gen2_0|cpu|R_src1~33_combout\,
	datac => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \nios2_gen2_0|cpu|R_src1[0]~35_combout\);

-- Location: FF_X46_Y23_N11
\nios2_gen2_0|cpu|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[0]~35_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(0));

-- Location: LCCOMB_X47_Y24_N26
\nios2_gen2_0|cpu|E_mem_byte_en[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\ = (\nios2_gen2_0|cpu|Add1~10_combout\ & ((\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\ $ (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\)))) # (!\nios2_gen2_0|cpu|Add1~10_combout\ & 
-- (((\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\)) # (!\nios2_gen2_0|cpu|Add1~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~8_combout\,
	datab => \nios2_gen2_0|cpu|Add1~10_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	combout => \nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\);

-- Location: FF_X47_Y24_N27
\nios2_gen2_0|cpu|d_byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_mem_byte_en[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_byteenable\(0));

-- Location: LCCOMB_X47_Y24_N24
\mm_interconnect_0|cmd_mux_001|src_data[32]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(32) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_byteenable\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_byteenable\(0),
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(32));

-- Location: FF_X47_Y24_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X55_Y31_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable\(0)) # 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|byteenable\(0),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X49_Y30_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\);

-- Location: FF_X49_Y30_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(17));

-- Location: FF_X49_Y30_N11
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(17),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X45_Y30_N24
\nios2_gen2_0|cpu|F_iw[17]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[17]~58_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17) & ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \nios2_gen2_0|cpu|F_iw[17]~57_combout\)))) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17) & (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \nios2_gen2_0|cpu|F_iw[17]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(17),
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[17]~57_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[17]~58_combout\);

-- Location: LCCOMB_X47_Y30_N26
\nios2_gen2_0|cpu|F_iw[17]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[17]~71_combout\ = (\nios2_gen2_0|cpu|F_iw[17]~58_combout\ & (((\nios2_gen2_0|cpu|hbreak_enabled~q\) # (!\nios2_gen2_0|cpu|hbreak_req~0_combout\)))) # (!\nios2_gen2_0|cpu|F_iw[17]~58_combout\ & (!\nios2_gen2_0|cpu|D_iw[31]~0_combout\ 
-- & ((\nios2_gen2_0|cpu|hbreak_enabled~q\) # (!\nios2_gen2_0|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[17]~58_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[31]~0_combout\,
	datac => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \nios2_gen2_0|cpu|hbreak_req~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[17]~71_combout\);

-- Location: FF_X47_Y30_N27
\nios2_gen2_0|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[17]~71_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(17));

-- Location: LCCOMB_X50_Y26_N2
\nios2_gen2_0|cpu|R_src2_lo[11]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[11]~12_combout\ = (!\nios2_gen2_0|cpu|E_src2[10]~15_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(17))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(17),
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datac => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \nios2_gen2_0|cpu|E_src2[10]~15_combout\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[11]~12_combout\);

-- Location: FF_X50_Y26_N3
\nios2_gen2_0|cpu|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[11]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(11));

-- Location: LCCOMB_X44_Y26_N16
\nios2_gen2_0|cpu|Add1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~26_combout\ = \nios2_gen2_0|cpu|E_src2\(11) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2\(11),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~26_combout\);

-- Location: LCCOMB_X45_Y28_N16
\nios2_gen2_0|cpu|W_alu_result[11]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[11]~6_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[11]~6_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|Add1~42_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[11]~6_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[11]~6_combout\);

-- Location: FF_X45_Y28_N17
\nios2_gen2_0|cpu|W_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[11]~6_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(11),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(11));

-- Location: LCCOMB_X42_Y27_N16
\mm_interconnect_0|cmd_mux_002|src_data[47]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(47) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(11)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(9))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datac => \nios2_gen2_0|cpu|W_alu_result\(11),
	datad => \nios2_gen2_0|cpu|F_pc\(9),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(47));

-- Location: M9K_X33_Y26_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C0042369116027FFE5FFBDE3871C6FF800846D2216027FFE5FF7FBFF88C9722C04FFFE5FF805416027FF97FE009916027FFCBE0EFC017E31557E31557E336BF18D41182AB549A7F907CBF19B5F8C553EFD89BFF6007EBEFD26BF19B1800000000000000000500000300030A0108008080024021002868005F8E3800400082EE204800A29F8195697B8F5A83D45402FFFA0CE504BF73C7208000003000",
	mem_init1 => X"001905022822303FF81D8A995120FFF49A135CCA127983FFFF7FF05FF9FFFFDFFC2FFC000000000000000020001000000000017C000000002002538001413817F253792F6001E8012BFFD3FD080A64BB7FC802E5DFFFF2FFBF5FED7FC4FFB001FF44000AFF01D2416EA0B090895F4917F559B8A995403F0650AC9D3FFFDA8FFF5807FF80200201770F8080F6533AA042B6C287CC110CA00661933C7FE2AA349C0FE2000000007E5800F800DA9B78078001C0F80000001000002480F8010000080683C0000000FFF35ED8C466FFE75150301D00B17FF9D45537FF3FC79554B145546AFFE76CA5F1BFF23118FFF84591E96A8C136B56F5FFF2D1042314653FFE5F",
	mem_init0 => X"F84104FFF948C919466FFFFDEA55112631EFFF12BFE3B458DFFC769637FFBFFFF7F8694FF8694FF9AABF00BFFE5FFFFEFF00116245809FFE5FF82080823B40080B40097FC0ED55FA2A9F8CDAFFFC136092A8AE4538C29DD9AEDA529BB5FFFE09B7229C6602A551629DDAAEDA5BB5FFFC28A15113420DFF8A50BFF4848898FFE091452B51016A4928904454D58C4CDFFE103507913FFE6DFFF0B7FF32DFFF32DFFF007FC3FF7FFBFFA7FF0D4102AA4D354D484AA0D49A912D44BFFD21C0007FC000003FCCB4FFFBCED16363B4B1B5112631BF300000A00000020000000800000000000087FC008087FF5010C3F800AF83DDFF8D6B00821DE7FFFFDF381FFDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y26_N0
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a63\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a31~portadataout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\);

-- Location: LCCOMB_X49_Y31_N30
\nios2_gen2_0|cpu|F_iw[31]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[31]~67_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(31),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \nios2_gen2_0|cpu|F_iw[31]~67_combout\);

-- Location: LCCOMB_X49_Y28_N20
\nios2_gen2_0|cpu|F_iw[31]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[31]~68_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[31]~67_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datab => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[31]~7_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[31]~67_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[31]~68_combout\);

-- Location: FF_X49_Y28_N21
\nios2_gen2_0|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[31]~68_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(31));

-- Location: LCCOMB_X44_Y27_N12
\nios2_gen2_0|cpu|E_src1[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[7]~10_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7)))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|D_iw\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	combout => \nios2_gen2_0|cpu|E_src1[7]~10_combout\);

-- Location: FF_X44_Y27_N13
\nios2_gen2_0|cpu|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[7]~10_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[5]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(7));

-- Location: LCCOMB_X45_Y28_N8
\nios2_gen2_0|cpu|Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~0_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(5),
	combout => \nios2_gen2_0|cpu|Add1~0_combout\);

-- Location: LCCOMB_X46_Y27_N28
\nios2_gen2_0|cpu|Add1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~1_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datac => \nios2_gen2_0|cpu|E_src2\(4),
	combout => \nios2_gen2_0|cpu|Add1~1_combout\);

-- Location: LCCOMB_X45_Y27_N0
\nios2_gen2_0|cpu|Add1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~2_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(3),
	combout => \nios2_gen2_0|cpu|Add1~2_combout\);

-- Location: LCCOMB_X45_Y27_N20
\nios2_gen2_0|cpu|Add1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~12_combout\ = (\nios2_gen2_0|cpu|Add1~3_combout\ & ((\nios2_gen2_0|cpu|E_src1\(2) & (\nios2_gen2_0|cpu|Add1~11\ & VCC)) # (!\nios2_gen2_0|cpu|E_src1\(2) & (!\nios2_gen2_0|cpu|Add1~11\)))) # (!\nios2_gen2_0|cpu|Add1~3_combout\ & 
-- ((\nios2_gen2_0|cpu|E_src1\(2) & (!\nios2_gen2_0|cpu|Add1~11\)) # (!\nios2_gen2_0|cpu|E_src1\(2) & ((\nios2_gen2_0|cpu|Add1~11\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~13\ = CARRY((\nios2_gen2_0|cpu|Add1~3_combout\ & (!\nios2_gen2_0|cpu|E_src1\(2) & !\nios2_gen2_0|cpu|Add1~11\)) # (!\nios2_gen2_0|cpu|Add1~3_combout\ & ((!\nios2_gen2_0|cpu|Add1~11\) # (!\nios2_gen2_0|cpu|E_src1\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~3_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(2),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~11\,
	combout => \nios2_gen2_0|cpu|Add1~12_combout\,
	cout => \nios2_gen2_0|cpu|Add1~13\);

-- Location: LCCOMB_X45_Y27_N22
\nios2_gen2_0|cpu|Add1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~14_combout\ = ((\nios2_gen2_0|cpu|E_src1\(3) $ (\nios2_gen2_0|cpu|Add1~2_combout\ $ (!\nios2_gen2_0|cpu|Add1~13\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~15\ = CARRY((\nios2_gen2_0|cpu|E_src1\(3) & ((\nios2_gen2_0|cpu|Add1~2_combout\) # (!\nios2_gen2_0|cpu|Add1~13\))) # (!\nios2_gen2_0|cpu|E_src1\(3) & (\nios2_gen2_0|cpu|Add1~2_combout\ & !\nios2_gen2_0|cpu|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(3),
	datab => \nios2_gen2_0|cpu|Add1~2_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~13\,
	combout => \nios2_gen2_0|cpu|Add1~14_combout\,
	cout => \nios2_gen2_0|cpu|Add1~15\);

-- Location: LCCOMB_X45_Y27_N24
\nios2_gen2_0|cpu|Add1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~16_combout\ = (\nios2_gen2_0|cpu|E_src1\(4) & ((\nios2_gen2_0|cpu|Add1~1_combout\ & (\nios2_gen2_0|cpu|Add1~15\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~1_combout\ & (!\nios2_gen2_0|cpu|Add1~15\)))) # (!\nios2_gen2_0|cpu|E_src1\(4) & 
-- ((\nios2_gen2_0|cpu|Add1~1_combout\ & (!\nios2_gen2_0|cpu|Add1~15\)) # (!\nios2_gen2_0|cpu|Add1~1_combout\ & ((\nios2_gen2_0|cpu|Add1~15\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~17\ = CARRY((\nios2_gen2_0|cpu|E_src1\(4) & (!\nios2_gen2_0|cpu|Add1~1_combout\ & !\nios2_gen2_0|cpu|Add1~15\)) # (!\nios2_gen2_0|cpu|E_src1\(4) & ((!\nios2_gen2_0|cpu|Add1~15\) # (!\nios2_gen2_0|cpu|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(4),
	datab => \nios2_gen2_0|cpu|Add1~1_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~15\,
	combout => \nios2_gen2_0|cpu|Add1~16_combout\,
	cout => \nios2_gen2_0|cpu|Add1~17\);

-- Location: LCCOMB_X45_Y27_N26
\nios2_gen2_0|cpu|Add1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~18_combout\ = ((\nios2_gen2_0|cpu|E_src1\(5) $ (\nios2_gen2_0|cpu|Add1~0_combout\ $ (!\nios2_gen2_0|cpu|Add1~17\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~19\ = CARRY((\nios2_gen2_0|cpu|E_src1\(5) & ((\nios2_gen2_0|cpu|Add1~0_combout\) # (!\nios2_gen2_0|cpu|Add1~17\))) # (!\nios2_gen2_0|cpu|E_src1\(5) & (\nios2_gen2_0|cpu|Add1~0_combout\ & !\nios2_gen2_0|cpu|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(5),
	datab => \nios2_gen2_0|cpu|Add1~0_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~17\,
	combout => \nios2_gen2_0|cpu|Add1~18_combout\,
	cout => \nios2_gen2_0|cpu|Add1~19\);

-- Location: LCCOMB_X45_Y27_N28
\nios2_gen2_0|cpu|Add1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~32_combout\ = (\nios2_gen2_0|cpu|E_src1\(6) & ((\nios2_gen2_0|cpu|Add1~31_combout\ & (\nios2_gen2_0|cpu|Add1~19\ & VCC)) # (!\nios2_gen2_0|cpu|Add1~31_combout\ & (!\nios2_gen2_0|cpu|Add1~19\)))) # (!\nios2_gen2_0|cpu|E_src1\(6) & 
-- ((\nios2_gen2_0|cpu|Add1~31_combout\ & (!\nios2_gen2_0|cpu|Add1~19\)) # (!\nios2_gen2_0|cpu|Add1~31_combout\ & ((\nios2_gen2_0|cpu|Add1~19\) # (GND)))))
-- \nios2_gen2_0|cpu|Add1~33\ = CARRY((\nios2_gen2_0|cpu|E_src1\(6) & (!\nios2_gen2_0|cpu|Add1~31_combout\ & !\nios2_gen2_0|cpu|Add1~19\)) # (!\nios2_gen2_0|cpu|E_src1\(6) & ((!\nios2_gen2_0|cpu|Add1~19\) # (!\nios2_gen2_0|cpu|Add1~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(6),
	datab => \nios2_gen2_0|cpu|Add1~31_combout\,
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~19\,
	combout => \nios2_gen2_0|cpu|Add1~32_combout\,
	cout => \nios2_gen2_0|cpu|Add1~33\);

-- Location: LCCOMB_X45_Y27_N30
\nios2_gen2_0|cpu|Add1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~34_combout\ = ((\nios2_gen2_0|cpu|Add1~30_combout\ $ (\nios2_gen2_0|cpu|E_src1\(7) $ (!\nios2_gen2_0|cpu|Add1~33\)))) # (GND)
-- \nios2_gen2_0|cpu|Add1~35\ = CARRY((\nios2_gen2_0|cpu|Add1~30_combout\ & ((\nios2_gen2_0|cpu|E_src1\(7)) # (!\nios2_gen2_0|cpu|Add1~33\))) # (!\nios2_gen2_0|cpu|Add1~30_combout\ & (\nios2_gen2_0|cpu|E_src1\(7) & !\nios2_gen2_0|cpu|Add1~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~30_combout\,
	datab => \nios2_gen2_0|cpu|E_src1\(7),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|Add1~33\,
	combout => \nios2_gen2_0|cpu|Add1~34_combout\,
	cout => \nios2_gen2_0|cpu|Add1~35\);

-- Location: LCCOMB_X44_Y27_N6
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~17_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~38_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~38_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~17_combout\);

-- Location: FF_X44_Y27_N7
\nios2_gen2_0|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(7));

-- Location: LCCOMB_X42_Y27_N12
\mm_interconnect_0|cmd_mux_001|src_data[45]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(45) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(7)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|W_alu_result\(9))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|F_pc\(7),
	datad => \nios2_gen2_0|cpu|W_alu_result\(9),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(45));

-- Location: FF_X42_Y27_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(7));

-- Location: LCCOMB_X50_Y31_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ $ (GND))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ & VCC))
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ = CARRY((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8) & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X51_Y31_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32)))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(32),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\);

-- Location: FF_X51_Y31_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X50_Y31_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9) & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\)) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # (GND)))
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ = CARRY((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X51_Y32_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(33)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(33),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X51_Y32_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33));

-- Location: LCCOMB_X50_Y31_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33)))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\);

-- Location: FF_X50_Y31_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X51_Y31_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(7),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(9),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCCOMB_X51_Y30_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\);

-- Location: FF_X51_Y30_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(15));

-- Location: FF_X44_Y30_N21
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X44_Y30_N0
\mm_interconnect_0|rsp_mux|src_payload~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~13_combout\ = (\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15))))) # (!\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(15),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15),
	combout => \mm_interconnect_0|rsp_mux|src_payload~13_combout\);

-- Location: LCCOMB_X44_Y30_N18
\mm_interconnect_0|rsp_mux|src_payload~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~14_combout\ = (\mm_interconnect_0|rsp_mux|src_payload~13_combout\) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \mm_interconnect_0|rsp_mux|src_payload~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	datad => \mm_interconnect_0|rsp_mux|src_payload~13_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~14_combout\);

-- Location: LCCOMB_X44_Y29_N18
\nios2_gen2_0|cpu|av_ld_byte1_data[7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_payload~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~14_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\);

-- Location: FF_X44_Y29_N19
\nios2_gen2_0|cpu|av_ld_byte1_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[7]~1_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(7));

-- Location: LCCOMB_X44_Y29_N30
\nios2_gen2_0|cpu|av_fill_bit~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_fill_bit~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld_signed~q\ & ((\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\nios2_gen2_0|cpu|av_ld_byte1_data\(7))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\nios2_gen2_0|cpu|av_ld_byte0_data\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld_signed~q\,
	datab => \nios2_gen2_0|cpu|av_ld_byte1_data\(7),
	datac => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data\(7),
	combout => \nios2_gen2_0|cpu|av_fill_bit~0_combout\);

-- Location: LCCOMB_X52_Y31_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\);

-- Location: FF_X52_Y31_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(12));

-- Location: FF_X49_Y31_N11
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(12),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12));

-- Location: FF_X49_Y33_N29
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X49_Y33_N28
\mm_interconnect_0|rsp_mux|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~19_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12) & ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # 
-- (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12) & (((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12) & 
-- \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12),
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(12),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux|src_payload~19_combout\);

-- Location: LCCOMB_X49_Y28_N2
\mm_interconnect_0|rsp_mux|src_payload~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~20_combout\ = (\mm_interconnect_0|rsp_mux|src_payload~19_combout\) # ((\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \nios2_gen2_0|cpu|F_iw[12]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|rsp_mux|src_payload~19_combout\,
	datac => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[12]~32_combout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~20_combout\);

-- Location: LCCOMB_X44_Y29_N0
\nios2_gen2_0|cpu|av_ld_byte1_data[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & (\nios2_gen2_0|cpu|av_fill_bit~0_combout\)) # (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\mm_interconnect_0|rsp_mux|src_payload~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_fill_bit~0_combout\,
	datab => \mm_interconnect_0|rsp_mux|src_payload~20_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	combout => \nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\);

-- Location: FF_X44_Y29_N1
\nios2_gen2_0|cpu|av_ld_byte1_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte1_data[4]~4_combout\,
	asdata => \nios2_gen2_0|cpu|av_ld_byte2_data\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	ena => \nios2_gen2_0|cpu|av_ld_byte1_data_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte1_data\(4));

-- Location: LCCOMB_X49_Y36_N20
\jtag_uart_0|av_readdata[4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[4]~5_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4) & \jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(4),
	datad => \jtag_uart_0|read_0~q\,
	combout => \jtag_uart_0|av_readdata[4]~5_combout\);

-- Location: FF_X49_Y36_N21
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[4]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: FF_X50_Y33_N5
\pio_0|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|d_writedata\(4),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(4));

-- Location: LCCOMB_X50_Y33_N2
\pio_0|readdata[4]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(4) = (!\nios2_gen2_0|cpu|W_alu_result\(2) & (!\nios2_gen2_0|cpu|W_alu_result\(3) & \pio_0|data_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \pio_0|data_out\(4),
	combout => \pio_0|readdata\(4));

-- Location: FF_X50_Y33_N3
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(4),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X50_Y33_N28
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~22_combout\ = (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(4),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(4),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~22_combout\);

-- Location: LCCOMB_X47_Y32_N26
\mm_interconnect_0|cmd_mux_002|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~0_combout\);

-- Location: LCCOMB_X51_Y30_N8
\mm_interconnect_0|cmd_mux_002|src_payload~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(3),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~8_combout\);

-- Location: LCCOMB_X51_Y30_N10
\mm_interconnect_0|cmd_mux_002|src_payload~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(4),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~7_combout\);

-- Location: M9K_X53_Y30_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080F00880FCCCCF100CC884400CC884400CC884400CC884400CC8844",
	mem_init0 => X"00CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC884400CC88440000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000748601000000000000000000000000000C0000000000C8000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 11,
	port_b_data_width => 4,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M9K_X73_Y30_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000009220000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021085DD4A4F3FF7375AFB5CDEBFFE79F9F7ABA949E7FEF375AFB5CDEBD5EAFBCC9FEEEB5FB5CDEBE858F75AED737AEA6BF775AF6B9BCAFAFA56E3EF96E3EF96E3DCB71F79B9822B467B77E5F8B71EE5B8FBE2C5B0B1F708F7CEC5FACB71EE7CB94B4A1F523C44389509932A4A0F9A984CFA84C3EFE56A4A0FF9A11FFEFF61F914C0FEB76DAFB48FF1D93976AF1B3BD1F506BFF3FECEC43FFFDD2AF0777BFBFA",
	mem_init1 => X"CED1DD727732393FF11C6112CB36BFED1D4330A43BFB46FFFB40B39FF37FFCC02CCFF9E0B162CFF7D29FFB37BFFCFE77F61F5B3FF7F5BCFBB5755F17D563FD1DFADA5B5FC69BEA6B6AFFCBF82C0165FED7D72AD777FFF1F79F5DF47C3EEBD9CDFF8E6B4A7BCB8CE14C40A3B6A4FF5FADFD1D31FB954FBE2ED4FFBD3BFFDB985B534FFF09EFBDFB771BFEABEC33B22825F4C5C5EE945F9745619BEF6FC0AA70957FB787DDDC103F5BA7BABABE5B3D3DABAB95BC2F2A7B2807FF04AAED8FC8118DAF3EE8C939DCD5DF5EFABD56BAFBDBFA793DD2F776BFF6FD3F6BF5FB97FCFFE7DC7AED7FFFFFFDEAEEAD57DD79E59BFBEFDED36B5EB5DAEBD1B4AAFD57F75CDE",
	mem_init0 => X"BCC38CED75EABD57D5EFEEBFEE7777EFBDEF6B7EF57FFFDEFEAFFFF7BFABBFF6BEBCEF56BCEF56BFFFFF2BBB5CDEBF57D7527977DDD6BB5CDEBE66A99AFBE66B2B666B5AC3FFFFEA2FBFEFFAFD5C1775FFFEBFEFFEF7BFFBEEDE72BBFDFDAE0BBFF7FF7756FFFDF7BFFBEEDE7FFDFB5EBBE7753FCEADD5FEF0B57DDDFD9DF57AFBEDFB73A3EE6FBD9ACCFCF79E4EFEAFB3776FFBBDAEEFED77BED77EFED77EFED793F5F2D756BB6BBED7D16952BB8D446FF8FAA1F71EE2C14A3BD92FC8AAB5E152A57AFFB4FABFFFFF7BEFFFBDF777EFBDBA3FB614FFDB0A177DA0F0BDFDD078A5AAAA0F5F461D2ED7A4CA19B0AFFBEFDD6BFD7BFBBEBDFB5FFFFE9837FFFE07",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y29_N2
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~21_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~21_combout\);

-- Location: LCCOMB_X50_Y29_N22
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~23_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~22_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~21_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~22_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4),
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~21_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~23_combout\);

-- Location: IOIBUF_X54_Y54_N22
\pio_2_external_connection_export[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(4),
	o => \pio_2_external_connection_export[4]~input_o\);

-- Location: LCCOMB_X52_Y30_N16
\pio_2|d1_data_in[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|d1_data_in[4]~feeder_combout\ = \pio_2_external_connection_export[4]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pio_2_external_connection_export[4]~input_o\,
	combout => \pio_2|d1_data_in[4]~feeder_combout\);

-- Location: FF_X52_Y30_N17
\pio_2|d1_data_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|d1_data_in[4]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d1_data_in\(4));

-- Location: FF_X52_Y29_N11
\pio_2|d2_data_in[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|d1_data_in\(4),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d2_data_in\(4));

-- Location: LCCOMB_X52_Y29_N10
\pio_2|edge_capture~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~10_combout\ = (\pio_2|edge_capture\(4)) # (\pio_2|d1_data_in\(4) $ (\pio_2|d2_data_in\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pio_2|d1_data_in\(4),
	datac => \pio_2|d2_data_in\(4),
	datad => \pio_2|edge_capture\(4),
	combout => \pio_2|edge_capture~10_combout\);

-- Location: LCCOMB_X52_Y29_N2
\pio_2|edge_capture~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~11_combout\ = (\pio_2|edge_capture~10_combout\ & (((!\pio_2|always1~0_combout\) # (!\nios2_gen2_0|cpu|W_alu_result\(2))) # (!\nios2_gen2_0|cpu|d_writedata\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|edge_capture~10_combout\,
	datab => \nios2_gen2_0|cpu|d_writedata\(4),
	datac => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \pio_2|always1~0_combout\,
	combout => \pio_2|edge_capture~11_combout\);

-- Location: FF_X52_Y29_N3
\pio_2|edge_capture[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|edge_capture~11_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|edge_capture\(4));

-- Location: LCCOMB_X52_Y30_N20
\pio_2|irq_mask[4]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|irq_mask[4]~feeder_combout\ = \nios2_gen2_0|cpu|d_writedata\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|d_writedata\(4),
	combout => \pio_2|irq_mask[4]~feeder_combout\);

-- Location: FF_X52_Y30_N21
\pio_2|irq_mask[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|irq_mask[4]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \pio_2|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|irq_mask\(4));

-- Location: LCCOMB_X52_Y30_N10
\pio_2|readdata[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|readdata[4]~4_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(2) & (\pio_2|edge_capture\(4))) # (!\nios2_gen2_0|cpu|W_alu_result\(2) & ((\pio_2|irq_mask\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|edge_capture\(4),
	datab => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \pio_2|irq_mask\(4),
	combout => \pio_2|readdata[4]~4_combout\);

-- Location: LCCOMB_X52_Y30_N4
\pio_2|read_mux_out[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|read_mux_out[4]~4_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(2) & \pio_2_external_connection_export[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \pio_2_external_connection_export[4]~input_o\,
	combout => \pio_2|read_mux_out[4]~4_combout\);

-- Location: FF_X52_Y30_N11
\pio_2|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|readdata[4]~4_combout\,
	asdata => \pio_2|read_mux_out[4]~4_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|readdata\(4));

-- Location: FF_X47_Y29_N17
\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|readdata\(4),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X47_Y29_N16
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\ = (\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(4) & \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(4),
	datad => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\);

-- Location: LCCOMB_X44_Y29_N4
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~24_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (\nios2_gen2_0|cpu|av_ld_byte1_data\(4))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~23_combout\) # 
-- (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte1_data\(4),
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~23_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~24_combout\);

-- Location: FF_X44_Y29_N5
\nios2_gen2_0|cpu|av_ld_byte0_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~24_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(4));

-- Location: LCCOMB_X49_Y25_N8
\nios2_gen2_0|cpu|W_rf_wr_data[4]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[4]~8_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data\(4))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & (\nios2_gen2_0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data\(4),
	datad => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[4]~8_combout\);

-- Location: FF_X51_Y30_N11
\nios2_gen2_0|cpu|d_writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(4));

-- Location: LCCOMB_X52_Y37_N24
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(10),
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(7),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(9),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X52_Y37_N25
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(9));

-- Location: LCCOMB_X51_Y37_N20
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read_req~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\);

-- Location: FF_X51_Y37_N21
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read_req~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read_req~q\);

-- Location: LCCOMB_X51_Y37_N30
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read~0_combout\);

-- Location: LCCOMB_X51_Y37_N6
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read~0_combout\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\);

-- Location: FF_X51_Y37_N7
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read~q\);

-- Location: LCCOMB_X50_Y34_N6
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read1~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\);

-- Location: FF_X50_Y34_N7
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read1~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read1~q\);

-- Location: FF_X50_Y34_N11
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read2~q\);

-- Location: LCCOMB_X50_Y34_N10
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read_req~q\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read1~q\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|read2~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: LCCOMB_X50_Y34_N4
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~0_combout\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst2~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~1_combout\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\);

-- Location: FF_X50_Y34_N5
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\);

-- Location: FF_X50_Y34_N15
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid0~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid~q\);

-- Location: LCCOMB_X52_Y37_N6
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(2),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: LCCOMB_X52_Y37_N12
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~13_combout\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X52_Y37_N13
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(4));

-- Location: LCCOMB_X52_Y37_N22
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(4),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(1),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: LCCOMB_X51_Y37_N0
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~11_combout\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X51_Y37_N1
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(3));

-- Location: LCCOMB_X51_Y37_N10
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(3),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(0),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: LCCOMB_X51_Y37_N8
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~8_combout\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: FF_X51_Y37_N9
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(2));

-- Location: LCCOMB_X51_Y37_N28
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(2),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|write_stalled~q\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\);

-- Location: LCCOMB_X51_Y37_N18
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~5_combout\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: FF_X51_Y37_N19
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(1));

-- Location: LCCOMB_X51_Y37_N4
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rvalid~q\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(1),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: LCCOMB_X51_Y37_N22
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LCCOMB_X51_Y37_N24
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~q\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~0_combout\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~2_combout\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X51_Y37_N25
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(0));

-- Location: LCCOMB_X50_Y37_N6
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(0),
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~2_combout\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: FF_X50_Y37_N7
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: LCCOMB_X50_Y37_N0
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~q\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(9),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|state~q\,
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(1),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: LCCOMB_X52_Y37_N2
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(6),
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|count\(9),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rdata\(3),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\);

-- Location: LCCOMB_X52_Y37_N4
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~15_combout\,
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\);

-- Location: FF_X52_Y37_N5
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift~16_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(5));

-- Location: LCCOMB_X52_Y37_N16
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(5),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X52_Y37_N17
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|wdata\(1));

-- Location: LCCOMB_X52_Y36_N2
\jtag_uart_0|av_readdata[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[3]~4_combout\ = (\jtag_uart_0|read_0~q\ & \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \jtag_uart_0|read_0~q\,
	datad => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(3),
	combout => \jtag_uart_0|av_readdata[3]~4_combout\);

-- Location: FF_X52_Y36_N3
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[3]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X50_Y33_N16
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~17_combout\ = (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3))))) # (!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(3),
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(3),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~17_combout\);

-- Location: M9K_X33_Y30_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000092020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000402000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038C663444205490041480044889420448831088840A92014148004488984C2215008002900044888C9088148011222224200148008910010FB4200E88200E88200C010070899028843B1707180100600803A263C48600FEAF81E3C218100607CBB03DA0152BF6438D40912024002D09048720483E5AC404A080928140802C078549088A310409C4431F9582027180280510480020A0680281038A2F0776A09F8",
	mem_init1 => X"90C078B035230B0001013A9B982081109E7044EA428676006B720380030034D900C00080A142840392084D20012E08202C07530413F1114299140C040C61501C0A9E58500001E8024A0048052422010410502A127000018820021500001458000006010018E216A032A013A0297CC3440906C9D22233C0AC845324080089081B00080000A31C100008568200408A084F42CE6C23C7110303618B52204600C6287037879D4611070B80800020000C04000215842F603F68000704BE0D09C811CC093E6820814E0408010A150002380A8B49A0DA04008E02A00009E47808204C300900013800000C420A81420110A20A00044240800800020D0091284500004488",
	mem_init0 => X"8C008001040A01405000008A042060C18E0009EC413C4B8620278961880880009C8E04008E04008C00000A004488901391122A1400520044888C42090800A22100222002430000001020620000442414404750200630622241042024000022120810031150008E90622141042000004A8600000800A004C0010120000420013808208008320480842A20A100409000230B0060080022800116001148001148001181C470110088089011D02C5801904032B0B001030062C00A00000E0002846000002270000094312E188C4B0C4060C18E003E940CFF4A061774A160BDF550D0840000044603080011A4611C000008EC0008F010F30C20184000208060020004",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X50_Y29_N16
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~16_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~16_combout\);

-- Location: LCCOMB_X50_Y29_N10
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~17_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~16_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~17_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3),
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~16_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\);

-- Location: IOIBUF_X54_Y54_N29
\pio_2_external_connection_export[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(3),
	o => \pio_2_external_connection_export[3]~input_o\);

-- Location: LCCOMB_X51_Y29_N16
\pio_2|d1_data_in[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|d1_data_in[3]~feeder_combout\ = \pio_2_external_connection_export[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pio_2_external_connection_export[3]~input_o\,
	combout => \pio_2|d1_data_in[3]~feeder_combout\);

-- Location: FF_X51_Y29_N17
\pio_2|d1_data_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|d1_data_in[3]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d1_data_in\(3));

-- Location: FF_X52_Y29_N13
\pio_2|d2_data_in[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|d1_data_in\(3),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d2_data_in\(3));

-- Location: LCCOMB_X52_Y29_N12
\pio_2|edge_capture~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~4_combout\ = (\pio_2|edge_capture\(3)) # (\pio_2|d1_data_in\(3) $ (\pio_2|d2_data_in\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|d1_data_in\(3),
	datac => \pio_2|d2_data_in\(3),
	datad => \pio_2|edge_capture\(3),
	combout => \pio_2|edge_capture~4_combout\);

-- Location: LCCOMB_X52_Y29_N20
\pio_2|edge_capture~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~5_combout\ = (\pio_2|edge_capture~4_combout\ & (((!\nios2_gen2_0|cpu|d_writedata\(3)) # (!\pio_2|always1~0_combout\)) # (!\nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \pio_2|always1~0_combout\,
	datac => \nios2_gen2_0|cpu|d_writedata\(3),
	datad => \pio_2|edge_capture~4_combout\,
	combout => \pio_2|edge_capture~5_combout\);

-- Location: FF_X52_Y29_N21
\pio_2|edge_capture[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|edge_capture~5_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|edge_capture\(3));

-- Location: FF_X52_Y29_N19
\pio_2|irq_mask[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|d_writedata\(3),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_2|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|irq_mask\(3));

-- Location: LCCOMB_X51_Y29_N18
\pio_2|readdata[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|readdata[3]~3_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(2) & (\pio_2|edge_capture\(3))) # (!\nios2_gen2_0|cpu|W_alu_result\(2) & ((\pio_2|irq_mask\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|edge_capture\(3),
	datab => \pio_2|irq_mask\(3),
	datad => \nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \pio_2|readdata[3]~3_combout\);

-- Location: LCCOMB_X51_Y29_N0
\pio_2|read_mux_out[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|read_mux_out[3]~3_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(2) & \pio_2_external_connection_export[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \pio_2_external_connection_export[3]~input_o\,
	combout => \pio_2|read_mux_out[3]~3_combout\);

-- Location: FF_X51_Y29_N19
\pio_2|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|readdata[3]~3_combout\,
	asdata => \pio_2|read_mux_out[3]~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|readdata\(3));

-- Location: FF_X47_Y29_N15
\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|readdata\(3),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X47_Y29_N14
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~15_combout\ = (\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(3) & \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(3),
	datad => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~15_combout\);

-- Location: LCCOMB_X47_Y29_N22
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (((\nios2_gen2_0|cpu|av_ld_byte1_data\(3))))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\) # 
-- ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~18_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~15_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte1_data\(3),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\);

-- Location: FF_X47_Y29_N23
\nios2_gen2_0|cpu|av_ld_byte0_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(3));

-- Location: LCCOMB_X44_Y28_N8
\nios2_gen2_0|cpu|W_rf_wr_data[3]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data\(3))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (!\nios2_gen2_0|cpu|E_alu_result~0_combout\ & (\nios2_gen2_0|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data\(3),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[3]~7_combout\);

-- Location: LCCOMB_X51_Y26_N28
\nios2_gen2_0|cpu|d_writedata[30]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[30]~6_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	combout => \nios2_gen2_0|cpu|d_writedata[30]~6_combout\);

-- Location: FF_X51_Y26_N29
\nios2_gen2_0|cpu|d_writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[30]~6_combout\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(30));

-- Location: LCCOMB_X47_Y24_N18
\mm_interconnect_0|cmd_mux_002|src_payload~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(30),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~30_combout\);

-- Location: M9K_X53_Y14_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019CEE57C0042369116027FFE5FFBDE3871C6FF800846D2216027FFE5FF7FBFF88C9722C04FFFE5FF805416027FF97FE009916027FFCBE0EFC003E10543E10543E1161F085410000000001F807C1F08B0F84153C7809BF00007EBC78261F08B1800380FFE120044000000000000000000400004004011000200000C0000000000040000000000000880002058880000000100FFF0000000000020000000000000",
	mem_init1 => X"000000000100003FF80000000020FE0000000000127983FF8000001FF9FFC000000FFC0000000000000000000000200000000178000000200100138000000007F000000F6001E80003F80000000000B27F8000C5DFFC00000000000000000001FF44000AEF01C0000000010000000007F000010000803F000008000FFF0000A00607FF80020000770F8000C600000000000007C0000CA0000000003F800000000FE200000000785000F8001A9B70078001C0F8000EC407E7A80000F8010000000683C0000000FFF35ED08046FFE75150301D00B17FF9D45537FF3FC79554B145546AFFE76CA5F1BFF02010FFF84591E96A8C136B56F5FFF2D1040210453FFE5F",
	mem_init0 => X"F84104FFF9408811046FFFFDEA55112631EFFF12BFE3B458DFFC769637FFBFFFF7F8694FF8694FF9AABF00BFFE5FFFFEFF00116245809FFE5FF82080823B40080B40097FC0ED55FA2A9F8CDAFFFC136092A8AE4538C29DD9AEDA529BB5FFFE09B7229C6602A551629DDAAEDA5BB5FFFC28A15113420DFF8A50BFF4848898FFE091452B51016A4928904454D58C4CDFFE103507913FFE6DFFF0B7FF32DFFF32DFFF007FC3FF7FFBFFA7FF0D4102AA4D354D484AA0D49A912D44BFFD21C0007FC000003FCCB4FFFBCED16363B4B1B5112631BF300000A00000020000000800000000000087FC008087FF5010C3F800AF83DDFF8D6B00821DE7FFFFDF381FFDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y30_N12
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a30~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a62\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\);

-- Location: LCCOMB_X49_Y28_N18
\nios2_gen2_0|cpu|F_iw[30]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[30]~66_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[30]~65_combout\) # ((\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\ & 
-- \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[30]~65_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[30]~6_combout\,
	datad => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[30]~66_combout\);

-- Location: FF_X49_Y28_N19
\nios2_gen2_0|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[30]~66_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(30));

-- Location: LCCOMB_X44_Y27_N18
\nios2_gen2_0|cpu|E_src1[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[8]~9_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	datab => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(12),
	combout => \nios2_gen2_0|cpu|E_src1[8]~9_combout\);

-- Location: FF_X44_Y27_N19
\nios2_gen2_0|cpu|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[8]~9_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[6]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(8));

-- Location: LCCOMB_X44_Y26_N30
\nios2_gen2_0|cpu|E_logic_result[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[8]~9_combout\ = (\nios2_gen2_0|cpu|E_src1\(8) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(8)))))) # (!\nios2_gen2_0|cpu|E_src1\(8) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & ((\nios2_gen2_0|cpu|E_src2\(8)))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|E_src2\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src1\(8),
	datad => \nios2_gen2_0|cpu|E_src2\(8),
	combout => \nios2_gen2_0|cpu|E_logic_result[8]~9_combout\);

-- Location: LCCOMB_X44_Y25_N18
\nios2_gen2_0|cpu|W_alu_result[8]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[8]~9_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[8]~9_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_logic_result[8]~9_combout\,
	datab => \nios2_gen2_0|cpu|Add1~36_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[8]~9_combout\);

-- Location: FF_X44_Y25_N19
\nios2_gen2_0|cpu|W_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[8]~9_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(8),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(8));

-- Location: LCCOMB_X47_Y31_N20
\mm_interconnect_0|cmd_mux_001|src_data[44]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(44) = (\nios2_gen2_0|cpu|W_alu_result\(8) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(6))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(8) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(8),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|F_pc\(6),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(44));

-- Location: FF_X47_Y31_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(6));

-- Location: LCCOMB_X51_Y31_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(6),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X52_Y31_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\);

-- Location: FF_X52_Y31_N31
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(29));

-- Location: FF_X44_Y30_N29
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(29),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X44_Y30_N22
\nios2_gen2_0|cpu|F_iw[29]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[29]~63_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(29),
	combout => \nios2_gen2_0|cpu|F_iw[29]~63_combout\);

-- Location: LCCOMB_X44_Y30_N10
\nios2_gen2_0|cpu|F_iw[29]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[29]~64_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[29]~63_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[29]~63_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[29]~5_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[29]~64_combout\);

-- Location: FF_X44_Y30_N11
\nios2_gen2_0|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[29]~64_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(29));

-- Location: LCCOMB_X44_Y27_N8
\nios2_gen2_0|cpu|E_src1[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[9]~8_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9)))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|D_iw\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(13),
	datab => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	combout => \nios2_gen2_0|cpu|E_src1[9]~8_combout\);

-- Location: FF_X44_Y27_N9
\nios2_gen2_0|cpu|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[9]~8_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[7]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(9));

-- Location: LCCOMB_X44_Y26_N12
\nios2_gen2_0|cpu|E_logic_result[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[9]~8_combout\ = (\nios2_gen2_0|cpu|E_src1\(9) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|E_src2\(9) & \nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\nios2_gen2_0|cpu|E_src1\(9) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & (\nios2_gen2_0|cpu|E_src2\(9))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|E_src2\(9) & !\nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_logic_op\(1),
	datab => \nios2_gen2_0|cpu|E_src1\(9),
	datac => \nios2_gen2_0|cpu|E_src2\(9),
	datad => \nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \nios2_gen2_0|cpu|E_logic_result[9]~8_combout\);

-- Location: LCCOMB_X42_Y27_N24
\nios2_gen2_0|cpu|W_alu_result[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[9]~8_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[9]~8_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|E_logic_result[9]~8_combout\,
	datad => \nios2_gen2_0|cpu|Add1~38_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[9]~8_combout\);

-- Location: FF_X42_Y27_N25
\nios2_gen2_0|cpu|W_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[9]~8_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(9),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(9));

-- Location: LCCOMB_X42_Y27_N6
\mm_interconnect_0|router|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal2~0_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(10) & (!\nios2_gen2_0|cpu|W_alu_result\(9) & (!\nios2_gen2_0|cpu|W_alu_result\(11) & \nios2_gen2_0|cpu|W_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(10),
	datab => \nios2_gen2_0|cpu|W_alu_result\(9),
	datac => \nios2_gen2_0|cpu|W_alu_result\(11),
	datad => \nios2_gen2_0|cpu|W_alu_result\(12),
	combout => \mm_interconnect_0|router|Equal2~0_combout\);

-- Location: LCCOMB_X44_Y25_N10
\mm_interconnect_0|router|Equal2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal2~1_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(7) & (!\nios2_gen2_0|cpu|W_alu_result\(6) & !\nios2_gen2_0|cpu|W_alu_result\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|W_alu_result\(7),
	datac => \nios2_gen2_0|cpu|W_alu_result\(6),
	datad => \nios2_gen2_0|cpu|W_alu_result\(8),
	combout => \mm_interconnect_0|router|Equal2~1_combout\);

-- Location: LCCOMB_X42_Y27_N8
\mm_interconnect_0|router|Equal2~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal2~2_combout\ = (\mm_interconnect_0|router|Equal2~0_combout\ & (\mm_interconnect_0|router|Equal2~1_combout\ & (\mm_interconnect_0|router|Equal1~0_combout\ & !\nios2_gen2_0|cpu|W_alu_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal2~0_combout\,
	datab => \mm_interconnect_0|router|Equal2~1_combout\,
	datac => \mm_interconnect_0|router|Equal1~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(13),
	combout => \mm_interconnect_0|router|Equal2~2_combout\);

-- Location: LCCOMB_X46_Y29_N26
\mm_interconnect_0|router|Equal5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal5~0_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(5) & (!\nios2_gen2_0|cpu|W_alu_result\(3) & (\mm_interconnect_0|router|Equal2~2_combout\ & \nios2_gen2_0|cpu|W_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(5),
	datab => \nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \mm_interconnect_0|router|Equal2~2_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \mm_interconnect_0|router|Equal5~0_combout\);

-- Location: LCCOMB_X46_Y32_N28
\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\ = (\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1_combout\ & (!\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & 
-- \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1_combout\,
	datac => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datad => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X46_Y32_N29
\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X46_Y32_N26
\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1_combout\ = (\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\ & ((\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1)) # 
-- (\mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\ $ (!\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\,
	datac => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LCCOMB_X46_Y32_N22
\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~3_combout\ = (\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1_combout\ & (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\ & 
-- (\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) $ (\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~1_combout\,
	datab => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~1_combout\,
	combout => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X46_Y32_N23
\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X46_Y32_N16
\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (!\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) $ 
-- (((\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\ & \mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\,
	datac => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X46_Y29_N12
\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(5) & (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ & \nios2_gen2_0|cpu|W_alu_result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(5),
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X46_Y29_N14
\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\ & (\mm_interconnect_0|router|Equal2~2_combout\ & \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \mm_interconnect_0|router|Equal2~2_combout\,
	datad => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	combout => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCCOMB_X47_Y29_N4
\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\ = (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\ & \mm_interconnect_0|cmd_demux|sink_ready~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \mm_interconnect_0|cmd_demux|sink_ready~5_combout\,
	combout => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X47_Y29_N5
\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X47_Y29_N2
\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~4_combout\ = (\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\) # ((\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1)) # (!\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X47_Y29_N3
\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X47_Y29_N24
\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~3_combout\ = (\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0) & (!\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2_combout\) # (\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	datab => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(0),
	combout => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~3_combout\);

-- Location: FF_X47_Y29_N25
\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used[1]~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X46_Y29_N4
\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(5) & (\nios2_gen2_0|cpu|W_alu_result\(4) & (\mm_interconnect_0|router|Equal2~2_combout\ & 
-- !\mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(5),
	datab => \nios2_gen2_0|cpu|W_alu_result\(4),
	datac => \mm_interconnect_0|router|Equal2~2_combout\,
	datad => \mm_interconnect_0|pio_1_s1_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LCCOMB_X46_Y32_N24
\mm_interconnect_0|cmd_demux|sink_ready~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|sink_ready~5_combout\ = (\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\ & (!\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & (\mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\ $ 
-- (\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \mm_interconnect_0|pio_2_s1_agent|m0_write~2_combout\,
	datac => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datad => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	combout => \mm_interconnect_0|cmd_demux|sink_ready~5_combout\);

-- Location: LCCOMB_X42_Y29_N16
\mm_interconnect_0|cmd_demux|sink_ready~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|sink_ready~1_combout\ = (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (!\mm_interconnect_0|router|Equal1~1_combout\ & (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|router|Equal1~1_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|cmd_demux|sink_ready~1_combout\);

-- Location: LCCOMB_X42_Y29_N26
\mm_interconnect_0|cmd_demux|sink_ready~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|sink_ready~3_combout\ = (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & \mm_interconnect_0|router|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \mm_interconnect_0|router|Equal1~1_combout\,
	combout => \mm_interconnect_0|cmd_demux|sink_ready~3_combout\);

-- Location: LCCOMB_X42_Y29_N28
\mm_interconnect_0|cmd_demux|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|WideOr0~0_combout\ = (\mm_interconnect_0|cmd_demux|sink_ready~1_combout\) # ((\mm_interconnect_0|cmd_demux|sink_ready~2_combout\ & (\mm_interconnect_0|cmd_demux|sink_ready~3_combout\ & 
-- \mm_interconnect_0|cmd_demux|sink_ready~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|sink_ready~2_combout\,
	datab => \mm_interconnect_0|cmd_demux|sink_ready~1_combout\,
	datac => \mm_interconnect_0|cmd_demux|sink_ready~3_combout\,
	datad => \mm_interconnect_0|cmd_demux|sink_ready~4_combout\,
	combout => \mm_interconnect_0|cmd_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X44_Y33_N24
\mm_interconnect_0|cmd_demux|WideOr0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|WideOr0~1_combout\ = (\mm_interconnect_0|cmd_demux|WideOr0~0_combout\) # ((\mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\ & ((\mm_interconnect_0|cmd_demux|sink_ready~5_combout\) # 
-- (\mm_interconnect_0|cmd_demux|sink_ready~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|sink_ready~5_combout\,
	datab => \mm_interconnect_0|cmd_demux|sink_ready~6_combout\,
	datac => \mm_interconnect_0|cmd_demux|WideOr0~0_combout\,
	datad => \mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\,
	combout => \mm_interconnect_0|cmd_demux|WideOr0~1_combout\);

-- Location: LCCOMB_X47_Y36_N10
\mm_interconnect_0|cmd_demux|WideOr0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|WideOr0~2_combout\ = (\mm_interconnect_0|cmd_demux|WideOr0~1_combout\) # ((\mm_interconnect_0|router|Equal5~0_combout\ & (\jtag_uart_0|av_waitrequest~q\ & 
-- !\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal5~0_combout\,
	datab => \mm_interconnect_0|cmd_demux|WideOr0~1_combout\,
	datac => \jtag_uart_0|av_waitrequest~q\,
	datad => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|cmd_demux|WideOr0~2_combout\);

-- Location: LCCOMB_X44_Y32_N20
\mm_interconnect_0|cmd_demux|sink_ready~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|sink_ready~0_combout\ = (!\mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\ & (\mm_interconnect_0|router|Equal4~0_combout\ & 
-- \mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|pio_0_s1_translator|wait_latency_counter[1]~0_combout\,
	datac => \mm_interconnect_0|router|Equal4~0_combout\,
	datad => \mm_interconnect_0|pio_0_s1_translator|waitrequest_reset_override~q\,
	combout => \mm_interconnect_0|cmd_demux|sink_ready~0_combout\);

-- Location: LCCOMB_X44_Y32_N16
\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ = (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & ((\mm_interconnect_0|cmd_demux|WideOr0~2_combout\) # (\mm_interconnect_0|cmd_demux|sink_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|WideOr0~2_combout\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\);

-- Location: LCCOMB_X46_Y28_N8
\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\ = (\mm_interconnect_0|rsp_mux|WideOr1~2_combout\ & ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\) # ((\nios2_gen2_0|cpu|d_read~q\ & 
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_read~q\,
	datab => \mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\);

-- Location: FF_X46_Y28_N9
\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\);

-- Location: LCCOMB_X46_Y28_N26
\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ = (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\ & \nios2_gen2_0|cpu|d_read~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~q\,
	datad => \nios2_gen2_0|cpu|d_read~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\);

-- Location: LCCOMB_X40_Y29_N12
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # 
-- ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))))) # (!\mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\ & 
-- (\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\ & (\mm_interconnect_0|cmd_mux_002|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X40_Y29_N26
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\)) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	combout => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X40_Y29_N0
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\) # ((\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- ((\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: FF_X40_Y29_N1
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X40_Y29_N8
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X40_Y29_N11
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\);

-- Location: LCCOMB_X40_Y29_N22
\mm_interconnect_0|rsp_mux|WideOr1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|WideOr1~1_combout\ = (!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & (((\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\ & 
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\)) # (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\,
	datac => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux|WideOr1~1_combout\);

-- Location: LCCOMB_X47_Y29_N10
\mm_interconnect_0|rsp_mux|WideOr1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|WideOr1~0_combout\ = (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_mux|WideOr1~0_combout\);

-- Location: LCCOMB_X47_Y29_N30
\mm_interconnect_0|rsp_mux|WideOr1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|WideOr1~2_combout\ = (\mm_interconnect_0|rsp_mux|WideOr1~1_combout\ & (!\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0) & (!\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & 
-- \mm_interconnect_0|rsp_mux|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|WideOr1~1_combout\,
	datab => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|rsp_mux|WideOr1~0_combout\,
	combout => \mm_interconnect_0|rsp_mux|WideOr1~2_combout\);

-- Location: LCCOMB_X46_Y28_N4
\nios2_gen2_0|cpu|d_read_nxt\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_read_nxt~combout\ = (\nios2_gen2_0|cpu|E_new_inst~q\ & ((\nios2_gen2_0|cpu|R_ctrl_ld~q\) # ((\nios2_gen2_0|cpu|d_read~q\ & \mm_interconnect_0|rsp_mux|WideOr1~2_combout\)))) # (!\nios2_gen2_0|cpu|E_new_inst~q\ & 
-- (((\nios2_gen2_0|cpu|d_read~q\ & \mm_interconnect_0|rsp_mux|WideOr1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_new_inst~q\,
	datab => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datac => \nios2_gen2_0|cpu|d_read~q\,
	datad => \mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	combout => \nios2_gen2_0|cpu|d_read_nxt~combout\);

-- Location: FF_X46_Y28_N5
\nios2_gen2_0|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_read_nxt~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_read~q\);

-- Location: LCCOMB_X50_Y28_N26
\nios2_gen2_0|cpu|D_ctrl_mem32~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|D_iw\(0) & (!\nios2_gen2_0|cpu|D_iw\(3) & \nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|D_iw\(0),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\);

-- Location: LCCOMB_X46_Y28_N24
\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ = (!\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & !\nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\);

-- Location: LCCOMB_X47_Y25_N26
\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & ((\nios2_gen2_0|cpu|av_ld_align_cycle\(0) $ (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\)) # (!\nios2_gen2_0|cpu|av_ld_align_cycle\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_align_cycle\(0),
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datac => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_align_cycle\(1),
	combout => \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\);

-- Location: LCCOMB_X46_Y28_N30
\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\) # ((\nios2_gen2_0|cpu|d_read~q\ & (\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\ & !\mm_interconnect_0|rsp_mux|WideOr1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_read~q\,
	datab => \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0_combout\,
	datad => \mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\);

-- Location: FF_X46_Y28_N31
\nios2_gen2_0|cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_aligning_data~q\);

-- Location: LCCOMB_X49_Y27_N20
\nios2_gen2_0|cpu|av_ld_rshift8~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ = (\nios2_gen2_0|cpu|av_ld_aligning_data~q\ & \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_aligning_data~q\,
	datad => \nios2_gen2_0|cpu|av_ld_rshift8~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\);

-- Location: M9K_X33_Y28_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000092220000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000138000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000039CFB93B9CFA76FFFEB3FFBB776BDFBF77CEF7739F4EDFF7EB3FFBB7767B3DDE9FF7FFD67FFBB7773357FEB3FEEDDDDCBDFFEB3FF76EF5EF25BDFB177DFB177DFB3FEFD8F564F4A73F4E0FBE7FEFD9FF7EC5D5F3F6DBF8C70FE1F3DB7EFD9F8746FCB7FEADC3FBC76BF6EDF9BFFDEF6FB78DFB7C9A7FBFB5E7F7FFCBF7FFBF87EB7E771CFFFF6BFBCC26E7DFC8E7FD7DAEFB7FF9F5F97797EFE7FD0F98D5F607",
	mem_init1 => X"7F3FA7CFCADDB6FFFEFFF74D6FDF7FFF43EFFA7D797DE9FFBCBDFC7FFCFFDF3EFF3FFF7F5EBD7BFC6DF7BE9FFEDBF7DFFBF8AC7BEC0EEFBD7EEBD3FBFB1AAFC3F145A72FEFBE06FDE5FF97FFDFFFFDFBEF8FC4ED8FFFFA7FFFDFEBFFFEFFA7FFFFD8FAFAE77DF97FFDDFEC5FDE83BEFBF4FFF62DFFFE7F537BEEDBF7FFD7FFE4FFF7FFFF7CE3EFF7F7A9FDFFFF71F5F9BC3FFBDFFAEEF4ED1C78BDDFBDFFBFF78FC8F872BFEF78D4BF7BFFDFFB75FBBFFDEA7F90DFC4DFFFF8FB75F3FE7CF263E68197FFFEB5FBFBFFF1F8FFFDCFF97F3B9FB9F3FF73FE5FBFF61B8FFFDEF3F7FF7FFEC7FFFFF3BDF47E3EFEEF47F5FFEFBD9FEFDEFFFDF6FF67C7F8FFFFBB77",
	mem_init0 => X"71F75FFEF9F1FE3F8FEFFF75EB5F9F3E75FFF693BEC3B479DFD8769E77F73FFF6373FBFF73FBFF73FFFFF3FFBB776FEC6EE5D36BFFACFFBB77732CFCB3FF4CCFFF4CCFFDBCFFFFFFFFDF9DFFFFBBFBEBFFFBEFDFF9CFDDD9BFFBDFDFFFFFDDFDF7EFFCEEAFFFF7EFDDDABFFBDFFFFFB57DFFFFFBFFAFFB3FFFFEDFFFFBFFFEC7F7DFFFFFF5FBFF7BF5FF5FFFFFFFFFDCF8FF1FF7FFDC7FFEE1FFEE37FFEE37FFEE363B8BEE7F73F72FEE3DFD3BFF7F3FED4F4FFBFEDFD9BDE6FFFD61D9F87B83F7EFDD9FFFFF6BCED1E773B4F3BF9F3E75FFC96BFB10B5FDE8CB5F9F630AAFAD6BFFFFDBB9ED37FFEE41AF75FCFFF713FFF71FEF0CF3DFE7BFFFDFBDDFFDFF03",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y32_N10
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~11_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\,
	datab => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~11_combout\);

-- Location: LCCOMB_X52_Y36_N0
\jtag_uart_0|av_readdata[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[2]~3_combout\ = (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2) & \jtag_uart_0|read_0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(2),
	datac => \jtag_uart_0|read_0~q\,
	combout => \jtag_uart_0|av_readdata[2]~3_combout\);

-- Location: FF_X52_Y36_N1
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[2]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: FF_X45_Y32_N17
\pio_0|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(2));

-- Location: LCCOMB_X45_Y32_N12
\pio_0|readdata[2]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(2) = (!\nios2_gen2_0|cpu|W_alu_result\(2) & (!\nios2_gen2_0|cpu|W_alu_result\(3) & \pio_0|data_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \pio_0|data_out\(2),
	combout => \pio_0|readdata\(2));

-- Location: FF_X45_Y32_N13
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(2),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X45_Y32_N6
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~12_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- ((\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2) & 
-- (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(2),
	datab => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(2),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~12_combout\);

-- Location: LCCOMB_X45_Y32_N20
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~13_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~11_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~12_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~11_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2),
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~12_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~13_combout\);

-- Location: IOIBUF_X51_Y54_N1
\pio_2_external_connection_export[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(2),
	o => \pio_2_external_connection_export[2]~input_o\);

-- Location: LCCOMB_X47_Y33_N14
\pio_2|d1_data_in[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|d1_data_in[2]~feeder_combout\ = \pio_2_external_connection_export[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pio_2_external_connection_export[2]~input_o\,
	combout => \pio_2|d1_data_in[2]~feeder_combout\);

-- Location: FF_X47_Y33_N15
\pio_2|d1_data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|d1_data_in[2]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d1_data_in\(2));

-- Location: FF_X52_Y29_N15
\pio_2|d2_data_in[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|d1_data_in\(2),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d2_data_in\(2));

-- Location: LCCOMB_X52_Y29_N14
\pio_2|edge_capture~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~6_combout\ = (\pio_2|edge_capture\(2)) # (\pio_2|d1_data_in\(2) $ (\pio_2|d2_data_in\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|edge_capture\(2),
	datab => \pio_2|d1_data_in\(2),
	datac => \pio_2|d2_data_in\(2),
	combout => \pio_2|edge_capture~6_combout\);

-- Location: LCCOMB_X52_Y29_N30
\pio_2|edge_capture~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~7_combout\ = (\pio_2|edge_capture~6_combout\ & (((!\nios2_gen2_0|cpu|W_alu_result\(2)) # (!\pio_2|always1~0_combout\)) # (!\nios2_gen2_0|cpu|d_writedata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(2),
	datab => \pio_2|always1~0_combout\,
	datac => \pio_2|edge_capture~6_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \pio_2|edge_capture~7_combout\);

-- Location: FF_X52_Y29_N31
\pio_2|edge_capture[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|edge_capture~7_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|edge_capture\(2));

-- Location: FF_X50_Y30_N19
\pio_2|irq_mask[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|d_writedata\(2),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_2|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|irq_mask\(2));

-- Location: LCCOMB_X47_Y33_N18
\pio_2|readdata[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|readdata[2]~2_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(2) & (\pio_2|edge_capture\(2))) # (!\nios2_gen2_0|cpu|W_alu_result\(2) & ((\pio_2|irq_mask\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \pio_2|edge_capture\(2),
	datad => \pio_2|irq_mask\(2),
	combout => \pio_2|readdata[2]~2_combout\);

-- Location: LCCOMB_X47_Y33_N8
\pio_2|read_mux_out[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|read_mux_out[2]~2_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(2) & \pio_2_external_connection_export[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \pio_2_external_connection_export[2]~input_o\,
	combout => \pio_2|read_mux_out[2]~2_combout\);

-- Location: FF_X47_Y33_N19
\pio_2|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|readdata[2]~2_combout\,
	asdata => \pio_2|read_mux_out[2]~2_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|readdata\(2));

-- Location: FF_X47_Y29_N13
\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|readdata\(2),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X47_Y29_N12
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~10_combout\ = (\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(2) & \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(2),
	datad => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~10_combout\);

-- Location: LCCOMB_X44_Y29_N26
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (\nios2_gen2_0|cpu|av_ld_byte1_data\(2))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~13_combout\) # 
-- (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte1_data\(2),
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~13_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~10_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14_combout\);

-- Location: FF_X44_Y29_N27
\nios2_gen2_0|cpu|av_ld_byte0_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~14_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(2));

-- Location: LCCOMB_X47_Y28_N26
\nios2_gen2_0|cpu|Equal133~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal133~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(6) & (!\nios2_gen2_0|cpu|D_iw\(8) & (\nios2_gen2_0|cpu|Equal136~0_combout\ & !\nios2_gen2_0|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(6),
	datab => \nios2_gen2_0|cpu|D_iw\(8),
	datac => \nios2_gen2_0|cpu|Equal136~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(7),
	combout => \nios2_gen2_0|cpu|Equal133~0_combout\);

-- Location: LCCOMB_X54_Y25_N22
\nios2_gen2_0|cpu|D_op_wrctl\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_op_wrctl~combout\ = (\nios2_gen2_0|cpu|D_iw\(14) & (\nios2_gen2_0|cpu|Equal62~3_combout\ & (!\nios2_gen2_0|cpu|D_iw\(15) & \nios2_gen2_0|cpu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|Equal62~3_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \nios2_gen2_0|cpu|D_op_wrctl~combout\);

-- Location: FF_X54_Y25_N23
\nios2_gen2_0|cpu|R_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_op_wrctl~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\);

-- Location: LCCOMB_X47_Y28_N2
\nios2_gen2_0|cpu|W_ienable_reg_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\ = (\nios2_gen2_0|cpu|E_valid_from_R~q\ & (\nios2_gen2_0|cpu|Equal135~0_combout\ & \nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datab => \nios2_gen2_0|cpu|Equal135~0_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	combout => \nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\);

-- Location: FF_X47_Y28_N17
\nios2_gen2_0|cpu|W_ienable_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|E_src1\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_ienable_reg\(2));

-- Location: IOIBUF_X49_Y54_N29
\pio_1_external_connection_export~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_1_external_connection_export,
	o => \pio_1_external_connection_export~input_o\);

-- Location: LCCOMB_X46_Y32_N14
\pio_1|d1_data_in~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_1|d1_data_in~feeder_combout\ = \pio_1_external_connection_export~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pio_1_external_connection_export~input_o\,
	combout => \pio_1|d1_data_in~feeder_combout\);

-- Location: FF_X46_Y32_N15
\pio_1|d1_data_in\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_1|d1_data_in~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_1|d1_data_in~q\);

-- Location: FF_X46_Y32_N31
\pio_1|d2_data_in\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_1|d1_data_in~q\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_1|d2_data_in~q\);

-- Location: LCCOMB_X46_Y32_N30
\pio_1|edge_capture~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_1|edge_capture~0_combout\ = (\pio_1|edge_capture~q\) # (\pio_1|d1_data_in~q\ $ (\pio_1|d2_data_in~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_1|edge_capture~q\,
	datab => \pio_1|d1_data_in~q\,
	datac => \pio_1|d2_data_in~q\,
	combout => \pio_1|edge_capture~0_combout\);

-- Location: LCCOMB_X46_Y32_N18
\pio_1|always1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_1|always1~1_combout\ = (\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\ & (!\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0) & (!\mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1) & 
-- \pio_1|always1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter[0]~0_combout\,
	datab => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(0),
	datac => \mm_interconnect_0|pio_1_s1_translator|wait_latency_counter\(1),
	datad => \pio_1|always1~0_combout\,
	combout => \pio_1|always1~1_combout\);

-- Location: LCCOMB_X46_Y32_N6
\pio_1|edge_capture~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_1|edge_capture~1_combout\ = (\pio_1|edge_capture~0_combout\ & (((!\nios2_gen2_0|cpu|d_writedata\(0)) # (!\pio_1|always1~1_combout\)) # (!\nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_1|edge_capture~0_combout\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \pio_1|always1~1_combout\,
	datad => \nios2_gen2_0|cpu|d_writedata\(0),
	combout => \pio_1|edge_capture~1_combout\);

-- Location: FF_X46_Y32_N7
\pio_1|edge_capture\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_1|edge_capture~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_1|edge_capture~q\);

-- Location: LCCOMB_X47_Y32_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1_combout\ = !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(2),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1_combout\);

-- Location: FF_X47_Y32_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2));

-- Location: LCCOMB_X46_Y32_N0
\pio_1|irq_mask~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_1|irq_mask~0_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(2) & (((\pio_1|irq_mask~q\)))) # (!\nios2_gen2_0|cpu|W_alu_result\(2) & ((\pio_1|always1~1_combout\ & (\nios2_gen2_0|cpu|d_writedata\(0))) # (!\pio_1|always1~1_combout\ & 
-- ((\pio_1|irq_mask~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(0),
	datab => \nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \pio_1|irq_mask~q\,
	datad => \pio_1|always1~1_combout\,
	combout => \pio_1|irq_mask~0_combout\);

-- Location: FF_X46_Y32_N1
\pio_1|irq_mask\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_1|irq_mask~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_1|irq_mask~q\);

-- Location: LCCOMB_X47_Y32_N12
\nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1_combout\ = (\nios2_gen2_0|cpu|W_ienable_reg\(2) & (\pio_1|edge_capture~q\ & (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2) & 
-- \pio_1|irq_mask~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_ienable_reg\(2),
	datab => \pio_1|edge_capture~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2),
	datad => \pio_1|irq_mask~q\,
	combout => \nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1_combout\);

-- Location: FF_X47_Y32_N13
\nios2_gen2_0|cpu|W_ipending_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_ipending_reg\(2));

-- Location: LCCOMB_X47_Y28_N16
\nios2_gen2_0|cpu|E_control_rd_data[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_control_rd_data[2]~5_combout\ = (\nios2_gen2_0|cpu|Equal135~0_combout\ & (((\nios2_gen2_0|cpu|W_ienable_reg\(2))))) # (!\nios2_gen2_0|cpu|Equal135~0_combout\ & (\nios2_gen2_0|cpu|W_ipending_reg\(2) & 
-- ((\nios2_gen2_0|cpu|Equal136~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal135~0_combout\,
	datab => \nios2_gen2_0|cpu|W_ipending_reg\(2),
	datac => \nios2_gen2_0|cpu|W_ienable_reg\(2),
	datad => \nios2_gen2_0|cpu|Equal136~1_combout\,
	combout => \nios2_gen2_0|cpu|E_control_rd_data[2]~5_combout\);

-- Location: LCCOMB_X47_Y28_N30
\nios2_gen2_0|cpu|Equal134~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal134~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(6) & (!\nios2_gen2_0|cpu|D_iw\(8) & (\nios2_gen2_0|cpu|Equal136~0_combout\ & \nios2_gen2_0|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(6),
	datab => \nios2_gen2_0|cpu|D_iw\(8),
	datac => \nios2_gen2_0|cpu|Equal136~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(7),
	combout => \nios2_gen2_0|cpu|Equal134~0_combout\);

-- Location: LCCOMB_X47_Y28_N18
\nios2_gen2_0|cpu|Equal132~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal132~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(6) & (!\nios2_gen2_0|cpu|D_iw\(8) & (\nios2_gen2_0|cpu|Equal136~0_combout\ & !\nios2_gen2_0|cpu|D_iw\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(6),
	datab => \nios2_gen2_0|cpu|D_iw\(8),
	datac => \nios2_gen2_0|cpu|Equal136~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(7),
	combout => \nios2_gen2_0|cpu|Equal132~0_combout\);

-- Location: LCCOMB_X47_Y28_N12
\nios2_gen2_0|cpu|E_control_rd_data[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_control_rd_data[2]~6_combout\ = (!\nios2_gen2_0|cpu|Equal133~0_combout\ & (\nios2_gen2_0|cpu|E_control_rd_data[2]~5_combout\ & (!\nios2_gen2_0|cpu|Equal134~0_combout\ & !\nios2_gen2_0|cpu|Equal132~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal133~0_combout\,
	datab => \nios2_gen2_0|cpu|E_control_rd_data[2]~5_combout\,
	datac => \nios2_gen2_0|cpu|Equal134~0_combout\,
	datad => \nios2_gen2_0|cpu|Equal132~0_combout\,
	combout => \nios2_gen2_0|cpu|E_control_rd_data[2]~6_combout\);

-- Location: FF_X47_Y28_N13
\nios2_gen2_0|cpu|W_control_rd_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_control_rd_data[2]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_control_rd_data\(2));

-- Location: LCCOMB_X47_Y25_N18
\nios2_gen2_0|cpu|W_rf_wr_data[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\ = (\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (\nios2_gen2_0|cpu|W_control_rd_data\(2))) # (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ((\nios2_gen2_0|cpu|W_alu_result\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	datac => \nios2_gen2_0|cpu|W_control_rd_data\(2),
	datad => \nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\);

-- Location: LCCOMB_X47_Y25_N12
\nios2_gen2_0|cpu|W_rf_wr_data[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[2]~6_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|av_ld_byte0_data\(2))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & \nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data\(2),
	datac => \nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datad => \nios2_gen2_0|cpu|W_rf_wr_data[2]~5_combout\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[2]~6_combout\);

-- Location: LCCOMB_X51_Y26_N24
\nios2_gen2_0|cpu|d_writedata[28]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[28]~4_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	datad => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	combout => \nios2_gen2_0|cpu|d_writedata[28]~4_combout\);

-- Location: FF_X51_Y26_N25
\nios2_gen2_0|cpu|d_writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[28]~4_combout\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(28));

-- Location: LCCOMB_X52_Y26_N18
\mm_interconnect_0|cmd_mux_002|src_payload~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(28),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~28_combout\);

-- Location: M9K_X53_Y15_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A52C1794A09496EE86887FAFFE46A46BB307F2941292DDE86887FAFFE3F1FC25008DD0D107FAFFF2988E8689FEBFFCA226E8688FF5FE107CC0BF1CD4BF1CD4BF1165F8E5550020003651FA87C5F88B2FC7353D7A49BF381CFEBD7AA65F88B5FE28351996D083B8711078F320C07D27834DA0348CB644C398991BD10708DE4475350B0372EB4064179689180AC23CB916002FFF3921F8020E8189DF110514916",
	mem_init1 => X"DEC758B028D50A3FF80071408420FF0849602225DA79E3FFC2D0001FF9FFE2B8C00FFDE0B162CFC4C29DC01ADDEEDDA5DA475B7B7FF9BF9F9814139C85434E97F3D4032F630DEC316BF800003B6461B27F87ECE5DFFE00800040040244001003FF44328AEF51CC6B10558A8004384257F11644966F0A7F0885D846CFFF556900E187FF8D4595A2F76FBF4DC600800029000C57D36E8EE481450AC03F8D45CD424FE3ECFF2FCA7852D2FD551F9B73BFFFF1C0FEB4490D6B1AD00074FD994C3346C683800001EF3FCC856219007FCC8AAFCFE2FF462FF222A888FE3F8C4EA84EBBAF93BFC8935A0C1FE486433FE12202168563408408403FE5A2D1C86902CFFAFF",
	mem_init0 => X"F000001FF0B2164290801FF2042AEAD18600FEEC0FC47E8601F88FE1807F020FE7F3162FF3162FF255402B47FAFFE0FCFE504A05BA1A27FAFFF1420D0844A221C422203F8112AA149562612583F864806D5311BAC6016222512424644803FC3248DD6308015AA68162215124244807F0175A28CCB4F03F35A30FDB6977670FC36EAAD4AEFC85B6D560BBAB2A71B321FCCB9A726E83FC921FE749FE4D21FE4D21FE007F91FE2FF0FF1DFE12BE7D159248B2B1B1012B0562D28B003C0DC0107F802040BF934907E411FA18047F0C0AEAD186073BD900B7AC8002DED0002B7A680042CCCC87F9838EF1FE747DDE78FAAF0C70FF10903E5D6007BFFFDE8897FDFF00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X36_Y23_N16
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a28~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a60~portadataout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\);

-- Location: LCCOMB_X49_Y31_N16
\nios2_gen2_0|cpu|F_iw[28]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[28]~61_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(28),
	combout => \nios2_gen2_0|cpu|F_iw[28]~61_combout\);

-- Location: LCCOMB_X49_Y28_N8
\nios2_gen2_0|cpu|F_iw[28]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[28]~62_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[28]~61_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datab => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[28]~4_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[28]~61_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[28]~62_combout\);

-- Location: FF_X49_Y28_N9
\nios2_gen2_0|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[28]~62_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(28));

-- Location: LCCOMB_X46_Y23_N0
\nios2_gen2_0|cpu|R_src1[1]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1[1]~34_combout\ = (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) & (!\nios2_gen2_0|cpu|R_src1~33_combout\ & ((!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\) # 
-- (!\nios2_gen2_0|cpu|E_valid_from_R~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \nios2_gen2_0|cpu|R_src1~33_combout\,
	combout => \nios2_gen2_0|cpu|R_src1[1]~34_combout\);

-- Location: FF_X46_Y23_N1
\nios2_gen2_0|cpu|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src1[1]~34_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(1));

-- Location: FF_X47_Y28_N23
\nios2_gen2_0|cpu|W_ienable_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|E_src1\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_ienable_reg\(1));

-- Location: LCCOMB_X52_Y29_N18
\pio_2|WideOr0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|WideOr0~1_combout\ = (\pio_2|edge_capture\(2) & ((\pio_2|irq_mask\(2)) # ((\pio_2|irq_mask\(3) & \pio_2|edge_capture\(3))))) # (!\pio_2|edge_capture\(2) & (((\pio_2|irq_mask\(3) & \pio_2|edge_capture\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|edge_capture\(2),
	datab => \pio_2|irq_mask\(2),
	datac => \pio_2|irq_mask\(3),
	datad => \pio_2|edge_capture\(3),
	combout => \pio_2|WideOr0~1_combout\);

-- Location: LCCOMB_X52_Y29_N16
\pio_2|WideOr0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|WideOr0~2_combout\ = (\pio_2|edge_capture\(5) & ((\pio_2|irq_mask\(5)) # ((\pio_2|edge_capture\(4) & \pio_2|irq_mask\(4))))) # (!\pio_2|edge_capture\(5) & (\pio_2|edge_capture\(4) & ((\pio_2|irq_mask\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|edge_capture\(5),
	datab => \pio_2|edge_capture\(4),
	datac => \pio_2|irq_mask\(5),
	datad => \pio_2|irq_mask\(4),
	combout => \pio_2|WideOr0~2_combout\);

-- Location: LCCOMB_X52_Y29_N4
\pio_2|WideOr0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|WideOr0~3_combout\ = (\pio_2|edge_capture\(7) & ((\pio_2|irq_mask\(7)) # ((\pio_2|edge_capture\(6) & \pio_2|irq_mask\(6))))) # (!\pio_2|edge_capture\(7) & (\pio_2|edge_capture\(6) & ((\pio_2|irq_mask\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|edge_capture\(7),
	datab => \pio_2|edge_capture\(6),
	datac => \pio_2|irq_mask\(7),
	datad => \pio_2|irq_mask\(6),
	combout => \pio_2|WideOr0~3_combout\);

-- Location: IOIBUF_X51_Y54_N22
\pio_2_external_connection_export[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(1),
	o => \pio_2_external_connection_export[1]~input_o\);

-- Location: LCCOMB_X51_Y29_N6
\pio_2|d1_data_in[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|d1_data_in[1]~feeder_combout\ = \pio_2_external_connection_export[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pio_2_external_connection_export[1]~input_o\,
	combout => \pio_2|d1_data_in[1]~feeder_combout\);

-- Location: FF_X51_Y29_N7
\pio_2|d1_data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|d1_data_in[1]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d1_data_in\(1));

-- Location: FF_X52_Y29_N9
\pio_2|d2_data_in[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|d1_data_in\(1),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d2_data_in\(1));

-- Location: LCCOMB_X52_Y29_N8
\pio_2|edge_capture~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~0_combout\ = (\pio_2|edge_capture\(1)) # (\pio_2|d1_data_in\(1) $ (\pio_2|d2_data_in\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pio_2|d1_data_in\(1),
	datac => \pio_2|d2_data_in\(1),
	datad => \pio_2|edge_capture\(1),
	combout => \pio_2|edge_capture~0_combout\);

-- Location: LCCOMB_X51_Y29_N8
\pio_2|edge_capture~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~1_combout\ = (\pio_2|edge_capture~0_combout\ & (((!\nios2_gen2_0|cpu|W_alu_result\(2)) # (!\pio_2|always1~0_combout\)) # (!\nios2_gen2_0|cpu|d_writedata\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(1),
	datab => \pio_2|edge_capture~0_combout\,
	datac => \pio_2|always1~0_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \pio_2|edge_capture~1_combout\);

-- Location: FF_X51_Y29_N9
\pio_2|edge_capture[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|edge_capture~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|edge_capture\(1));

-- Location: IOIBUF_X51_Y54_N29
\pio_2_external_connection_export[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_pio_2_external_connection_export(0),
	o => \pio_2_external_connection_export[0]~input_o\);

-- Location: LCCOMB_X52_Y30_N30
\pio_2|d1_data_in[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|d1_data_in[0]~feeder_combout\ = \pio_2_external_connection_export[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pio_2_external_connection_export[0]~input_o\,
	combout => \pio_2|d1_data_in[0]~feeder_combout\);

-- Location: FF_X52_Y30_N31
\pio_2|d1_data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|d1_data_in[0]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d1_data_in\(0));

-- Location: FF_X52_Y29_N27
\pio_2|d2_data_in[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|d1_data_in\(0),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|d2_data_in\(0));

-- Location: LCCOMB_X52_Y29_N26
\pio_2|edge_capture~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~2_combout\ = (\pio_2|edge_capture\(0)) # (\pio_2|d1_data_in\(0) $ (\pio_2|d2_data_in\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|d1_data_in\(0),
	datac => \pio_2|d2_data_in\(0),
	datad => \pio_2|edge_capture\(0),
	combout => \pio_2|edge_capture~2_combout\);

-- Location: LCCOMB_X52_Y30_N18
\pio_2|edge_capture~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|edge_capture~3_combout\ = (\pio_2|edge_capture~2_combout\ & (((!\pio_2|always1~0_combout\) # (!\nios2_gen2_0|cpu|W_alu_result\(2))) # (!\nios2_gen2_0|cpu|d_writedata\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_writedata\(0),
	datab => \nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \pio_2|edge_capture~2_combout\,
	datad => \pio_2|always1~0_combout\,
	combout => \pio_2|edge_capture~3_combout\);

-- Location: FF_X52_Y30_N19
\pio_2|edge_capture[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|edge_capture~3_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|edge_capture\(0));

-- Location: FF_X52_Y29_N1
\pio_2|irq_mask[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_2|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|irq_mask\(1));

-- Location: LCCOMB_X52_Y30_N8
\pio_2|irq_mask[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|irq_mask[0]~feeder_combout\ = \nios2_gen2_0|cpu|d_writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(0),
	combout => \pio_2|irq_mask[0]~feeder_combout\);

-- Location: FF_X52_Y30_N9
\pio_2|irq_mask[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|irq_mask[0]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \pio_2|always1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|irq_mask\(0));

-- Location: LCCOMB_X52_Y29_N0
\pio_2|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|WideOr0~0_combout\ = (\pio_2|edge_capture\(1) & ((\pio_2|irq_mask\(1)) # ((\pio_2|edge_capture\(0) & \pio_2|irq_mask\(0))))) # (!\pio_2|edge_capture\(1) & (\pio_2|edge_capture\(0) & ((\pio_2|irq_mask\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|edge_capture\(1),
	datab => \pio_2|edge_capture\(0),
	datac => \pio_2|irq_mask\(1),
	datad => \pio_2|irq_mask\(0),
	combout => \pio_2|WideOr0~0_combout\);

-- Location: LCCOMB_X51_Y29_N12
\pio_2|WideOr0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|WideOr0~4_combout\ = (\pio_2|WideOr0~1_combout\) # ((\pio_2|WideOr0~2_combout\) # ((\pio_2|WideOr0~3_combout\) # (\pio_2|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|WideOr0~1_combout\,
	datab => \pio_2|WideOr0~2_combout\,
	datac => \pio_2|WideOr0~3_combout\,
	datad => \pio_2|WideOr0~0_combout\,
	combout => \pio_2|WideOr0~4_combout\);

-- Location: LCCOMB_X47_Y32_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2_combout\ = !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2_combout\);

-- Location: FF_X47_Y32_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1));

-- Location: LCCOMB_X47_Y32_N30
\nios2_gen2_0|cpu|W_ipending_reg_nxt[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_ipending_reg_nxt\(1) = (\pio_2|WideOr0~4_combout\ & (\nios2_gen2_0|cpu|W_ienable_reg\(1) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|WideOr0~4_combout\,
	datab => \nios2_gen2_0|cpu|W_ienable_reg\(1),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1),
	combout => \nios2_gen2_0|cpu|W_ipending_reg_nxt\(1));

-- Location: FF_X47_Y32_N31
\nios2_gen2_0|cpu|W_ipending_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_ipending_reg_nxt\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_ipending_reg\(1));

-- Location: LCCOMB_X47_Y28_N22
\nios2_gen2_0|cpu|E_control_rd_data[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_control_rd_data[1]~3_combout\ = (\nios2_gen2_0|cpu|Equal135~0_combout\ & (((\nios2_gen2_0|cpu|W_ienable_reg\(1))))) # (!\nios2_gen2_0|cpu|Equal135~0_combout\ & (\nios2_gen2_0|cpu|Equal136~1_combout\ & 
-- ((\nios2_gen2_0|cpu|W_ipending_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal135~0_combout\,
	datab => \nios2_gen2_0|cpu|Equal136~1_combout\,
	datac => \nios2_gen2_0|cpu|W_ienable_reg\(1),
	datad => \nios2_gen2_0|cpu|W_ipending_reg\(1),
	combout => \nios2_gen2_0|cpu|E_control_rd_data[1]~3_combout\);

-- Location: LCCOMB_X47_Y28_N10
\nios2_gen2_0|cpu|E_control_rd_data[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_control_rd_data[1]~4_combout\ = (\nios2_gen2_0|cpu|E_control_rd_data[1]~3_combout\ & (!\nios2_gen2_0|cpu|Equal132~0_combout\ & (!\nios2_gen2_0|cpu|Equal134~0_combout\ & !\nios2_gen2_0|cpu|Equal133~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_control_rd_data[1]~3_combout\,
	datab => \nios2_gen2_0|cpu|Equal132~0_combout\,
	datac => \nios2_gen2_0|cpu|Equal134~0_combout\,
	datad => \nios2_gen2_0|cpu|Equal133~0_combout\,
	combout => \nios2_gen2_0|cpu|E_control_rd_data[1]~4_combout\);

-- Location: FF_X47_Y28_N11
\nios2_gen2_0|cpu|W_control_rd_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_control_rd_data[1]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_control_rd_data\(1));

-- Location: LCCOMB_X47_Y25_N22
\nios2_gen2_0|cpu|W_rf_wr_data[1]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ = (\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & (\nios2_gen2_0|cpu|W_control_rd_data\(1))) # (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ((\nios2_gen2_0|cpu|W_alu_result\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	datac => \nios2_gen2_0|cpu|W_control_rd_data\(1),
	datad => \nios2_gen2_0|cpu|W_alu_result\(1),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\);

-- Location: LCCOMB_X51_Y29_N24
\pio_2|readdata[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|readdata[1]~1_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(2) & ((\pio_2|edge_capture\(1)))) # (!\nios2_gen2_0|cpu|W_alu_result\(2) & (\pio_2|irq_mask\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \pio_2|irq_mask\(1),
	datad => \pio_2|edge_capture\(1),
	combout => \pio_2|readdata[1]~1_combout\);

-- Location: LCCOMB_X51_Y29_N30
\pio_2|read_mux_out[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|read_mux_out[1]~1_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(2) & \pio_2_external_connection_export[1]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \pio_2_external_connection_export[1]~input_o\,
	combout => \pio_2|read_mux_out[1]~1_combout\);

-- Location: FF_X51_Y29_N25
\pio_2|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|readdata[1]~1_combout\,
	asdata => \pio_2|read_mux_out[1]~1_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|readdata\(1));

-- Location: FF_X47_Y29_N27
\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_2|readdata\(1),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X47_Y29_N26
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~5_combout\ = (\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(1) & \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(1),
	datad => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~5_combout\);

-- Location: LCCOMB_X49_Y33_N24
\jtag_uart_0|av_readdata[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[1]~2_combout\ = (\jtag_uart_0|read_0~q\ & (\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1))) # (!\jtag_uart_0|read_0~q\ & ((\jtag_uart_0|ien_AE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|read_0~q\,
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(1),
	datad => \jtag_uart_0|ien_AE~q\,
	combout => \jtag_uart_0|av_readdata[1]~2_combout\);

-- Location: FF_X49_Y33_N25
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: FF_X50_Y33_N1
\pio_0|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|d_writedata\(1),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(1));

-- Location: LCCOMB_X50_Y33_N10
\pio_0|readdata[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(1) = (!\nios2_gen2_0|cpu|W_alu_result\(2) & (!\nios2_gen2_0|cpu|W_alu_result\(3) & \pio_0|data_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datab => \nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \pio_0|data_out\(1),
	combout => \pio_0|readdata\(1));

-- Location: FF_X50_Y33_N11
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(1),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X50_Y33_N12
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~7_combout\ = (\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1)) # 
-- ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1) & (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(1),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(1),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~7_combout\);

-- Location: LCCOMB_X51_Y31_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ = (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(7) & (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(6) 
-- & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(7),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(6),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(5),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X50_Y32_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X50_Y32_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X50_Y32_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|always1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25) & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X47_Y32_N24
\mm_interconnect_0|cmd_mux_001|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(0),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\);

-- Location: FF_X47_Y32_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(0));

-- Location: LCCOMB_X50_Y32_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\ = (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\) # ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X50_Y32_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: LCCOMB_X50_Y32_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\ & ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(1),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\);

-- Location: LCCOMB_X49_Y32_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\ = \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~9_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\);

-- Location: FF_X49_Y32_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(1));

-- Location: FF_X45_Y30_N1
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X45_Y30_N10
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~6_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~6_combout\);

-- Location: LCCOMB_X45_Y30_N0
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~8_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~7_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~6_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~7_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1),
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~6_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~8_combout\);

-- Location: LCCOMB_X47_Y29_N20
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~9_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (\nios2_gen2_0|cpu|av_ld_byte1_data\(1))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~5_combout\) # 
-- (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte1_data\(1),
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~5_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~8_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~9_combout\);

-- Location: FF_X47_Y29_N21
\nios2_gen2_0|cpu|av_ld_byte0_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~9_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(1));

-- Location: LCCOMB_X47_Y25_N8
\nios2_gen2_0|cpu|W_rf_wr_data[1]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[1]~4_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data\(1))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\ & (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|W_rf_wr_data[1]~3_combout\,
	datac => \nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data\(1),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[1]~4_combout\);

-- Location: LCCOMB_X50_Y27_N8
\nios2_gen2_0|cpu|E_st_data[16]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[16]~4_combout\ = (\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))) # (!\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	combout => \nios2_gen2_0|cpu|E_st_data[16]~4_combout\);

-- Location: FF_X50_Y27_N9
\nios2_gen2_0|cpu|d_writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[16]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(16));

-- Location: LCCOMB_X54_Y31_N10
\mm_interconnect_0|cmd_mux_002|src_payload~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(16),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~12_combout\);

-- Location: M9K_X53_Y25_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0000000000000009223800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B5A2D866357B791176A7884091FB4FAC4EF90CC6AF6F22176A7884091C8E43DCED722ED4F884090C85C176A62102432499176A7108130F938680CE8E808E8E808C340470CCF7F58C011E0418540661A033A301002280788F0241020B40661E4B8D34201410044BA92987046D412E582432324095C3291C2580900B408021278040589E28000830435F91A20661C822A5B8C000609168868103093F3218204F8",
	mem_init1 => X"02A87024B51145000FE02456288000003C84008002828C00684C4B800E00340612C006928D0A14091A2841E2413508282127408409F01042A092ECA42C7550580E99B4D03164111658004800E5A0920520503A32A000018000001400000058000063159510826582910146AD72DCE1100B0042D20001817D2B40024000880F1B20A800F2201E10000056021384461F9549E40020041163B97FC7C08040104000705D8881341007AB80000421A40C0000427F062F1B3B08000700421798C4600849BC69FFFE61C83B5A9AC567843B53D4723F23B5510FD4F53711E87B9174B5445068423F6CA5FBE41AB158C21AE5D9E96AAF536B56BFC41F55D42B1565308409",
	mem_init0 => X"0F4DB4E20D4AC959566FE10FFEF551A779FF111AF23FC25DFE47F8577F90FCF11D0E79410E79410DAABF4CB884091F23A19ABD7245DA9884090F628D8A7BEA29CB6A29446BED55EA2ABDDEDA7C8697759AACBE653DF6FFFBEEDF72FBB5FC434BBF329EF756B55976FFFBEEDE7BB5F88EAAA95953520FC8EA54B224A4ACB8F23C9957ABD9436B49AABB64F4D5CC4CDE435725F5993C43EDE21EB621FADE21FADE2185C87221D10F10B221DD7162AA5F754D696BA0D49A932D4CB845AE060288780008A47CB4F91FFF0977EFC2BBF551A779F98A3C06515E035D51E06AD515F054840000048602080621A440018C80A0E78F10FF7BD28A1DF88000213028020100",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y28_N4
\mm_interconnect_0|rsp_mux|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~2_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a48~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16~portadataout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~2_combout\);

-- Location: LCCOMB_X46_Y31_N0
\mm_interconnect_0|rsp_mux_001|src_payload~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~2_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16) & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(16),
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X49_Y28_N16
\nios2_gen2_0|cpu|F_iw[16]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[16]~30_combout\ = (\mm_interconnect_0|rsp_mux_001|src_payload~2_combout\) # (((\mm_interconnect_0|rsp_mux|src_payload~2_combout\ & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)) # (!\nios2_gen2_0|cpu|D_iw[31]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~2_combout\,
	datab => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_mux_001|src_payload~2_combout\,
	datad => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[16]~30_combout\);

-- Location: FF_X49_Y28_N17
\nios2_gen2_0|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[16]~30_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(16));

-- Location: LCCOMB_X55_Y27_N10
\nios2_gen2_0|cpu|Equal62~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~5_combout\ = (!\nios2_gen2_0|cpu|D_iw\(11) & (\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(16) & !\nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~5_combout\);

-- Location: LCCOMB_X55_Y27_N24
\nios2_gen2_0|cpu|Equal62~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~4_combout\ = (!\nios2_gen2_0|cpu|D_iw\(11) & (\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(16) & !\nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~4_combout\);

-- Location: LCCOMB_X55_Y29_N10
\nios2_gen2_0|cpu|D_op_opx_rsv63~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(14) & \nios2_gen2_0|cpu|D_iw\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\);

-- Location: LCCOMB_X55_Y29_N16
\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\ = (\nios2_gen2_0|cpu|Equal62~5_combout\ & ((\nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\) # ((!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & \nios2_gen2_0|cpu|Equal62~4_combout\)))) # 
-- (!\nios2_gen2_0|cpu|Equal62~5_combout\ & (!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & (\nios2_gen2_0|cpu|Equal62~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~5_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~4_combout\,
	datad => \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\);

-- Location: LCCOMB_X52_Y28_N4
\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|D_iw\(5) & (\nios2_gen2_0|cpu|Equal0~2_combout\ & \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|D_iw\(5),
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\);

-- Location: LCCOMB_X52_Y27_N30
\nios2_gen2_0|cpu|R_src2_use_imm~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_use_imm~1_combout\ = (\nios2_gen2_0|cpu|R_src2_use_imm~0_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\) # ((\nios2_gen2_0|cpu|R_valid~q\ & \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_valid~q\,
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~0_combout\,
	datac => \nios2_gen2_0|cpu|R_ctrl_br_nxt~1_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5_combout\,
	combout => \nios2_gen2_0|cpu|R_src2_use_imm~1_combout\);

-- Location: FF_X52_Y27_N31
\nios2_gen2_0|cpu|R_src2_use_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_use_imm~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_src2_use_imm~q\);

-- Location: LCCOMB_X50_Y26_N4
\nios2_gen2_0|cpu|R_src2_lo[6]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[6]~17_combout\ = (!\nios2_gen2_0|cpu|E_src2[10]~15_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & (\nios2_gen2_0|cpu|D_iw\(12))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|E_src2[10]~15_combout\,
	datac => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios2_gen2_0|cpu|R_src2_lo[6]~17_combout\);

-- Location: FF_X50_Y26_N5
\nios2_gen2_0|cpu|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[6]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(6));

-- Location: LCCOMB_X45_Y27_N8
\nios2_gen2_0|cpu|Add1~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~31_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(6),
	combout => \nios2_gen2_0|cpu|Add1~31_combout\);

-- Location: LCCOMB_X44_Y27_N28
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~20_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~32_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \nios2_gen2_0|cpu|Add1~32_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~20_combout\);

-- Location: FF_X44_Y27_N29
\nios2_gen2_0|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(4));

-- Location: LCCOMB_X51_Y27_N30
\mm_interconnect_0|cmd_mux_002|src_data[42]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(42) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(6)) # ((\nios2_gen2_0|cpu|F_pc\(4) & \mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\nios2_gen2_0|cpu|F_pc\(4) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|F_pc\(4),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|W_alu_result\(6),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(42));

-- Location: M9K_X33_Y21_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001842A43800000000000007B807600000000077000000000000007B80763B1DC000000000007B8077000000001EE01DC000000000F700E0070001E11741E11741E13E0F08F400200000000F807C0F09F07845D1C3809BF00007E1C38260F09F000000000000000000000000000802020100000000000009000001800038C0000000002806080000513014008C0059935000007FF0000942007011080000018000",
	mem_init1 => X"008113214A010C3FFA400000E0407E8000840000807981FF9C857C3FF8FFCF22DF1FFC000000000000000000000000000000007800000000000013800002F00BF085322FE000000001F80000050058B3EF8200C58FFDF0001F40007FFE000205FF400000E701C04000000000000091ABF010000001003F0011401487FF400F1FA633FF8000000000078000DE00000000000003C0000CA0000000001F804004000FC00000000078001078401E8070038001C0780000000801112040F0000000000681800000003BE0000060307DC00000000000000F70000000F61B800000000000001EC00000001DF0180C3EE00000000000000000003DF000000180300FB807",
	mem_init0 => X"7000001EF800600C03001F70000000000000F6000EC0000001D800000077000F6370000F70000F7000000007B80760EC6E000000000007B807700000000000000000003D800000000000000003B800000000000000000000000000000003DC00000000000000000000000000000007B00000000000003B00000EC00000000EC0000000000000000000000000000001DC0000000003DC001EE001EE0001EE0001EE003B81EE0F70F701EE000000000000000000000000000000003C0000007B8000001D800007600000000000000000000007000000000000000000000000000000000003B8000001EE0000007800F70000F7000000000007E000180800000300",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X37_Y25_N8
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a58\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a26~portadataout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\);

-- Location: LCCOMB_X45_Y29_N18
\nios2_gen2_0|cpu|F_iw[26]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[26]~16_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(26),
	combout => \nios2_gen2_0|cpu|F_iw[26]~16_combout\);

-- Location: LCCOMB_X45_Y29_N16
\nios2_gen2_0|cpu|F_iw[26]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[26]~17_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[26]~16_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[26]~16_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[26]~17_combout\);

-- Location: FF_X45_Y29_N17
\nios2_gen2_0|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[26]~17_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(26));

-- Location: LCCOMB_X54_Y26_N18
\nios2_gen2_0|cpu|d_writedata[25]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[25]~1_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9)))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \nios2_gen2_0|cpu|d_writedata[25]~1_combout\);

-- Location: FF_X54_Y26_N19
\nios2_gen2_0|cpu|d_writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[25]~1_combout\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(25));

-- Location: LCCOMB_X54_Y26_N26
\mm_interconnect_0|cmd_mux_002|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ = (\nios2_gen2_0|cpu|d_writedata\(25) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(25),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~4_combout\);

-- Location: M9K_X33_Y14_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000842603800000000000007B807600000000077000000000000007B80763B1DC000000000007B8077000000001EE01DC000000000F700E00700012100412100412102090804000000000008802409081048401142808A10000421428220908100007045E02D00308000000000004000005000050000140002800004018000000005000000000000000000000C0000000000204030000000060008010600001400",
	mem_init1 => X"0C0C00000140000068000000000042000000000000108100800000002880400000001400000000000000000000001200000000482800001EE260108000000002100000082000000001080000000000102880004088040000000000000000000001400000A50140000000200000000002100000000040090000000004030000000100098004802C00048840820000000000000240000820000000001080000000044000000000480000480010805002800140480006C087E7B0DA0030000000000481800000003AE0000000005DC00000000000000F70000000F61B800000000000001EC00000001D7000002EE00000000000000000003D7000000000000BB807",
	mem_init0 => X"7000001EB800000000001770000000000000F6000EC0000001D800000077000F6370000F70000F7000000007B80760EC6E000000000007B807700000000000000000003D800000000000000003B800000000000000000000000000000003DC00000000000000000000000000000007B00000000000003B00000EC00000000EC0000000000000000000000000000001DC0000000003DC001EE001EE0001EE0001EE003B81EE0F70F701EE000000000000000000000000000000003C0000007B8000001D800007600000000000000000000007000000000000000000000000000000000003B8000001EE0000007800F70000F7000000000007FFE01B081BFC0300",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X35_Y20_N24
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a25~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a57\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\);

-- Location: LCCOMB_X47_Y30_N10
\nios2_gen2_0|cpu|F_iw[25]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[25]~14_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(25),
	combout => \nios2_gen2_0|cpu|F_iw[25]~14_combout\);

-- Location: LCCOMB_X47_Y30_N2
\nios2_gen2_0|cpu|F_iw[25]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[25]~15_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[25]~14_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[25]~14_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[25]~15_combout\);

-- Location: FF_X47_Y30_N3
\nios2_gen2_0|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[25]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(25));

-- Location: LCCOMB_X54_Y26_N12
\nios2_gen2_0|cpu|E_st_data[11]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[11]~2_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))) # (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datac => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	combout => \nios2_gen2_0|cpu|E_st_data[11]~2_combout\);

-- Location: FF_X54_Y26_N13
\nios2_gen2_0|cpu|d_writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[11]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(11));

-- Location: LCCOMB_X54_Y24_N24
\mm_interconnect_0|cmd_mux_002|src_payload~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(11),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~10_combout\);

-- Location: M9K_X53_Y21_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000092038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BDFB48200563E9116067880810F94F84CFE90400AC7D221606788081048241DAEDF22C0CF88081004741606620204110B91606710103AE922280800680C00680C03406004047D40002000000540401A0200101003080090082010043404018401D002000300408704916290010075108A0328AAA13651080000220001025A0058D40103821407001C690E8941244AA80A88000003300000003A510346B20410",
	mem_init1 => X"F0E0383480238E000CA024440C800002200002200000C800290C48000C00144612000600285080001000004A0030000825A01A0008214004A386C0EC0C1052480001FC002820010450002000C5A090002020112080000400002000030100000200618014000040021100050952E0A1100000471208200141AD11AA4000800F40262000FF6C83C8008000010384C0179149240000000020199C40C2800010400200498E0C040000A080000400A4040000406A06003B0008000000E4179844611410C000000121C83B5A948247840B5154321F21B15103D4553710480B9154B9445068420F6CA5FFA4112090C20AC5D3E96AEC337B77BFC416550C121245308081",
	mem_init0 => X"025965E209448891246FE107FAD51937F1FF1072B207C85FDE40F817F7907CF101037D61037D6101AABF40B880810F202080B166458198808103B18EC67BD919CBD9194429ED55EA2A9DFCDA7C8297619AA8BE453FC6DFD9AEDF72FBB5FC414BBF229FE602B55166DFDAAEDE7BB7F88428A95953520FC82A54B204A48898F2009175ABD9416E492EB16454D5CCFCDE40542585913C406DE200B620B2DE2032DE202808162051071022200D7122AA5F354FC9CBA8D4DA993D64F8472033500806A812041CB4F90FDF217F67C0BFB51937F5F98EA8021D14015D75400AD5D0A0061000001080082006200200018D80000B8F101F6B20C33DE08000213008000104",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y25_N10
\nios2_gen2_0|cpu|F_iw[14]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[14]~36_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\)) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a46\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a14~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[14]~36_combout\);

-- Location: LCCOMB_X51_Y30_N12
\nios2_gen2_0|cpu|F_iw[14]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[14]~37_combout\ = (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14)) # ((\nios2_gen2_0|cpu|F_iw[14]~36_combout\ & 
-- \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # (!\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & (\nios2_gen2_0|cpu|F_iw[14]~36_combout\ & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[14]~36_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(14),
	datad => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[14]~37_combout\);

-- Location: LCCOMB_X47_Y30_N20
\nios2_gen2_0|cpu|F_iw[14]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[14]~69_combout\ = (\nios2_gen2_0|cpu|F_iw[14]~37_combout\ & (((\nios2_gen2_0|cpu|hbreak_enabled~q\) # (!\nios2_gen2_0|cpu|hbreak_req~0_combout\)))) # (!\nios2_gen2_0|cpu|F_iw[14]~37_combout\ & (!\nios2_gen2_0|cpu|D_iw[31]~0_combout\ 
-- & ((\nios2_gen2_0|cpu|hbreak_enabled~q\) # (!\nios2_gen2_0|cpu|hbreak_req~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[14]~37_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[31]~0_combout\,
	datac => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \nios2_gen2_0|cpu|hbreak_req~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[14]~69_combout\);

-- Location: FF_X47_Y30_N21
\nios2_gen2_0|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[14]~69_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(14));

-- Location: LCCOMB_X54_Y25_N24
\nios2_gen2_0|cpu|D_ctrl_retaddr~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\ = (!\nios2_gen2_0|cpu|D_iw\(15) & ((\nios2_gen2_0|cpu|Equal62~8_combout\) # (\nios2_gen2_0|cpu|Equal62~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|Equal62~8_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|Equal62~14_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\);

-- Location: LCCOMB_X55_Y27_N8
\nios2_gen2_0|cpu|Equal62~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~12_combout\ = (!\nios2_gen2_0|cpu|D_iw\(11) & (!\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(16) & \nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~12_combout\);

-- Location: LCCOMB_X54_Y25_N30
\nios2_gen2_0|cpu|D_ctrl_retaddr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(15) & ((\nios2_gen2_0|cpu|Equal62~9_combout\) # (\nios2_gen2_0|cpu|Equal62~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~9_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|Equal62~12_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\);

-- Location: LCCOMB_X54_Y25_N18
\nios2_gen2_0|cpu|D_ctrl_retaddr~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\ = (\nios2_gen2_0|cpu|D_iw\(14) & (\nios2_gen2_0|cpu|Equal0~7_combout\ & ((\nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\) # (\nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|D_ctrl_retaddr~1_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_retaddr~0_combout\,
	datad => \nios2_gen2_0|cpu|Equal0~7_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\);

-- Location: LCCOMB_X55_Y28_N6
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\ = (!\nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\ & (((!\nios2_gen2_0|cpu|Equal0~16_combout\ & !\nios2_gen2_0|cpu|Equal0~4_combout\)) # (!\nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~16_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_retaddr~2_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~4_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\);

-- Location: LCCOMB_X55_Y28_N8
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\ = (\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ & (\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\ & ((\nios2_gen2_0|cpu|D_iw\(5)) # (!\nios2_gen2_0|cpu|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(5),
	datab => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\);

-- Location: LCCOMB_X54_Y25_N10
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\ = (\nios2_gen2_0|cpu|D_iw\(15) & ((\nios2_gen2_0|cpu|Equal62~14_combout\) # ((!\nios2_gen2_0|cpu|D_iw\(14) & \nios2_gen2_0|cpu|Equal62~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|Equal62~8_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|Equal62~14_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\);

-- Location: LCCOMB_X54_Y25_N28
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\ = (\nios2_gen2_0|cpu|Equal0~7_combout\ & ((\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\) # ((\nios2_gen2_0|cpu|Equal62~9_combout\ & !\nios2_gen2_0|cpu|D_iw\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~9_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\);

-- Location: LCCOMB_X55_Y28_N26
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|Equal0~16_combout\ & (!\nios2_gen2_0|cpu|D_iw\(5)))) # (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|Equal0~2_combout\) # 
-- ((\nios2_gen2_0|cpu|Equal0~16_combout\ & \nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~16_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(5),
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\);

-- Location: LCCOMB_X55_Y28_N20
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\ = (\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\) # ((\nios2_gen2_0|cpu|D_iw\(4) & !\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(4),
	datac => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\);

-- Location: LCCOMB_X55_Y28_N24
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\ = (\nios2_gen2_0|cpu|Equal0~12_combout\) # (((\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\) # (!\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\)) # 
-- (!\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~12_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\);

-- Location: FF_X55_Y28_N25
\nios2_gen2_0|cpu|R_ctrl_force_src2_zero\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\);

-- Location: LCCOMB_X50_Y27_N30
\nios2_gen2_0|cpu|E_src2[10]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src2[10]~15_combout\ = (\nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\) # ((\nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\) # (\nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\,
	datab => \nios2_gen2_0|cpu|R_ctrl_force_src2_zero~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_hi_imm16~q\,
	combout => \nios2_gen2_0|cpu|E_src2[10]~15_combout\);

-- Location: LCCOMB_X52_Y26_N28
\nios2_gen2_0|cpu|R_src2_lo[7]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[7]~16_combout\ = (!\nios2_gen2_0|cpu|E_src2[10]~15_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(13)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src2[10]~15_combout\,
	datab => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datac => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|R_src2_lo[7]~16_combout\);

-- Location: FF_X52_Y26_N29
\nios2_gen2_0|cpu|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[7]~16_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(7));

-- Location: LCCOMB_X45_Y27_N6
\nios2_gen2_0|cpu|Add1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~30_combout\ = \nios2_gen2_0|cpu|E_src2\(7) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_src2\(7),
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~30_combout\);

-- Location: LCCOMB_X44_Y25_N4
\nios2_gen2_0|cpu|W_alu_result[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[7]~10_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[7]~10_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|Add1~34_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[7]~10_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[7]~10_combout\);

-- Location: FF_X44_Y25_N5
\nios2_gen2_0|cpu|W_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[7]~10_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(7),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(7));

-- Location: LCCOMB_X51_Y27_N20
\mm_interconnect_0|cmd_mux_001|src_data[43]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(43) = (\nios2_gen2_0|cpu|W_alu_result\(7) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(5))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(7) & (((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(7),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|F_pc\(5),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(43));

-- Location: FF_X51_Y27_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(5));

-- Location: LCCOMB_X51_Y31_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(7),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(5),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X49_Y32_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\);

-- Location: FF_X49_Y32_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(10));

-- Location: FF_X49_Y29_N1
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X49_Y29_N0
\nios2_gen2_0|cpu|F_iw[10]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[10]~42_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(10),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	combout => \nios2_gen2_0|cpu|F_iw[10]~42_combout\);

-- Location: LCCOMB_X49_Y29_N20
\nios2_gen2_0|cpu|F_iw[10]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[10]~44_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[10]~42_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \nios2_gen2_0|cpu|F_iw[10]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[10]~42_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[10]~43_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[10]~44_combout\);

-- Location: FF_X49_Y29_N21
\nios2_gen2_0|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[10]~44_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(10));

-- Location: LCCOMB_X49_Y26_N18
\nios2_gen2_0|cpu|E_src1[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[6]~11_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6)))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|D_iw\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(10),
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	combout => \nios2_gen2_0|cpu|E_src1[6]~11_combout\);

-- Location: FF_X49_Y26_N19
\nios2_gen2_0|cpu|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[6]~11_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[4]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(6));

-- Location: LCCOMB_X45_Y27_N4
\nios2_gen2_0|cpu|E_logic_result[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[6]~11_combout\ = (\nios2_gen2_0|cpu|E_src1\(6) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|R_logic_op\(0) & \nios2_gen2_0|cpu|E_src2\(6)))))) # (!\nios2_gen2_0|cpu|E_src1\(6) & ((\nios2_gen2_0|cpu|E_src2\(6) 
-- & ((\nios2_gen2_0|cpu|R_logic_op\(1)))) # (!\nios2_gen2_0|cpu|E_src2\(6) & (!\nios2_gen2_0|cpu|R_logic_op\(0) & !\nios2_gen2_0|cpu|R_logic_op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(6),
	datab => \nios2_gen2_0|cpu|R_logic_op\(0),
	datac => \nios2_gen2_0|cpu|E_src2\(6),
	datad => \nios2_gen2_0|cpu|R_logic_op\(1),
	combout => \nios2_gen2_0|cpu|E_logic_result[6]~11_combout\);

-- Location: LCCOMB_X44_Y25_N14
\nios2_gen2_0|cpu|W_alu_result[6]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[6]~11_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[6]~11_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|E_logic_result[6]~11_combout\,
	datad => \nios2_gen2_0|cpu|Add1~32_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[6]~11_combout\);

-- Location: FF_X44_Y25_N15
\nios2_gen2_0|cpu|W_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[6]~11_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(6));

-- Location: LCCOMB_X51_Y27_N26
\mm_interconnect_0|cmd_mux_001|src_data[42]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(42) = (\nios2_gen2_0|cpu|W_alu_result\(6) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(4))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(6) & (((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(6),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|F_pc\(4),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(42));

-- Location: FF_X51_Y27_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(4));

-- Location: LCCOMB_X52_Y31_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(6),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(4),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X52_Y33_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\);

-- Location: FF_X52_Y33_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~7_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(11),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCCOMB_X50_Y30_N0
\mm_interconnect_0|cmd_mux_001|src_payload~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(8),
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\);

-- Location: FF_X50_Y30_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(8));

-- Location: LCCOMB_X51_Y31_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(8),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(8),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19_combout\);

-- Location: LCCOMB_X49_Y31_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\);

-- Location: FF_X49_Y31_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(27));

-- Location: FF_X49_Y31_N13
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(27),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X49_Y31_N28
\nios2_gen2_0|cpu|F_iw[27]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[27]~59_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(27),
	combout => \nios2_gen2_0|cpu|F_iw[27]~59_combout\);

-- Location: LCCOMB_X49_Y28_N22
\nios2_gen2_0|cpu|F_iw[27]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[27]~60_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[27]~59_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[27]~59_combout\,
	datab => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[27]~3_combout\,
	datad => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[27]~60_combout\);

-- Location: FF_X49_Y28_N23
\nios2_gen2_0|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[27]~60_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(27));

-- Location: LCCOMB_X44_Y27_N26
\nios2_gen2_0|cpu|E_src1[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[4]~13_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|D_iw\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datab => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(8),
	combout => \nios2_gen2_0|cpu|E_src1[4]~13_combout\);

-- Location: FF_X44_Y27_N27
\nios2_gen2_0|cpu|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[4]~13_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[2]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(4));

-- Location: LCCOMB_X46_Y29_N18
\nios2_gen2_0|cpu|W_alu_result[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[4]~13_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[4]~13_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|Add1~16_combout\,
	datad => \nios2_gen2_0|cpu|E_logic_result[4]~13_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[4]~13_combout\);

-- Location: FF_X46_Y29_N19
\nios2_gen2_0|cpu|W_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[4]~13_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(4));

-- Location: LCCOMB_X51_Y27_N10
\mm_interconnect_0|cmd_mux_001|src_data[40]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(40) = (\nios2_gen2_0|cpu|W_alu_result\(4) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(2))))) # 
-- (!\nios2_gen2_0|cpu|W_alu_result\(4) & (((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(4),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|F_pc\(2),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(40));

-- Location: FF_X51_Y27_N11
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(2));

-- Location: LCCOMB_X51_Y27_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(2),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X49_Y32_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\);

-- Location: FF_X49_Y32_N19
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(23));

-- Location: FF_X49_Y29_N29
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(23),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X49_Y29_N14
\nios2_gen2_0|cpu|F_iw[23]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[23]~9_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(23),
	combout => \nios2_gen2_0|cpu|F_iw[23]~9_combout\);

-- Location: LCCOMB_X49_Y29_N2
\nios2_gen2_0|cpu|F_iw[23]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[23]~11_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[23]~9_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \nios2_gen2_0|cpu|F_iw[23]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[23]~9_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[23]~10_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[23]~11_combout\);

-- Location: FF_X49_Y29_N3
\nios2_gen2_0|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[23]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(23));

-- Location: LCCOMB_X51_Y27_N18
\nios2_gen2_0|cpu|E_st_data[22]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[22]~0_combout\ = (\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6))) # (!\nios2_gen2_0|cpu|d_byteenable[3]~0_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datad => \nios2_gen2_0|cpu|d_byteenable[3]~0_combout\,
	combout => \nios2_gen2_0|cpu|E_st_data[22]~0_combout\);

-- Location: FF_X51_Y27_N19
\nios2_gen2_0|cpu|d_writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[22]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(22));

-- Location: LCCOMB_X54_Y31_N0
\mm_interconnect_0|cmd_mux_002|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ = (\nios2_gen2_0|cpu|d_writedata\(22) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|d_writedata\(22),
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~1_combout\);

-- Location: M9K_X53_Y19_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001BDEA4A800000280000111A803400804220415000000500000111A80340A054000020000211A80350000000106A00D40308000123500600119157904557904557912ABC84400800204080A802CABC8955E41157AEECAB0460D617AD32ABC8907822090C008811802406E5CA1008208E522CC12210C80217105D005027E1CA27EA2282E0E70C3409CAC19504000539701B0405551D4714618733230046534776D",
	mem_init1 => X"419030680A892C9AA80C90080E0056188021187FA03CA155800C500B68AAC4221605B46DDBB763C0A7C69112FFF665F13FDBEC5854DE4DE54DA0518FFA00A3C2B1C0022AEC3000C005580000060810922A8004C88AAD40001500002AAC00026AABD8C00AA5015A3C44E080560D020002B00ACE22A2244F00100404A555000D0C24219A800D84285505B728E202202062043082C01208A00400204055814D44800CC043C57A405850535B40189156DAB401405BC00983955B30935174426A59A00481000000020A60007100800D420140201000400350805002340A826288030100000680DB9C010530402006A00000A00108080000408D30000204088281A803",
	mem_init0 => X"5051454698A1142288054350000353A0200A34012280002084500008211514A3415040035040035365660011A80342282A000000000041A803502060819080060000060D001B2B30C54809B028A801200110000280814889104108090028D400900140420042202148881041090051A01442101004108A0420228A480000028000881028FEC0001100A050020000005410300500C8D44046A0406A21046A21046A001A806A235035006A0180030C0000000404001803000180028C0080601A80C1830D073851400000820000410353A02011431441038A20A418A4053038520000999901A92000046A000901189C350280350000001A0801B5555F081EA95703",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X49_Y28_N26
\nios2_gen2_0|cpu|F_iw[22]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[22]~7_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a22~portadataout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a54\,
	combout => \nios2_gen2_0|cpu|F_iw[22]~7_combout\);

-- Location: LCCOMB_X49_Y29_N10
\nios2_gen2_0|cpu|F_iw[22]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[22]~6_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(22),
	combout => \nios2_gen2_0|cpu|F_iw[22]~6_combout\);

-- Location: LCCOMB_X49_Y29_N8
\nios2_gen2_0|cpu|F_iw[22]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[22]~8_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[22]~6_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \nios2_gen2_0|cpu|F_iw[22]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[22]~7_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[22]~6_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[22]~8_combout\);

-- Location: FF_X49_Y29_N9
\nios2_gen2_0|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[22]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(22));

-- Location: FF_X47_Y32_N1
\nios2_gen2_0|cpu|d_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(2));

-- Location: LCCOMB_X47_Y32_N0
\mm_interconnect_0|cmd_mux_002|src_payload~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ = (\nios2_gen2_0|cpu|d_writedata\(2) & \mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|d_writedata\(2),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~9_combout\);

-- Location: LCCOMB_X49_Y28_N14
\nios2_gen2_0|cpu|F_iw[7]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[7]~48_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a39\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a7~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[7]~48_combout\);

-- Location: LCCOMB_X49_Y28_N28
\nios2_gen2_0|cpu|F_iw[7]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[7]~49_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[7]~48_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[7]~48_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(7),
	combout => \nios2_gen2_0|cpu|F_iw[7]~49_combout\);

-- Location: FF_X49_Y28_N29
\nios2_gen2_0|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[7]~49_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(7));

-- Location: LCCOMB_X44_Y27_N4
\nios2_gen2_0|cpu|E_src1[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[3]~14_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3)))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|D_iw\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(7),
	datab => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	combout => \nios2_gen2_0|cpu|E_src1[3]~14_combout\);

-- Location: FF_X44_Y27_N5
\nios2_gen2_0|cpu|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[3]~14_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(3));

-- Location: LCCOMB_X46_Y29_N20
\nios2_gen2_0|cpu|W_alu_result[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[3]~14_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[3]~14_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~14_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[3]~14_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[3]~14_combout\);

-- Location: FF_X46_Y29_N21
\nios2_gen2_0|cpu|W_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[3]~14_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(3));

-- Location: LCCOMB_X51_Y27_N16
\mm_interconnect_0|cmd_mux_001|src_data[39]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(39) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(1)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|W_alu_result\(3))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\nios2_gen2_0|cpu|W_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|W_alu_result\(3),
	datad => \nios2_gen2_0|cpu|F_pc\(1),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(39));

-- Location: FF_X51_Y27_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(1));

-- Location: LCCOMB_X51_Y31_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(1),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X46_Y31_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\);

-- Location: FF_X46_Y31_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(21));

-- Location: FF_X46_Y31_N19
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(21),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X46_Y31_N28
\mm_interconnect_0|rsp_mux_001|src_payload~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~4_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(21),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~4_combout\);

-- Location: LCCOMB_X49_Y28_N30
\nios2_gen2_0|cpu|F_iw[21]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[21]~52_combout\ = ((\mm_interconnect_0|rsp_mux_001|src_payload~4_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~4_combout\ & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) # (!\nios2_gen2_0|cpu|D_iw[31]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datab => \mm_interconnect_0|rsp_mux_001|src_payload~4_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	datad => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[21]~52_combout\);

-- Location: FF_X49_Y28_N31
\nios2_gen2_0|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[21]~52_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(21));

-- Location: LCCOMB_X52_Y28_N8
\nios2_gen2_0|cpu|Equal0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~14_combout\ = (\nios2_gen2_0|cpu|Equal0~4_combout\ & (!\nios2_gen2_0|cpu|D_iw\(5) & !\nios2_gen2_0|cpu|D_iw\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~4_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(5),
	datac => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|Equal0~14_combout\);

-- Location: LCCOMB_X51_Y28_N10
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\ = (\nios2_gen2_0|cpu|D_iw\(14) & ((\nios2_gen2_0|cpu|D_iw\(15) & ((\nios2_gen2_0|cpu|Equal62~13_combout\))) # (!\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|Equal62~8_combout\)))) # 
-- (!\nios2_gen2_0|cpu|D_iw\(14) & (((\nios2_gen2_0|cpu|Equal62~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|Equal62~8_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|Equal62~13_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\);

-- Location: LCCOMB_X51_Y28_N28
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ = (!\nios2_gen2_0|cpu|D_iw\(14) & (\nios2_gen2_0|cpu|D_iw\(13) & ((\nios2_gen2_0|cpu|D_iw\(11)) # (!\nios2_gen2_0|cpu|D_iw\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|D_iw\(11),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(12),
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\);

-- Location: LCCOMB_X51_Y28_N6
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ = (!\nios2_gen2_0|cpu|D_iw\(15) & \nios2_gen2_0|cpu|D_iw\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\);

-- Location: LCCOMB_X51_Y28_N8
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ = (\nios2_gen2_0|cpu|Equal0~7_combout\ & ((\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\ & 
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~12_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~13_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\);

-- Location: LCCOMB_X52_Y27_N22
\nios2_gen2_0|cpu|D_dst_regnum[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\ = (\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ & (!\nios2_gen2_0|cpu|Equal0~14_combout\ & (!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ & 
-- \nios2_gen2_0|cpu|D_ctrl_exception~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~14_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_exception~2_combout\,
	combout => \nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\);

-- Location: LCCOMB_X52_Y27_N4
\nios2_gen2_0|cpu|D_dst_regnum[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout\ = ((\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(26)))) # (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\nios2_gen2_0|cpu|D_iw\(21)))) # 
-- (!\nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(21),
	datac => \nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(26),
	combout => \nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout\);

-- Location: FF_X52_Y27_N5
\nios2_gen2_0|cpu|R_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_dst_regnum\(4));

-- Location: FF_X47_Y29_N1
\nios2_gen2_0|cpu|d_writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(6));

-- Location: LCCOMB_X54_Y31_N22
\mm_interconnect_0|cmd_mux_002|src_payload~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(6),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~21_combout\);

-- Location: M9K_X73_Y29_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000092038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006319AC82841000004010000000000080020000508200000C010000000000000402000002000000001101001000000015000001000000020003000C00000C00000C00004002202840000080000000600003000010020000800000100000040002060434000042A9824C020A002244402010044280000A021110800C20420001041101124800004820442042004044140280400004800040408100000C00040005",
	mem_init1 => X"A10080080242804000028120020900012000A9000000000000044C00000000021300002042410040240084402802044000102280000B450008010000920C20400401A0008492014810000002808090008000102000000800000002003A00002000A9484500000004100204400200004000004200000000000000004000000100A07000200040040000005008884002800000000040001050082000800415040000002000B3010020000104004400001040000380C000D000000011000034402030400200001000008000201000000401048249000000010080004000200000100101000000000000000805000208400010208000800A00002420008010000000",
	mem_init0 => X"00B24B00020020040100000000002040000000814000402000000808000000000000801000801000000000000000000000A08080000400000001142450841942C09942800000000040400000000280000000000000004000000100400000014000004000000000004000000000000000040800401012000004000200000000000010008C100000002030000062000000444008004001000008000000000080000012000C0080000000000084890080880004040400202440910002D00AAD000952A5400000000001008000404000204000004488410C0420A024440520C022002911114800251040000221240205500002000080010402000000200240020001",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y32_N14
\nios2_gen2_0|cpu|F_iw[6]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[6]~50_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a6~portadataout\,
	datab => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a38\,
	combout => \nios2_gen2_0|cpu|F_iw[6]~50_combout\);

-- Location: LCCOMB_X45_Y29_N30
\nios2_gen2_0|cpu|F_iw[6]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[6]~51_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[6]~50_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[6]~50_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(6),
	datad => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[6]~51_combout\);

-- Location: FF_X45_Y29_N31
\nios2_gen2_0|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[6]~51_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(6));

-- Location: LCCOMB_X44_Y27_N30
\nios2_gen2_0|cpu|E_src1[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[2]~15_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2)))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|D_iw\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(6),
	datab => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	combout => \nios2_gen2_0|cpu|E_src1[2]~15_combout\);

-- Location: FF_X44_Y27_N31
\nios2_gen2_0|cpu|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[2]~15_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(2));

-- Location: LCCOMB_X46_Y27_N2
\nios2_gen2_0|cpu|E_logic_result[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_logic_result[2]~15_combout\ = (\nios2_gen2_0|cpu|E_src1\(2) & (\nios2_gen2_0|cpu|R_logic_op\(1) $ (((\nios2_gen2_0|cpu|E_src2\(2) & \nios2_gen2_0|cpu|R_logic_op\(0)))))) # (!\nios2_gen2_0|cpu|E_src1\(2) & 
-- ((\nios2_gen2_0|cpu|R_logic_op\(1) & (\nios2_gen2_0|cpu|E_src2\(2))) # (!\nios2_gen2_0|cpu|R_logic_op\(1) & (!\nios2_gen2_0|cpu|E_src2\(2) & !\nios2_gen2_0|cpu|R_logic_op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_src1\(2),
	datab => \nios2_gen2_0|cpu|R_logic_op\(1),
	datac => \nios2_gen2_0|cpu|E_src2\(2),
	datad => \nios2_gen2_0|cpu|R_logic_op\(0),
	combout => \nios2_gen2_0|cpu|E_logic_result[2]~15_combout\);

-- Location: LCCOMB_X42_Y27_N4
\nios2_gen2_0|cpu|W_alu_result[2]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[2]~15_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[2]~15_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~12_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[2]~15_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[2]~15_combout\);

-- Location: FF_X42_Y27_N5
\nios2_gen2_0|cpu|W_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[2]~15_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(2));

-- Location: LCCOMB_X51_Y25_N26
\mm_interconnect_0|cmd_mux_002|src_data[38]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(38) = (\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(0)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|W_alu_result\(2))))) # 
-- (!\mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|F_pc\(0),
	datad => \nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(38));

-- Location: M9K_X33_Y23_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000112000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108E08A041044911EA76E8B7248958844889144A2189AA16A76E8B72472385CBEB19814EEE8B721037216A77A2DC851A9996A52D16E542904A958146958146958334AE0C44631F68A8A82B82B4AE19A57051C78CBC6A8F30170788F14AE198440B01A00B64302820176CB9490E86D7EB3888AA49246B108C331A302949E3803ABAC4508D05562E20C20420840440D6126C16AA131E815032665D40688915002",
	mem_init1 => X"7730254F402D92A558B12A895C102A96825A444B10555155081D584B48AA9406F625A45D5E75F29C41C52A4052495304E3001452A004C89C16A0C1E90A1082C2A003E602692414809553314D918AB28222A2C5E00AA9562D356B4969415D245EAA5004A1C660D334BBAA141E1B03B602A220EA28A0B607C03960D056AA00CF00702265A5400102A202881C85C50D05D2130622862980E88A8E0C34D52290240808C898303400A884002814132A940080510856001784680000E78553F0447243140115FFFE20F2B0100552AA284375112492C921DD1109130624088B1D56F3F7554ADA817CFDE2395150AA142E0644B216213DE519AF4956504F1742EC0A8B72",
	mem_init0 => X"115445BAA8455AA92A04AA15B0898812746AD492AC830009CC506002731154AD4111794D11794D11625A90510B724DC82285824A47A9DE8B7211A1B68681481AD0481B4914CB12C0000A9DA02889936A6D70801009CC484D2003175BD3EB44C9B60804E6AD9AC56D404E00000D53D6A52DEBF840772772352CE28DED8AC2FC811556BCBB11C2514AF46456CB4D6D1F84D4A70515348421A4208642921A42921A422C1083A2DD13D167AA216488451F8A014E4FF5C8790451517173B14151688AA00A8918E8AE4BC200443300139C993441AE890A1000050540CB48124202AC0C4251409108A1A0844208B10514DA0102A7D11F4784C30996AAAA8576AD54A900",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y25_N0
\nios2_gen2_0|cpu|F_iw[8]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[8]~46_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a40~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[8]~46_combout\);

-- Location: LCCOMB_X45_Y30_N12
\nios2_gen2_0|cpu|F_iw[8]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[8]~45_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(8),
	combout => \nios2_gen2_0|cpu|F_iw[8]~45_combout\);

-- Location: LCCOMB_X45_Y30_N30
\nios2_gen2_0|cpu|F_iw[8]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[8]~47_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[8]~45_combout\) # ((\nios2_gen2_0|cpu|F_iw[8]~46_combout\ & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[8]~46_combout\,
	datac => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[8]~45_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[8]~47_combout\);

-- Location: FF_X45_Y30_N31
\nios2_gen2_0|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[8]~47_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(8));

-- Location: LCCOMB_X46_Y27_N26
\nios2_gen2_0|cpu|R_src2_lo[2]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[2]~5_combout\ = (\nios2_gen2_0|cpu|R_src2_lo[3]~1_combout\ & ((\nios2_gen2_0|cpu|R_src2_lo~2_combout\ & (\nios2_gen2_0|cpu|D_iw\(8))) # (!\nios2_gen2_0|cpu|R_src2_lo~2_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(8),
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datac => \nios2_gen2_0|cpu|R_src2_lo~2_combout\,
	datad => \nios2_gen2_0|cpu|R_src2_lo[3]~1_combout\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[2]~5_combout\);

-- Location: FF_X46_Y27_N27
\nios2_gen2_0|cpu|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[2]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(2));

-- Location: LCCOMB_X45_Y27_N10
\nios2_gen2_0|cpu|Add1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~3_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(2),
	combout => \nios2_gen2_0|cpu|Add1~3_combout\);

-- Location: LCCOMB_X44_Y27_N10
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~15_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & ((\nios2_gen2_0|cpu|Add1~12_combout\))) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- (\nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_plus_one[0]~0_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \nios2_gen2_0|cpu|Add1~12_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~15_combout\);

-- Location: FF_X44_Y27_N11
\nios2_gen2_0|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~15_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(0));

-- Location: LCCOMB_X51_Y25_N16
\mm_interconnect_0|cmd_mux_001|src_data[38]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(38) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(2)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(0))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\nios2_gen2_0|cpu|F_pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datac => \nios2_gen2_0|cpu|F_pc\(0),
	datad => \nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(38));

-- Location: FF_X51_Y25_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(0));

-- Location: LCCOMB_X51_Y31_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(0),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X49_Y31_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(5),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X49_Y31_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X50_Y36_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\);

-- Location: FF_X50_Y36_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\);

-- Location: LCCOMB_X51_Y36_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(1)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\ & (\altera_internal_jtag~TDIUTAP\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(1),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\);

-- Location: LCCOMB_X50_Y36_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\);

-- Location: FF_X50_Y36_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: FF_X50_Y36_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X50_Y36_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(0))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\);

-- Location: FF_X51_Y36_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~10_combout\,
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(0));

-- Location: FF_X52_Y35_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0));

-- Location: LCCOMB_X52_Y35_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: FF_X52_Y35_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X51_Y35_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(0),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\);

-- Location: LCCOMB_X51_Y35_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(2))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~11_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(2),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\);

-- Location: FF_X51_Y35_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~12_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(1));

-- Location: LCCOMB_X51_Y35_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(1),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\);

-- Location: FF_X51_Y35_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1));

-- Location: LCCOMB_X52_Y35_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(1),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: FF_X52_Y35_N11
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X52_Y35_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(1),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\);

-- Location: LCCOMB_X51_Y35_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(3))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~14_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(3),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\);

-- Location: FF_X51_Y35_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~15_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(2));

-- Location: LCCOMB_X52_Y35_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(2),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X52_Y35_N31
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2));

-- Location: LCCOMB_X52_Y35_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(2),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: FF_X52_Y35_N19
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X51_Y35_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(2),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(2),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\);

-- Location: LCCOMB_X51_Y35_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(4))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~16_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(4),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\);

-- Location: FF_X51_Y35_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~17_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(3));

-- Location: LCCOMB_X51_Y35_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(3),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\);

-- Location: FF_X51_Y35_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3));

-- Location: LCCOMB_X52_Y33_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(3),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\);

-- Location: FF_X52_Y33_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X51_Y32_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(0),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X54_Y31_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\);

-- Location: FF_X54_Y31_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(20));

-- Location: FF_X46_Y31_N7
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(20),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20));

-- Location: LCCOMB_X46_Y31_N16
\mm_interconnect_0|rsp_mux_001|src_payload~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20) & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(20),
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\);

-- Location: LCCOMB_X49_Y28_N24
\nios2_gen2_0|cpu|F_iw[20]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[20]~53_combout\ = (\mm_interconnect_0|rsp_mux_001|src_payload~5_combout\) # (((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \mm_interconnect_0|rsp_mux|src_payload~5_combout\)) # (!\nios2_gen2_0|cpu|D_iw[31]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux_001|src_payload~5_combout\,
	datab => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	datad => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[20]~53_combout\);

-- Location: FF_X49_Y28_N25
\nios2_gen2_0|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[20]~53_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(20));

-- Location: LCCOMB_X52_Y27_N2
\nios2_gen2_0|cpu|D_dst_regnum[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout\ = ((\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(25)))) # (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\nios2_gen2_0|cpu|D_iw\(20)))) # 
-- (!\nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(20),
	datac => \nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(25),
	combout => \nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout\);

-- Location: FF_X52_Y27_N3
\nios2_gen2_0|cpu|R_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_dst_regnum\(3));

-- Location: LCCOMB_X54_Y26_N8
\nios2_gen2_0|cpu|d_writedata[24]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[24]~0_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8))) # (!\nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\ & 
-- ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datab => \nios2_gen2_0|cpu|D_ctrl_mem16~1_combout\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \nios2_gen2_0|cpu|d_writedata[24]~0_combout\);

-- Location: FF_X54_Y26_N9
\nios2_gen2_0|cpu|d_writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[24]~0_combout\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|D_ctrl_mem8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(24));

-- Location: LCCOMB_X40_Y26_N24
\mm_interconnect_0|cmd_mux_002|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(24),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~3_combout\);

-- Location: M9K_X33_Y18_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018C44180000060000033F18062000000000E3000000C0000033F180627138C00007000063F18063001000033C6018C001800033E300C00E1800210000210000210001080100800204080080200108000840044080C010460400408300108001BE8CF61F81EB8102002A140108A300A1200402050C960051066210000014577A0200000004236DE13014098E88599041B45003F0648024000B8235F8A91422ED",
	mem_init1 => X"4002881CB4802007E000000801000207000000400014000F90080421F007C8040110F809122441B08483361105B26416CF74880B550601A1080B500477000800100000080E3800E0040814000080A418008C8468007CE2000E00081DDA0022001F18E20A21010000001E0050000200001009D02010000800514C14803F40090022247B01FA78017780A010800088200800380040400A04020000B140803EA0080401048FB0000850880800101B12808401000F6FD90750D7F80A0C20F07461E084008000000070C000010080D8C00100000000001E30004023E211800000800000001C40000000386040206C600401E00800180810C1F86000060400801B1806",
	mem_init0 => X"31F75FFC31010020080FF63008400000000FE2003C4000000788000001E33CFE2230000E30000E300000001F180627C4460000420000CF1806302CE0B3800CCE004CCE7880000000000000003F180000000000000000000180000000003F8C0000000000000000000002800000007F10000000000001F100003C400000001C400000000001000000000200000000038C00E01C001F8C60FC6003C6300FC6300FC6363183C67E33E323C600000000000000000002001000000003F94119F87183F7EFD880C03E20000000000000000000003E032C2801920434196301B01890816B00001B180C3007C6018001F000030301E30000028000075E1E1F281FC1E200",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X39_Y21_N16
\onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a56~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24~portadataout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\);

-- Location: LCCOMB_X47_Y30_N6
\nios2_gen2_0|cpu|F_iw[24]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[24]~12_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(24),
	combout => \nios2_gen2_0|cpu|F_iw[24]~12_combout\);

-- Location: LCCOMB_X47_Y30_N16
\nios2_gen2_0|cpu|F_iw[24]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[24]~13_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[24]~12_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[24]~12_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[24]~13_combout\);

-- Location: FF_X47_Y30_N17
\nios2_gen2_0|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[24]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(24));

-- Location: LCCOMB_X52_Y27_N16
\nios2_gen2_0|cpu|D_dst_regnum[2]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\ = ((\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\nios2_gen2_0|cpu|D_iw\(24))) # (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(19))))) # 
-- (!\nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(24),
	datac => \nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(19),
	combout => \nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\);

-- Location: FF_X52_Y27_N17
\nios2_gen2_0|cpu|R_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_dst_regnum\(2));

-- Location: LCCOMB_X54_Y26_N6
\nios2_gen2_0|cpu|E_st_data[8]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[8]~10_combout\ = (\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))) # (!\nios2_gen2_0|cpu|D_iw\(4) & 
-- (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0))))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & (((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datac => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|E_st_data[8]~10_combout\);

-- Location: FF_X54_Y26_N7
\nios2_gen2_0|cpu|d_writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[8]~10_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(8));

-- Location: LCCOMB_X50_Y30_N20
\mm_interconnect_0|cmd_mux_002|src_payload~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|d_writedata\(8),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~19_combout\);

-- Location: M9K_X33_Y19_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000642573F91174E7886891BB4B8C4CE90C84AE7F22174E7886891C8E43DEEDF22E9CF886890CC7C174E621A24334B9174E710D13AF93A6808E8E80CE8E80CC340670ECF7618C03160418540661A023A3810032C0798F0241024B40461E4B9D34A01533C44BAB60912064402449049720499C43294CE080C2214090216791C8088A2800493443FF99EA3763C8228590C000209378028103253F3218A0DF8",
	mem_init1 => X"C0A272A5BD2735000DA03476888000023C00018006828C006B4C4BA00E0034C612D00492A54A940B9A2841A2413508A8216752041BF11042A09ACCA42CF150780ABBF4703944019648004800E5A0980520503B32A000018000001400000059D20073919010826582910147AD72FCE1100B0043D20001817DAF50064000880F1B20A800F2A31E10000056021384461D9549FC002004116BA9FDC3C08040104000705D88813410878B80000421A08C0000427F062F3B3B28000704CA1798C4609C59FC68000069C83B5A9E8747843B57D4723F23BD510FD5F57711A87B9574BD45546AC2376CA5F3A41BA1D0C21AE5DBE96AAE736B56BFC41F559C3A1745308689",
	mem_init0 => X"0E49A4E20D4E89D1746FE10DFEF571E671FF115EB23BB6D9DE4777F67790FCF11D0F7D610F7D610DAABF4CB886891F23A19ABD7645D39886890FE7CF9F7BEA7DCB6A7D446AED55EA2ABF9CDAFC8697759AACAE6539D6FFFFEEDF72FBB5FC434BB7329CE756B55976FFFFEEDE7BB5F88EAAA95953525FC8EA54B234A48C98F23C9957ABD9436FC9AABB64F4D5CC5CDE435335F5993C42EDE216B6217ADE217ADE21E9C86221D10B10F221DD71E2AA5FF54F797BA4D4BA972D5CB845AFD757887AA04AA47CB4F91BEEDB676BBFB3B571E671F98EBC065F5E035D75E06AD5F5F054C60000B4861AE88621AD50018E8880EFDF10FF7B738E1DE88000013008000102",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X43_Y23_N24
\mm_interconnect_0|rsp_mux|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~3_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a47\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a15~portadataout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~3_combout\);

-- Location: LCCOMB_X44_Y30_N20
\mm_interconnect_0|rsp_mux_001|src_payload~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~3_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(15),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X44_Y30_N24
\nios2_gen2_0|cpu|F_iw[15]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[15]~38_combout\ = ((\mm_interconnect_0|rsp_mux_001|src_payload~3_combout\) # ((\mm_interconnect_0|rsp_mux|src_payload~3_combout\ & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))) # (!\nios2_gen2_0|cpu|D_iw[31]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datac => \mm_interconnect_0|rsp_mux_001|src_payload~3_combout\,
	datad => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[15]~38_combout\);

-- Location: FF_X44_Y30_N25
\nios2_gen2_0|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[15]~38_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(15));

-- Location: LCCOMB_X52_Y28_N18
\nios2_gen2_0|cpu|D_op_opx_rsv00~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\ = (\nios2_gen2_0|cpu|Equal0~3_combout\ & (!\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|Equal0~2_combout\ & !\nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~3_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\);

-- Location: LCCOMB_X55_Y27_N12
\nios2_gen2_0|cpu|Equal62~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~2_combout\ = (\nios2_gen2_0|cpu|D_iw\(11) & (!\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(16) & !\nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~2_combout\);

-- Location: LCCOMB_X56_Y28_N4
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ = (!\nios2_gen2_0|cpu|Equal0~15_combout\ & (((!\nios2_gen2_0|cpu|Equal62~0_combout\ & !\nios2_gen2_0|cpu|Equal62~2_combout\)) # (!\nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~15_combout\,
	datab => \nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \nios2_gen2_0|cpu|Equal62~2_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\);

-- Location: LCCOMB_X52_Y28_N20
\nios2_gen2_0|cpu|D_op_opx_rsv17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ = (\nios2_gen2_0|cpu|Equal0~3_combout\ & (\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|Equal0~2_combout\ & !\nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~3_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\);

-- Location: LCCOMB_X55_Y29_N8
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\ = (\nios2_gen2_0|cpu|Equal62~4_combout\) # ((\nios2_gen2_0|cpu|Equal62~13_combout\) # (\nios2_gen2_0|cpu|Equal62~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~4_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~13_combout\,
	datad => \nios2_gen2_0|cpu|Equal62~5_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\);

-- Location: LCCOMB_X55_Y27_N28
\nios2_gen2_0|cpu|Equal62~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~6_combout\ = (\nios2_gen2_0|cpu|D_iw\(11) & (\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|D_iw\(16) & !\nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~6_combout\);

-- Location: LCCOMB_X55_Y29_N18
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ = (\nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & (((\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\) # (\nios2_gen2_0|cpu|Equal62~6_combout\)))) # (!\nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & 
-- (\nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ & ((\nios2_gen2_0|cpu|Equal62~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datab => \nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~8_combout\,
	datad => \nios2_gen2_0|cpu|Equal62~6_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\);

-- Location: LCCOMB_X55_Y29_N4
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ = (!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\ & (((!\nios2_gen2_0|cpu|Equal62~10_combout\ & !\nios2_gen2_0|cpu|Equal62~12_combout\)) # 
-- (!\nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~10_combout\,
	datab => \nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~12_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~9_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\);

-- Location: LCCOMB_X55_Y29_N26
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ = (((!\nios2_gen2_0|cpu|Equal62~10_combout\ & !\nios2_gen2_0|cpu|Equal62~1_combout\)) # (!\nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\)) # (!\nios2_gen2_0|cpu|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~10_combout\,
	datab => \nios2_gen2_0|cpu|Equal62~1_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\);

-- Location: LCCOMB_X55_Y29_N28
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ = (((!\nios2_gen2_0|cpu|D_iw\(15) & !\nios2_gen2_0|cpu|D_iw\(14))) # (!\nios2_gen2_0|cpu|Equal62~11_combout\)) # (!\nios2_gen2_0|cpu|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(15),
	datab => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(14),
	datad => \nios2_gen2_0|cpu|Equal62~11_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\);

-- Location: LCCOMB_X55_Y29_N22
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ = ((!\nios2_gen2_0|cpu|Equal62~6_combout\ & !\nios2_gen2_0|cpu|Equal62~5_combout\)) # (!\nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~6_combout\,
	datab => \nios2_gen2_0|cpu|D_op_opx_rsv00~0_combout\,
	datad => \nios2_gen2_0|cpu|Equal62~5_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\);

-- Location: LCCOMB_X55_Y29_N24
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\ = ((!\nios2_gen2_0|cpu|Equal62~5_combout\ & !\nios2_gen2_0|cpu|Equal62~9_combout\)) # (!\nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~5_combout\,
	datac => \nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datad => \nios2_gen2_0|cpu|Equal62~9_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\);

-- Location: LCCOMB_X55_Y29_N14
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ = (\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\ & (\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\ & (\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\ & 
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\);

-- Location: LCCOMB_X55_Y29_N12
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\ = (((!\nios2_gen2_0|cpu|Equal62~3_combout\ & !\nios2_gen2_0|cpu|Equal62~8_combout\)) # (!\nios2_gen2_0|cpu|Equal0~7_combout\)) # (!\nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	datab => \nios2_gen2_0|cpu|Equal62~3_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|Equal62~8_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LCCOMB_X55_Y29_N6
\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ = (\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\ & (\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\ & (\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\ & 
-- \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~10_combout\,
	datac => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\);

-- Location: LCCOMB_X52_Y27_N20
\nios2_gen2_0|cpu|D_dst_regnum[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ = (!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\ & ((\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(23)))) # (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & 
-- (\nios2_gen2_0|cpu|D_iw\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(18),
	datab => \nios2_gen2_0|cpu|D_iw\(23),
	datac => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~15_combout\,
	combout => \nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\);

-- Location: LCCOMB_X52_Y27_N6
\nios2_gen2_0|cpu|D_dst_regnum[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\ = (\nios2_gen2_0|cpu|Equal0~14_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\ & (\nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\ & \nios2_gen2_0|cpu|D_ctrl_exception~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~14_combout\,
	datac => \nios2_gen2_0|cpu|D_dst_regnum[1]~0_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_exception~2_combout\,
	combout => \nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\);

-- Location: FF_X52_Y27_N7
\nios2_gen2_0|cpu|R_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_dst_regnum\(1));

-- Location: LCCOMB_X54_Y26_N24
\nios2_gen2_0|cpu|E_st_data[9]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_data[9]~8_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))) # (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & 
-- (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1))) # (!\nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datac => \nios2_gen2_0|cpu|D_ctrl_mem8~0_combout\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	combout => \nios2_gen2_0|cpu|E_st_data[9]~8_combout\);

-- Location: FF_X54_Y26_N25
\nios2_gen2_0|cpu|d_writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_data[9]~8_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(9));

-- Location: LCCOMB_X39_Y25_N16
\mm_interconnect_0|cmd_mux_002|src_payload~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(9),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~17_combout\);

-- Location: M9K_X33_Y15_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000238000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000118C00222590C6D5360131227100DBBC75CEE444B218D223E01312271048251C9FD388002712271405309E036489C5110C880037D44E31EE20A12D10212910212D210968824439C420CA01BE610949084A44053A4A4C68E200F13A0D3096908000909200284600820076261180F1677A350021D090331C35A660924180F7960613D2210C880201710626068A506445340C415998659109860CC1C10600D13400",
	mem_init1 => X"332603CD88D2765330A12EC955002716A258446B0435183324856846CC198322DA23641F40C58188050330C906D8331FF960AA4A6800423962CAF02803900A606167E5A171440310D0343625C6B3D16321ACD069019B964A397289F30596229A66619484A52D332EB3A7741F1B829A106080CA2C40F053D02140CA459904072026A12E3F6CA3C8444600B516C84952C2AB0752480B6840939E4C10831B320C7F81C80000342018240B181FD924305981FDA24E101B00480000D80120180C6201408005FFFE05CA6025510081A5042969349FC9D23D410A4827100A088A98709089241A0700006225306230EC8241F07273280A95203B8530830344108B7EA271",
	mem_init0 => X"435961DA99D188310CF3364460050106743C20823C000049DF80001277E44DC2014379E24379E2400003C3F8A2710EC0288997602000DEA27143242C90E14843D74842C42CCD55E10D1410B073225A428800A20019C6559097F941C40333512C01000CE027D06507559097F8495A66846C08CAC8502D880A5ABC002200583C0011552BD91549010AE1ED4C07D8001F9040081180185170C281F7C8B50C28350C28200A0648D243246E4011450AAA020210454559D5428801407DCD318405121AA00A840C147600820067000093A5010670768868881094C04041519A410AA0AC405544A0A0B9E087C8003115F71204137BD41C07000008E12CCCCBBF9998CC00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X42_Y26_N24
\nios2_gen2_0|cpu|F_iw[9]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[9]~40_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a9~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a41\,
	combout => \nios2_gen2_0|cpu|F_iw[9]~40_combout\);

-- Location: LCCOMB_X44_Y30_N16
\nios2_gen2_0|cpu|F_iw[9]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[9]~39_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9) & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(9),
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \nios2_gen2_0|cpu|F_iw[9]~39_combout\);

-- Location: LCCOMB_X44_Y30_N26
\nios2_gen2_0|cpu|F_iw[9]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[9]~41_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[9]~39_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \nios2_gen2_0|cpu|F_iw[9]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[9]~40_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[9]~39_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[9]~41_combout\);

-- Location: FF_X44_Y30_N27
\nios2_gen2_0|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[9]~41_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(9));

-- Location: LCCOMB_X44_Y27_N0
\nios2_gen2_0|cpu|E_src1[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[5]~12_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5)))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|D_iw\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(9),
	datab => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	combout => \nios2_gen2_0|cpu|E_src1[5]~12_combout\);

-- Location: FF_X44_Y27_N1
\nios2_gen2_0|cpu|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[5]~12_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(5));

-- Location: LCCOMB_X44_Y27_N14
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~12_combout\ = (\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\) # ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~18_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~18_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[3]~6_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~12_combout\);

-- Location: FF_X44_Y27_N15
\nios2_gen2_0|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~12_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(3));

-- Location: LCCOMB_X51_Y27_N6
\mm_interconnect_0|cmd_mux_001|src_data[41]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(41) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & ((\nios2_gen2_0|cpu|F_pc\(3)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|W_alu_result\(5))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (\nios2_gen2_0|cpu|W_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|W_alu_result\(5),
	datad => \nios2_gen2_0|cpu|F_pc\(3),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(41));

-- Location: FF_X51_Y27_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(3));

-- Location: LCCOMB_X51_Y27_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ = (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(3) & (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(1) 
-- & (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(4) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(3),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(1),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(4),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(2),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X50_Y32_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X49_Y32_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31));

-- Location: LCCOMB_X49_Y32_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[3]~0_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\) # ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\ & ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[3]~0_combout\);

-- Location: LCCOMB_X49_Y32_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\ = \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[3]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[3]~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\);

-- Location: FF_X49_Y32_N5
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(3));

-- Location: FF_X50_Y29_N11
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X50_Y29_N24
\nios2_gen2_0|cpu|F_iw[3]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[3]~24_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a3~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a35\,
	combout => \nios2_gen2_0|cpu|F_iw[3]~24_combout\);

-- Location: LCCOMB_X50_Y29_N26
\nios2_gen2_0|cpu|F_iw[3]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[3]~25_combout\ = ((\nios2_gen2_0|cpu|F_iw[3]~24_combout\) # ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3) & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|D_iw[31]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(3),
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[3]~24_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[3]~25_combout\);

-- Location: FF_X50_Y29_N27
\nios2_gen2_0|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[3]~25_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(3));

-- Location: LCCOMB_X50_Y28_N14
\nios2_gen2_0|cpu|D_ctrl_b_is_dst~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|D_iw\(3) & ((\nios2_gen2_0|cpu|D_iw\(5)) # (\nios2_gen2_0|cpu|D_iw\(2))))) # (!\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|D_iw\(5) & 
-- (!\nios2_gen2_0|cpu|D_iw\(3) & \nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|D_iw\(5),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCCOMB_X50_Y28_N28
\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (((\nios2_gen2_0|cpu|D_iw\(2)) # (!\nios2_gen2_0|cpu|D_iw\(3))) # (!\nios2_gen2_0|cpu|D_iw\(5)))) # (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|D_iw\(3)) # 
-- (\nios2_gen2_0|cpu|D_iw\(5) $ (\nios2_gen2_0|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|D_iw\(5),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X50_Y28_N8
\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ = (\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(0) & ((!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\) # (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\)))) # (!\nios2_gen2_0|cpu|D_iw\(1) & 
-- ((\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ & (!\nios2_gen2_0|cpu|D_iw\(0))) # (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\ & ((!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(1),
	datab => \nios2_gen2_0|cpu|D_iw\(0),
	datac => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~1_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\);

-- Location: LCCOMB_X52_Y27_N12
\nios2_gen2_0|cpu|D_dst_regnum[0]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_dst_regnum[0]~5_combout\ = ((\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & (\nios2_gen2_0|cpu|D_iw\(22))) # (!\nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(17))))) # 
-- (!\nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(22),
	datac => \nios2_gen2_0|cpu|D_dst_regnum[3]~2_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(17),
	combout => \nios2_gen2_0|cpu|D_dst_regnum[0]~5_combout\);

-- Location: FF_X52_Y27_N13
\nios2_gen2_0|cpu|R_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_dst_regnum[0]~5_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_dst_regnum\(0));

-- Location: FF_X54_Y29_N17
\nios2_gen2_0|cpu|d_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(1));

-- Location: LCCOMB_X50_Y33_N0
\mm_interconnect_0|cmd_mux_002|src_payload~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ = (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|d_writedata\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|d_writedata\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_payload~6_combout\);

-- Location: M9K_X73_Y26_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005BDE065C52E76FFFBDCAC05DF8BEBB6CE9750B8A5CEDFFF3DCAC05DF8B85C2F1D92FFFB95805DF8BCA5AFDCAC177E2E2CFFFDCAC0BBF15B0FEEEF0E8AEF0E8AEF0C17787099DD60E6EFF77FF8377860BBC3A26CD8C61F76BF01ECDB9977860FCF943CA0152BD467DB799B362D113BB9ACD7B2CDBFDE5E9CE487DE394090FE8F95CD489B75C6494D4B9D99DB3A73B0BD87F8CBFF21EEE852810FFEAF1777A0BFA",
	mem_init1 => X"D2D97FF375373B0005A02CDE99A0BF00DC5806E31B865EFFFBF2B3C0077FFCF92CE00292B56AD40BDAA87BB281FD0B387E8F5B3C17F592CFB3744C644D715C9DFBDE5B500209EE264AF848007C77654C17D06A1277FC01800040140004005804000623387BFE27AB8735FBBF71FFF73DF9AC1DFFD9E780FFEFFFFEBBFFCFC8FB5B080052E39E19F04BD6AF2104AB7D175EE4D5F6BDF3072F75DBEA6FEB82F9CFF03FDFDD4CFE3FCFE7BCB3E4383F3DCB3E3FBC7F287F2800BF04AE0F8FCB9FCF893EFC0001CC85DA6BDA9D4802FAFBF8F87986E7A0BFBEFE2C0BE5FA9F7EEFEFDEDCA17D6DEF5D42EAA152817CE72FFFCECA55CE1C8002EF9B95AA7D49605DF8",
	mem_init0 => X"BC418401756A8D51D4CE00BF4F7D71E3AD400B7E417EEFCEA82FDDF3AA0BBD00BCBE4F80BE4F80BDBBB38BE05DF8B81797173B5FFF72B05DF8BE62998A72E22916622802D7ADDD8B3EBAEADF805D5FFFFFFEFAED6EBEBBBBEBF6B73F6E802EAFFD76B75FFFFFFDFEBBBBEBF6BF6E805FCBF3939AE7A805FFFAC175CE9DD5A17EBB6FFE530BF76BADDF4CFEBF196AB42F1B3565BB202EEB0177AC177EB0177EB01781C5F01740BA0BBC17FA6344D379666BFBF8C9A6D4DBBA6ED0010FC00285E0000022FD27C0BEBBBF3ABEEF9D5D71E3AD00BFF79EFFFBCF5FFFB9FADFFFDCFC840000045E028C2017B4509204900BFFF00BFA5EFB9E78585FFFFC95A0020004",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y30_N22
\nios2_gen2_0|cpu|F_iw[1]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[1]~20_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a1~portadataout\,
	datac => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a33\,
	combout => \nios2_gen2_0|cpu|F_iw[1]~20_combout\);

-- Location: LCCOMB_X45_Y30_N26
\nios2_gen2_0|cpu|F_iw[1]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[1]~21_combout\ = ((\nios2_gen2_0|cpu|F_iw[1]~20_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1)))) # 
-- (!\nios2_gen2_0|cpu|D_iw[31]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[1]~20_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(1),
	combout => \nios2_gen2_0|cpu|F_iw[1]~21_combout\);

-- Location: FF_X45_Y30_N27
\nios2_gen2_0|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[1]~21_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(1));

-- Location: LCCOMB_X50_Y28_N0
\nios2_gen2_0|cpu|D_ctrl_ld~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ = (!\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|D_iw\(1) & !\nios2_gen2_0|cpu|D_iw\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|D_ctrl_ld~2_combout\);

-- Location: LCCOMB_X50_Y28_N20
\nios2_gen2_0|cpu|D_ctrl_ld~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_ld~3_combout\ = (\nios2_gen2_0|cpu|D_iw\(2) & ((\nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ & \nios2_gen2_0|cpu|D_iw\(0))))) # (!\nios2_gen2_0|cpu|D_iw\(2) & 
-- (\nios2_gen2_0|cpu|D_ctrl_ld~2_combout\ & (\nios2_gen2_0|cpu|D_iw\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(2),
	datab => \nios2_gen2_0|cpu|D_ctrl_ld~2_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(0),
	datad => \nios2_gen2_0|cpu|D_ctrl_ld_signed~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_ld~3_combout\);

-- Location: FF_X50_Y28_N21
\nios2_gen2_0|cpu|R_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_ld~3_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_ld~q\);

-- Location: LCCOMB_X47_Y32_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\ = !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\);

-- Location: FF_X47_Y32_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0));

-- Location: FF_X47_Y28_N15
\nios2_gen2_0|cpu|W_ienable_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|E_src1\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \nios2_gen2_0|cpu|W_ienable_reg_nxt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_ienable_reg\(0));

-- Location: LCCOMB_X47_Y32_N18
\nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\ = (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0) & (\nios2_gen2_0|cpu|W_ienable_reg\(0) & ((\jtag_uart_0|av_readdata\(9)) # 
-- (\jtag_uart_0|av_readdata[8]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|av_readdata\(9),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \nios2_gen2_0|cpu|W_ienable_reg\(0),
	datad => \jtag_uart_0|av_readdata[8]~1_combout\,
	combout => \nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\);

-- Location: FF_X47_Y32_N19
\nios2_gen2_0|cpu|W_ipending_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_ipending_reg_nxt[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_ipending_reg\(0));

-- Location: LCCOMB_X47_Y28_N0
\nios2_gen2_0|cpu|E_control_rd_data[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\ = (\nios2_gen2_0|cpu|Equal134~0_combout\ & ((\nios2_gen2_0|cpu|W_bstatus_reg~q\) # ((\nios2_gen2_0|cpu|W_ipending_reg\(0) & \nios2_gen2_0|cpu|Equal136~1_combout\)))) # 
-- (!\nios2_gen2_0|cpu|Equal134~0_combout\ & (\nios2_gen2_0|cpu|W_ipending_reg\(0) & ((\nios2_gen2_0|cpu|Equal136~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal134~0_combout\,
	datab => \nios2_gen2_0|cpu|W_ipending_reg\(0),
	datac => \nios2_gen2_0|cpu|W_bstatus_reg~q\,
	datad => \nios2_gen2_0|cpu|Equal136~1_combout\,
	combout => \nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\);

-- Location: LCCOMB_X47_Y27_N8
\nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & ((\nios2_gen2_0|cpu|Equal133~0_combout\ & ((\nios2_gen2_0|cpu|E_src1\(0)))) # (!\nios2_gen2_0|cpu|Equal133~0_combout\ & (\nios2_gen2_0|cpu|W_estatus_reg~q\)))) 
-- # (!\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & (\nios2_gen2_0|cpu|W_estatus_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	datab => \nios2_gen2_0|cpu|W_estatus_reg~q\,
	datac => \nios2_gen2_0|cpu|Equal133~0_combout\,
	datad => \nios2_gen2_0|cpu|E_src1\(0),
	combout => \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X47_Y27_N2
\nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\ = (\nios2_gen2_0|cpu|R_ctrl_exception~q\ & (\nios2_gen2_0|cpu|W_status_reg_pie~q\)) # (!\nios2_gen2_0|cpu|R_ctrl_exception~q\ & ((\nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datab => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datac => \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0_combout\,
	combout => \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\);

-- Location: FF_X47_Y27_N3
\nios2_gen2_0|cpu|W_estatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_estatus_reg~q\);

-- Location: LCCOMB_X47_Y28_N14
\nios2_gen2_0|cpu|E_control_rd_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\ = (\nios2_gen2_0|cpu|Equal133~0_combout\ & ((\nios2_gen2_0|cpu|W_estatus_reg~q\) # ((\nios2_gen2_0|cpu|Equal135~0_combout\ & \nios2_gen2_0|cpu|W_ienable_reg\(0))))) # 
-- (!\nios2_gen2_0|cpu|Equal133~0_combout\ & (\nios2_gen2_0|cpu|Equal135~0_combout\ & (\nios2_gen2_0|cpu|W_ienable_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal133~0_combout\,
	datab => \nios2_gen2_0|cpu|Equal135~0_combout\,
	datac => \nios2_gen2_0|cpu|W_ienable_reg\(0),
	datad => \nios2_gen2_0|cpu|W_estatus_reg~q\,
	combout => \nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\);

-- Location: LCCOMB_X47_Y28_N8
\nios2_gen2_0|cpu|E_control_rd_data[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\ = (\nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\) # ((\nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\) # ((\nios2_gen2_0|cpu|W_status_reg_pie~q\ & \nios2_gen2_0|cpu|Equal132~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datab => \nios2_gen2_0|cpu|E_control_rd_data[0]~1_combout\,
	datac => \nios2_gen2_0|cpu|E_control_rd_data[0]~0_combout\,
	datad => \nios2_gen2_0|cpu|Equal132~0_combout\,
	combout => \nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\);

-- Location: FF_X47_Y28_N9
\nios2_gen2_0|cpu|W_control_rd_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_control_rd_data[0]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_control_rd_data\(0));

-- Location: LCCOMB_X47_Y25_N2
\nios2_gen2_0|cpu|W_rf_wr_data[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_br_cmp~q\ & ((\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & ((\nios2_gen2_0|cpu|W_control_rd_data\(0)))) # (!\nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\ & 
-- (\nios2_gen2_0|cpu|W_alu_result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg~q\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(0),
	datac => \nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	datad => \nios2_gen2_0|cpu|W_control_rd_data\(0),
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\);

-- Location: LCCOMB_X45_Y32_N4
\pio_0|readdata[0]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_0|readdata\(0) = (\pio_0|data_out\(0) & (!\nios2_gen2_0|cpu|W_alu_result\(2) & !\nios2_gen2_0|cpu|W_alu_result\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_0|data_out\(0),
	datab => \nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \nios2_gen2_0|cpu|W_alu_result\(3),
	combout => \pio_0|readdata\(0));

-- Location: FF_X45_Y32_N5
\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_0|readdata\(0),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X49_Y36_N2
\jtag_uart_0|av_readdata[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|av_readdata[0]~0_combout\ = (\jtag_uart_0|read_0~q\ & ((\jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0)))) # (!\jtag_uart_0|read_0~q\ & (\jtag_uart_0|ien_AF~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|ien_AF~q\,
	datac => \jtag_uart_0|the_lab1_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b\(0),
	datad => \jtag_uart_0|read_0~q\,
	combout => \jtag_uart_0|av_readdata[0]~0_combout\);

-- Location: FF_X49_Y36_N3
\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \jtag_uart_0|av_readdata[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X45_Y32_N30
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~2_combout\ = (\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0)) # 
-- ((\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0) & \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0) & ((\mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_0_s1_translator|av_readdata_pre\(0),
	datac => \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|pio_0_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~2_combout\);

-- Location: LCCOMB_X49_Y32_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\) # ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0) & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(0),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\);

-- Location: LCCOMB_X49_Y32_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\ = \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\);

-- Location: FF_X49_Y32_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(0));

-- Location: FF_X45_Y32_N9
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0));

-- Location: M9K_X5_Y30_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000059CF3519084A36F736027B18562BDE3871C6A3210946DEE36027B185625128DA8C97EEC04FB18563205076026C6158C829F76027630AC0EA0014E30514E30514E314A718530080A3048A079478A718A538C14CE9D8D5F86207D0E9D34A718A010008001E000010000100002008090A0000888000024128000770810BB4FD2080000064006CA3208B800021508803005124023FF174C800176EC508000001F202",
	mem_init1 => X"0C1105024000003FF01D0A8951163EF48213544A107D10FF9022301FF07FC8110C0FF94000000BB44017321196D0F217D20800BBE40428B92460531141028C01F040030F5248132120FF83FD082264FA478700C507FFF07FBF5FE17C04FF81CDFF21260B632992416EA0B01289030CA9F419B82995543E8250AC9933FF5280401307FF094CA1EB7703A809E453382042B60281CC114E8C0600103C4F82EA309D0F8040400844B850753EEA9E1BB3A9EEA9803A4002400007F80000E006030C01864080000080D1D35EF08846B8C3D170B05D04F37631F45D3F621183D7DCB3CDF4FAEC47FFFFF1A8E42410DC694591FB6B8C136B56B5D8E2D104823847771856",
	mem_init0 => X"304104EC71E09C13846FEE35EA57132631EF6212B443B458DE88769637A33FF622306B46306B4633FFFF21BB18562F4446405163DD809B1856302080823B40080B40095880FFFFEEAF9F8DFAFD181360B7B8AFCF78C39DD9AEDA529BFDFD8C09B7E7BC6602EF71639DDAAEDA5BFDFB1439E37113C60DD11EF0B45D8DD99DF442F3CD7B7389EA6F3990CE5CF79C4EFE8C903707F3BD8C6FEC61BEC636FEC636FEC6003182C65633632EC60F4306BA4D354D484AA0F49E912F44BBD921C00031800000188FB4FA2BCED16363B4B1B7132631BA000000000000000000000000000000888883190084A6C65018C3B0200303DD630D6B08921DE31FFFDE1817FDFE00",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y30_N16
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~1_combout\ = (\mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~1_combout\);

-- Location: LCCOMB_X45_Y32_N8
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~3_combout\ = (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~2_combout\) # ((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~1_combout\) # ((\mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~2_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src0_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0),
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~1_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~3_combout\);

-- Location: LCCOMB_X52_Y30_N24
\pio_2|readdata[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|readdata[0]~0_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(2) & ((\pio_2|edge_capture\(0)))) # (!\nios2_gen2_0|cpu|W_alu_result\(2) & (\pio_2|irq_mask\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_2|irq_mask\(0),
	datab => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \pio_2|edge_capture\(0),
	combout => \pio_2|readdata[0]~0_combout\);

-- Location: LCCOMB_X52_Y30_N26
\pio_2|read_mux_out[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_2|read_mux_out[0]~0_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(2) & \pio_2_external_connection_export[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|W_alu_result\(2),
	datad => \pio_2_external_connection_export[0]~input_o\,
	combout => \pio_2|read_mux_out[0]~0_combout\);

-- Location: FF_X52_Y30_N25
\pio_2|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_2|readdata[0]~0_combout\,
	asdata => \pio_2|read_mux_out[0]~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_2|readdata\(0));

-- Location: LCCOMB_X52_Y30_N14
\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder_combout\ = \pio_2|readdata\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pio_2|readdata\(0),
	combout => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: FF_X52_Y30_N15
\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre[0]~feeder_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X47_Y33_N0
\pio_1|readdata[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_1|readdata[0]~0_combout\ = (\nios2_gen2_0|cpu|W_alu_result\(2) & ((\pio_1|edge_capture~q\))) # (!\nios2_gen2_0|cpu|W_alu_result\(2) & (\pio_1|irq_mask~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pio_1|irq_mask~q\,
	datab => \pio_1|edge_capture~q\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(2),
	combout => \pio_1|readdata[0]~0_combout\);

-- Location: LCCOMB_X47_Y33_N4
\pio_1|read_mux_out~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \pio_1|read_mux_out~0_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(2) & \pio_1_external_connection_export~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(2),
	datac => \pio_1_external_connection_export~input_o\,
	combout => \pio_1|read_mux_out~0_combout\);

-- Location: FF_X47_Y33_N1
\pio_1|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \pio_1|readdata[0]~0_combout\,
	asdata => \pio_1|read_mux_out~0_combout\,
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|ALT_INV_W_alu_result\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_1|readdata\(0));

-- Location: FF_X47_Y29_N9
\mm_interconnect_0|pio_1_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \pio_1|readdata\(0),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X47_Y29_N8
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~0_combout\ = (\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & ((\mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0)) # ((\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0) & 
-- \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0))))) # (!\mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0) & (\mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0) & 
-- ((\mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|pio_1_s1_translator|read_latency_shift_reg\(0),
	datab => \mm_interconnect_0|pio_2_s1_translator|av_readdata_pre\(0),
	datac => \mm_interconnect_0|pio_1_s1_translator|av_readdata_pre\(0),
	datad => \mm_interconnect_0|pio_2_s1_translator|read_latency_shift_reg\(0),
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~0_combout\);

-- Location: LCCOMB_X44_Y29_N24
\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~4_combout\ = (\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (\nios2_gen2_0|cpu|av_ld_byte1_data\(0))) # (!\nios2_gen2_0|cpu|av_ld_rshift8~1_combout\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~3_combout\) # 
-- (\nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_rshift8~1_combout\,
	datab => \nios2_gen2_0|cpu|av_ld_byte1_data\(0),
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~3_combout\,
	datad => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~0_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~4_combout\);

-- Location: FF_X44_Y29_N25
\nios2_gen2_0|cpu|av_ld_byte0_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|av_ld_byte0_data[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_byte0_data\(0));

-- Location: LCCOMB_X47_Y25_N0
\nios2_gen2_0|cpu|W_rf_wr_data[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\ = (\nios2_gen2_0|cpu|W_cmp_result~q\ & \nios2_gen2_0|cpu|R_ctrl_br_cmp~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_cmp_result~q\,
	datac => \nios2_gen2_0|cpu|R_ctrl_br_cmp~q\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\);

-- Location: LCCOMB_X47_Y25_N4
\nios2_gen2_0|cpu|W_rf_wr_data[0]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|av_ld_byte0_data\(0))))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & ((\nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\) # 
-- ((\nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|W_rf_wr_data[0]~1_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_byte0_data\(0),
	datad => \nios2_gen2_0|cpu|W_rf_wr_data[0]~0_combout\,
	combout => \nios2_gen2_0|cpu|W_rf_wr_data[0]~2_combout\);

-- Location: LCCOMB_X52_Y26_N26
\nios2_gen2_0|cpu|R_src2_lo[10]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[10]~13_combout\ = (!\nios2_gen2_0|cpu|E_src2[10]~15_combout\ & ((\nios2_gen2_0|cpu|R_src2_use_imm~q\ & ((\nios2_gen2_0|cpu|D_iw\(16)))) # (!\nios2_gen2_0|cpu|R_src2_use_imm~q\ & 
-- (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datab => \nios2_gen2_0|cpu|D_iw\(16),
	datac => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	datad => \nios2_gen2_0|cpu|E_src2[10]~15_combout\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[10]~13_combout\);

-- Location: FF_X52_Y26_N27
\nios2_gen2_0|cpu|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[10]~13_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(10));

-- Location: LCCOMB_X44_Y26_N26
\nios2_gen2_0|cpu|Add1~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~27_combout\ = \nios2_gen2_0|cpu|E_src2\(10) $ (\nios2_gen2_0|cpu|E_alu_sub~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_src2\(10),
	datad => \nios2_gen2_0|cpu|E_alu_sub~q\,
	combout => \nios2_gen2_0|cpu|Add1~27_combout\);

-- Location: LCCOMB_X43_Y26_N8
\nios2_gen2_0|cpu|W_alu_result[10]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[10]~7_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[10]~7_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~40_combout\,
	datab => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datad => \nios2_gen2_0|cpu|E_logic_result[10]~7_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[10]~7_combout\);

-- Location: FF_X43_Y26_N9
\nios2_gen2_0|cpu|W_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[10]~7_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(10),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(10));

-- Location: LCCOMB_X51_Y25_N8
\mm_interconnect_0|cmd_mux_001|src_data[46]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_data\(46) = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\nios2_gen2_0|cpu|W_alu_result\(10)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(8))))) # 
-- (!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \nios2_gen2_0|cpu|F_pc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \nios2_gen2_0|cpu|W_alu_result\(10),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|F_pc\(8),
	combout => \mm_interconnect_0|cmd_mux_001|src_data\(46));

-- Location: FF_X51_Y25_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8));

-- Location: LCCOMB_X49_Y32_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(31),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\);

-- Location: LCCOMB_X50_Y32_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~2_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\);

-- Location: LCCOMB_X49_Y31_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~3_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\);

-- Location: FF_X49_Y31_N19
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(4));

-- Location: FF_X50_Y29_N23
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X50_Y29_N20
\nios2_gen2_0|cpu|F_iw[4]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[4]~22_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a36\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[4]~22_combout\);

-- Location: LCCOMB_X50_Y29_N8
\nios2_gen2_0|cpu|F_iw[4]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[4]~23_combout\ = ((\nios2_gen2_0|cpu|F_iw[4]~22_combout\) # ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4) & \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|D_iw[31]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(4),
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datad => \nios2_gen2_0|cpu|F_iw[4]~22_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[4]~23_combout\);

-- Location: FF_X50_Y29_N9
\nios2_gen2_0|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[4]~23_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(4));

-- Location: LCCOMB_X52_Y28_N2
\nios2_gen2_0|cpu|Equal0~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~7_combout\ = (\nios2_gen2_0|cpu|D_iw\(4) & (\nios2_gen2_0|cpu|D_iw\(5) & \nios2_gen2_0|cpu|Equal0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(4),
	datab => \nios2_gen2_0|cpu|D_iw\(5),
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	combout => \nios2_gen2_0|cpu|Equal0~7_combout\);

-- Location: LCCOMB_X51_Y28_N2
\nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(11)) # ((\nios2_gen2_0|cpu|D_iw\(14) & (!\nios2_gen2_0|cpu|D_iw\(15))) # (!\nios2_gen2_0|cpu|D_iw\(14) & ((\nios2_gen2_0|cpu|D_iw\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|D_iw\(11),
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\);

-- Location: LCCOMB_X51_Y28_N26
\nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\ = (\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(13) & (\nios2_gen2_0|cpu|Equal0~7_combout\ & !\nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|D_iw\(13),
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\);

-- Location: FF_X51_Y28_N27
\nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\);

-- Location: LCCOMB_X50_Y27_N2
\nios2_gen2_0|cpu|R_src2_lo~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo~2_combout\ = (\nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\) # (\nios2_gen2_0|cpu|R_src2_use_imm~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot~q\,
	datac => \nios2_gen2_0|cpu|R_src2_use_imm~q\,
	combout => \nios2_gen2_0|cpu|R_src2_lo~2_combout\);

-- Location: LCCOMB_X50_Y27_N12
\nios2_gen2_0|cpu|R_src2_lo[0]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src2_lo[0]~7_combout\ = (\nios2_gen2_0|cpu|R_src2_lo[3]~1_combout\ & ((\nios2_gen2_0|cpu|R_src2_lo~2_combout\ & ((\nios2_gen2_0|cpu|D_iw\(6)))) # (!\nios2_gen2_0|cpu|R_src2_lo~2_combout\ & 
-- (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	datab => \nios2_gen2_0|cpu|R_src2_lo~2_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(6),
	datad => \nios2_gen2_0|cpu|R_src2_lo[3]~1_combout\,
	combout => \nios2_gen2_0|cpu|R_src2_lo[0]~7_combout\);

-- Location: FF_X50_Y27_N13
\nios2_gen2_0|cpu|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|R_src2_lo[0]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src2\(0));

-- Location: FF_X46_Y27_N13
\nios2_gen2_0|cpu|E_shift_rot_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5_combout\,
	asdata => \nios2_gen2_0|cpu|E_src2\(0),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_cnt\(0));

-- Location: LCCOMB_X46_Y27_N14
\nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\ = (\nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & (\nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\ & VCC)) # (!\nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & (!\nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\))
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ = CARRY((!\nios2_gen2_0|cpu|E_shift_rot_cnt\(1) & !\nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_shift_rot_cnt\(1),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~6\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\,
	cout => \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\);

-- Location: FF_X46_Y27_N15
\nios2_gen2_0|cpu|E_shift_rot_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7_combout\,
	asdata => \nios2_gen2_0|cpu|E_src2\(1),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_cnt\(1));

-- Location: LCCOMB_X46_Y27_N16
\nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\ = (\nios2_gen2_0|cpu|E_shift_rot_cnt\(2) & ((GND) # (!\nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\))) # (!\nios2_gen2_0|cpu|E_shift_rot_cnt\(2) & (\nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\ $ (GND)))
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ = CARRY((\nios2_gen2_0|cpu|E_shift_rot_cnt\(2)) # (!\nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_shift_rot_cnt\(2),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~8\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\,
	cout => \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\);

-- Location: FF_X46_Y27_N17
\nios2_gen2_0|cpu|E_shift_rot_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9_combout\,
	asdata => \nios2_gen2_0|cpu|E_src2\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_cnt\(2));

-- Location: LCCOMB_X46_Y27_N6
\nios2_gen2_0|cpu|E_stall~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_stall~1_combout\ = (\nios2_gen2_0|cpu|E_shift_rot_cnt\(0)) # ((\nios2_gen2_0|cpu|E_new_inst~q\) # ((\nios2_gen2_0|cpu|E_shift_rot_cnt\(1)) # (\nios2_gen2_0|cpu|E_shift_rot_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_shift_rot_cnt\(0),
	datab => \nios2_gen2_0|cpu|E_new_inst~q\,
	datac => \nios2_gen2_0|cpu|E_shift_rot_cnt\(1),
	datad => \nios2_gen2_0|cpu|E_shift_rot_cnt\(2),
	combout => \nios2_gen2_0|cpu|E_stall~1_combout\);

-- Location: LCCOMB_X46_Y27_N18
\nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\ = (\nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & (\nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\ & VCC)) # (!\nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & (!\nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\))
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\ = CARRY((!\nios2_gen2_0|cpu|E_shift_rot_cnt\(3) & !\nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_shift_rot_cnt\(3),
	datad => VCC,
	cin => \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~10\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\,
	cout => \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\);

-- Location: FF_X46_Y27_N19
\nios2_gen2_0|cpu|E_shift_rot_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11_combout\,
	asdata => \nios2_gen2_0|cpu|E_src2\(3),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_cnt\(3));

-- Location: LCCOMB_X46_Y27_N20
\nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\ = \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\ $ (\nios2_gen2_0|cpu|E_shift_rot_cnt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|E_shift_rot_cnt\(4),
	cin => \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~12\,
	combout => \nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\);

-- Location: FF_X46_Y27_N21
\nios2_gen2_0|cpu|E_shift_rot_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13_combout\,
	asdata => \nios2_gen2_0|cpu|E_src2\(4),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|E_new_inst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_shift_rot_cnt\(4));

-- Location: LCCOMB_X46_Y27_N4
\nios2_gen2_0|cpu|E_stall~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_stall~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_shift_rot~q\ & \nios2_gen2_0|cpu|E_valid_from_R~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	datad => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \nios2_gen2_0|cpu|E_stall~0_combout\);

-- Location: LCCOMB_X46_Y27_N0
\nios2_gen2_0|cpu|E_stall~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_stall~2_combout\ = (\nios2_gen2_0|cpu|E_stall~0_combout\ & ((\nios2_gen2_0|cpu|E_stall~1_combout\) # ((\nios2_gen2_0|cpu|E_shift_rot_cnt\(4)) # (\nios2_gen2_0|cpu|E_shift_rot_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_stall~1_combout\,
	datab => \nios2_gen2_0|cpu|E_shift_rot_cnt\(4),
	datac => \nios2_gen2_0|cpu|E_stall~0_combout\,
	datad => \nios2_gen2_0|cpu|E_shift_rot_cnt\(3),
	combout => \nios2_gen2_0|cpu|E_stall~2_combout\);

-- Location: LCCOMB_X46_Y28_N6
\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\ = (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ & ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\) # 
-- (\mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\);

-- Location: FF_X46_Y28_N7
\mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\);

-- Location: LCCOMB_X46_Y28_N12
\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\ = (\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\) # ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\);

-- Location: LCCOMB_X46_Y28_N14
\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ = (\nios2_gen2_0|cpu|d_read~q\ & (((\mm_interconnect_0|rsp_mux|WideOr1~2_combout\)))) # (!\nios2_gen2_0|cpu|d_read~q\ & (((!\nios2_gen2_0|cpu|d_write~q\)) # 
-- (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1_combout\,
	datab => \nios2_gen2_0|cpu|d_write~q\,
	datac => \nios2_gen2_0|cpu|d_read~q\,
	datad => \mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\);

-- Location: LCCOMB_X50_Y28_N16
\nios2_gen2_0|cpu|D_ctrl_st~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_st~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(0) & ((!\nios2_gen2_0|cpu|D_iw\(4)) # (!\nios2_gen2_0|cpu|D_iw\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(3),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(4),
	datad => \nios2_gen2_0|cpu|D_iw\(0),
	combout => \nios2_gen2_0|cpu|D_ctrl_st~0_combout\);

-- Location: FF_X50_Y28_N17
\nios2_gen2_0|cpu|R_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_st~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|ALT_INV_D_iw\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_st~q\);

-- Location: LCCOMB_X46_Y28_N0
\nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\ = (\nios2_gen2_0|cpu|E_new_inst~q\ & \nios2_gen2_0|cpu|R_ctrl_ld~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|E_new_inst~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	combout => \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\);

-- Location: FF_X46_Y28_N21
\nios2_gen2_0|cpu|av_ld_waiting_for_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|av_ld_waiting_for_data~q\);

-- Location: LCCOMB_X46_Y28_N20
\nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\ = (\nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ & (((\mm_interconnect_0|rsp_mux|WideOr1~2_combout\)) # (!\nios2_gen2_0|cpu|d_read~q\))) # (!\nios2_gen2_0|cpu|av_ld_waiting_for_data~q\ & 
-- (((\nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_read~q\,
	datab => \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0_combout\,
	datac => \nios2_gen2_0|cpu|av_ld_waiting_for_data~q\,
	datad => \mm_interconnect_0|rsp_mux|WideOr1~2_combout\,
	combout => \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\);

-- Location: LCCOMB_X46_Y28_N10
\nios2_gen2_0|cpu|E_stall~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_stall~3_combout\ = (\nios2_gen2_0|cpu|E_valid_from_R~q\ & ((\nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\) # ((\nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\ & !\nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~1_combout\,
	datab => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	datac => \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_mem32~0_combout\,
	combout => \nios2_gen2_0|cpu|E_stall~3_combout\);

-- Location: LCCOMB_X46_Y28_N28
\nios2_gen2_0|cpu|E_stall~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_stall~4_combout\ = (\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (((\nios2_gen2_0|cpu|E_new_inst~q\) # (\nios2_gen2_0|cpu|E_stall~3_combout\)))) # (!\nios2_gen2_0|cpu|R_ctrl_ld~q\ & (\nios2_gen2_0|cpu|R_ctrl_st~q\ & 
-- (\nios2_gen2_0|cpu|E_new_inst~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_ld~q\,
	datab => \nios2_gen2_0|cpu|R_ctrl_st~q\,
	datac => \nios2_gen2_0|cpu|E_new_inst~q\,
	datad => \nios2_gen2_0|cpu|E_stall~3_combout\,
	combout => \nios2_gen2_0|cpu|E_stall~4_combout\);

-- Location: LCCOMB_X46_Y28_N22
\nios2_gen2_0|cpu|E_stall~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_stall~5_combout\ = (\nios2_gen2_0|cpu|E_stall~2_combout\) # ((\nios2_gen2_0|cpu|E_stall~4_combout\) # ((\nios2_gen2_0|cpu|d_write~q\ & \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_write~q\,
	datab => \nios2_gen2_0|cpu|E_stall~2_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\,
	datad => \nios2_gen2_0|cpu|E_stall~4_combout\,
	combout => \nios2_gen2_0|cpu|E_stall~5_combout\);

-- Location: LCCOMB_X54_Y25_N2
\nios2_gen2_0|cpu|W_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_valid~0_combout\ = (!\nios2_gen2_0|cpu|E_stall~5_combout\ & \nios2_gen2_0|cpu|E_valid_from_R~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_stall~5_combout\,
	datac => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \nios2_gen2_0|cpu|W_valid~0_combout\);

-- Location: FF_X54_Y25_N3
\nios2_gen2_0|cpu|W_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_valid~q\);

-- Location: LCCOMB_X50_Y29_N28
\nios2_gen2_0|cpu|i_read_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|i_read_nxt~0_combout\ = (!\nios2_gen2_0|cpu|W_valid~q\ & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\) # (\nios2_gen2_0|cpu|i_read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|i_read~q\,
	datad => \nios2_gen2_0|cpu|W_valid~q\,
	combout => \nios2_gen2_0|cpu|i_read_nxt~0_combout\);

-- Location: FF_X50_Y29_N29
\nios2_gen2_0|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|i_read_nxt~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|i_read~q\);

-- Location: LCCOMB_X50_Y29_N0
\nios2_gen2_0|cpu|F_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_valid~0_combout\ = (!\nios2_gen2_0|cpu|i_read~q\ & ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # (\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datad => \nios2_gen2_0|cpu|i_read~q\,
	combout => \nios2_gen2_0|cpu|F_valid~0_combout\);

-- Location: FF_X50_Y29_N19
\nios2_gen2_0|cpu|D_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|F_valid~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_valid~q\);

-- Location: FF_X54_Y28_N25
\nios2_gen2_0|cpu|R_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|D_valid~q\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_valid~q\);

-- Location: LCCOMB_X51_Y26_N30
\nios2_gen2_0|cpu|E_new_inst~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_new_inst~feeder_combout\ = \nios2_gen2_0|cpu|R_valid~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|R_valid~q\,
	combout => \nios2_gen2_0|cpu|E_new_inst~feeder_combout\);

-- Location: FF_X51_Y26_N31
\nios2_gen2_0|cpu|E_new_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_new_inst~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_new_inst~q\);

-- Location: LCCOMB_X46_Y28_N16
\nios2_gen2_0|cpu|E_st_stall\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_st_stall~combout\ = (\nios2_gen2_0|cpu|E_new_inst~q\ & ((\nios2_gen2_0|cpu|R_ctrl_st~q\) # ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ & \nios2_gen2_0|cpu|d_write~q\)))) # 
-- (!\nios2_gen2_0|cpu|E_new_inst~q\ & (\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ & (\nios2_gen2_0|cpu|d_write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|E_new_inst~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\,
	datac => \nios2_gen2_0|cpu|d_write~q\,
	datad => \nios2_gen2_0|cpu|R_ctrl_st~q\,
	combout => \nios2_gen2_0|cpu|E_st_stall~combout\);

-- Location: FF_X46_Y28_N17
\nios2_gen2_0|cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_st_stall~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_write~q\);

-- Location: LCCOMB_X46_Y28_N18
\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\ & ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\) # 
-- ((\nios2_gen2_0|cpu|d_write~q\ & \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|d_write~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~2_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\);

-- Location: FF_X46_Y28_N19
\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\);

-- Location: LCCOMB_X46_Y33_N8
\jtag_uart_0|always2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \jtag_uart_0|always2~0_combout\ = (!\mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\ & \nios2_gen2_0|cpu|d_write~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~q\,
	datac => \nios2_gen2_0|cpu|d_write~q\,
	combout => \jtag_uart_0|always2~0_combout\);

-- Location: LCCOMB_X40_Y29_N2
\onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node[1]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1) = (\mm_interconnect_0|cmd_mux_002|src_data\(51) & (\mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & (\jtag_uart_0|always2~0_combout\ & 
-- \mm_interconnect_0|cmd_demux|sink_ready~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_002|src_data\(51),
	datab => \mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datac => \jtag_uart_0|always2~0_combout\,
	datad => \mm_interconnect_0|cmd_demux|sink_ready~2_combout\,
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(1));

-- Location: M9K_X33_Y17_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000218000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000138000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000118C50C642F73F91974EF8C4899BFFB8F5CE98C85EE7F23174EF8C4899CCE63DCEDF32E9DF8C4898C91A5F4EE31226324FD574EF189130F9F84A0CF8CA08F8CA08E250478C9B6619C433704586504712833E3214062C0788F02E1420A506717CB8D3C001418346BA90FE1C46C4F2C5E0F5300F194C3215F2080C2094090216780F5089A28004831435F99E21663C8A205944C07209378128103253F321D805E8",
	mem_init1 => X"72A27224BDD18700E10024360120A1047C4003800B838700E54CCBA02380734632D0129FC38F0409822849A0413509A82167E9040BD0D242B09ACC842C6150DC0B99B4703061FA824A01E808F7CD9A4430783F3AF807E5841E21143E410859D801168100189A6482100167A2727DE1040F0C43DB0861816CAF52464C07084FBB68281922011E10800856220280162D8440E454328C512B2169C344E061104C01707788913490870B028015A0A08804015A75862F1B3B08000700421D99CC624D19FE68000165CC375A9E874F863B53D97CBF4BB5518DD4F73719AC7F9176BD76516C63376CA5F3A61BA1D0C31AEFDBED6AAE736F57BFFA1F5D9D3A174530C489",
	mem_init0 => X"8E59E5E30F4E89D1746FE189DE7559B673DFE99EB33BB6D9DE6776F67798FCF19D8C7D418C7D418DAABF48B8C4899F33B19ABDF647D3B8C4898FE79F9E3BEA79CF6A79466A2D55FA22A99CDF3F469534B39CAEE779D3EEEF7A6731717CBFA34B2773BCED52673957EEA57A6632ECFF4EACF9D953538FCCCEFCB32DAF9CD8F33CB9DF7BFB17EB4BBBFAEDFCD7DC6CDE6353A765B9BC62FDE31EF6317BDE317BDE31A5CC6631518F18B631DC05CAEAEFF5CF7A7BA6D5FAFF7C3DD87B2FE2068C78254AA66CB7F9902EDA673BB7221D59B0437E3A3D24F17E921F51F2689D15F9DED60000B4C61BC88631A475058D8888CF8F18FD7B72CB1DE8CFF0017209FD0106",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X45_Y19_N16
\mm_interconnect_0|rsp_mux|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux|src_payload~0_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\)) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a43~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a11~portadataout\,
	combout => \mm_interconnect_0|rsp_mux|src_payload~0_combout\);

-- Location: LCCOMB_X45_Y29_N6
\mm_interconnect_0|rsp_mux_001|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(11),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X45_Y29_N26
\nios2_gen2_0|cpu|F_iw[11]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[11]~28_combout\ = ((\mm_interconnect_0|rsp_mux_001|src_payload~0_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \mm_interconnect_0|rsp_mux|src_payload~0_combout\))) # (!\nios2_gen2_0|cpu|D_iw[31]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_payload~0_combout\,
	datad => \mm_interconnect_0|rsp_mux_001|src_payload~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[11]~28_combout\);

-- Location: FF_X45_Y29_N27
\nios2_gen2_0|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[11]~28_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(11));

-- Location: LCCOMB_X55_Y27_N0
\nios2_gen2_0|cpu|Equal62~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal62~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(11) & (!\nios2_gen2_0|cpu|D_iw\(12) & (!\nios2_gen2_0|cpu|D_iw\(16) & !\nios2_gen2_0|cpu|D_iw\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(11),
	datab => \nios2_gen2_0|cpu|D_iw\(12),
	datac => \nios2_gen2_0|cpu|D_iw\(16),
	datad => \nios2_gen2_0|cpu|D_iw\(13),
	combout => \nios2_gen2_0|cpu|Equal62~0_combout\);

-- Location: LCCOMB_X56_Y28_N14
\nios2_gen2_0|cpu|D_ctrl_alu_subtract~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\ = ((\nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & \nios2_gen2_0|cpu|Equal62~0_combout\)) # (!\nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \nios2_gen2_0|cpu|E_invert_arith_src_msb~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: LCCOMB_X56_Y28_N16
\nios2_gen2_0|cpu|D_ctrl_alu_subtract~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\ = (\nios2_gen2_0|cpu|D_iw\(14) & (\nios2_gen2_0|cpu|Equal62~2_combout\)) # (!\nios2_gen2_0|cpu|D_iw\(14) & (((\nios2_gen2_0|cpu|Equal62~1_combout\) # (\nios2_gen2_0|cpu|Equal62~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~2_combout\,
	datab => \nios2_gen2_0|cpu|Equal62~1_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\);

-- Location: LCCOMB_X56_Y28_N18
\nios2_gen2_0|cpu|D_ctrl_alu_subtract~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\ = (\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\)) # (!\nios2_gen2_0|cpu|D_iw\(15) & (((\nios2_gen2_0|cpu|D_iw\(14) & \nios2_gen2_0|cpu|Equal62~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~3_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(14),
	datac => \nios2_gen2_0|cpu|Equal62~1_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(15),
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\);

-- Location: LCCOMB_X56_Y28_N0
\nios2_gen2_0|cpu|E_alu_sub~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_alu_sub~0_combout\ = (\nios2_gen2_0|cpu|R_valid~q\ & ((\nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\) # ((\nios2_gen2_0|cpu|Equal0~7_combout\ & \nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~2_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datac => \nios2_gen2_0|cpu|R_valid~q\,
	datad => \nios2_gen2_0|cpu|D_ctrl_alu_subtract~4_combout\,
	combout => \nios2_gen2_0|cpu|E_alu_sub~0_combout\);

-- Location: FF_X56_Y28_N1
\nios2_gen2_0|cpu|E_alu_sub\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_alu_sub~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_alu_sub~q\);

-- Location: LCCOMB_X49_Y26_N8
\nios2_gen2_0|cpu|Add1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Add1~22_combout\ = \nios2_gen2_0|cpu|E_alu_sub~q\ $ (\nios2_gen2_0|cpu|E_src2\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|E_alu_sub~q\,
	datad => \nios2_gen2_0|cpu|E_src2\(15),
	combout => \nios2_gen2_0|cpu|Add1~22_combout\);

-- Location: LCCOMB_X43_Y26_N12
\nios2_gen2_0|cpu|W_alu_result[15]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[15]~2_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|E_logic_result[15]~3_combout\))) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|Add1~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~50_combout\,
	datab => \nios2_gen2_0|cpu|E_logic_result[15]~3_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	combout => \nios2_gen2_0|cpu|W_alu_result[15]~2_combout\);

-- Location: FF_X43_Y26_N13
\nios2_gen2_0|cpu|W_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[15]~2_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(15),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(15));

-- Location: LCCOMB_X43_Y26_N2
\mm_interconnect_0|router|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal1~0_combout\ = (!\nios2_gen2_0|cpu|W_alu_result\(15) & (\nios2_gen2_0|cpu|W_alu_result\(17) & (!\nios2_gen2_0|cpu|W_alu_result\(14) & !\nios2_gen2_0|cpu|W_alu_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(15),
	datab => \nios2_gen2_0|cpu|W_alu_result\(17),
	datac => \nios2_gen2_0|cpu|W_alu_result\(14),
	datad => \nios2_gen2_0|cpu|W_alu_result\(16),
	combout => \mm_interconnect_0|router|Equal1~0_combout\);

-- Location: LCCOMB_X42_Y27_N18
\mm_interconnect_0|router|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router|Equal1~1_combout\ = ((\nios2_gen2_0|cpu|W_alu_result\(12)) # ((\nios2_gen2_0|cpu|W_alu_result\(13)) # (!\nios2_gen2_0|cpu|W_alu_result\(11)))) # (!\mm_interconnect_0|router|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router|Equal1~0_combout\,
	datab => \nios2_gen2_0|cpu|W_alu_result\(12),
	datac => \nios2_gen2_0|cpu|W_alu_result\(11),
	datad => \nios2_gen2_0|cpu|W_alu_result\(13),
	combout => \mm_interconnect_0|router|Equal1~1_combout\);

-- Location: LCCOMB_X42_Y29_N24
\mm_interconnect_0|cmd_demux|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|src1_valid~0_combout\ = (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\mm_interconnect_0|router|Equal1~1_combout\ & \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \mm_interconnect_0|router|Equal1~1_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	combout => \mm_interconnect_0|cmd_demux|src1_valid~0_combout\);

-- Location: LCCOMB_X42_Y29_N18
\mm_interconnect_0|cmd_mux_001|update_grant~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\ = (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0)) # (\mm_interconnect_0|cmd_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\);

-- Location: LCCOMB_X43_Y29_N14
\mm_interconnect_0|cmd_mux_001|packet_in_progress~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\ = !\mm_interconnect_0|cmd_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\);

-- Location: FF_X43_Y29_N15
\mm_interconnect_0|cmd_mux_001|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|packet_in_progress~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|packet_in_progress~q\);

-- Location: LCCOMB_X42_Y29_N12
\mm_interconnect_0|cmd_mux_001|update_grant~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ = (\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & (\mm_interconnect_0|cmd_mux_001|update_grant~0_combout\)) # (!\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & 
-- ((!\mm_interconnect_0|cmd_mux_001|packet_in_progress~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_001|update_grant~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datad => \mm_interconnect_0|cmd_mux_001|packet_in_progress~q\,
	combout => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\);

-- Location: LCCOMB_X42_Y29_N8
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\ = (\mm_interconnect_0|cmd_mux_001|update_grant~1_combout\ & ((\mm_interconnect_0|cmd_demux|src1_valid~0_combout\) # (\mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	datac => \mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	datad => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X42_Y29_N1
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0));

-- Location: FF_X42_Y29_N23
\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X42_Y29_N14
\mm_interconnect_0|cmd_mux_001|arb|grant[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\ = (\mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ & ((\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1)) # ((!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0) & 
-- !\mm_interconnect_0|cmd_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	datab => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	datac => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\);

-- Location: FF_X42_Y29_N15
\mm_interconnect_0|cmd_mux_001|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|saved_grant\(1));

-- Location: LCCOMB_X42_Y29_N10
\mm_interconnect_0|cmd_mux_001|WideOr1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|WideOr1~combout\ = (\mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & 
-- \mm_interconnect_0|cmd_demux|src1_valid~0_combout\)))) # (!\mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ & (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\mm_interconnect_0|cmd_demux|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	datab => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X43_Y29_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~0_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\jtag_uart_0|always2~0_combout\ & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \jtag_uart_0|always2~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X43_Y29_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~1_combout\ = (\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~0_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)))) # (!\mm_interconnect_0|cmd_mux_001|WideOr1~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~1_combout\);

-- Location: FF_X43_Y29_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\);

-- Location: LCCOMB_X51_Y25_N12
\mm_interconnect_0|cmd_mux_001|src_payload~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & \nios2_gen2_0|cpu|hbreak_enabled~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datad => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	combout => \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\);

-- Location: FF_X51_Y25_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|cmd_mux_001|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\);

-- Location: LCCOMB_X51_Y25_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|debugaccess~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: LCCOMB_X50_Y32_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\ & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\ & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X50_Y32_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\ = (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\) # ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|always1~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|writedata\(1),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X50_Y32_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LCCOMB_X51_Y32_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(35))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(35),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\);

-- Location: FF_X51_Y32_N31
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~26_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(34));

-- Location: FF_X51_Y32_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(34),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34));

-- Location: LCCOMB_X50_Y31_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~2_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17)))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~2_combout\);

-- Location: FF_X50_Y31_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~2_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X50_Y31_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ = \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ $ 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(10),
	cin => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X51_Y32_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X55_Y32_N0
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\)) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: FF_X55_Y32_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\);

-- Location: LCCOMB_X55_Y32_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\ = \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\);

-- Location: FF_X55_Y32_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LCCOMB_X51_Y31_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\ = (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3) & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2) $ 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(3),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(2),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonAReg\(4),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: LCCOMB_X55_Y32_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCCOMB_X56_Y32_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\);

-- Location: FF_X56_Y32_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]~1_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(19),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X52_Y33_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16) & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(16),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: FF_X52_Y33_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X52_Y34_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(16),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(16),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\);

-- Location: LCCOMB_X52_Y34_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(18)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\ & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~28_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(18),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\);

-- Location: FF_X52_Y34_N15
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~30_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(17));

-- Location: FF_X52_Y34_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(17),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17));

-- Location: LCCOMB_X51_Y32_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(17),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X51_Y31_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\ & ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34) & 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(34),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: FF_X51_Y31_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\);

-- Location: LCCOMB_X55_Y34_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X55_Y34_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\);

-- Location: LCCOMB_X50_Y30_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\)))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\ & ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: LCCOMB_X52_Y31_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b~combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(33),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: FF_X52_Y31_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCCOMB_X52_Y35_N4
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(30),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: FF_X52_Y35_N5
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X51_Y36_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~42_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ & 
-- ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(30),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(30),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~42_combout\);

-- Location: LCCOMB_X51_Y36_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(31))))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~42_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(31)) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr~combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~42_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X51_Y34_N16
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\);

-- Location: FF_X51_Y34_N17
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(32),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(31));

-- Location: LCCOMB_X54_Y32_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(29),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: FF_X54_Y32_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X54_Y32_N14
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(29),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(29),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\);

-- Location: LCCOMB_X51_Y32_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(31)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(31),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~43_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\);

-- Location: FF_X51_Y32_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~44_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(30));

-- Location: LCCOMB_X54_Y32_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(28),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: FF_X54_Y32_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X54_Y32_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(28),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(28),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\);

-- Location: LCCOMB_X51_Y32_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(30) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(30) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(30),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~45_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\);

-- Location: FF_X51_Y32_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~46_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(29));

-- Location: LCCOMB_X52_Y35_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(27),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: FF_X52_Y35_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCCOMB_X52_Y35_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(27),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(27),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\);

-- Location: LCCOMB_X51_Y32_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(29)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(29),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~47_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\);

-- Location: FF_X51_Y32_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~48_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(28));

-- Location: LCCOMB_X54_Y33_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26) & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(26),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: FF_X54_Y33_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCCOMB_X54_Y33_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(26),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(26),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\);

-- Location: LCCOMB_X51_Y32_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(28)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(28),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~49_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\);

-- Location: FF_X51_Y32_N11
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~50_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(27));

-- Location: LCCOMB_X54_Y32_N20
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(25),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: FF_X54_Y32_N21
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X54_Y32_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(25),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(25),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\);

-- Location: LCCOMB_X52_Y34_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(27)) # 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(27),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~51_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\);

-- Location: FF_X52_Y34_N29
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~52_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(26));

-- Location: LCCOMB_X52_Y32_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(24),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: FF_X52_Y32_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X52_Y34_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(24),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(24),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\);

-- Location: LCCOMB_X52_Y34_N24
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(26)) # 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(26),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~33_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\);

-- Location: FF_X52_Y34_N25
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~34_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(25));

-- Location: LCCOMB_X52_Y33_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: FF_X52_Y33_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X52_Y33_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(23),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(23),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\);

-- Location: LCCOMB_X52_Y34_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(25)) # 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(25),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~67_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\);

-- Location: FF_X52_Y34_N31
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~68_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(24));

-- Location: LCCOMB_X54_Y33_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: FF_X54_Y33_N11
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X54_Y33_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22)))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(22),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(22),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\);

-- Location: LCCOMB_X52_Y34_N8
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(24)) # 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(24),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~61_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\);

-- Location: FF_X52_Y34_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~62_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(23));

-- Location: FF_X52_Y34_N11
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(23),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23));

-- Location: LCCOMB_X49_Y32_N10
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\) # 
-- ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23) & 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(23),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X49_Y32_N11
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LCCOMB_X49_Y32_N28
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\) # ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2))))) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\ & 
-- (((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\ & !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~0_combout\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable\(2),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\);

-- Location: LCCOMB_X49_Y32_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\ = \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata~11_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\);

-- Location: FF_X49_Y32_N7
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder_combout\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|lab1_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(2));

-- Location: FF_X45_Y32_N21
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|readdata\(2),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X45_Y32_N18
\nios2_gen2_0|cpu|F_iw[2]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[2]~26_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a2~portadataout\,
	datab => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a34~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[2]~26_combout\);

-- Location: LCCOMB_X45_Y30_N4
\nios2_gen2_0|cpu|F_iw[2]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[2]~27_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[2]~26_combout\) # ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2) & 
-- \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(2),
	datac => \nios2_gen2_0|cpu|F_iw[2]~26_combout\,
	datad => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[2]~27_combout\);

-- Location: FF_X45_Y30_N5
\nios2_gen2_0|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[2]~27_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(2));

-- Location: LCCOMB_X50_Y28_N24
\nios2_gen2_0|cpu|D_ctrl_jmp_direct~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\ = (!\nios2_gen2_0|cpu|D_iw\(2) & (!\nios2_gen2_0|cpu|D_iw\(1) & (!\nios2_gen2_0|cpu|D_iw\(3) & \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(2),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\);

-- Location: FF_X50_Y28_N25
\nios2_gen2_0|cpu|R_ctrl_jmp_direct\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_jmp_direct~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\);

-- Location: LCCOMB_X47_Y27_N30
\nios2_gen2_0|cpu|R_src1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|R_src1~32_combout\ = (!\nios2_gen2_0|cpu|E_valid_from_R~q\) # (!\nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|R_ctrl_jmp_direct~q\,
	datad => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	combout => \nios2_gen2_0|cpu|R_src1~32_combout\);

-- Location: LCCOMB_X49_Y26_N16
\nios2_gen2_0|cpu|E_src1[12]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|E_src1[12]~5_combout\ = (\nios2_gen2_0|cpu|R_src1~32_combout\ & (\nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12))) # (!\nios2_gen2_0|cpu|R_src1~32_combout\ & ((\nios2_gen2_0|cpu|D_iw\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_src1~32_combout\,
	datab => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|E_src1[12]~5_combout\);

-- Location: FF_X49_Y26_N17
\nios2_gen2_0|cpu|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|E_src1[12]~5_combout\,
	asdata => \nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => \nios2_gen2_0|cpu|R_src1~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|E_src1\(12));

-- Location: LCCOMB_X43_Y26_N10
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~11_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~44_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Add1~44_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \nios2_gen2_0|cpu|F_pc_plus_one[10]~20_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~11_combout\);

-- Location: FF_X43_Y26_N11
\nios2_gen2_0|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~11_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(10));

-- Location: LCCOMB_X42_Y28_N8
\mm_interconnect_0|router_001|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal1~0_combout\ = (\nios2_gen2_0|cpu|F_pc\(15) & (!\nios2_gen2_0|cpu|F_pc\(13) & (\nios2_gen2_0|cpu|F_pc\(14) & !\nios2_gen2_0|cpu|F_pc\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(15),
	datab => \nios2_gen2_0|cpu|F_pc\(13),
	datac => \nios2_gen2_0|cpu|F_pc\(14),
	datad => \nios2_gen2_0|cpu|F_pc\(12),
	combout => \mm_interconnect_0|router_001|Equal1~0_combout\);

-- Location: LCCOMB_X42_Y27_N28
\mm_interconnect_0|router_001|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|router_001|Equal1~1_combout\ = (!\nios2_gen2_0|cpu|F_pc\(10) & (\mm_interconnect_0|router_001|Equal1~0_combout\ & (!\nios2_gen2_0|cpu|F_pc\(11) & \nios2_gen2_0|cpu|F_pc\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(10),
	datab => \mm_interconnect_0|router_001|Equal1~0_combout\,
	datac => \nios2_gen2_0|cpu|F_pc\(11),
	datad => \nios2_gen2_0|cpu|F_pc\(9),
	combout => \mm_interconnect_0|router_001|Equal1~1_combout\);

-- Location: LCCOMB_X45_Y31_N2
\mm_interconnect_0|cmd_demux_001|src0_valid~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ = (\mm_interconnect_0|router_001|Equal1~1_combout\ & (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\nios2_gen2_0|cpu|i_read~q\ & 
-- !\mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|router_001|Equal1~1_combout\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \nios2_gen2_0|cpu|i_read~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~q\,
	combout => \mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\);

-- Location: LCCOMB_X42_Y29_N22
\mm_interconnect_0|cmd_mux_001|arb|grant[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\ = (\mm_interconnect_0|cmd_demux|src1_valid~0_combout\ & (((!\mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\ & \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1))) # 
-- (!\mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux_001|src0_valid~2_combout\,
	datab => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(0),
	datac => \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg\(1),
	datad => \mm_interconnect_0|cmd_demux|src1_valid~0_combout\,
	combout => \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\);

-- Location: FF_X42_Y29_N17
\mm_interconnect_0|cmd_mux_001|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|cmd_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|cmd_mux_001|saved_grant\(0));

-- Location: LCCOMB_X40_Y29_N4
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ = (\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & ((\mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\) # 
-- ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\)))) # (!\mm_interconnect_0|cmd_mux_001|saved_grant\(0) & (((\mm_interconnect_0|cmd_mux_001|saved_grant\(1) & 
-- \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_mux_001|saved_grant\(0),
	datab => \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read~0_combout\,
	datac => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	datad => \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid~0_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X43_Y29_N28
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ & \mm_interconnect_0|cmd_mux_001|WideOr1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	datad => \mm_interconnect_0|cmd_mux_001|WideOr1~combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X43_Y29_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read~0_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read~q\ & (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read~q\ & (((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read~0_combout\);

-- Location: FF_X43_Y29_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read~q\);

-- Location: LCCOMB_X43_Y29_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read~q\ & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\ & ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8)) # (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X43_Y29_N22
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\) # ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: FF_X43_Y29_N23
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: LCCOMB_X43_Y29_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\ = ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8) & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\ & \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|address\(8),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X43_Y29_N2
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\) # 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\ & ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|read~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|write~q\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\,
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X43_Y29_N3
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\);

-- Location: LCCOMB_X43_Y29_N8
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ = (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X43_Y29_N9
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X43_Y29_N10
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0) & ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X43_Y29_N30
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\ & (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- !\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: FF_X43_Y29_N31
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X43_Y29_N16
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X43_Y29_N24
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)) # (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(0),
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X43_Y29_N4
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ & (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~q\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X43_Y29_N5
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X46_Y31_N13
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LCCOMB_X46_Y31_N12
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\)) # 
-- (!\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|cmd_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q\,
	datad => \mm_interconnect_0|cmd_mux_001|saved_grant\(1),
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X46_Y31_N24
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~feeder_combout\ = \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0_combout\,
	combout => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~feeder_combout\);

-- Location: FF_X46_Y31_N25
\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\);

-- Location: LCCOMB_X45_Y30_N18
\mm_interconnect_0|rsp_demux_001|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X45_Y30_N28
\nios2_gen2_0|cpu|F_iw[0]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[0]~18_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0~portadataout\,
	datac => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a32~portadataout\,
	combout => \nios2_gen2_0|cpu|F_iw[0]~18_combout\);

-- Location: LCCOMB_X45_Y30_N8
\nios2_gen2_0|cpu|F_iw[0]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[0]~19_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[0]~18_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(0),
	datad => \nios2_gen2_0|cpu|F_iw[0]~18_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[0]~19_combout\);

-- Location: FF_X45_Y30_N9
\nios2_gen2_0|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[0]~19_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(0));

-- Location: LCCOMB_X54_Y28_N6
\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\ = (!\nios2_gen2_0|cpu|D_iw\(0) & (\nios2_gen2_0|cpu|D_iw\(3) & (\nios2_gen2_0|cpu|D_iw\(1) $ (!\nios2_gen2_0|cpu|D_iw\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\);

-- Location: LCCOMB_X54_Y28_N26
\nios2_gen2_0|cpu|Equal0~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~17_combout\ = (\nios2_gen2_0|cpu|D_iw\(0) & (\nios2_gen2_0|cpu|D_iw\(1) & (\nios2_gen2_0|cpu|D_iw\(3) & \nios2_gen2_0|cpu|D_iw\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(0),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|D_iw\(3),
	datad => \nios2_gen2_0|cpu|D_iw\(2),
	combout => \nios2_gen2_0|cpu|Equal0~17_combout\);

-- Location: LCCOMB_X55_Y28_N12
\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ = (!\nios2_gen2_0|cpu|Equal0~17_combout\ & (!\nios2_gen2_0|cpu|Equal0~11_combout\ & ((!\nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\) # (!\nios2_gen2_0|cpu|D_iw\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(5),
	datab => \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~17_combout\,
	datad => \nios2_gen2_0|cpu|Equal0~11_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\);

-- Location: LCCOMB_X55_Y28_N0
\nios2_gen2_0|cpu|D_ctrl_exception~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(5) & ((\nios2_gen2_0|cpu|Equal0~12_combout\) # ((\nios2_gen2_0|cpu|Equal0~9_combout\ & !\nios2_gen2_0|cpu|D_iw\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~9_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(4),
	datac => \nios2_gen2_0|cpu|D_iw\(5),
	datad => \nios2_gen2_0|cpu|Equal0~12_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X55_Y28_N10
\nios2_gen2_0|cpu|D_ctrl_exception~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~1_combout\ = (!\nios2_gen2_0|cpu|D_ctrl_exception~0_combout\ & ((\nios2_gen2_0|cpu|Equal0~3_combout\) # ((!\nios2_gen2_0|cpu|Equal0~16_combout\ & !\nios2_gen2_0|cpu|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~16_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~3_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_exception~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~1_combout\);

-- Location: LCCOMB_X55_Y28_N30
\nios2_gen2_0|cpu|D_ctrl_exception~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~2_combout\ = (\nios2_gen2_0|cpu|D_ctrl_exception~1_combout\ & (((\nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\ & !\nios2_gen2_0|cpu|Equal0~12_combout\)) # (!\nios2_gen2_0|cpu|D_iw\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(4),
	datac => \nios2_gen2_0|cpu|Equal0~12_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_exception~1_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~2_combout\);

-- Location: LCCOMB_X51_Y28_N24
\nios2_gen2_0|cpu|D_ctrl_exception~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~4_combout\ = (\nios2_gen2_0|cpu|D_iw\(13) & (((!\nios2_gen2_0|cpu|D_iw\(14) & \nios2_gen2_0|cpu|D_iw\(11))) # (!\nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(14),
	datab => \nios2_gen2_0|cpu|D_iw\(11),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(12),
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~4_combout\);

-- Location: LCCOMB_X55_Y29_N30
\nios2_gen2_0|cpu|D_ctrl_exception~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~3_combout\ = (\nios2_gen2_0|cpu|Equal62~14_combout\ & ((\nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\) # ((!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & \nios2_gen2_0|cpu|Equal62~13_combout\)))) # 
-- (!\nios2_gen2_0|cpu|Equal62~14_combout\ & (!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ & (\nios2_gen2_0|cpu|Equal62~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal62~14_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \nios2_gen2_0|cpu|Equal62~13_combout\,
	datad => \nios2_gen2_0|cpu|D_op_opx_rsv63~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~3_combout\);

-- Location: LCCOMB_X51_Y28_N18
\nios2_gen2_0|cpu|D_ctrl_exception~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~5_combout\ = (\nios2_gen2_0|cpu|Equal0~7_combout\ & ((\nios2_gen2_0|cpu|D_ctrl_exception~3_combout\) # ((\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\ & \nios2_gen2_0|cpu|D_ctrl_exception~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~14_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_exception~4_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_exception~3_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~5_combout\);

-- Location: LCCOMB_X52_Y27_N26
\nios2_gen2_0|cpu|D_ctrl_exception~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_exception~6_combout\ = ((\nios2_gen2_0|cpu|D_ctrl_exception~5_combout\) # (!\nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\)) # (!\nios2_gen2_0|cpu|D_ctrl_exception~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_ctrl_exception~2_combout\,
	datab => \nios2_gen2_0|cpu|D_ctrl_exception~5_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~11_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_exception~6_combout\);

-- Location: FF_X52_Y27_N27
\nios2_gen2_0|cpu|R_ctrl_exception\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_exception~6_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_exception~q\);

-- Location: LCCOMB_X47_Y27_N18
\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ = (!\nios2_gen2_0|cpu|R_ctrl_exception~q\ & (\nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\ & !\nios2_gen2_0|cpu|R_ctrl_break~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|R_ctrl_exception~q\,
	datac => \nios2_gen2_0|cpu|F_pc_sel_nxt~0_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\);

-- Location: LCCOMB_X43_Y26_N4
\nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~7_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & (\nios2_gen2_0|cpu|Add1~50_combout\)) # (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\ & 
-- ((\nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0_combout\,
	datab => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	datac => \nios2_gen2_0|cpu|Add1~50_combout\,
	datad => \nios2_gen2_0|cpu|F_pc_plus_one[13]~26_combout\,
	combout => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~7_combout\);

-- Location: FF_X43_Y26_N5
\nios2_gen2_0|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~7_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|W_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|F_pc\(13));

-- Location: LCCOMB_X42_Y26_N26
\mm_interconnect_0|cmd_mux_002|src_data[51]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|src_data\(51) = (\nios2_gen2_0|cpu|F_pc\(13) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \nios2_gen2_0|cpu|W_alu_result\(15))))) # (!\nios2_gen2_0|cpu|F_pc\(13) & 
-- (\mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\nios2_gen2_0|cpu|W_alu_result\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_pc\(13),
	datab => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	datac => \nios2_gen2_0|cpu|W_alu_result\(15),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|cmd_mux_002|src_data\(51));

-- Location: LCCOMB_X42_Y28_N2
\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\ = \mm_interconnect_0|cmd_mux_002|src_data\(51)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mm_interconnect_0|cmd_mux_002|src_data\(51),
	combout => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X42_Y28_N3
\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a[0]~feeder_combout\,
	ena => \rst_controller|ALT_INV_r_early_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: M9K_X53_Y17_N0
\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000220000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000202000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000031814028052369996027882010F94FA4CFF90500A46D331602788201048241CACD723C04F882010117400027C0804150991E02710403AE922280810680C10680823406084403D62124080000740611A02041010120C0080002010503406110401D00A0013BE428224676E8094F0F576BF5303FA21B2D18D80042080010252061BA401018000170004208200410488A00A28000003300100002A510346AA0D10",
	mem_init1 => X"F268289580328E000820A424C4415F02004009210D7808000E0C48200C0007861210060D6EDDB00A9D8008C040110108252012001A21C2002386C0A0280000400003EC00396410945006100897889A01200804288000020400010801C00821D2005014950000490090410C0D9680021000404200100201510A4126C000050FA02EA000ECA302488000000512A4C093A001004010A08068B18A4406C021100D4000408F0C7480802080000501A4840000504A06003B0020000004C812904471D050800000002DC8335A90904F84035151309F09B9D103D455771048039555B177556AC20F6CA5FFE4102012C20A45D1E9EAEC136B76BFC4165504025045308201",
	mem_init0 => X"005145E209408811047FE107EA553167F9FF10B6F207C9DFFE40F937FF907CF10102794102794101AABFC0B882010F2020A0916247809882010334CCD33B594DDBD94D4429ED55EA2A9FFEDFFC8293619AAAFE453FE2DDD9AEFB52DBB7FC4149BF229FFE06B555E2DDDAAEFA5BB5F8842CA95953528FC82A54B214A48898F20091772BD9117F492EB06456DDCD4CDE40503505913C416DE200B62032DE2032DE206808122051071022200D650AABEF3D4FDBDBA0D79AB92D44B847B02755081C281A841CB4F90FDF277FF7C9BFFD3167FDF98CA81A1E140D0065419001E0A0AE5200000080010006200821058D822003DF101D6B81867DF0B0002F783E020000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "C:/intelFPGA_lite/18.1/esn11/roche_lab1/soft/app/mem_init/lab1_onchip_memory2_0.hex",
	init_file_layout => "port_a",
	logical_ram_name => "lab1_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v8l1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 10000,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \onchip_memory2_0|the_altsyncram|auto_generated|decode3|eq_node\(0),
	portare => \onchip_memory2_0|wren~0_combout\,
	clk0 => \clk_clk~inputclkctrl_outclk\,
	ena0 => \rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X52_Y25_N8
\nios2_gen2_0|cpu|F_iw[12]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[12]~32_combout\ = (\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\))) # (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & 
-- (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a12~portadataout\,
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a44\,
	combout => \nios2_gen2_0|cpu|F_iw[12]~32_combout\);

-- Location: LCCOMB_X49_Y31_N10
\nios2_gen2_0|cpu|F_iw[12]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[12]~31_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(12),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	combout => \nios2_gen2_0|cpu|F_iw[12]~31_combout\);

-- Location: LCCOMB_X49_Y28_N10
\nios2_gen2_0|cpu|F_iw[12]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[12]~33_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~1_combout\ & ((\nios2_gen2_0|cpu|F_iw[12]~31_combout\) # ((\nios2_gen2_0|cpu|F_iw[12]~32_combout\ & \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|F_iw[12]~32_combout\,
	datab => \nios2_gen2_0|cpu|F_iw[12]~31_combout\,
	datac => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datad => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[12]~33_combout\);

-- Location: FF_X49_Y28_N11
\nios2_gen2_0|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[12]~33_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(12));

-- Location: LCCOMB_X51_Y28_N4
\nios2_gen2_0|cpu|Equal0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~8_combout\ = (!\nios2_gen2_0|cpu|D_iw\(11) & (\nios2_gen2_0|cpu|D_iw\(13) & !\nios2_gen2_0|cpu|D_iw\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|D_iw\(11),
	datac => \nios2_gen2_0|cpu|D_iw\(13),
	datad => \nios2_gen2_0|cpu|D_iw\(16),
	combout => \nios2_gen2_0|cpu|Equal0~8_combout\);

-- Location: LCCOMB_X51_Y28_N16
\nios2_gen2_0|cpu|D_ctrl_logic\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_logic~combout\ = ((\nios2_gen2_0|cpu|D_iw\(12) & (\nios2_gen2_0|cpu|Equal0~8_combout\ & \nios2_gen2_0|cpu|Equal0~7_combout\))) # (!\nios2_gen2_0|cpu|D_ctrl_logic~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(12),
	datab => \nios2_gen2_0|cpu|Equal0~8_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datad => \nios2_gen2_0|cpu|D_ctrl_logic~0_combout\,
	combout => \nios2_gen2_0|cpu|D_ctrl_logic~combout\);

-- Location: FF_X51_Y28_N17
\nios2_gen2_0|cpu|R_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_logic~combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_logic~q\);

-- Location: LCCOMB_X46_Y29_N24
\nios2_gen2_0|cpu|W_alu_result[5]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_alu_result[5]~12_combout\ = (\nios2_gen2_0|cpu|R_ctrl_logic~q\ & (\nios2_gen2_0|cpu|E_logic_result[5]~0_combout\)) # (!\nios2_gen2_0|cpu|R_ctrl_logic~q\ & ((\nios2_gen2_0|cpu|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|R_ctrl_logic~q\,
	datab => \nios2_gen2_0|cpu|E_logic_result[5]~0_combout\,
	datad => \nios2_gen2_0|cpu|Add1~18_combout\,
	combout => \nios2_gen2_0|cpu|W_alu_result[5]~12_combout\);

-- Location: FF_X46_Y29_N25
\nios2_gen2_0|cpu|W_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_alu_result[5]~12_combout\,
	asdata => \nios2_gen2_0|cpu|E_shift_rot_result\(5),
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sclr => \nios2_gen2_0|cpu|E_alu_result~0_combout\,
	sload => \nios2_gen2_0|cpu|R_ctrl_shift_rot~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_alu_result\(5));

-- Location: LCCOMB_X46_Y29_N2
\mm_interconnect_0|cmd_demux|sink_ready~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|sink_ready~4_combout\ = ((\nios2_gen2_0|cpu|W_alu_result\(5) & (\nios2_gen2_0|cpu|W_alu_result\(3) & \nios2_gen2_0|cpu|W_alu_result\(4)))) # (!\mm_interconnect_0|router|Equal2~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_alu_result\(5),
	datab => \nios2_gen2_0|cpu|W_alu_result\(3),
	datac => \mm_interconnect_0|router|Equal2~2_combout\,
	datad => \nios2_gen2_0|cpu|W_alu_result\(4),
	combout => \mm_interconnect_0|cmd_demux|sink_ready~4_combout\);

-- Location: LCCOMB_X42_Y29_N20
\mm_interconnect_0|cmd_demux|src2_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_demux|src2_valid~0_combout\ = (\mm_interconnect_0|cmd_demux|sink_ready~4_combout\ & (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & (\mm_interconnect_0|router|Equal1~1_combout\ & 
-- \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|sink_ready~4_combout\,
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datac => \mm_interconnect_0|router|Equal1~1_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_data_master_agent|always2~0_combout\,
	combout => \mm_interconnect_0|cmd_demux|src2_valid~0_combout\);

-- Location: LCCOMB_X45_Y31_N20
\mm_interconnect_0|cmd_mux_002|WideOr1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|cmd_mux_002|WideOr1~combout\ = (\mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((\mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ & 
-- \mm_interconnect_0|cmd_mux_002|saved_grant\(1))))) # (!\mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & (\mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\ & (\mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|cmd_demux|src2_valid~0_combout\,
	datab => \mm_interconnect_0|cmd_demux_001|src1_valid~2_combout\,
	datac => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(0),
	combout => \mm_interconnect_0|cmd_mux_002|WideOr1~combout\);

-- Location: LCCOMB_X40_Y29_N6
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = (\mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & (\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\ & 
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|cmd_mux_002|WideOr1~combout\,
	datac => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|rst1~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1_combout\,
	combout => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X40_Y29_N16
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) & (!\mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0) & 
-- ((\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\) # (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1))))) # (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0) & 
-- (((\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(0),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: FF_X40_Y29_N17
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X40_Y29_N31
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\);

-- Location: LCCOMB_X40_Y29_N30
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\)) # 
-- (!\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1) & ((\mm_interconnect_0|cmd_mux_002|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used\(1),
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]~q\,
	datad => \mm_interconnect_0|cmd_mux_002|saved_grant\(1),
	combout => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X40_Y29_N9
\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	sload => VCC,
	ena => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\);

-- Location: LCCOMB_X40_Y29_N10
\mm_interconnect_0|rsp_demux_002|src1_valid~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ = (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\ & (\mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\ & 
-- \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]~q\,
	datac => \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]~q\,
	datad => \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg\(0),
	combout => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\);

-- Location: LCCOMB_X45_Y29_N10
\mm_interconnect_0|rsp_mux_001|src_payload~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\ = (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\ & (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\ & 
-- (\mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0) & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q\,
	datab => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q\,
	datac => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg\(0),
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(13),
	combout => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X45_Y29_N20
\nios2_gen2_0|cpu|F_iw[13]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[13]~29_combout\ = ((\mm_interconnect_0|rsp_mux_001|src_payload~1_combout\) # ((\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \mm_interconnect_0|rsp_mux|src_payload~1_combout\))) # (!\nios2_gen2_0|cpu|D_iw[31]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datac => \mm_interconnect_0|rsp_mux|src_payload~1_combout\,
	datad => \mm_interconnect_0|rsp_mux_001|src_payload~1_combout\,
	combout => \nios2_gen2_0|cpu|F_iw[13]~29_combout\);

-- Location: FF_X45_Y29_N21
\nios2_gen2_0|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[13]~29_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(13));

-- Location: LCCOMB_X55_Y27_N26
\nios2_gen2_0|cpu|D_ctrl_break~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_ctrl_break~0_combout\ = (\nios2_gen2_0|cpu|D_iw\(13) & (\nios2_gen2_0|cpu|D_iw\(16) & (\nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\ & !\nios2_gen2_0|cpu|D_iw\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(13),
	datab => \nios2_gen2_0|cpu|D_iw\(16),
	datac => \nios2_gen2_0|cpu|D_op_opx_rsv17~0_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(12),
	combout => \nios2_gen2_0|cpu|D_ctrl_break~0_combout\);

-- Location: FF_X55_Y27_N27
\nios2_gen2_0|cpu|R_ctrl_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_ctrl_break~0_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_ctrl_break~q\);

-- Location: LCCOMB_X47_Y28_N20
\nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\ = (\nios2_gen2_0|cpu|Equal134~0_combout\ & ((\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & ((\nios2_gen2_0|cpu|E_src1\(0)))) # (!\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & 
-- (\nios2_gen2_0|cpu|W_bstatus_reg~q\)))) # (!\nios2_gen2_0|cpu|Equal134~0_combout\ & (\nios2_gen2_0|cpu|W_bstatus_reg~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_bstatus_reg~q\,
	datab => \nios2_gen2_0|cpu|E_src1\(0),
	datac => \nios2_gen2_0|cpu|Equal134~0_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	combout => \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\);

-- Location: LCCOMB_X47_Y27_N28
\nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\ = (\nios2_gen2_0|cpu|R_ctrl_break~q\ & (\nios2_gen2_0|cpu|W_status_reg_pie~q\)) # (!\nios2_gen2_0|cpu|R_ctrl_break~q\ & ((\nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	datac => \nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datad => \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0_combout\,
	combout => \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\);

-- Location: FF_X47_Y27_N29
\nios2_gen2_0|cpu|W_bstatus_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_bstatus_reg~q\);

-- Location: LCCOMB_X47_Y28_N6
\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & ((\nios2_gen2_0|cpu|Equal132~0_combout\ & ((\nios2_gen2_0|cpu|E_src1\(0)))) # (!\nios2_gen2_0|cpu|Equal132~0_combout\ & 
-- (\nios2_gen2_0|cpu|W_status_reg_pie~q\)))) # (!\nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\ & (\nios2_gen2_0|cpu|W_status_reg_pie~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datab => \nios2_gen2_0|cpu|R_ctrl_wrctl_inst~q\,
	datac => \nios2_gen2_0|cpu|E_src1\(0),
	datad => \nios2_gen2_0|cpu|Equal132~0_combout\,
	combout => \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X47_Y27_N10
\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\ = (\nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & ((\nios2_gen2_0|cpu|Equal62~10_combout\ & (\nios2_gen2_0|cpu|W_bstatus_reg~q\)) # (!\nios2_gen2_0|cpu|Equal62~10_combout\ & 
-- ((\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\))))) # (!\nios2_gen2_0|cpu|D_op_cmpge~0_combout\ & (((\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datab => \nios2_gen2_0|cpu|W_bstatus_reg~q\,
	datac => \nios2_gen2_0|cpu|Equal62~10_combout\,
	datad => \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0_combout\,
	combout => \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X51_Y28_N14
\nios2_gen2_0|cpu|D_op_eret\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_op_eret~combout\ = (\nios2_gen2_0|cpu|Equal0~7_combout\ & (\nios2_gen2_0|cpu|Equal62~10_combout\ & (!\nios2_gen2_0|cpu|D_iw\(15) & !\nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~7_combout\,
	datab => \nios2_gen2_0|cpu|Equal62~10_combout\,
	datac => \nios2_gen2_0|cpu|D_iw\(15),
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_op_eret~combout\);

-- Location: LCCOMB_X47_Y27_N22
\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\ = (!\nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\ & ((\nios2_gen2_0|cpu|D_op_eret~combout\ & ((\nios2_gen2_0|cpu|W_estatus_reg~q\))) # (!\nios2_gen2_0|cpu|D_op_eret~combout\ & 
-- (\nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1_combout\,
	datab => \nios2_gen2_0|cpu|W_estatus_reg~q\,
	datac => \nios2_gen2_0|cpu|D_op_eret~combout\,
	datad => \nios2_gen2_0|cpu|F_pc_sel_nxt.10~1_combout\,
	combout => \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\);

-- Location: FF_X47_Y27_N23
\nios2_gen2_0|cpu|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|W_status_reg_pie~q\);

-- Location: LCCOMB_X47_Y28_N4
\nios2_gen2_0|cpu|D_iw[31]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_iw[31]~0_combout\ = ((!\nios2_gen2_0|cpu|W_ipending_reg\(1) & (!\nios2_gen2_0|cpu|W_ipending_reg\(2) & !\nios2_gen2_0|cpu|W_ipending_reg\(0)))) # (!\nios2_gen2_0|cpu|W_status_reg_pie~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|W_status_reg_pie~q\,
	datab => \nios2_gen2_0|cpu|W_ipending_reg\(1),
	datac => \nios2_gen2_0|cpu|W_ipending_reg\(2),
	datad => \nios2_gen2_0|cpu|W_ipending_reg\(0),
	combout => \nios2_gen2_0|cpu|D_iw[31]~0_combout\);

-- Location: LCCOMB_X47_Y30_N18
\nios2_gen2_0|cpu|D_iw[31]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_iw[31]~1_combout\ = (\nios2_gen2_0|cpu|D_iw[31]~0_combout\ & ((\nios2_gen2_0|cpu|hbreak_enabled~q\) # (!\nios2_gen2_0|cpu|hbreak_req~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|D_iw[31]~0_combout\,
	datac => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	datad => \nios2_gen2_0|cpu|hbreak_req~0_combout\,
	combout => \nios2_gen2_0|cpu|D_iw[31]~1_combout\);

-- Location: LCCOMB_X50_Y29_N4
\nios2_gen2_0|cpu|F_iw[5]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[5]~34_combout\ = (\mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ((\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & ((\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\))) # 
-- (!\onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0) & (\onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\,
	datab => \onchip_memory2_0|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a5~portadataout\,
	datad => \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a37\,
	combout => \nios2_gen2_0|cpu|F_iw[5]~34_combout\);

-- Location: LCCOMB_X50_Y29_N30
\nios2_gen2_0|cpu|F_iw[5]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|F_iw[5]~35_combout\ = ((\nios2_gen2_0|cpu|F_iw[5]~34_combout\) # ((\mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\ & \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5)))) # 
-- (!\nios2_gen2_0|cpu|D_iw[31]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw[31]~1_combout\,
	datab => \mm_interconnect_0|rsp_demux_001|src1_valid~0_combout\,
	datac => \nios2_gen2_0|cpu|F_iw[5]~34_combout\,
	datad => \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre\(5),
	combout => \nios2_gen2_0|cpu|F_iw[5]~35_combout\);

-- Location: FF_X50_Y29_N31
\nios2_gen2_0|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|F_iw[5]~35_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|F_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|D_iw\(5));

-- Location: LCCOMB_X52_Y28_N22
\nios2_gen2_0|cpu|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~3_combout\ = (\nios2_gen2_0|cpu|D_iw\(5) & \nios2_gen2_0|cpu|D_iw\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|D_iw\(5),
	datac => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|Equal0~3_combout\);

-- Location: LCCOMB_X52_Y28_N16
\nios2_gen2_0|cpu|D_op_cmpge~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_op_cmpge~0_combout\ = (\nios2_gen2_0|cpu|Equal0~3_combout\ & (!\nios2_gen2_0|cpu|D_iw\(15) & (\nios2_gen2_0|cpu|Equal0~2_combout\ & \nios2_gen2_0|cpu|D_iw\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|Equal0~3_combout\,
	datab => \nios2_gen2_0|cpu|D_iw\(15),
	datac => \nios2_gen2_0|cpu|Equal0~2_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(14),
	combout => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\);

-- Location: LCCOMB_X47_Y27_N14
\nios2_gen2_0|cpu|hbreak_enabled~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|hbreak_enabled~0_combout\ = (\nios2_gen2_0|cpu|R_ctrl_break~q\) # ((\nios2_gen2_0|cpu|hbreak_enabled~q\ & ((!\nios2_gen2_0|cpu|Equal62~10_combout\) # (!\nios2_gen2_0|cpu|D_op_cmpge~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_op_cmpge~0_combout\,
	datab => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	datac => \nios2_gen2_0|cpu|Equal62~10_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_break~q\,
	combout => \nios2_gen2_0|cpu|hbreak_enabled~0_combout\);

-- Location: LCCOMB_X46_Y29_N22
\nios2_gen2_0|cpu|hbreak_enabled~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|hbreak_enabled~feeder_combout\ = \nios2_gen2_0|cpu|hbreak_enabled~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|hbreak_enabled~0_combout\,
	combout => \nios2_gen2_0|cpu|hbreak_enabled~feeder_combout\);

-- Location: FF_X46_Y29_N23
\nios2_gen2_0|cpu|hbreak_enabled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|hbreak_enabled~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	ena => \nios2_gen2_0|cpu|E_valid_from_R~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|hbreak_enabled~q\);

-- Location: FF_X50_Y36_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|hbreak_enabled~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: LCCOMB_X50_Y36_N18
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\);

-- Location: FF_X50_Y36_N19
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X50_Y36_N30
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\ = 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\);

-- Location: FF_X50_Y36_N31
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(1));

-- Location: LCCOMB_X46_Y37_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\);

-- Location: LCCOMB_X46_Y37_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\);

-- Location: FF_X46_Y37_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X46_Y39_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\);

-- Location: LCCOMB_X45_Y39_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X46_Y39_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\);

-- Location: LCCOMB_X46_Y39_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout\);

-- Location: LCCOMB_X46_Y39_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\);

-- Location: FF_X46_Y39_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X45_Y38_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X45_Y38_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X46_Y37_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X46_Y38_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\);

-- Location: FF_X46_Y38_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X46_Y37_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: LCCOMB_X46_Y37_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\);

-- Location: LCCOMB_X45_Y39_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X46_Y39_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

-- Location: LCCOMB_X45_Y39_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X45_Y38_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X46_Y38_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\);

-- Location: FF_X46_Y38_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: FF_X50_Y36_N5
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(0));

-- Location: LCCOMB_X46_Y37_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\);

-- Location: LCCOMB_X46_Y37_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|ir_out\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\);

-- Location: FF_X46_Y37_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X46_Y37_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout\);

-- Location: FF_X46_Y37_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X46_Y37_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\);

-- Location: LCCOMB_X46_Y37_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\);

-- Location: FF_X46_Y37_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X46_Y37_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\);

-- Location: FF_X46_Y37_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X46_Y37_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\);

-- Location: FF_X46_Y37_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X46_Y37_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\);

-- Location: FF_X45_Y39_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X45_Y39_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\);

-- Location: FF_X45_Y39_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X46_Y38_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X46_Y38_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X46_Y38_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: LCCOMB_X46_Y38_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\);

-- Location: FF_X46_Y38_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LCCOMB_X46_Y37_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\);

-- Location: LCCOMB_X44_Y37_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: LCCOMB_X46_Y39_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\);

-- Location: LCCOMB_X46_Y39_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\);

-- Location: LCCOMB_X45_Y39_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X45_Y39_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: FF_X45_Y38_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1));

-- Location: LCCOMB_X50_Y37_N16
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|td_shift\(0),
	combout => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder_combout\);

-- Location: FF_X50_Y37_N17
\jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|adapted_tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\);

-- Location: FF_X45_Y38_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0));

-- Location: LCCOMB_X45_Y38_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1),
	datab => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LCCOMB_X45_Y38_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LCCOMB_X45_Y39_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: LCCOMB_X45_Y39_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\);

-- Location: LCCOMB_X46_Y39_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \jtag_uart_0|lab1_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\);

-- Location: LCCOMB_X47_Y39_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X47_Y39_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\);

-- Location: LCCOMB_X47_Y39_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\);

-- Location: LCCOMB_X45_Y39_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X49_Y39_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\);

-- Location: FF_X47_Y39_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X47_Y39_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\);

-- Location: FF_X47_Y39_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X47_Y39_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\);

-- Location: FF_X47_Y39_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X47_Y39_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\);

-- Location: FF_X47_Y39_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X47_Y39_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X47_Y39_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X47_Y39_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X47_Y39_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\);

-- Location: LCCOMB_X45_Y39_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X47_Y39_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X47_Y39_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X47_Y39_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X47_Y39_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X47_Y39_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X47_Y39_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X49_Y39_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X49_Y39_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\);

-- Location: FF_X49_Y39_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X49_Y39_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\);

-- Location: FF_X49_Y39_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X47_Y39_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X49_Y39_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: FF_X49_Y39_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X49_Y39_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X49_Y39_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X44_Y37_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: FF_X44_Y37_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X44_Y37_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X44_Y37_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X44_Y37_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X44_Y37_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X44_Y37_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X44_Y37_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X46_Y37_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: LCCOMB_X49_Y38_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X49_Y38_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X49_Y38_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X49_Y38_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X49_Y38_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X49_Y38_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X49_Y38_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X49_Y38_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X49_Y38_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X49_Y38_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X49_Y38_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X49_Y38_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X50_Y39_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\);

-- Location: LCCOMB_X50_Y39_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout\);

-- Location: LCCOMB_X50_Y39_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17_combout\);

-- Location: LCCOMB_X49_Y39_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\);

-- Location: FF_X50_Y39_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LCCOMB_X50_Y39_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\);

-- Location: FF_X50_Y39_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LCCOMB_X50_Y39_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\);

-- Location: FF_X50_Y39_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X50_Y39_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12\);

-- Location: FF_X50_Y39_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X50_Y39_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout\);

-- Location: FF_X50_Y39_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~17_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X50_Y39_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25_combout\);

-- Location: LCCOMB_X50_Y39_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26_combout\);

-- Location: LCCOMB_X50_Y39_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~18\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~18_combout\);

-- Location: LCCOMB_X49_Y39_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~19\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~18_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~19_combout\);

-- Location: LCCOMB_X49_Y39_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~19_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X49_Y38_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\);

-- Location: FF_X49_Y38_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X50_Y39_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LCCOMB_X50_Y39_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: LCCOMB_X49_Y39_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\);

-- Location: LCCOMB_X49_Y39_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~19_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X49_Y38_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\);

-- Location: FF_X49_Y38_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X50_Y39_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23_combout\);

-- Location: LCCOMB_X50_Y39_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24_combout\);

-- Location: LCCOMB_X49_Y39_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~19_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X50_Y39_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\);

-- Location: LCCOMB_X50_Y39_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout\);

-- Location: LCCOMB_X49_Y38_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\);

-- Location: FF_X49_Y38_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X49_Y39_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~19_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X49_Y39_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X49_Y39_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X49_Y39_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X49_Y39_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X49_Y39_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X49_Y39_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X46_Y39_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LCCOMB_X46_Y39_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: LCCOMB_X45_Y39_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\);

-- Location: FF_X45_Y39_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: CLKCTRL_G14
\altera_internal_jtag~TCKUTAPclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X52_Y32_N12
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21) & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37)) # 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36)) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(37),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(36),
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(21),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: FF_X52_Y32_N13
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X52_Y32_N6
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\ = 
-- (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21))) # 
-- (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_break|break_readreg\(21),
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_ocimem|MonDReg\(21),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\);

-- Location: LCCOMB_X52_Y34_N26
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\ = 
-- (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(23)) # 
-- ((!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\)))) # 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ & 
-- (!\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\ & 
-- ((\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|lab1_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0_combout\,
	datab => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~29_combout\,
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(23),
	datad => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~59_combout\,
	combout => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\);

-- Location: FF_X52_Y34_N27
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr~60_combout\,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(22));

-- Location: FF_X52_Y34_N1
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_tck|sr\(22),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22));

-- Location: FF_X50_Y35_N9
\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|jdo\(22),
	sload => VCC,
	ena => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_debug_slave_wrapper|the_lab1_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\);

-- Location: LCCOMB_X50_Y35_N8
\rst_controller|merged_reset~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|merged_reset~0_combout\ = (\nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\) # (!\reset_reset_n~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \nios2_gen2_0|cpu|the_lab1_nios2_gen2_0_cpu_nios2_oci|the_lab1_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~q\,
	datad => \reset_reset_n~input_o\,
	combout => \rst_controller|merged_reset~0_combout\);

-- Location: CLKCTRL_G5
\rst_controller|merged_reset~0clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst_controller|merged_reset~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst_controller|merged_reset~0clkctrl_outclk\);

-- Location: FF_X41_Y36_N23
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X41_Y36_N29
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	clrn => \rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X41_Y36_N16
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X41_Y36_N17
\rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \rst_controller|ALT_INV_merged_reset~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X41_Y36_N12
\rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	combout => \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X41_Y36_N13
\rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X41_Y36_N14
\rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(0),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X41_Y36_N15
\rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X41_Y36_N25
\rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \rst_controller|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LCCOMB_X41_Y36_N30
\rst_controller|altera_reset_synchronizer_int_chain[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\ = \rst_controller|altera_reset_synchronizer_int_chain\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\);

-- Location: FF_X41_Y36_N31
\rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LCCOMB_X41_Y36_N26
\rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = !\rst_controller|altera_reset_synchronizer_int_chain\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst_controller|altera_reset_synchronizer_int_chain\(3),
	combout => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X41_Y36_N27
\rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LCCOMB_X41_Y36_N4
\rst_controller|r_sync_rst_chain~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|r_sync_rst_chain~0_combout\ = (\rst_controller|r_sync_rst_chain\(2) & \rst_controller|altera_reset_synchronizer_int_chain\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst_controller|r_sync_rst_chain\(2),
	datad => \rst_controller|altera_reset_synchronizer_int_chain\(2),
	combout => \rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X41_Y36_N5
\rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst_chain\(1));

-- Location: LCCOMB_X41_Y36_N8
\rst_controller|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \rst_controller|WideOr0~0_combout\ = (\rst_controller|altera_reset_synchronizer_int_chain\(4)) # ((!\rst_controller|r_sync_rst_chain\(1) & \rst_controller|r_sync_rst~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|altera_reset_synchronizer_int_chain\(4),
	datab => \rst_controller|r_sync_rst_chain\(1),
	datac => \rst_controller|r_sync_rst~q\,
	combout => \rst_controller|WideOr0~0_combout\);

-- Location: FF_X41_Y36_N9
\rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rst_controller|r_sync_rst~q\);

-- Location: LCCOMB_X52_Y27_N10
\nios2_gen2_0|cpu|D_wr_dst_reg~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ = (\nios2_gen2_0|cpu|Equal0~13_combout\) # ((\nios2_gen2_0|cpu|D_iw\(2) & (\nios2_gen2_0|cpu|D_iw\(1) & !\nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(2),
	datab => \nios2_gen2_0|cpu|D_iw\(1),
	datac => \nios2_gen2_0|cpu|Equal0~13_combout\,
	datad => \nios2_gen2_0|cpu|R_ctrl_br_nxt~0_combout\,
	combout => \nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\);

-- Location: LCCOMB_X52_Y27_N24
\nios2_gen2_0|cpu|Equal0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|Equal0~18_combout\ = (!\nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\ & (!\nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout\ & (!\nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout\ & !\nios2_gen2_0|cpu|D_dst_regnum[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_dst_regnum[1]~1_combout\,
	datab => \nios2_gen2_0|cpu|D_dst_regnum[3]~3_combout\,
	datac => \nios2_gen2_0|cpu|D_dst_regnum[4]~4_combout\,
	datad => \nios2_gen2_0|cpu|D_dst_regnum[0]~5_combout\,
	combout => \nios2_gen2_0|cpu|Equal0~18_combout\);

-- Location: LCCOMB_X54_Y28_N18
\nios2_gen2_0|cpu|D_wr_dst_reg~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ = (!\nios2_gen2_0|cpu|D_iw\(4) & ((\nios2_gen2_0|cpu|Equal0~11_combout\) # ((!\nios2_gen2_0|cpu|D_iw\(5) & \nios2_gen2_0|cpu|Equal0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_iw\(5),
	datab => \nios2_gen2_0|cpu|Equal0~11_combout\,
	datac => \nios2_gen2_0|cpu|Equal0~12_combout\,
	datad => \nios2_gen2_0|cpu|D_iw\(4),
	combout => \nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\);

-- Location: LCCOMB_X52_Y27_N18
\nios2_gen2_0|cpu|D_wr_dst_reg~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\ = (!\nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\ & (!\nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\ & ((\nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\) # (!\nios2_gen2_0|cpu|Equal0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \nios2_gen2_0|cpu|D_wr_dst_reg~1_combout\,
	datab => \nios2_gen2_0|cpu|Equal0~18_combout\,
	datac => \nios2_gen2_0|cpu|D_wr_dst_reg~0_combout\,
	datad => \nios2_gen2_0|cpu|D_dst_regnum[2]~6_combout\,
	combout => \nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\);

-- Location: FF_X52_Y27_N19
\nios2_gen2_0|cpu|R_wr_dst_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|D_wr_dst_reg~2_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|R_wr_dst_reg~q\);

-- Location: LCCOMB_X47_Y31_N18
\nios2_gen2_0|cpu|W_rf_wren\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|W_rf_wren~combout\ = (\rst_controller|r_sync_rst~q\) # ((\nios2_gen2_0|cpu|R_wr_dst_reg~q\ & \nios2_gen2_0|cpu|W_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst_controller|r_sync_rst~q\,
	datac => \nios2_gen2_0|cpu|R_wr_dst_reg~q\,
	datad => \nios2_gen2_0|cpu|W_valid~q\,
	combout => \nios2_gen2_0|cpu|W_rf_wren~combout\);

-- Location: LCCOMB_X49_Y33_N22
\nios2_gen2_0|cpu|d_writedata[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\ = \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \nios2_gen2_0|cpu|lab1_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\);

-- Location: FF_X49_Y33_N23
\nios2_gen2_0|cpu|d_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	d => \nios2_gen2_0|cpu|d_writedata[0]~feeder_combout\,
	clrn => \rst_controller|ALT_INV_r_sync_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \nios2_gen2_0|cpu|d_writedata\(0));

-- Location: FF_X44_Y32_N17
\pio_0|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk_clk~inputclkctrl_outclk\,
	asdata => \nios2_gen2_0|cpu|d_writedata\(0),
	clrn => \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \pio_0|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pio_0|data_out\(0));

-- Location: LCCOMB_X17_Y6_N0
\auto_hub|~GND\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X49_Y37_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X44_Y39_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : fiftyfivenm_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~QUARTUS_CREATED_GND~I_combout\,
	xe_ye => \~QUARTUS_CREATED_GND~I_combout\,
	se => \~QUARTUS_CREATED_GND~I_combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y52_N0
\~QUARTUS_CREATED_ADC1~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC1~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC1~~eoc\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~QUARTUS_CREATED_GND~I_combout\,
	usr_pwd => VCC,
	tsen => \~QUARTUS_CREATED_GND~I_combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);
END structure;


