#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: LING
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed Nov 15 02:21:10 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
W: Flow-4065: The port cam2_pclk has a sdc constraint, but it do not connect to any pin.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3004: Clock 'sys_clk' converges at the same node u_pll_clk/u_pll_e3/goppll/CLKOUT1 from different propagation path.
C: STA-3004: Clock 'sys_clk' converges at the same node u_pll_clk/u_pll_e3/goppll/CLKOUT1 from different propagation path.
C: STA-3004: Clock 'sys_clk' converges at the same node u_pll_clk/u_pll_e3/goppll/CLKOUT1 from different propagation path.
C: STA-3004: Clock 'sys_clk' converges at the same node u_pll_clk/u_pll_e3/goppll/CLKOUT1 from different propagation path.
C: STA-3004: Clock 'sys_clk' converges at the same node u_pll_clk/u_pll_e3/goppll/CLKOUT1 from different propagation path.
C: STA-3004: Clock 'sys_clk' converges at the same node u_pll_clk/u_pll_e3/goppll/CLKOUT1 from different propagation path.
C: STA-3004: Clock 'sys_clk' converges at the same node u_pll_clk/u_pll_e3/goppll/CLKOUT1 from different propagation path.
C: STA-3004: Clock 'sys_clk' converges at the same node u_pll_clk/u_pll_e3/goppll/CLKOUT1 from different propagation path.
C: STA-3009: The clock cam2_pclk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_n/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dll_rst_rg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[12]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[15]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_ff/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_b_neg/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_rst/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_rst_n_rg/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_ack_rst_ctrl_d[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_1/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_2/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/state_8/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/training_error_d[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ddr3_ip/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[1]/opit_0_inv_L8Q_perm/CLK' (gopL8Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[2]/opit_0_inv_L8Q_perm/CLK' (gopL8Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[4]/opit_0_inv_L8Q_perm/CLK' (gopL8Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[5]/opit_0_inv_L8Q_perm/CLK' (gopL8Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[8]/opit_0_inv_L6Q_perm/CLK' (gopL6Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[10]/opit_0_inv_L8Q_perm/CLK' (gopL8Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[11]/opit_0_inv_L8Q_perm/CLK' (gopL8Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[12]/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[13]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[15]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[16]/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[17]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[18]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[19]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[20]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[21]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_data[22]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_exec/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/i2c_rh_wl/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/init_reg_cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/init_reg_cnt[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/init_reg_cnt[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/init_reg_cnt[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/init_reg_cnt[7]/opit_0_inv_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/start_init_cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/start_init_cnt[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/start_init_cnt[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/start_init_cnt[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/start_init_cnt[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/start_init_cnt[10]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_cfg/start_init_cnt[12]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/addr_t[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/addr_t[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/addr_t[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/addr_t[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/addr_t[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/addr_t[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/addr_t[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/addr_t[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/addr_t[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/addr_t[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/addr_t[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/addr_t[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/addr_t[13]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/addr_t[14]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/clk_cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/clk_cnt[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/clk_cnt[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/clk_cnt[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cnt[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cnt[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cnt[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cnt[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cnt[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cnt[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cur_state_0/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cur_state_1/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cur_state_2/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cur_state_3/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cur_state_4/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cur_state_5/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cur_state_6/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/cur_state_7/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/data_wr_t[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/data_wr_t[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/data_wr_t[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/data_wr_t[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/data_wr_t[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/data_wr_t[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/data_wr_t[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/data_wr_t[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/dri_clk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/i2c_done/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/scl/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/sda_dir/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/sda_out/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/st_done/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_1/u_i2c_dr/wr_flag/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[1]/opit_0_inv_L8Q_perm/CLK' (gopL8Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[2]/opit_0_inv_L8Q_perm/CLK' (gopL8Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[4]/opit_0_inv_L8Q_perm/CLK' (gopL8Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[5]/opit_0_inv_L8Q_perm/CLK' (gopL8Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[8]/opit_0_inv_MUX8TO1Q/CLK' (gopMUX8TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[10]/opit_0_inv_L8Q_perm/CLK' (gopL8Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[11]/opit_0_inv_L8Q_perm/CLK' (gopL8Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[12]/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[13]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[15]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[16]/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[17]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[18]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[19]/opit_0_inv_MUX16TO1Q/CLK' (gopMUX16TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[20]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[21]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_data[22]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_exec/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/i2c_rh_wl/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/init_reg_cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/init_reg_cnt[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/init_reg_cnt[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/init_reg_cnt[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/init_reg_cnt[7]/opit_0_inv_AQ/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/start_init_cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/start_init_cnt[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/start_init_cnt[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/start_init_cnt[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/start_init_cnt[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/start_init_cnt[10]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_cfg/start_init_cnt[12]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/addr_t[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/addr_t[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/addr_t[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/addr_t[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/addr_t[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/addr_t[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/addr_t[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/addr_t[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/addr_t[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/addr_t[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/addr_t[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/addr_t[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/addr_t[13]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/addr_t[14]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/clk_cnt[0]/opit_0_inv_L5Q/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/clk_cnt[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/clk_cnt[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/clk_cnt[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cnt[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cnt[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cnt[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cnt[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cnt[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cnt[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cur_state_0/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cur_state_1/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cur_state_2/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cur_state_3/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cur_state_4/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cur_state_5/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cur_state_6/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/cur_state_7/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/data_wr_t[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/data_wr_t[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/data_wr_t[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/data_wr_t[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/data_wr_t[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/data_wr_t[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/data_wr_t[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/data_wr_t[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/dri_clk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/i2c_done/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/scl/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/sda_dir/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/sda_out/opit_0_inv_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/st_done/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_ov5640_dri_2/u_i2c_dr/wr_flag/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cam2_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cam2_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cam_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cam_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'iic_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'iic_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'iic_tx_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'iic_tx_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[16]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[16]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[17]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[17]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[18]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[18]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[19]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[19]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[20]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[20]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[21]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[21]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[22]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[22]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[23]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[23]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[24]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[24]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[25]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[25]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[26]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[26]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[27]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[27]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[28]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[28]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[29]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[29]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[30]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[30]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[31]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cam2_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cam2_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cam_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cam_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'de_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'eth_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'eth_tx_ctl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'eth_txc' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'eth_txd[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'eth_txd[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'eth_txd[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'eth_txd[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hs_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'iic_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'iic_tx_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_int' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pix_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rstn_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vs_out' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'b_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam2_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam2_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam2_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam2_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam2_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam2_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam2_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam2_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam2_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam2_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cam_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'de_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'eth_rx_ctl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'eth_rxd[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'eth_rxd[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'eth_rxd[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'eth_rxd[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_in' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:19s
Action report_timing: CPU time elapsed is 0h:0m:17s
Action report_timing: Process CPU time elapsed is 0h:0m:17s
Current time: Wed Nov 15 02:21:27 2023
Action report_timing: Peak memory pool usage is 924 MB
