#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Apr 26 11:57:02 2018
# Process ID: 17848
# Current directory: H:/dev/CSASA/bch_fpga_2/bch_fpga_2.runs/system_axo_axi_ANDXOR_0_0_synth_1
# Command line: vivado.exe -log system_axo_axi_ANDXOR_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axo_axi_ANDXOR_0_0.tcl
# Log file: H:/dev/CSASA/bch_fpga_2/bch_fpga_2.runs/system_axo_axi_ANDXOR_0_0_synth_1/system_axo_axi_ANDXOR_0_0.vds
# Journal file: H:/dev/CSASA/bch_fpga_2/bch_fpga_2.runs/system_axo_axi_ANDXOR_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_axo_axi_ANDXOR_0_0.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
Command: synth_design -top system_axo_axi_ANDXOR_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17856 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 355.227 ; gain = 94.840
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_axo_axi_ANDXOR_0_0' [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_ANDXOR_0_0/synth/system_axo_axi_ANDXOR_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ANDXOR_v1_0' [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/hdl/ANDXOR_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ANDXOR_v1_0_S00_AXI' [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/hdl/ANDXOR_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/hdl/ANDXOR_v1_0_S00_AXI.v:238]
INFO: [Synth 8-226] default block is never used [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/hdl/ANDXOR_v1_0_S00_AXI.v:379]
INFO: [Synth 8-638] synthesizing module 'andxor' [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/src/andxor.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/src/andxor.sv:75]
INFO: [Synth 8-155] case statement is not full and has no default [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/src/andxor.sv:122]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/src/andxor.sv:124]
WARNING: [Synth 8-87] always_comb on 'vend_reg' did not result in combinational logic [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/src/andxor.sv:127]
WARNING: [Synth 8-87] always_comb on 'mend_reg' did not result in combinational logic [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/src/andxor.sv:128]
INFO: [Synth 8-256] done synthesizing module 'andxor' (1#1) [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/src/andxor.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ANDXOR_v1_0_S00_AXI' (2#1) [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/hdl/ANDXOR_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'ANDXOR_v1_0' (3#1) [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/hdl/ANDXOR_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_axo_axi_ANDXOR_0_0' (4#1) [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_ANDXOR_0_0/synth/system_axo_axi_ANDXOR_0_0.v:56]
WARNING: [Synth 8-3331] design ANDXOR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ANDXOR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ANDXOR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ANDXOR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ANDXOR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ANDXOR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 397.309 ; gain = 136.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 397.309 ; gain = 136.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 699.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 699.617 ; gain = 439.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 699.617 ; gain = 439.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 699.617 ; gain = 439.230
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "DataOutWrite" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "InputReady" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/src/andxor.sv:124]
WARNING: [Synth 8-327] inferring latch for variable 'mend_reg' [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/src/andxor.sv:128]
WARNING: [Synth 8-327] inferring latch for variable 'vend_reg' [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/src/andxor.sv:127]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 699.617 ; gain = 439.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	  33 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 5     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module andxor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	  33 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module ANDXOR_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ipshared/6c39/src/andxor.sv:128]
DSP Report: Generating DSP inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1, operation Mode is: A*B.
DSP Report: operator inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1 is absorbed into DSP inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1.
DSP Report: operator inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1 is absorbed into DSP inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1.
DSP Report: Generating DSP inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1 is absorbed into DSP inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1.
DSP Report: operator inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1 is absorbed into DSP inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1.
DSP Report: Generating DSP inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1, operation Mode is: A*B.
DSP Report: operator inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1 is absorbed into DSP inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1.
DSP Report: operator inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1 is absorbed into DSP inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1.
DSP Report: Generating DSP inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1 is absorbed into DSP inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1.
DSP Report: operator inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1 is absorbed into DSP inst/ANDXOR_v1_0_S00_AXI_inst/dut/mend1.
INFO: [Synth 8-3917] design system_axo_axi_ANDXOR_0_0 has port BRAM_EN driven by constant 1
WARNING: [Synth 8-3331] design system_axo_axi_ANDXOR_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_axo_axi_ANDXOR_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_axo_axi_ANDXOR_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_axo_axi_ANDXOR_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_axo_axi_ANDXOR_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_axo_axi_ANDXOR_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[0]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/vend_reg[0]' (LD) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/vend_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[1]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ANDXOR_v1_0_S00_AXI_inst/dut/vend_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[2]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[3]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[4]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[5]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[6]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[7]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[8]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[9]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[10]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[11]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[12]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[13]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[14]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[15]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[16]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[17]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[18]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[19]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[20]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[21]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[22]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[23]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[24]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[25]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[26]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[27]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[28]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[29]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[30]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorStart_reg[31]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ANDXOR_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ANDXOR_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[1]' (FDE) to 'inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0] )
INFO: [Synth 8-3332] Sequential element (inst/ANDXOR_v1_0_S00_AXI_inst/dut/vend_reg[1]) is unused and will be removed from module system_axo_axi_ANDXOR_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ANDXOR_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_axo_axi_ANDXOR_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ANDXOR_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_axo_axi_ANDXOR_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ANDXOR_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_axo_axi_ANDXOR_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ANDXOR_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_axo_axi_ANDXOR_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ANDXOR_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_axo_axi_ANDXOR_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ANDXOR_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_axo_axi_ANDXOR_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorEnd_reg[0]) is unused and will be removed from module system_axo_axi_ANDXOR_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 699.617 ; gain = 439.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system_axo_axi_ANDXOR_0_0 | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_axo_axi_ANDXOR_0_0 | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_axo_axi_ANDXOR_0_0 | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_axo_axi_ANDXOR_0_0 | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 722.289 ; gain = 461.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 722.289 ; gain = 461.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/ANDXOR_v1_0_S00_AXI_inst/dut/MatrixPosition_reg[0]) is unused and will be removed from module system_axo_axi_ANDXOR_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ANDXOR_v1_0_S00_AXI_inst/dut/VectorPosition_reg[0]) is unused and will be removed from module system_axo_axi_ANDXOR_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 743.574 ; gain = 483.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 743.574 ; gain = 483.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 743.574 ; gain = 483.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 743.574 ; gain = 483.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 743.574 ; gain = 483.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 743.574 ; gain = 483.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 743.574 ; gain = 483.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    47|
|2     |DSP48E1 |     3|
|3     |LUT1    |     4|
|4     |LUT2    |    51|
|5     |LUT3    |    80|
|6     |LUT4    |   106|
|7     |LUT5    |    43|
|8     |LUT6    |    81|
|9     |FDRE    |   463|
|10    |FDSE    |     1|
|11    |LD      |    65|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   944|
|2     |  inst                       |ANDXOR_v1_0         |   944|
|3     |    ANDXOR_v1_0_S00_AXI_inst |ANDXOR_v1_0_S00_AXI |   944|
|4     |      dut                    |andxor              |   667|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 743.574 ; gain = 483.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 743.574 ; gain = 180.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 743.574 ; gain = 483.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  LD => LDCE: 65 instances

INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 18 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 743.574 ; gain = 491.336
INFO: [Common 17-1381] The checkpoint 'H:/dev/CSASA/bch_fpga_2/bch_fpga_2.runs/system_axo_axi_ANDXOR_0_0_synth_1/system_axo_axi_ANDXOR_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP h:/dev/CSASA/bch_fpga_2/bch_fpga_2.srcs/sources_1/bd/system_axo_axi/ip/system_axo_axi_ANDXOR_0_0/system_axo_axi_ANDXOR_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'H:/dev/CSASA/bch_fpga_2/bch_fpga_2.runs/system_axo_axi_ANDXOR_0_0_synth_1/system_axo_axi_ANDXOR_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axo_axi_ANDXOR_0_0_utilization_synth.rpt -pb system_axo_axi_ANDXOR_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 743.574 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 26 11:57:47 2018...
