============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Jul 14 2025  09:56:19 pm
  Module:                 Top
  Operating conditions:   PVT_1P08V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (85 ps) Setup Check with Pin Mem_MemInst_stage_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) Mem_MemInst_tagArray_reg[120][22]/CK
          Clock: (R) realClock
       Endpoint: (F) Mem_MemInst_stage_reg[0]/D
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
             Setup:-      58                  
     Required Time:=    1842                  
      Launch Clock:-       0                  
         Data Path:-    1757                  
             Slack:=      85                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  Mem_MemInst_tagArray_reg[120][22]/CK -       -     R     (arrival)     25    -     0     0       0    (-,-) 
  Mem_MemInst_tagArray_reg[120][22]/Q  -       CK->Q F     DFFHQX1        1  4.1    66   141     141    (-,-) 
  g116115__8428/Y                      -       A0->Y F     AO22X1         1  4.3    74   141     282    (-,-) 
  g115927__8246/Y                      -       C0->Y R     AOI221X1       1  4.3   215   161     443    (-,-) 
  g2/Y                                 -       A->Y  F     NAND3X1        1  4.3   228   228     671    (-,-) 
  g115766__6161/Y                      -       B1->Y R     AOI22X1        1  4.1   162   180     851    (-,-) 
  g115731__8246/Y                      -       B->Y  R     AND2X1         2  6.5    92   165    1015    (-,-) 
  g115704__7098/Y                      -       A1->Y F     OAI211X1       1  4.1   234   180    1195    (-,-) 
  g115699__1617/Y                      -       A->Y  F     OR4X1          1  4.1    82   258    1453    (-,-) 
  g115695__8428/Y                      -       C->Y  F     OR4X1          2  6.1   110   207    1660    (-,-) 
  g115693__6260/Y                      -       AN->Y F     NOR2BX1        1  4.1    79    97    1757    (-,-) 
  Mem_MemInst_stage_reg[0]/D           -       -     F     DFFRX1         1    -     -     0    1757    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 2: MET (1220 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      98                  
     Required Time:=    1802                  
      Launch Clock:-       0                  
         Data Path:-     582                  
             Slack:=    1220                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g2__5107/Y                                  -       B->Y   R     NOR2BX1          1  4.1   138   148     582    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST2/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     582    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 3: MET (1220 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      98                  
     Required Time:=    1802                  
      Launch Clock:-       0                  
         Data Path:-     582                  
             Slack:=    1220                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104520__6783/Y                             -       B->Y   R     NOR2BX1          1  4.1   138   148     582    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST1/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     582    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 4: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104517__8428/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST31/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 5: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104535__9945/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST30/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 6: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104516__4319/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST29/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 7: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104536__2883/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST28/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 8: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104528__6131/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST27/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 9: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104539__7410/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST26/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 10: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104526__8246/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST25/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 11: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104537__2346/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST24/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 12: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104514__5107/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST23/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 13: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104529__1881/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST22/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 14: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104525__5122/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST21/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 15: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104542__2398/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST20/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 16: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104533__6161/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST19/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 17: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104522__1617/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST18/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 18: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104530__5115/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST17/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 19: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104538__1666/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST16/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 20: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104518__5526/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST15/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 21: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104541__5477/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST14/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 22: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104544__6260/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST13/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 23: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104540__6417/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST12/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 24: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104513__2398/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST11/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 25: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                  -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                  -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                              -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104524__1705/Y                              -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST10/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 26: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104531__7482/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST9/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 27: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104543__5107/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST8/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 28: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104534__9315/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST7/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 29: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104523__2802/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST6/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 30: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104532__4733/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST5/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 31: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104521__3680/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST4/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 32: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104563__9315/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104527__7098/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST3/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 33: MET (1225 ps) Clock Gating Setup Check at cgic pin Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Group: cg_enable_group_realClock
     Startpoint: (R) Mem_MemInst_stage_reg[0]/CK
          Clock: (R) realClock
       Endpoint: (R) Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E
          Clock: (R) realClock

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1900            0     
                                              
  Gate Check Setup:-      95                  
     Required Time:=    1805                  
      Launch Clock:-       0                  
         Data Path:-     580                  
             Slack:=    1225                  

#-----------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  Mem_MemInst_stage_reg[0]/CK                 -       -      R     (arrival)       34    -     0     0       0    (-,-) 
  Mem_MemInst_stage_reg[0]/QN                 -       CK->QN F     DFFRX1           2  6.5   102   207     207    (-,-) 
  g104562__6161/Y                             -       C->Y   F     OR3X4           16 38.4   177   227     433    (-,-) 
  g104515__6260/Y                             -       A->Y   R     NOR2X1           1  4.1   130   147     580    (-,-) 
  Mem_MemInst_RC_CG_HIER_INST0/RC_CGIC_INST/E -       -      R     TLATNTSCAX2      1    -     -     0     580    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

