<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F4xx_HAL_Driver: FMC_SDRAM_InitTypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F4xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_f_m_c___s_d_r_a_m___init_type_def-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">FMC_SDRAM_InitTypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>FMC SDRAM Configuration Structure definition.  
 <a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f4xx__ll__fmc_8h_source.html">stm32f4xx_ll_fmc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:aea667abcdef2269338f2172c9b23e0be"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aea667abcdef2269338f2172c9b23e0be">SDBank</a></td></tr>
<tr class="separator:aea667abcdef2269338f2172c9b23e0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c498d704e18f17cc41c6e1e50d45447"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2c498d704e18f17cc41c6e1e50d45447">ColumnBitsNumber</a></td></tr>
<tr class="separator:a2c498d704e18f17cc41c6e1e50d45447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a7f54fd1e3b04c566a76b774d00adda"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a8a7f54fd1e3b04c566a76b774d00adda">RowBitsNumber</a></td></tr>
<tr class="separator:a8a7f54fd1e3b04c566a76b774d00adda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a370d52e3c7296bd5d4d65344928af04c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a370d52e3c7296bd5d4d65344928af04c">MemoryDataWidth</a></td></tr>
<tr class="separator:a370d52e3c7296bd5d4d65344928af04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11bcccbe5190e20eb00b2e07d9a16401"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a11bcccbe5190e20eb00b2e07d9a16401">InternalBankNumber</a></td></tr>
<tr class="separator:a11bcccbe5190e20eb00b2e07d9a16401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55520658496327bbc831183b8dead9e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aa55520658496327bbc831183b8dead9e">CASLatency</a></td></tr>
<tr class="separator:aa55520658496327bbc831183b8dead9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5baf22e72bd710a0522b0814723f518d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a5baf22e72bd710a0522b0814723f518d">WriteProtection</a></td></tr>
<tr class="separator:a5baf22e72bd710a0522b0814723f518d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7845a58e91f2166717b2f7f15d14dbb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#af7845a58e91f2166717b2f7f15d14dbb">SDClockPeriod</a></td></tr>
<tr class="separator:af7845a58e91f2166717b2f7f15d14dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba6b0f5c64dc6d68a4a5dbe5c7511c4f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aba6b0f5c64dc6d68a4a5dbe5c7511c4f">ReadBurst</a></td></tr>
<tr class="separator:aba6b0f5c64dc6d68a4a5dbe5c7511c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3513cfd5140bd410cef2f0015c5a3733"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a3513cfd5140bd410cef2f0015c5a3733">ReadPipeDelay</a></td></tr>
<tr class="separator:a3513cfd5140bd410cef2f0015c5a3733"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>FMC SDRAM Configuration Structure definition. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="aa55520658496327bbc831183b8dead9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa55520658496327bbc831183b8dead9e">&#9670;&nbsp;</a></span>CASLatency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_SDRAM_InitTypeDef::CASLatency</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the SDRAM CAS latency in number of memory clock cycles. This parameter can be a value of <a class="el" href="group___f_m_c___s_d_r_a_m___c_a_s___latency.html">FMC SDRAM CAS Latency</a>. </p>

</div>
</div>
<a id="a2c498d704e18f17cc41c6e1e50d45447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c498d704e18f17cc41c6e1e50d45447">&#9670;&nbsp;</a></span>ColumnBitsNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_SDRAM_InitTypeDef::ColumnBitsNumber</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of bits of column address. This parameter can be a value of <a class="el" href="group___f_m_c___s_d_r_a_m___column___bits__number.html">FMC SDRAM Column Bits number</a>. </p>

</div>
</div>
<a id="a11bcccbe5190e20eb00b2e07d9a16401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11bcccbe5190e20eb00b2e07d9a16401">&#9670;&nbsp;</a></span>InternalBankNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_SDRAM_InitTypeDef::InternalBankNumber</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of the device's internal banks. This parameter can be of <a class="el" href="group___f_m_c___s_d_r_a_m___internal___banks___number.html">FMC SDRAM Internal Banks Number</a>. </p>

</div>
</div>
<a id="a370d52e3c7296bd5d4d65344928af04c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a370d52e3c7296bd5d4d65344928af04c">&#9670;&nbsp;</a></span>MemoryDataWidth</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_SDRAM_InitTypeDef::MemoryDataWidth</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the memory device width. This parameter can be a value of <a class="el" href="group___f_m_c___s_d_r_a_m___memory___bus___width.html">FMC SDRAM Memory Bus Width</a>. </p>

</div>
</div>
<a id="aba6b0f5c64dc6d68a4a5dbe5c7511c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba6b0f5c64dc6d68a4a5dbe5c7511c4f">&#9670;&nbsp;</a></span>ReadBurst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_SDRAM_InitTypeDef::ReadBurst</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This bit enable the SDRAM controller to anticipate the next read commands during the CAS latency and stores data in the Read FIFO. This parameter can be a value of <a class="el" href="group___f_m_c___s_d_r_a_m___read___burst.html">FMC SDRAM Read Burst</a>. </p>

</div>
</div>
<a id="a3513cfd5140bd410cef2f0015c5a3733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3513cfd5140bd410cef2f0015c5a3733">&#9670;&nbsp;</a></span>ReadPipeDelay</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_SDRAM_InitTypeDef::ReadPipeDelay</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define the delay in system clock cycles on read data path. This parameter can be a value of <a class="el" href="group___f_m_c___s_d_r_a_m___read___pipe___delay.html">FMC SDRAM Read Pipe Delay</a>. </p>

</div>
</div>
<a id="a8a7f54fd1e3b04c566a76b774d00adda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a7f54fd1e3b04c566a76b774d00adda">&#9670;&nbsp;</a></span>RowBitsNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_SDRAM_InitTypeDef::RowBitsNumber</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Defines the number of bits of column address. This parameter can be a value of <a class="el" href="group___f_m_c___s_d_r_a_m___row___bits__number.html">FMC SDRAM Row Bits number</a>. </p>

</div>
</div>
<a id="aea667abcdef2269338f2172c9b23e0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea667abcdef2269338f2172c9b23e0be">&#9670;&nbsp;</a></span>SDBank</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_SDRAM_InitTypeDef::SDBank</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Specifies the SDRAM memory device that will be used. This parameter can be a value of <a class="el" href="group___f_m_c___s_d_r_a_m___bank.html">FMC SDRAM Bank</a> </p>

</div>
</div>
<a id="af7845a58e91f2166717b2f7f15d14dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7845a58e91f2166717b2f7f15d14dbb">&#9670;&nbsp;</a></span>SDClockPeriod</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_SDRAM_InitTypeDef::SDClockPeriod</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Define the SDRAM Clock Period for both SDRAM devices and they allow to disable the clock before changing frequency. This parameter can be a value of <a class="el" href="group___f_m_c___s_d_r_a_m___clock___period.html">FMC SDRAM Clock Period</a>. </p>

</div>
</div>
<a id="a5baf22e72bd710a0522b0814723f518d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5baf22e72bd710a0522b0814723f518d">&#9670;&nbsp;</a></span>WriteProtection</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FMC_SDRAM_InitTypeDef::WriteProtection</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the SDRAM device to be accessed in write mode. This parameter can be a value of <a class="el" href="group___f_m_c___s_d_r_a_m___write___protection.html">FMC SDRAM Write Protection</a>. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Inc/<a class="el" href="stm32f4xx__ll__fmc_8h_source.html">stm32f4xx_ll_fmc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
