Release 14.5 Map P.58f (nt64)
Xilinx Map Application Log File for Design 'keyboard_dino_computer_v12_cw'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s1200e-fg320-4 -timing -logic_opt off
-ol high -t 1 -register_duplication on -cm area -ir off -pr off -power off -o
keyboard_dino_computer_v12_cw_map.ncd keyboard_dino_computer_v12_cw.ngd
keyboard_dino_computer_v12_cw.pcf 
Target Device  : xc3s1200e
Target Package : fg320
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Sat Apr 02 10:10:23 2016

Mapping design into LUTs...
Running directed packing...
WARNING:Pack:266 - The function generator
   keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_rom/comp0.
   core_instance0/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpra(9)81
   failed to merge with F5 multiplexer
   keyboard_dino_computer_v12_x0/computer_423aa40c4b/cpu_010c49f8f4/alu1_24dcba9
   862/x16_2_1_mux_a06a66bae0/x16_or_2effd3130b/or_247ef195fa/nand_0950ed6d55/lo
   gical/fully_2_1_bitnot121_f5.  There is a conflict for the FXMUX.  The design
   will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_rom/comp0.
   core_instance0/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpra(9)81
   failed to merge with F5 multiplexer
   keyboard_dino_computer_v12_x0/computer_423aa40c4b/cpu_010c49f8f4/alu1_24dcba9
   862/x16_4_1_mux1_4bdea7359e/x16_2_1_mux1_48ced542cb/x16_or_2effd3130b/or15_66
   1953340f/nand_0950ed6d55/logical/fully_2_1_bitnot1_f5.  There is a conflict
   for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator
   keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_rom/comp0.
   core_instance0/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpra(9)81
   failed to merge with F5 multiplexer
   keyboard_dino_computer_v12_x0/computer_423aa40c4b/cpu_010c49f8f4/alu1_24dcba9
   862/x16_4_1_mux1_4bdea7359e/x16_2_1_mux1_48ced542cb/x16_or_2effd3130b/or_247e
   f195fa/nand_0950ed6d55/logical/fully_2_1_bitnot1_f5.  There is a conflict for
   the FXMUX.  The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint
   TS_ce_8_0ebed376_group_to_ce_8_0ebed376_group = MAXDELAY FROM TIMEGRP
   "ce_8_0ebed376_group" TO TIMEGRP "ce_8_0ebed376_group" 160 ns ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_20_0ebed376_group_to_ce_2_0ebed376_group = MAXDELAY FROM TIMEGRP
   "ce_20_0ebed376_group" TO TIMEGRP "ce_2_0ebed376_group" 40 ns ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_20_0ebed376_group_to_ce_50000000_0ebed376_group = MAXDELAY FROM TIMEGRP
   "ce_20_0ebed376_group" TO TIMEGRP "ce_50000000_0ebed376_group" 400 ns ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_20_0ebed376_group_to_ce_8_0ebed376_group = MAXDELAY FROM TIMEGRP
   "ce_20_0ebed376_group" TO TIMEGRP "ce_8_0ebed376_group" 80 ns ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2_0ebed376_group_to_ce_20_0ebed376_group = MAXDELAY FROM TIMEGRP
   "ce_2_0ebed376_group" TO TIMEGRP "ce_20_0ebed376_group" 40 ns ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2_0ebed376_group_to_ce_50000000_0ebed376_group = MAXDELAY FROM TIMEGRP
   "ce_2_0ebed376_group" TO TIMEGRP "ce_50000000_0ebed376_group" 40 ns ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_2_0ebed376_group_to_ce_8_0ebed376_group = MAXDELAY FROM TIMEGRP
   "ce_2_0ebed376_group" TO TIMEGRP "ce_8_0ebed376_group" 40 ns ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_50000000_0ebed376_group_to_ce_20_0ebed376_group = MAXDELAY FROM TIMEGRP
   "ce_50000000_0ebed376_group" TO TIMEGRP "ce_20_0ebed376_group" 400 ns ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_50000000_0ebed376_group_to_ce_2_0ebed376_group = MAXDELAY FROM TIMEGRP
   "ce_50000000_0ebed376_group" TO TIMEGRP "ce_2_0ebed376_group" 40 ns ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_50000000_0ebed376_group_to_ce_8_0ebed376_group = MAXDELAY FROM TIMEGRP
   "ce_50000000_0ebed376_group" TO TIMEGRP "ce_8_0ebed376_group" 160 ns ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_8_0ebed376_group_to_ce_20_0ebed376_group = MAXDELAY FROM TIMEGRP
   "ce_8_0ebed376_group" TO TIMEGRP "ce_20_0ebed376_group" 80 ns ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_8_0ebed376_group_to_ce_2_0ebed376_group = MAXDELAY FROM TIMEGRP
   "ce_8_0ebed376_group" TO TIMEGRP "ce_2_0ebed376_group" 40 ns ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint
   TS_ce_8_0ebed376_group_to_ce_50000000_0ebed376_group = MAXDELAY FROM TIMEGRP
   "ce_8_0ebed376_group" TO TIMEGRP "ce_50000000_0ebed376_group" 160 ns ignored
   during timing analysis.
Running timing-driven placement...
Total REAL time at the beginning of Placer: 9 secs 
Total CPU  time at the beginning of Placer: 8 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:d3eac986) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:d3eac986) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:d3eac986) REAL time: 11 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:61c2a9ce) REAL time: 12 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:61c2a9ce) REAL time: 12 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:61c2a9ce) REAL time: 12 secs 

Phase 7.8  Global Placement
.......................
....................................................................................................................................................
..
..............................................................................
..................................................................................................................
................
..............................
Phase 7.8  Global Placement (Checksum:12aabd0f) REAL time: 22 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:12aabd0f) REAL time: 22 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:3cb11057) REAL time: 35 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3cb11057) REAL time: 35 secs 

Total REAL time to Placer completion: 35 secs 
Total CPU  time to Placer completion: 33 secs 
Running physical synthesis...
........................................................................................................................................................................................................................................................
Physical synthesis completed.
Running post-placement packing...
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   keyboard_dino_computer_v12_x0/keyboard_driver_219ad70251/convert2_dout_net_x3
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:812 - Dangling pin <DOA4> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA12> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA13> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA14> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA15> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA20> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA21> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA22> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA23> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA28> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA29> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA30> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOA31> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.A>:<RAMB16_RAMB16A>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB20> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB21> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB22> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB23> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB28> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB29> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB30> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .
WARNING:PhysDesignRules:812 - Dangling pin <DOB31> on
   block:<keyboard_dino_computer_v12_x0/computer_423aa40c4b/dual_port_ram_16_ram
   /comp0.core_instance0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
   valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp36x36.ram.B>:<RAMB16_RAMB16B>
   .

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   49
Logic Utilization:
  Number of Slice Flip Flops:           415 out of  17,344    2%
  Number of 4 input LUTs:             2,929 out of  17,344   16%
Logic Distribution:
  Number of occupied Slices:          1,698 out of   8,672   19%
    Number of Slices containing only related logic:   1,698 out of   1,698 100%
    Number of Slices containing unrelated logic:          0 out of   1,698   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       3,000 out of  17,344   17%
    Number used as logic:               879
    Number used as a route-thru:         71
    Number used for Dual Port RAMs:   2,048
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:       2

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 16 out of     250    6%
    IOB Flip Flops:                       1
  Number of RAMB16s:                      9 out of      28   32%
  Number of BUFGMUXs:                     2 out of      24    8%

Average Fanout of Non-Clock Nets:                3.73

Peak Memory Usage:  345 MB
Total REAL time to MAP completion:  1 mins 5 secs 
Total CPU time to MAP completion:   1 mins 2 secs 

Mapping completed.
See MAP report file "keyboard_dino_computer_v12_cw_map.mrp" for details.
