
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800100  000012e2  00001376  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000012e2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000143  00800108  00800108  0000137e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000137e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000013b0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003a8  00000000  00000000  000013ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000035cf  00000000  00000000  00001794  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000018ce  00000000  00000000  00004d63  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001d3d  00000000  00000000  00006631  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000008c0  00000000  00000000  00008370  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000ebf  00000000  00000000  00008c30  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001d2b  00000000  00000000  00009aef  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002a8  00000000  00000000  0000b81a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 28 00 	jmp	0x50	; 0x50 <__ctors_end>
       4:	0c 94 b6 02 	jmp	0x56c	; 0x56c <__vector_1>
       8:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
       c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      10:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      14:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      18:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      1c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      20:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      24:	0c 94 9d 00 	jmp	0x13a	; 0x13a <__vector_9>
      28:	0c 94 fa 08 	jmp	0x11f4	; 0x11f4 <__vector_10>
      2c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      30:	0c 94 f0 04 	jmp	0x9e0	; 0x9e0 <__vector_12>
      34:	0c 94 83 05 	jmp	0xb06	; 0xb06 <__vector_13>
      38:	0c 94 32 07 	jmp	0xe64	; 0xe64 <__vector_14>
      3c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__vector_15>
      40:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      44:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      48:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      4c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>

00000050 <__ctors_end>:
      50:	11 24       	eor	r1, r1
      52:	1f be       	out	0x3f, r1	; 63
      54:	cf ef       	ldi	r28, 0xFF	; 255
      56:	d2 e0       	ldi	r29, 0x02	; 2
      58:	de bf       	out	0x3e, r29	; 62
      5a:	cd bf       	out	0x3d, r28	; 61

0000005c <__do_copy_data>:
      5c:	11 e0       	ldi	r17, 0x01	; 1
      5e:	a0 e0       	ldi	r26, 0x00	; 0
      60:	b1 e0       	ldi	r27, 0x01	; 1
      62:	e2 ee       	ldi	r30, 0xE2	; 226
      64:	f2 e1       	ldi	r31, 0x12	; 18
      66:	02 c0       	rjmp	.+4      	; 0x6c <__do_copy_data+0x10>
      68:	05 90       	lpm	r0, Z+
      6a:	0d 92       	st	X+, r0
      6c:	a8 30       	cpi	r26, 0x08	; 8
      6e:	b1 07       	cpc	r27, r17
      70:	d9 f7       	brne	.-10     	; 0x68 <__do_copy_data+0xc>

00000072 <__do_clear_bss>:
      72:	22 e0       	ldi	r18, 0x02	; 2
      74:	a8 e0       	ldi	r26, 0x08	; 8
      76:	b1 e0       	ldi	r27, 0x01	; 1
      78:	01 c0       	rjmp	.+2      	; 0x7c <.do_clear_bss_start>

0000007a <.do_clear_bss_loop>:
      7a:	1d 92       	st	X+, r1

0000007c <.do_clear_bss_start>:
      7c:	ab 34       	cpi	r26, 0x4B	; 75
      7e:	b2 07       	cpc	r27, r18
      80:	e1 f7       	brne	.-8      	; 0x7a <.do_clear_bss_loop>
      82:	0e 94 f7 03 	call	0x7ee	; 0x7ee <main>
      86:	0c 94 6f 09 	jmp	0x12de	; 0x12de <_exit>

0000008a <__bad_interrupt>:
      8a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000008e <Init_ADC_Module>:

****************************************************************************/
void Start_ADC_Measurement(void)
{
    // Writing this bit kicks off the ADC measurement
    ADCSRA |= (1<<ADSC);
      8e:	ec e7       	ldi	r30, 0x7C	; 124
      90:	f0 e0       	ldi	r31, 0x00	; 0
      92:	80 81       	ld	r24, Z
      94:	8f 7b       	andi	r24, 0xBF	; 191
      96:	80 83       	st	Z, r24
      98:	a7 e7       	ldi	r26, 0x77	; 119
      9a:	b0 e0       	ldi	r27, 0x00	; 0
      9c:	8c 91       	ld	r24, X
      9e:	8b 7f       	andi	r24, 0xFB	; 251
      a0:	8c 93       	st	X, r24
      a2:	80 81       	ld	r24, Z
      a4:	88 60       	ori	r24, 0x08	; 8
      a6:	80 83       	st	Z, r24
      a8:	80 81       	ld	r24, Z
      aa:	88 7f       	andi	r24, 0xF8	; 248
      ac:	80 83       	st	Z, r24
      ae:	ea e7       	ldi	r30, 0x7A	; 122
      b0:	f0 e0       	ldi	r31, 0x00	; 0
      b2:	80 81       	ld	r24, Z
      b4:	88 68       	ori	r24, 0x88	; 136
      b6:	80 83       	st	Z, r24
      b8:	80 81       	ld	r24, Z
      ba:	88 7f       	andi	r24, 0xF8	; 248
      bc:	80 83       	st	Z, r24
      be:	08 95       	ret

000000c0 <__vector_15>:
    Description
        Handles ADC specific interrupts

****************************************************************************/
ISR(ADC_vect)
{
      c0:	1f 92       	push	r1
      c2:	0f 92       	push	r0
      c4:	0f b6       	in	r0, 0x3f	; 63
      c6:	0f 92       	push	r0
      c8:	11 24       	eor	r1, r1
      ca:	8f 93       	push	r24
      cc:	9f 93       	push	r25
      ce:	ef 93       	push	r30
      d0:	ff 93       	push	r31
    // Clear ADC Interrupt Flag
    ADCSRA |= (1<<ADIF);
      d2:	ea e7       	ldi	r30, 0x7A	; 122
      d4:	f0 e0       	ldi	r31, 0x00	; 0
      d6:	80 81       	ld	r24, Z
      d8:	80 61       	ori	r24, 0x10	; 16
      da:	80 83       	st	Z, r24
    // Get ADC from 2, 8-bit regs,
    //      no need for atomic because we are
    //      in an ISR which is technically an
    //      atomic section
    Last_ADC_Value = ADC;
      dc:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
      e0:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
      e4:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
      e8:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
      ec:	ff 91       	pop	r31
      ee:	ef 91       	pop	r30
      f0:	9f 91       	pop	r25
      f2:	8f 91       	pop	r24
      f4:	0f 90       	pop	r0
      f6:	0f be       	out	0x3f, r0	; 63
      f8:	0f 90       	pop	r0
      fa:	1f 90       	pop	r1
      fc:	18 95       	reti

000000fe <stop_signal>:
    }
    else
    {
        return true;
    }
}
      fe:	60 e0       	ldi	r22, 0x00	; 0
     100:	81 e0       	ldi	r24, 0x01	; 1
     102:	0e 94 c1 05 	call	0xb82	; 0xb82 <Set_PWM_Duty_Cycle>
     106:	08 95       	ret

00000108 <Init_Analog_Servo_Driver>:
     108:	60 e0       	ldi	r22, 0x00	; 0
     10a:	70 e0       	ldi	r23, 0x00	; 0
     10c:	cb 01       	movw	r24, r22
     10e:	0e 94 7f 00 	call	0xfe	; 0xfe <stop_signal>
     112:	e3 e8       	ldi	r30, 0x83	; 131
     114:	f0 e0       	ldi	r31, 0x00	; 0
     116:	80 81       	ld	r24, Z
     118:	8f 7d       	andi	r24, 0xDF	; 223
     11a:	80 83       	st	Z, r24
     11c:	2b 98       	cbi	0x05, 3	; 5
     11e:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <__data_end>
     122:	ef e6       	ldi	r30, 0x6F	; 111
     124:	f0 e0       	ldi	r31, 0x00	; 0
     126:	80 81       	ld	r24, Z
     128:	81 60       	ori	r24, 0x01	; 1
     12a:	80 83       	st	Z, r24
     12c:	6f e7       	ldi	r22, 0x7F	; 127
     12e:	70 e0       	ldi	r23, 0x00	; 0
     130:	89 e0       	ldi	r24, 0x09	; 9
     132:	91 e0       	ldi	r25, 0x01	; 1
     134:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <Register_Timer>
     138:	08 95       	ret

0000013a <__vector_9>:
        -       TOP Interrupt
        3       Do nothing

****************************************************************************/
ISR(TIMER1_OVF_vect)
{
     13a:	1f 92       	push	r1
     13c:	0f 92       	push	r0
     13e:	0f b6       	in	r0, 0x3f	; 63
     140:	0f 92       	push	r0
     142:	11 24       	eor	r1, r1
     144:	8f 93       	push	r24
     146:	ef 93       	push	r30
     148:	ff 93       	push	r31
    // Switch for fastest execution time
    switch (Step)
     14a:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <__data_end>
     14e:	88 23       	and	r24, r24
     150:	19 f0       	breq	.+6      	; 0x158 <__vector_9+0x1e>
     152:	81 30       	cpi	r24, 0x01	; 1
     154:	39 f0       	breq	.+14     	; 0x164 <__vector_9+0x2a>
     156:	0c c0       	rjmp	.+24     	; 0x170 <__vector_9+0x36>
    {
        case STEP0:
            // Enable PWM out on the analog servo drive pin
            TCCR1D |= (1<<ANALOG_SERVO_PWM_EN);
     158:	e3 e8       	ldi	r30, 0x83	; 131
     15a:	f0 e0       	ldi	r31, 0x00	; 0
     15c:	80 81       	ld	r24, Z
     15e:	80 62       	ori	r24, 0x20	; 32
     160:	80 83       	st	Z, r24
            break;
     162:	06 c0       	rjmp	.+12     	; 0x170 <__vector_9+0x36>

        case STEP1:
            // Disable PWM out on the analog servo drive pin
            TCCR1D &= ~(1<<ANALOG_SERVO_PWM_EN);
     164:	e3 e8       	ldi	r30, 0x83	; 131
     166:	f0 e0       	ldi	r31, 0x00	; 0
     168:	80 81       	ld	r24, Z
     16a:	8f 7d       	andi	r24, 0xDF	; 223
     16c:	80 83       	st	Z, r24
            // Drive line low (This order is okay because at TOP
            //  the line should be low, this also seems to have
            //  less jitter based on o'scope-ing)
            ANALOG_SERVO_DRV_PORT &= ~(1<<ANALOG_SERVO_DRV_PIN);
     16e:	2b 98       	cbi	0x05, 3	; 5
        default:
            break;
    }

    // Increment step number for next TOP interrupt
    Step++;
     170:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <__data_end>
     174:	8f 5f       	subi	r24, 0xFF	; 255
    Step &= STEP_BITS_XOR_MASK;
     176:	83 70       	andi	r24, 0x03	; 3
     178:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <__data_end>
}
     17c:	ff 91       	pop	r31
     17e:	ef 91       	pop	r30
     180:	8f 91       	pop	r24
     182:	0f 90       	pop	r0
     184:	0f be       	out	0x3f, r0	; 63
     186:	0f 90       	pop	r0
     188:	1f 90       	pop	r1
     18a:	18 95       	reti

0000018c <CAN_Reset>:
	// Value to Set
	uint8_t Data_2_Write[RX_STATUS_TX_LENGTH] = {MCP_RX_STATUS};
	
	// Call SPI command
	Write_SPI(RX_STATUS_TX_LENGTH, RX_STATUS_RX_LENGTH, Data_2_Write, Variable_2_Set);	
}
     18c:	cf 93       	push	r28
     18e:	df 93       	push	r29
     190:	1f 92       	push	r1
     192:	cd b7       	in	r28, 0x3d	; 61
     194:	de b7       	in	r29, 0x3e	; 62
     196:	80 ec       	ldi	r24, 0xC0	; 192
     198:	89 83       	std	Y+1, r24	; 0x01
     19a:	20 e0       	ldi	r18, 0x00	; 0
     19c:	30 e0       	ldi	r19, 0x00	; 0
     19e:	ae 01       	movw	r20, r28
     1a0:	4f 5f       	subi	r20, 0xFF	; 255
     1a2:	5f 4f       	sbci	r21, 0xFF	; 255
     1a4:	60 e0       	ldi	r22, 0x00	; 0
     1a6:	81 e0       	ldi	r24, 0x01	; 1
     1a8:	0e 94 a5 06 	call	0xd4a	; 0xd4a <Write_SPI>
     1ac:	0f 90       	pop	r0
     1ae:	df 91       	pop	r29
     1b0:	cf 91       	pop	r28
     1b2:	08 95       	ret

000001b4 <CAN_Read>:
     1b4:	cf 93       	push	r28
     1b6:	df 93       	push	r29
     1b8:	00 d0       	rcall	.+0      	; 0x1ba <CAN_Read+0x6>
     1ba:	cd b7       	in	r28, 0x3d	; 61
     1bc:	de b7       	in	r29, 0x3e	; 62
     1be:	9b 01       	movw	r18, r22
     1c0:	93 e0       	ldi	r25, 0x03	; 3
     1c2:	99 83       	std	Y+1, r25	; 0x01
     1c4:	8a 83       	std	Y+2, r24	; 0x02
     1c6:	ae 01       	movw	r20, r28
     1c8:	4f 5f       	subi	r20, 0xFF	; 255
     1ca:	5f 4f       	sbci	r21, 0xFF	; 255
     1cc:	61 e0       	ldi	r22, 0x01	; 1
     1ce:	82 e0       	ldi	r24, 0x02	; 2
     1d0:	0e 94 a5 06 	call	0xd4a	; 0xd4a <Write_SPI>
     1d4:	0f 90       	pop	r0
     1d6:	0f 90       	pop	r0
     1d8:	df 91       	pop	r29
     1da:	cf 91       	pop	r28
     1dc:	08 95       	ret

000001de <CAN_Write>:
     1de:	cf 93       	push	r28
     1e0:	df 93       	push	r29
     1e2:	00 d0       	rcall	.+0      	; 0x1e4 <CAN_Write+0x6>
     1e4:	1f 92       	push	r1
     1e6:	cd b7       	in	r28, 0x3d	; 61
     1e8:	de b7       	in	r29, 0x3e	; 62
     1ea:	92 e0       	ldi	r25, 0x02	; 2
     1ec:	99 83       	std	Y+1, r25	; 0x01
     1ee:	8a 83       	std	Y+2, r24	; 0x02
     1f0:	fb 01       	movw	r30, r22
     1f2:	80 81       	ld	r24, Z
     1f4:	8b 83       	std	Y+3, r24	; 0x03
     1f6:	20 e0       	ldi	r18, 0x00	; 0
     1f8:	30 e0       	ldi	r19, 0x00	; 0
     1fa:	ae 01       	movw	r20, r28
     1fc:	4f 5f       	subi	r20, 0xFF	; 255
     1fe:	5f 4f       	sbci	r21, 0xFF	; 255
     200:	60 e0       	ldi	r22, 0x00	; 0
     202:	83 e0       	ldi	r24, 0x03	; 3
     204:	0e 94 a5 06 	call	0xd4a	; 0xd4a <Write_SPI>
     208:	0f 90       	pop	r0
     20a:	0f 90       	pop	r0
     20c:	0f 90       	pop	r0
     20e:	df 91       	pop	r29
     210:	cf 91       	pop	r28
     212:	08 95       	ret

00000214 <CAN_RTS>:
     214:	cf 93       	push	r28
     216:	df 93       	push	r29
     218:	1f 92       	push	r1
     21a:	cd b7       	in	r28, 0x3d	; 61
     21c:	de b7       	in	r29, 0x3e	; 62
     21e:	81 30       	cpi	r24, 0x01	; 1
     220:	19 f4       	brne	.+6      	; 0x228 <CAN_RTS+0x14>
     222:	81 e8       	ldi	r24, 0x81	; 129
     224:	89 83       	std	Y+1, r24	; 0x01
     226:	07 c0       	rjmp	.+14     	; 0x236 <CAN_RTS+0x22>
     228:	82 30       	cpi	r24, 0x02	; 2
     22a:	19 f4       	brne	.+6      	; 0x232 <CAN_RTS+0x1e>
     22c:	82 e8       	ldi	r24, 0x82	; 130
     22e:	89 83       	std	Y+1, r24	; 0x01
     230:	02 c0       	rjmp	.+4      	; 0x236 <CAN_RTS+0x22>
     232:	84 e8       	ldi	r24, 0x84	; 132
     234:	89 83       	std	Y+1, r24	; 0x01
     236:	20 e0       	ldi	r18, 0x00	; 0
     238:	30 e0       	ldi	r19, 0x00	; 0
     23a:	ae 01       	movw	r20, r28
     23c:	4f 5f       	subi	r20, 0xFF	; 255
     23e:	5f 4f       	sbci	r21, 0xFF	; 255
     240:	60 e0       	ldi	r22, 0x00	; 0
     242:	81 e0       	ldi	r24, 0x01	; 1
     244:	0e 94 a5 06 	call	0xd4a	; 0xd4a <Write_SPI>
     248:	0f 90       	pop	r0
     24a:	df 91       	pop	r29
     24c:	cf 91       	pop	r28
     24e:	08 95       	ret

00000250 <CAN_Bit_Modify>:
        Performs bit modify operation on CAN module

****************************************************************************/

void CAN_Bit_Modify(uint8_t Register_2_Set, uint8_t Bits_2_Change, uint8_t* Value_2_Set)
{
     250:	cf 93       	push	r28
     252:	df 93       	push	r29
     254:	00 d0       	rcall	.+0      	; 0x256 <CAN_Bit_Modify+0x6>
     256:	00 d0       	rcall	.+0      	; 0x258 <CAN_Bit_Modify+0x8>
     258:	cd b7       	in	r28, 0x3d	; 61
     25a:	de b7       	in	r29, 0x3e	; 62
        Mask_Byte |= (1 << Bits_2_Change[i]);
    }
	*/
    
    // Value to Set
    uint8_t Data_2_Write[BM_TX_LENGTH] = {MCP_BITMOD, Register_2_Set, Bits_2_Change, Value_2_Set[0]};
     25c:	95 e0       	ldi	r25, 0x05	; 5
     25e:	99 83       	std	Y+1, r25	; 0x01
     260:	8a 83       	std	Y+2, r24	; 0x02
     262:	6b 83       	std	Y+3, r22	; 0x03
     264:	fa 01       	movw	r30, r20
     266:	80 81       	ld	r24, Z
     268:	8c 83       	std	Y+4, r24	; 0x04
    
    // Call SPI command
    Write_SPI(BM_TX_LENGTH, BM_RX_LENGTH, Data_2_Write, NULL);
     26a:	20 e0       	ldi	r18, 0x00	; 0
     26c:	30 e0       	ldi	r19, 0x00	; 0
     26e:	ae 01       	movw	r20, r28
     270:	4f 5f       	subi	r20, 0xFF	; 255
     272:	5f 4f       	sbci	r21, 0xFF	; 255
     274:	60 e0       	ldi	r22, 0x00	; 0
     276:	84 e0       	ldi	r24, 0x04	; 4
     278:	0e 94 a5 06 	call	0xd4a	; 0xd4a <Write_SPI>
}
     27c:	0f 90       	pop	r0
     27e:	0f 90       	pop	r0
     280:	0f 90       	pop	r0
     282:	0f 90       	pop	r0
     284:	df 91       	pop	r29
     286:	cf 91       	pop	r28
     288:	08 95       	ret

0000028a <MS_CAN_Initialize_1>:
    Description
        Initializes the CAN module MCP25625

****************************************************************************/
void MS_CAN_Initialize_1(void)
{
     28a:	cf 93       	push	r28
     28c:	df 93       	push	r29
    // Reset the CAN Module and enter in configuration mode
    CAN_Reset();
     28e:	0e 94 c6 00 	call	0x18c	; 0x18c <CAN_Reset>
    
    // Enter configuration mode, abort all pending transmissions and disable one shot mode
    TX_Data[0] = (MODE_CONFIG|ABORT_TX);
     292:	80 e9       	ldi	r24, 0x90	; 144
     294:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <TX_Data>
    CAN_Write(MCP_CANCTRL, TX_Data);
     298:	60 e1       	ldi	r22, 0x10	; 16
     29a:	71 e0       	ldi	r23, 0x01	; 1
     29c:	8f e0       	ldi	r24, 0x0F	; 15
     29e:	0e 94 ef 00 	call	0x1de	; 0x1de <CAN_Write>
	
    // Disable CLKOUT
    TX_Data[0] = CLKOUT_DISABLE;
     2a2:	10 92 10 01 	sts	0x0110, r1	; 0x800110 <TX_Data>
    CAN_Bit_Modify(MCP_CANCTRL, (1 << 2), TX_Data);
     2a6:	40 e1       	ldi	r20, 0x10	; 16
     2a8:	51 e0       	ldi	r21, 0x01	; 1
     2aa:	64 e0       	ldi	r22, 0x04	; 4
     2ac:	8f e0       	ldi	r24, 0x0F	; 15
     2ae:	0e 94 28 01 	call	0x250	; 0x250 <CAN_Bit_Modify>
	
    // Set CNF Bit Time registers for Baud Rate = 312500 b/s
	TX_Data[0] = 0x41;
     2b2:	d1 e4       	ldi	r29, 0x41	; 65
     2b4:	d0 93 10 01 	sts	0x0110, r29	; 0x800110 <TX_Data>
	CAN_Bit_Modify(MCP_CNF1, (1 << 0), TX_Data);
     2b8:	40 e1       	ldi	r20, 0x10	; 16
     2ba:	51 e0       	ldi	r21, 0x01	; 1
     2bc:	61 e0       	ldi	r22, 0x01	; 1
     2be:	8a e2       	ldi	r24, 0x2A	; 42
     2c0:	0e 94 28 01 	call	0x250	; 0x250 <CAN_Bit_Modify>
	TX_Data[0] = 0xF1;
     2c4:	c1 ef       	ldi	r28, 0xF1	; 241
     2c6:	c0 93 10 01 	sts	0x0110, r28	; 0x800110 <TX_Data>
	CAN_Bit_Modify(MCP_CNF2, ((1 << 0)|(1 << 1)|(1 << 2)), TX_Data);
     2ca:	40 e1       	ldi	r20, 0x10	; 16
     2cc:	51 e0       	ldi	r21, 0x01	; 1
     2ce:	67 e0       	ldi	r22, 0x07	; 7
     2d0:	89 e2       	ldi	r24, 0x29	; 41
     2d2:	0e 94 28 01 	call	0x250	; 0x250 <CAN_Bit_Modify>
	TX_Data[0] = 0xF1;
     2d6:	c0 93 10 01 	sts	0x0110, r28	; 0x800110 <TX_Data>
	CAN_Bit_Modify(MCP_CNF2, ((1 << 3)|(1 << 4)|(1 << 5)), TX_Data);
     2da:	40 e1       	ldi	r20, 0x10	; 16
     2dc:	51 e0       	ldi	r21, 0x01	; 1
     2de:	68 e3       	ldi	r22, 0x38	; 56
     2e0:	89 e2       	ldi	r24, 0x29	; 41
     2e2:	0e 94 28 01 	call	0x250	; 0x250 <CAN_Bit_Modify>
	TX_Data[0] = 0xF1;
     2e6:	c0 93 10 01 	sts	0x0110, r28	; 0x800110 <TX_Data>
	CAN_Bit_Modify(MCP_CNF2, ((1 << 7)|(1 << 6)), TX_Data);
     2ea:	40 e1       	ldi	r20, 0x10	; 16
     2ec:	51 e0       	ldi	r21, 0x01	; 1
     2ee:	60 ec       	ldi	r22, 0xC0	; 192
     2f0:	89 e2       	ldi	r24, 0x29	; 41
     2f2:	0e 94 28 01 	call	0x250	; 0x250 <CAN_Bit_Modify>
	TX_Data[0] = 0x85;
     2f6:	85 e8       	ldi	r24, 0x85	; 133
     2f8:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <TX_Data>
    CAN_Write(MCP_CNF3, TX_Data);
     2fc:	60 e1       	ldi	r22, 0x10	; 16
     2fe:	71 e0       	ldi	r23, 0x01	; 1
     300:	88 e2       	ldi	r24, 0x28	; 40
     302:	0e 94 ef 00 	call	0x1de	; 0x1de <CAN_Write>
	TX_Data[0] = 0x41;
     306:	d0 93 10 01 	sts	0x0110, r29	; 0x800110 <TX_Data>
	CAN_Bit_Modify(MCP_CNF1, ((1 << 7)|(1 << 6)), TX_Data);
     30a:	40 e1       	ldi	r20, 0x10	; 16
     30c:	51 e0       	ldi	r21, 0x01	; 1
     30e:	60 ec       	ldi	r22, 0xC0	; 192
     310:	8a e2       	ldi	r24, 0x2A	; 42
     312:	0e 94 28 01 	call	0x250	; 0x250 <CAN_Bit_Modify>
}
     316:	df 91       	pop	r29
     318:	cf 91       	pop	r28
     31a:	08 95       	ret

0000031c <MS_CAN_Initialize_2>:
void MS_CAN_Initialize_2(void)
{
    // Set interrupt registers
    
    // Enable all interrupts
    TX_Data[0] = 0xFF;
     31c:	8f ef       	ldi	r24, 0xFF	; 255
     31e:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <TX_Data>
    CAN_Write(MCP_CANINTE, TX_Data);
     322:	60 e1       	ldi	r22, 0x10	; 16
     324:	71 e0       	ldi	r23, 0x01	; 1
     326:	8b e2       	ldi	r24, 0x2B	; 43
     328:	0e 94 ef 00 	call	0x1de	; 0x1de <CAN_Write>

    // Set up TX Buffer 0
    TX_Data[0] = MCP_TXB_TXP10_M; // Highest message priority
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <TX_Data>
    CAN_Write(MCP_TXB0CTRL, TX_Data);
     332:	60 e1       	ldi	r22, 0x10	; 16
     334:	71 e0       	ldi	r23, 0x01	; 1
     336:	80 e3       	ldi	r24, 0x30	; 48
     338:	0e 94 ef 00 	call	0x1de	; 0x1de <CAN_Write>
    
    // Set RTS pins as digital inputs
    TX_Data[0] = 0;
     33c:	10 92 10 01 	sts	0x0110, r1	; 0x800110 <TX_Data>
    CAN_Write(MCP_RTSCTRL, TX_Data);
     340:	60 e1       	ldi	r22, 0x10	; 16
     342:	71 e0       	ldi	r23, 0x01	; 1
     344:	8d e0       	ldi	r24, 0x0D	; 13
     346:	0e 94 ef 00 	call	0x1de	; 0x1de <CAN_Write>
    
    // Set identifier of TX Buffer 0 to 1
    TX_Data[0] = 0;
     34a:	10 92 10 01 	sts	0x0110, r1	; 0x800110 <TX_Data>
    CAN_Write(MCP_TXB0SIDH, TX_Data);
     34e:	60 e1       	ldi	r22, 0x10	; 16
     350:	71 e0       	ldi	r23, 0x01	; 1
     352:	81 e3       	ldi	r24, 0x31	; 49
     354:	0e 94 ef 00 	call	0x1de	; 0x1de <CAN_Write>
    TX_Data[0] = 0x20;
     358:	80 e2       	ldi	r24, 0x20	; 32
     35a:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <TX_Data>
    CAN_Write(MCP_TXB0SIDL, TX_Data);
     35e:	60 e1       	ldi	r22, 0x10	; 16
     360:	71 e0       	ldi	r23, 0x01	; 1
     362:	82 e3       	ldi	r24, 0x32	; 50
     364:	0e 94 ef 00 	call	0x1de	; 0x1de <CAN_Write>
    
    // Set identifier of RX Buffer 0 to 0
    TX_Data[0] = 0;
     368:	10 92 10 01 	sts	0x0110, r1	; 0x800110 <TX_Data>
    CAN_Write(MCP_RXF0SIDH, TX_Data);
     36c:	60 e1       	ldi	r22, 0x10	; 16
     36e:	71 e0       	ldi	r23, 0x01	; 1
     370:	80 e0       	ldi	r24, 0x00	; 0
     372:	0e 94 ef 00 	call	0x1de	; 0x1de <CAN_Write>
    CAN_Write(MCP_RXF0SIDL, TX_Data);
     376:	60 e1       	ldi	r22, 0x10	; 16
     378:	71 e0       	ldi	r23, 0x01	; 1
     37a:	81 e0       	ldi	r24, 0x01	; 1
     37c:	0e 94 ef 00 	call	0x1de	; 0x1de <CAN_Write>
    
    TX_Data[0] = 0x60;
     380:	80 e6       	ldi	r24, 0x60	; 96
     382:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <TX_Data>
    CAN_Write(MCP_RXB0CTRL, TX_Data);
     386:	60 e1       	ldi	r22, 0x10	; 16
     388:	71 e0       	ldi	r23, 0x01	; 1
     38a:	0e 94 ef 00 	call	0x1de	; 0x1de <CAN_Write>
    
    // Switch to Normal Mode
    TX_Data[0] = (MCP_NORMAL);
     38e:	10 92 10 01 	sts	0x0110, r1	; 0x800110 <TX_Data>
    CAN_Bit_Modify(MCP_CANCTRL, ((1 << 5)|(1 << 6)|(1 << 7)), TX_Data);
     392:	40 e1       	ldi	r20, 0x10	; 16
     394:	51 e0       	ldi	r21, 0x01	; 1
     396:	60 ee       	ldi	r22, 0xE0	; 224
     398:	8f e0       	ldi	r24, 0x0F	; 15
     39a:	0e 94 28 01 	call	0x250	; 0x250 <CAN_Bit_Modify>
    
    RX_Data[0] = &Recv_Byte;
     39e:	8d e0       	ldi	r24, 0x0D	; 13
     3a0:	91 e0       	ldi	r25, 0x01	; 1
     3a2:	90 93 0f 01 	sts	0x010F, r25	; 0x80010f <RX_Data+0x1>
     3a6:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <RX_Data>
    CAN_Read(MCP_CANSTAT, RX_Data);
     3aa:	6e e0       	ldi	r22, 0x0E	; 14
     3ac:	71 e0       	ldi	r23, 0x01	; 1
     3ae:	8e e0       	ldi	r24, 0x0E	; 14
     3b0:	0e 94 da 00 	call	0x1b4	; 0x1b4 <CAN_Read>
     3b4:	08 95       	ret

000003b6 <Write_Intensity_Data>:

****************************************************************************/
void Write_Intensity_Data(uint8_t * p_LIN_packet, intensity_data_t data_to_write)
{
    intensity_data_t temp = data_to_write;
    memcpy(p_LIN_packet+INTENSITY_DATA_INDEX, &temp, INTENSITY_DATA_LEN);
     3b6:	fc 01       	movw	r30, r24
     3b8:	60 83       	st	Z, r22
     3ba:	08 95       	ret

000003bc <Write_Position_Data>:

****************************************************************************/
void Write_Position_Data(uint8_t * p_LIN_packet, position_data_t data_to_write)
{
    position_data_t temp = data_to_write;
    memcpy(p_LIN_packet+POSITION_DATA_INDEX, &temp, POSITION_DATA_LEN);
     3bc:	fc 01       	movw	r30, r24
     3be:	72 83       	std	Z+2, r23	; 0x02
     3c0:	61 83       	std	Z+1, r22	; 0x01
     3c2:	08 95       	ret

000003c4 <Get_Pointer_To_Slave_Data>:
****************************************************************************/
uint8_t * Get_Pointer_To_Slave_Data(uint8_t * p_master_array, uint8_t slave_num)
{
    // This assumes the first section of the master array corresponds
    //  to the lowest slave number (the first slave)
    return (p_master_array+((slave_num-LOWEST_SLAVE_NUMBER)*LIN_PACKET_LEN));
     3c4:	70 e0       	ldi	r23, 0x00	; 0
     3c6:	61 50       	subi	r22, 0x01	; 1
     3c8:	71 09       	sbc	r23, r1
     3ca:	9b 01       	movw	r18, r22
     3cc:	22 0f       	add	r18, r18
     3ce:	33 1f       	adc	r19, r19
     3d0:	62 0f       	add	r22, r18
     3d2:	73 1f       	adc	r23, r19
}
     3d4:	86 0f       	add	r24, r22
     3d6:	97 1f       	adc	r25, r23
     3d8:	08 95       	ret

000003da <process_event_if_pending>:
        Checks if an particular event is pending and if so, clears it, then
            calls the run functions to process the event

****************************************************************************/
static void process_event_if_pending(uint32_t event_mask)
{
     3da:	cf 92       	push	r12
     3dc:	df 92       	push	r13
     3de:	ef 92       	push	r14
     3e0:	ff 92       	push	r15
     3e2:	0f 93       	push	r16
     3e4:	1f 93       	push	r17

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
    // If this event is pending
    if (event_mask == (Pending_Events & event_mask))
     3e6:	00 91 11 01 	lds	r16, 0x0111	; 0x800111 <Pending_Events>
     3ea:	10 91 12 01 	lds	r17, 0x0112	; 0x800112 <Pending_Events+0x1>
     3ee:	20 91 13 01 	lds	r18, 0x0113	; 0x800113 <Pending_Events+0x2>
     3f2:	30 91 14 01 	lds	r19, 0x0114	; 0x800114 <Pending_Events+0x3>
     3f6:	6b 01       	movw	r12, r22
     3f8:	7c 01       	movw	r14, r24
     3fa:	c0 22       	and	r12, r16
     3fc:	d1 22       	and	r13, r17
     3fe:	e2 22       	and	r14, r18
     400:	f3 22       	and	r15, r19
     402:	6c 15       	cp	r22, r12
     404:	7d 05       	cpc	r23, r13
     406:	8e 05       	cpc	r24, r14
     408:	9f 05       	cpc	r25, r15
     40a:	a1 f4       	brne	.+40     	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
    {
        // Clear Event
        Pending_Events &= ~event_mask;
     40c:	6b 01       	movw	r12, r22
     40e:	7c 01       	movw	r14, r24
     410:	c0 94       	com	r12
     412:	d0 94       	com	r13
     414:	e0 94       	com	r14
     416:	f0 94       	com	r15
     418:	0c 21       	and	r16, r12
     41a:	1d 21       	and	r17, r13
     41c:	2e 21       	and	r18, r14
     41e:	3f 21       	and	r19, r15
     420:	00 93 11 01 	sts	0x0111, r16	; 0x800111 <Pending_Events>
     424:	10 93 12 01 	sts	0x0112, r17	; 0x800112 <Pending_Events+0x1>
     428:	20 93 13 01 	sts	0x0113, r18	; 0x800113 <Pending_Events+0x2>
     42c:	30 93 14 01 	sts	0x0114, r19	; 0x800114 <Pending_Events+0x3>
{
    // If event is pending
    if (is_event_pending(event_mask))
    {
        // Run the services with this event
        Run_Services(event_mask);
     430:	0e 94 90 02 	call	0x520	; 0x520 <Run_Services>
    }
}
     434:	1f 91       	pop	r17
     436:	0f 91       	pop	r16
     438:	ff 90       	pop	r15
     43a:	ef 90       	pop	r14
     43c:	df 90       	pop	r13
     43e:	cf 90       	pop	r12
     440:	08 95       	ret

00000442 <Post_Event>:
    Description
        Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
     442:	0f 93       	push	r16
     444:	1f 93       	push	r17
    // Set flag in event list
    Pending_Events |= event_mask;
     446:	00 91 11 01 	lds	r16, 0x0111	; 0x800111 <Pending_Events>
     44a:	10 91 12 01 	lds	r17, 0x0112	; 0x800112 <Pending_Events+0x1>
     44e:	20 91 13 01 	lds	r18, 0x0113	; 0x800113 <Pending_Events+0x2>
     452:	30 91 14 01 	lds	r19, 0x0114	; 0x800114 <Pending_Events+0x3>
     456:	dc 01       	movw	r26, r24
     458:	cb 01       	movw	r24, r22
     45a:	80 2b       	or	r24, r16
     45c:	91 2b       	or	r25, r17
     45e:	a2 2b       	or	r26, r18
     460:	b3 2b       	or	r27, r19
     462:	80 93 11 01 	sts	0x0111, r24	; 0x800111 <Pending_Events>
     466:	90 93 12 01 	sts	0x0112, r25	; 0x800112 <Pending_Events+0x1>
     46a:	a0 93 13 01 	sts	0x0113, r26	; 0x800113 <Pending_Events+0x2>
     46e:	b0 93 14 01 	sts	0x0114, r27	; 0x800114 <Pending_Events+0x3>
}
     472:	1f 91       	pop	r17
     474:	0f 91       	pop	r16
     476:	08 95       	ret

00000478 <Run_Events>:
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        #if (1 <= NUM_EVENTS)
        process_event_if_pending(EVENT_01);
     478:	61 e0       	ldi	r22, 0x01	; 1
     47a:	70 e0       	ldi	r23, 0x00	; 0
     47c:	80 e0       	ldi	r24, 0x00	; 0
     47e:	90 e0       	ldi	r25, 0x00	; 0
     480:	0e 94 ed 01 	call	0x3da	; 0x3da <process_event_if_pending>
        #endif
        #if (2 <= NUM_EVENTS)
        process_event_if_pending(EVENT_02);
     484:	62 e0       	ldi	r22, 0x02	; 2
     486:	70 e0       	ldi	r23, 0x00	; 0
     488:	80 e0       	ldi	r24, 0x00	; 0
     48a:	90 e0       	ldi	r25, 0x00	; 0
     48c:	0e 94 ed 01 	call	0x3da	; 0x3da <process_event_if_pending>
        #endif
        #if (3 <= NUM_EVENTS)
        process_event_if_pending(EVENT_03);
     490:	64 e0       	ldi	r22, 0x04	; 4
     492:	70 e0       	ldi	r23, 0x00	; 0
     494:	80 e0       	ldi	r24, 0x00	; 0
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	0e 94 ed 01 	call	0x3da	; 0x3da <process_event_if_pending>
        #endif
        #if (4 <= NUM_EVENTS)
        process_event_if_pending(EVENT_04);
     49c:	68 e0       	ldi	r22, 0x08	; 8
     49e:	70 e0       	ldi	r23, 0x00	; 0
     4a0:	80 e0       	ldi	r24, 0x00	; 0
     4a2:	90 e0       	ldi	r25, 0x00	; 0
     4a4:	0e 94 ed 01 	call	0x3da	; 0x3da <process_event_if_pending>
        #endif
        #if (5 <= NUM_EVENTS)
        process_event_if_pending(EVENT_05);
     4a8:	60 e1       	ldi	r22, 0x10	; 16
     4aa:	70 e0       	ldi	r23, 0x00	; 0
     4ac:	80 e0       	ldi	r24, 0x00	; 0
     4ae:	90 e0       	ldi	r25, 0x00	; 0
     4b0:	0e 94 ed 01 	call	0x3da	; 0x3da <process_event_if_pending>
        #endif
        #if (6 <= NUM_EVENTS)
        process_event_if_pending(EVENT_06);
     4b4:	60 e2       	ldi	r22, 0x20	; 32
     4b6:	70 e0       	ldi	r23, 0x00	; 0
     4b8:	80 e0       	ldi	r24, 0x00	; 0
     4ba:	90 e0       	ldi	r25, 0x00	; 0
     4bc:	0e 94 ed 01 	call	0x3da	; 0x3da <process_event_if_pending>
        #endif
        #if (7 <= NUM_EVENTS)
        process_event_if_pending(EVENT_07);
     4c0:	60 e4       	ldi	r22, 0x40	; 64
     4c2:	70 e0       	ldi	r23, 0x00	; 0
     4c4:	80 e0       	ldi	r24, 0x00	; 0
     4c6:	90 e0       	ldi	r25, 0x00	; 0
     4c8:	0e 94 ed 01 	call	0x3da	; 0x3da <process_event_if_pending>
        #endif
        #if (8 <= NUM_EVENTS)
        process_event_if_pending(EVENT_08);
     4cc:	60 e8       	ldi	r22, 0x80	; 128
     4ce:	70 e0       	ldi	r23, 0x00	; 0
     4d0:	80 e0       	ldi	r24, 0x00	; 0
     4d2:	90 e0       	ldi	r25, 0x00	; 0
     4d4:	0e 94 ed 01 	call	0x3da	; 0x3da <process_event_if_pending>
        #endif
        #if (9 <= NUM_EVENTS)
        process_event_if_pending(EVENT_09);
     4d8:	60 e0       	ldi	r22, 0x00	; 0
     4da:	71 e0       	ldi	r23, 0x01	; 1
     4dc:	80 e0       	ldi	r24, 0x00	; 0
     4de:	90 e0       	ldi	r25, 0x00	; 0
     4e0:	0e 94 ed 01 	call	0x3da	; 0x3da <process_event_if_pending>
        #endif
        #if (10 <= NUM_EVENTS)
        process_event_if_pending(EVENT_10);
     4e4:	60 e0       	ldi	r22, 0x00	; 0
     4e6:	72 e0       	ldi	r23, 0x02	; 2
     4e8:	80 e0       	ldi	r24, 0x00	; 0
     4ea:	90 e0       	ldi	r25, 0x00	; 0
     4ec:	0e 94 ed 01 	call	0x3da	; 0x3da <process_event_if_pending>
        #endif
        #if (11 <= NUM_EVENTS)
        process_event_if_pending(EVENT_11);
     4f0:	60 e0       	ldi	r22, 0x00	; 0
     4f2:	74 e0       	ldi	r23, 0x04	; 4
     4f4:	80 e0       	ldi	r24, 0x00	; 0
     4f6:	90 e0       	ldi	r25, 0x00	; 0
     4f8:	0e 94 ed 01 	call	0x3da	; 0x3da <process_event_if_pending>
        process_event_if_pending(EVENT_31);
        #endif
        #if (32 <= NUM_EVENTS)
        process_event_if_pending(EVENT_32);
        #endif
    }
     4fc:	bd cf       	rjmp	.-134    	; 0x478 <Run_Events>

000004fe <Initialize_Framework>:
****************************************************************************/
void Initialize_Framework(void)
{
    // Call all initializers
    #ifdef INITIALIZER_00
    INITIALIZER_00();
     4fe:	0e 94 46 08 	call	0x108c	; 0x108c <Init_Timer_Module>
    #endif
    #ifdef INITIALIZER_01
    INITIALIZER_01();
     502:	0e 94 e6 03 	call	0x7cc	; 0x7cc <Init_LIN_XCVR_WD_Kicker>
    #endif
    #ifdef INITIALIZER_02
    INITIALIZER_02();
     506:	0e 94 99 05 	call	0xb32	; 0xb32 <Init_PWM_Module>
    #endif
    #ifdef INITIALIZER_03
    INITIALIZER_03();
     50a:	0e 94 a1 02 	call	0x542	; 0x542 <Init_IOC_Module>
    #endif
    #ifdef INITIALIZER_04
    INITIALIZER_04();
     50e:	0e 94 47 00 	call	0x8e	; 0x8e <Init_ADC_Module>
    #endif
    #ifdef INITIALIZER_05
    INITIALIZER_05();
     512:	0e 94 84 00 	call	0x108	; 0x108 <Init_Analog_Servo_Driver>
    #endif
    #ifdef INITIALIZER_06
    INITIALIZER_06();
     516:	0e 94 f5 07 	call	0xfea	; 0xfea <Init_SPI_Service>
    #endif
    #ifdef INITIALIZER_07
    INITIALIZER_07();
     51a:	0e 94 1c 04 	call	0x838	; 0x838 <Init_Master_Service>
     51e:	08 95       	ret

00000520 <Run_Services>:
        Calls the services which process events, 
            can service up to 99 functions

****************************************************************************/
void Run_Services(uint32_t event)
{
     520:	cf 92       	push	r12
     522:	df 92       	push	r13
     524:	ef 92       	push	r14
     526:	ff 92       	push	r15
     528:	6b 01       	movw	r12, r22
     52a:	7c 01       	movw	r14, r24
    // Call all services
    #ifdef SERVICE_00
    SERVICE_00(event);
     52c:	0e 94 62 04 	call	0x8c4	; 0x8c4 <Run_Master_Service>
    #endif
    #ifdef SERVICE_01
    SERVICE_01(event);
     530:	c7 01       	movw	r24, r14
     532:	b6 01       	movw	r22, r12
     534:	0e 94 f8 07 	call	0xff0	; 0xff0 <Run_SPI_Service>
    SERVICE_14(event);
    #endif
    #ifdef SERVICE_15
    SERVICE_15(event);
    #endif
}
     538:	ff 90       	pop	r15
     53a:	ef 90       	pop	r14
     53c:	df 90       	pop	r13
     53e:	cf 90       	pop	r12
     540:	08 95       	ret

00000542 <Init_IOC_Module>:
    // The I/O Clock has no reason to be halted currently, but if it is
    // i.e. when it is coming out of sleep mode, I/O clock requires to be
    // enabled.
         
    // Setting up PB6 as an input pin
    DDRB &= ~(1<<INT0_PIN);
     542:	26 98       	cbi	0x04, 6	; 4
         
    // Set External Interrupt Control Register A to detect toggles.
    EICRA &= ~(1<<ISC00);
     544:	e9 e6       	ldi	r30, 0x69	; 105
     546:	f0 e0       	ldi	r31, 0x00	; 0
     548:	80 81       	ld	r24, Z
     54a:	8e 7f       	andi	r24, 0xFE	; 254
     54c:	80 83       	st	Z, r24
    EICRA |= (1<<ISC01);
     54e:	80 81       	ld	r24, Z
     550:	82 60       	ori	r24, 0x02	; 2
     552:	80 83       	st	Z, r24
         
    // When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) 
    // is set (one), the external pin interrupt is enabled.
    EIMSK |= (1<<INT0);
     554:	e8 9a       	sbi	0x1d, 0	; 29
         
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
     556:	e0 9a       	sbi	0x1c, 0	; 28
     558:	08 95       	ret

0000055a <query_counter>:
}

uint32_t query_counter(void)
{
	return counter;
     55a:	60 91 16 01 	lds	r22, 0x0116	; 0x800116 <counter>
     55e:	70 91 17 01 	lds	r23, 0x0117	; 0x800117 <counter+0x1>
     562:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <counter+0x2>
     566:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <counter+0x3>
}
     56a:	08 95       	ret

0000056c <__vector_1>:
    Description
        Handles IOC specific interrupts

****************************************************************************/
ISR(INT0_vect)
{
     56c:	1f 92       	push	r1
     56e:	0f 92       	push	r0
     570:	0f b6       	in	r0, 0x3f	; 63
     572:	0f 92       	push	r0
     574:	11 24       	eor	r1, r1
     576:	2f 93       	push	r18
     578:	3f 93       	push	r19
     57a:	4f 93       	push	r20
     57c:	5f 93       	push	r21
     57e:	6f 93       	push	r22
     580:	7f 93       	push	r23
     582:	8f 93       	push	r24
     584:	9f 93       	push	r25
     586:	af 93       	push	r26
     588:	bf 93       	push	r27
     58a:	ef 93       	push	r30
     58c:	ff 93       	push	r31
     58e:	cf 93       	push	r28
     590:	df 93       	push	r29
     592:	1f 92       	push	r1
     594:	cd b7       	in	r28, 0x3d	; 61
     596:	de b7       	in	r29, 0x3e	; 62
	counter++;
     598:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <counter>
     59c:	90 91 17 01 	lds	r25, 0x0117	; 0x800117 <counter+0x1>
     5a0:	a0 91 18 01 	lds	r26, 0x0118	; 0x800118 <counter+0x2>
     5a4:	b0 91 19 01 	lds	r27, 0x0119	; 0x800119 <counter+0x3>
     5a8:	01 96       	adiw	r24, 0x01	; 1
     5aa:	a1 1d       	adc	r26, r1
     5ac:	b1 1d       	adc	r27, r1
     5ae:	80 93 16 01 	sts	0x0116, r24	; 0x800116 <counter>
     5b2:	90 93 17 01 	sts	0x0117, r25	; 0x800117 <counter+0x1>
     5b6:	a0 93 18 01 	sts	0x0118, r26	; 0x800118 <counter+0x2>
     5ba:	b0 93 19 01 	sts	0x0119, r27	; 0x800119 <counter+0x3>
    // Clear External Interrupt Flag
    // EIFR |= (1<<INTF0);
	RecvList[0] = &Recv2;
     5be:	85 e1       	ldi	r24, 0x15	; 21
     5c0:	91 e0       	ldi	r25, 0x01	; 1
     5c2:	90 93 4a 02 	sts	0x024A, r25	; 0x80024a <RecvList+0x1>
     5c6:	80 93 49 02 	sts	0x0249, r24	; 0x800249 <RecvList>
	CAN_Read(MCP_RXB0D0, RecvList);
     5ca:	69 e4       	ldi	r22, 0x49	; 73
     5cc:	72 e0       	ldi	r23, 0x02	; 2
     5ce:	86 e6       	ldi	r24, 0x66	; 102
     5d0:	0e 94 da 00 	call	0x1b4	; 0x1b4 <CAN_Read>
	uint8_t TX_Data[1] = {0};
     5d4:	19 82       	std	Y+1, r1	; 0x01
	CAN_Bit_Modify(MCP_CANINTF, 0xFF, TX_Data); 
     5d6:	ae 01       	movw	r20, r28
     5d8:	4f 5f       	subi	r20, 0xFF	; 255
     5da:	5f 4f       	sbci	r21, 0xFF	; 255
     5dc:	6f ef       	ldi	r22, 0xFF	; 255
     5de:	8c e2       	ldi	r24, 0x2C	; 44
     5e0:	0e 94 28 01 	call	0x250	; 0x250 <CAN_Bit_Modify>
	//CAN_Write(MCP_CANINTF, TX_Data);	
}
     5e4:	0f 90       	pop	r0
     5e6:	df 91       	pop	r29
     5e8:	cf 91       	pop	r28
     5ea:	ff 91       	pop	r31
     5ec:	ef 91       	pop	r30
     5ee:	bf 91       	pop	r27
     5f0:	af 91       	pop	r26
     5f2:	9f 91       	pop	r25
     5f4:	8f 91       	pop	r24
     5f6:	7f 91       	pop	r23
     5f8:	6f 91       	pop	r22
     5fa:	5f 91       	pop	r21
     5fc:	4f 91       	pop	r20
     5fe:	3f 91       	pop	r19
     600:	2f 91       	pop	r18
     602:	0f 90       	pop	r0
     604:	0f be       	out	0x3f, r0	; 63
     606:	0f 90       	pop	r0
     608:	1f 90       	pop	r1
     60a:	18 95       	reti

0000060c <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
     60c:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
     60e:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
     610:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
     612:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
     614:	90 e8       	ldi	r25, 0x80	; 128
     616:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
     61a:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
     61e:	ed ec       	ldi	r30, 0xCD	; 205
     620:	f0 e0       	ldi	r31, 0x00	; 0
     622:	10 82       	st	Z, r1
     624:	ae ec       	ldi	r26, 0xCE	; 206
     626:	b0 e0       	ldi	r27, 0x00	; 0
     628:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
     62a:	25 2f       	mov	r18, r21
     62c:	33 27       	eor	r19, r19
     62e:	2c 93       	st	X, r18
     630:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
     632:	80 34       	cpi	r24, 0x40	; 64
     634:	21 f4       	brne	.+8      	; 0x63e <lin_init+0x32>
    			Lin_1x_enable();
     636:	88 e4       	ldi	r24, 0x48	; 72
     638:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
     63c:	05 c0       	rjmp	.+10     	; 0x648 <lin_init+0x3c>
    } else if (l_type == LIN_2X) {
     63e:	81 11       	cpse	r24, r1
     640:	0d c0       	rjmp	.+26     	; 0x65c <lin_init+0x50>
    			Lin_2x_enable();
     642:	88 e0       	ldi	r24, 0x08	; 8
     644:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
     648:	8f e0       	ldi	r24, 0x0F	; 15
     64a:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
    // Disable resync for the master only
    if (IS_MASTER_NODE)
    {
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
     64e:	ec ec       	ldi	r30, 0xCC	; 204
     650:	f0 e0       	ldi	r31, 0x00	; 0
     652:	80 81       	ld	r24, Z
     654:	80 68       	ori	r24, 0x80	; 128
     656:	80 83       	st	Z, r24
    }
    
    return 1;
     658:	81 e0       	ldi	r24, 0x01	; 1
     65a:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
     65c:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
}
     65e:	08 95       	ret

00000660 <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
     660:	e8 ec       	ldi	r30, 0xC8	; 200
     662:	f0 e0       	ldi	r31, 0x00	; 0
     664:	90 81       	ld	r25, Z
     666:	9c 7f       	andi	r25, 0xFC	; 252
     668:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. “Break-in-Data” behavior”)
    				
    if (l_type == LIN_1X) {
     66a:	80 34       	cpi	r24, 0x40	; 64
     66c:	c1 f4       	brne	.+48     	; 0x69e <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
     66e:	e0 ed       	ldi	r30, 0xD0	; 208
     670:	f0 e0       	ldi	r31, 0x00	; 0
     672:	80 81       	ld	r24, Z
     674:	80 7f       	andi	r24, 0xF0	; 240
     676:	80 83       	st	Z, r24
     678:	80 81       	ld	r24, Z
     67a:	6f 70       	andi	r22, 0x0F	; 15
     67c:	68 2b       	or	r22, r24
     67e:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
     680:	80 81       	ld	r24, Z
     682:	8f 7c       	andi	r24, 0xCF	; 207
     684:	80 83       	st	Z, r24
     686:	80 81       	ld	r24, Z
     688:	50 e0       	ldi	r21, 0x00	; 0
     68a:	4c 5f       	subi	r20, 0xFC	; 252
     68c:	5f 4f       	sbci	r21, 0xFF	; 255
     68e:	44 0f       	add	r20, r20
     690:	55 1f       	adc	r21, r21
     692:	44 0f       	add	r20, r20
     694:	55 1f       	adc	r21, r21
     696:	40 73       	andi	r20, 0x30	; 48
     698:	48 2b       	or	r20, r24
     69a:	40 83       	st	Z, r20
     69c:	0b c0       	rjmp	.+22     	; 0x6b4 <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
     69e:	81 11       	cpse	r24, r1
     6a0:	13 c0       	rjmp	.+38     	; 0x6c8 <lin_tx_header+0x68>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
     6a2:	e0 ed       	ldi	r30, 0xD0	; 208
     6a4:	f0 e0       	ldi	r31, 0x00	; 0
     6a6:	80 81       	ld	r24, Z
     6a8:	80 7c       	andi	r24, 0xC0	; 192
     6aa:	80 83       	st	Z, r24
     6ac:	80 81       	ld	r24, Z
     6ae:	6f 73       	andi	r22, 0x3F	; 63
     6b0:	68 2b       	or	r22, r24
     6b2:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
     6b4:	e8 ec       	ldi	r30, 0xC8	; 200
     6b6:	f0 e0       	ldi	r31, 0x00	; 0
     6b8:	80 81       	ld	r24, Z
     6ba:	8c 7f       	andi	r24, 0xFC	; 252
     6bc:	80 83       	st	Z, r24
     6be:	80 81       	ld	r24, Z
     6c0:	81 60       	ori	r24, 0x01	; 1
     6c2:	80 83       	st	Z, r24
    return 1;
     6c4:	81 e0       	ldi	r24, 0x01	; 1
     6c6:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
     6c8:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
     6ca:	08 95       	ret

000006cc <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
     6cc:	80 34       	cpi	r24, 0x40	; 64
     6ce:	31 f4       	brne	.+12     	; 0x6dc <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
     6d0:	e8 ec       	ldi	r30, 0xC8	; 200
     6d2:	f0 e0       	ldi	r31, 0x00	; 0
     6d4:	80 81       	ld	r24, Z
     6d6:	80 64       	ori	r24, 0x40	; 64
     6d8:	80 83       	st	Z, r24
     6da:	09 c0       	rjmp	.+18     	; 0x6ee <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
     6dc:	81 11       	cpse	r24, r1
     6de:	11 c0       	rjmp	.+34     	; 0x702 <lin_rx_response+0x36>
        Lin_2x_set_type();              // Change is necessary                                        
     6e0:	e8 ec       	ldi	r30, 0xC8	; 200
     6e2:	f0 e0       	ldi	r31, 0x00	; 0
     6e4:	80 81       	ld	r24, Z
     6e6:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
     6e8:	6f 70       	andi	r22, 0x0F	; 15
     6ea:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
     6ee:	e8 ec       	ldi	r30, 0xC8	; 200
     6f0:	f0 e0       	ldi	r31, 0x00	; 0
     6f2:	80 81       	ld	r24, Z
     6f4:	8c 7f       	andi	r24, 0xFC	; 252
     6f6:	80 83       	st	Z, r24
     6f8:	80 81       	ld	r24, Z
     6fa:	82 60       	ori	r24, 0x02	; 2
     6fc:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
     6fe:	81 e0       	ldi	r24, 0x01	; 1
     700:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
     702:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
     704:	08 95       	ret

00000706 <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
     706:	80 34       	cpi	r24, 0x40	; 64
     708:	31 f4       	brne	.+12     	; 0x716 <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
     70a:	e8 ec       	ldi	r30, 0xC8	; 200
     70c:	f0 e0       	ldi	r31, 0x00	; 0
     70e:	80 81       	ld	r24, Z
     710:	80 64       	ori	r24, 0x40	; 64
     712:	80 83       	st	Z, r24
     714:	0b c0       	rjmp	.+22     	; 0x72c <lin_tx_response+0x26>
    } else if (l_type == LIN_2X) {                                                                                                                               
     716:	81 11       	cpse	r24, r1
     718:	25 c0       	rjmp	.+74     	; 0x764 <lin_tx_response+0x5e>
        Lin_2x_set_type();				// Change is necessary                                           
     71a:	e8 ec       	ldi	r30, 0xC8	; 200
     71c:	f0 e0       	ldi	r31, 0x00	; 0
     71e:	80 81       	ld	r24, Z
     720:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
     722:	84 2f       	mov	r24, r20
     724:	82 95       	swap	r24
     726:	80 7f       	andi	r24, 0xF0	; 240
     728:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
     72c:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
     730:	44 23       	and	r20, r20
     732:	71 f0       	breq	.+28     	; 0x750 <lin_tx_response+0x4a>
     734:	fb 01       	movw	r30, r22
     736:	41 50       	subi	r20, 0x01	; 1
     738:	50 e0       	ldi	r21, 0x00	; 0
     73a:	4f 5f       	subi	r20, 0xFF	; 255
     73c:	5f 4f       	sbci	r21, 0xFF	; 255
     73e:	64 0f       	add	r22, r20
     740:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
     742:	a2 ed       	ldi	r26, 0xD2	; 210
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	81 91       	ld	r24, Z+
     748:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
     74a:	e6 17       	cp	r30, r22
     74c:	f7 07       	cpc	r31, r23
     74e:	d9 f7       	brne	.-10     	; 0x746 <lin_tx_response+0x40>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
     750:	e8 ec       	ldi	r30, 0xC8	; 200
     752:	f0 e0       	ldi	r31, 0x00	; 0
     754:	80 81       	ld	r24, Z
     756:	8c 7f       	andi	r24, 0xFC	; 252
     758:	80 83       	st	Z, r24
     75a:	80 81       	ld	r24, Z
     75c:	83 60       	ori	r24, 0x03	; 3
     75e:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
     760:	81 e0       	ldi	r24, 0x01	; 1
     762:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
     764:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
     766:	08 95       	ret

00000768 <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
     768:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
     76c:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
     76e:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
     772:	22 23       	and	r18, r18
     774:	71 f0       	breq	.+28     	; 0x792 <lin_get_response+0x2a>
     776:	fc 01       	movw	r30, r24
     778:	21 50       	subi	r18, 0x01	; 1
     77a:	30 e0       	ldi	r19, 0x00	; 0
     77c:	2f 5f       	subi	r18, 0xFF	; 255
     77e:	3f 4f       	sbci	r19, 0xFF	; 255
     780:	82 0f       	add	r24, r18
     782:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
     784:	a2 ed       	ldi	r26, 0xD2	; 210
     786:	b0 e0       	ldi	r27, 0x00	; 0
     788:	2c 91       	ld	r18, X
     78a:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
     78c:	e8 17       	cp	r30, r24
     78e:	f9 07       	cpc	r31, r25
     790:	d9 f7       	brne	.-10     	; 0x788 <lin_get_response+0x20>
     792:	08 95       	ret

00000794 <kick_LIN_XCVR_WD>:

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
    // Flip Parity
    Parity ^= 1;
     794:	90 91 1a 01 	lds	r25, 0x011A	; 0x80011a <Parity>
     798:	81 e0       	ldi	r24, 0x01	; 1
     79a:	89 27       	eor	r24, r25
     79c:	80 93 1a 01 	sts	0x011A, r24	; 0x80011a <Parity>

    // Kick xcvr watchdog
    if (0 == Parity)
     7a0:	81 11       	cpse	r24, r1
     7a2:	0a c0       	rjmp	.+20     	; 0x7b8 <kick_LIN_XCVR_WD+0x24>
    {
        // PA3 lo
        PORTA &= ~(1<<PINA3);
     7a4:	13 98       	cbi	0x02, 3	; 2
        // Restart timer for kick pulse length
        Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
     7a6:	42 e0       	ldi	r20, 0x02	; 2
     7a8:	50 e0       	ldi	r21, 0x00	; 0
     7aa:	60 e0       	ldi	r22, 0x00	; 0
     7ac:	70 e0       	ldi	r23, 0x00	; 0
     7ae:	8b e1       	ldi	r24, 0x1B	; 27
     7b0:	91 e0       	ldi	r25, 0x01	; 1
     7b2:	0e 94 b9 08 	call	0x1172	; 0x1172 <Start_Timer>
     7b6:	08 95       	ret
    }
    else
    {
        // PA3 hi
        PORTA |= (1<<PINA3);
     7b8:	13 9a       	sbi	0x02, 3	; 2
        // Restart timer for kick frequency
        Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
     7ba:	43 e2       	ldi	r20, 0x23	; 35
     7bc:	50 e0       	ldi	r21, 0x00	; 0
     7be:	60 e0       	ldi	r22, 0x00	; 0
     7c0:	70 e0       	ldi	r23, 0x00	; 0
     7c2:	8b e1       	ldi	r24, 0x1B	; 27
     7c4:	91 e0       	ldi	r25, 0x01	; 1
     7c6:	0e 94 b9 08 	call	0x1172	; 0x1172 <Start_Timer>
     7ca:	08 95       	ret

000007cc <Init_LIN_XCVR_WD_Kicker>:

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
    // Set up PINA3 to kick WD
    PORTA |= (1<<PINA3);
     7cc:	13 9a       	sbi	0x02, 3	; 2
    DDRA |= (1<<PINA3);
     7ce:	0b 9a       	sbi	0x01, 3	; 1

    // Register timer
    Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
     7d0:	6a ec       	ldi	r22, 0xCA	; 202
     7d2:	73 e0       	ldi	r23, 0x03	; 3
     7d4:	8b e1       	ldi	r24, 0x1B	; 27
     7d6:	91 e0       	ldi	r25, 0x01	; 1
     7d8:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <Register_Timer>

    // Start timer
    Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
     7dc:	43 e2       	ldi	r20, 0x23	; 35
     7de:	50 e0       	ldi	r21, 0x00	; 0
     7e0:	60 e0       	ldi	r22, 0x00	; 0
     7e2:	70 e0       	ldi	r23, 0x00	; 0
     7e4:	8b e1       	ldi	r24, 0x1B	; 27
     7e6:	91 e0       	ldi	r25, 0x01	; 1
     7e8:	0e 94 b9 08 	call	0x1172	; 0x1172 <Start_Timer>
     7ec:	08 95       	ret

000007ee <main>:
    // >>> The internal 8 MHz clock is already chosen.

    // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
    // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
    // (p. 38)
    CLKPR = 1 << CLKPCE;
     7ee:	e1 e6       	ldi	r30, 0x61	; 97
     7f0:	f0 e0       	ldi	r31, 0x00	; 0
     7f2:	80 e8       	ldi	r24, 0x80	; 128
     7f4:	80 83       	st	Z, r24
    CLKPR = 0;
     7f6:	10 82       	st	Z, r1
    //      make sure no port pins drive resistive loads
    
    // *******************************
    // CALL INITIALIZERS
    // *******************************
    Initialize_Framework();
     7f8:	0e 94 7f 02 	call	0x4fe	; 0x4fe <Initialize_Framework>
    
    // *******************************
    // ENABLE GLOBAL INTERRUPTS
    // *******************************
    asm("sei");
     7fc:	78 94       	sei

    // *******************************
    // RUN EVENTS SERVICE
    // *******************************
    // Run the events service
    Run_Events();
     7fe:	0e 94 3c 02 	call	0x478	; 0x478 <Run_Events>

    // *******************************
    // C NECESSARY RETURN
    // *******************************
    return 0;
}
     802:	80 e0       	ldi	r24, 0x00	; 0
     804:	90 e0       	ldi	r25, 0x00	; 0
     806:	08 95       	ret

00000808 <ID_schedule_handler>:

****************************************************************************/
static void ID_schedule_handler(uint32_t unused)
{
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
     808:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <Curr_Schedule_ID>
     80c:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
    // If we hit boundary condition, reset counter; otherwise increment
    if (SCHEDULE_END_ID == Curr_Schedule_ID)
     810:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <Curr_Schedule_ID>
     814:	85 30       	cpi	r24, 0x05	; 5
     816:	21 f4       	brne	.+8      	; 0x820 <ID_schedule_handler+0x18>
    {
        Curr_Schedule_ID = SCHEDULE_START_ID;
     818:	82 e0       	ldi	r24, 0x02	; 2
     81a:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <Curr_Schedule_ID>
     81e:	03 c0       	rjmp	.+6      	; 0x826 <ID_schedule_handler+0x1e>
    }
    else
    {
        Curr_Schedule_ID++;
     820:	8f 5f       	subi	r24, 0xFF	; 255
     822:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <Curr_Schedule_ID>
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
    // Update schedule id
    update_curr_schedule_id();
    // Restart timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
     826:	45 e0       	ldi	r20, 0x05	; 5
     828:	50 e0       	ldi	r21, 0x00	; 0
     82a:	60 e0       	ldi	r22, 0x00	; 0
     82c:	70 e0       	ldi	r23, 0x00	; 0
     82e:	82 e2       	ldi	r24, 0x22	; 34
     830:	91 e0       	ldi	r25, 0x01	; 1
     832:	0e 94 b9 08 	call	0x1172	; 0x1172 <Start_Timer>
     836:	08 95       	ret

00000838 <Init_Master_Service>:
    Description
        Initializes the master node

****************************************************************************/
void Init_Master_Service(void)
{
     838:	cf 93       	push	r28
    // Set LIN ID, no need for ADC, we are the master node
    My_Node_ID = MASTER_NODE_ID;
     83a:	10 92 32 01 	sts	0x0132, r1	; 0x800132 <My_Node_ID>
     83e:	c1 e0       	ldi	r28, 0x01	; 1
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    {
        // Write non-commands
        Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, slave_num), INTENSITY_NON_COMMAND);
     840:	6c 2f       	mov	r22, r28
     842:	8c e2       	ldi	r24, 0x2C	; 44
     844:	91 e0       	ldi	r25, 0x01	; 1
     846:	0e 94 e2 01 	call	0x3c4	; 0x3c4 <Get_Pointer_To_Slave_Data>
     84a:	6f ef       	ldi	r22, 0xFF	; 255
     84c:	0e 94 db 01 	call	0x3b6	; 0x3b6 <Write_Intensity_Data>
        Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, slave_num), POSITION_NON_COMMAND);
     850:	6c 2f       	mov	r22, r28
     852:	8c e2       	ldi	r24, 0x2C	; 44
     854:	91 e0       	ldi	r25, 0x01	; 1
     856:	0e 94 e2 01 	call	0x3c4	; 0x3c4 <Get_Pointer_To_Slave_Data>
     85a:	6f ef       	ldi	r22, 0xFF	; 255
     85c:	7f ef       	ldi	r23, 0xFF	; 255
     85e:	0e 94 de 01 	call	0x3bc	; 0x3bc <Write_Position_Data>
     862:	cf 5f       	subi	r28, 0xFF	; 255

****************************************************************************/
static void clear_cmds(void)
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
     864:	c3 30       	cpi	r28, 0x03	; 3
     866:	61 f7       	brne	.-40     	; 0x840 <Init_Master_Service+0x8>

    // Initialize the data arrays to proper things
    clear_cmds();

    // Initialize LIN
    MS_LIN_Initialize(&My_Node_ID, p_My_Command_Data, p_My_Status_Data);
     868:	46 e2       	ldi	r20, 0x26	; 38
     86a:	51 e0       	ldi	r21, 0x01	; 1
     86c:	6c e2       	ldi	r22, 0x2C	; 44
     86e:	71 e0       	ldi	r23, 0x01	; 1
     870:	82 e3       	ldi	r24, 0x32	; 50
     872:	91 e0       	ldi	r25, 0x01	; 1
     874:	0e 94 c5 04 	call	0x98a	; 0x98a <MS_LIN_Initialize>
	
	// Initialize SPI
	MS_SPI_Initialize(&My_Node_ID);
     878:	82 e3       	ldi	r24, 0x32	; 50
     87a:	91 e0       	ldi	r25, 0x01	; 1
     87c:	0e 94 42 06 	call	0xc84	; 0xc84 <MS_SPI_Initialize>
	
	// Register scheduling timer with ID_schedule_handler as 
    //      callback function
    Register_Timer(&Scheduling_Timer, ID_schedule_handler);
     880:	64 e0       	ldi	r22, 0x04	; 4
     882:	74 e0       	ldi	r23, 0x04	; 4
     884:	82 e2       	ldi	r24, 0x22	; 34
     886:	91 e0       	ldi	r25, 0x01	; 1
     888:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <Register_Timer>

    // Kick off scheduling timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
     88c:	45 e0       	ldi	r20, 0x05	; 5
     88e:	50 e0       	ldi	r21, 0x00	; 0
     890:	60 e0       	ldi	r22, 0x00	; 0
     892:	70 e0       	ldi	r23, 0x00	; 0
     894:	82 e2       	ldi	r24, 0x22	; 34
     896:	91 e0       	ldi	r25, 0x01	; 1
     898:	0e 94 b9 08 	call	0x1172	; 0x1172 <Start_Timer>

    // Register test timer & start
    Register_Timer(&Testing_Timer, Post_Event);
     89c:	61 e2       	ldi	r22, 0x21	; 33
     89e:	72 e0       	ldi	r23, 0x02	; 2
     8a0:	83 e0       	ldi	r24, 0x03	; 3
     8a2:	91 e0       	ldi	r25, 0x01	; 1
     8a4:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <Register_Timer>
	
	MS_CAN_Initialize_1();
     8a8:	0e 94 45 01 	call	0x28a	; 0x28a <MS_CAN_Initialize_1>
	
    Start_Timer(&Testing_Timer, 5000);
     8ac:	48 e8       	ldi	r20, 0x88	; 136
     8ae:	53 e1       	ldi	r21, 0x13	; 19
     8b0:	60 e0       	ldi	r22, 0x00	; 0
     8b2:	70 e0       	ldi	r23, 0x00	; 0
     8b4:	83 e0       	ldi	r24, 0x03	; 3
     8b6:	91 e0       	ldi	r25, 0x01	; 1
     8b8:	0e 94 b9 08 	call	0x1172	; 0x1172 <Start_Timer>
    PORTB &= ~(1<<PINB2);
     8bc:	2a 98       	cbi	0x05, 2	; 5
    DDRB |= (1<<PINB2);
     8be:	22 9a       	sbi	0x04, 2	; 4
    //Set_PWM_Duty_Cycle(pwm_channel_a, 10);
}
     8c0:	cf 91       	pop	r28
     8c2:	08 95       	ret

000008c4 <Run_Master_Service>:
        Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
    switch(event_mask)
     8c4:	60 34       	cpi	r22, 0x40	; 64
     8c6:	71 05       	cpc	r23, r1
     8c8:	81 05       	cpc	r24, r1
     8ca:	91 05       	cpc	r25, r1
     8cc:	09 f0       	breq	.+2      	; 0x8d0 <Run_Master_Service+0xc>
     8ce:	5c c0       	rjmp	.+184    	; 0x988 <Run_Master_Service+0xc4>

        case EVT_TEST_TIMEOUT:
			// Initialize CAN module
			//MS_CAN_Initialize();
			
			if (Continue_Init)
     8d0:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <Continue_Init>
     8d4:	88 23       	and	r24, r24
     8d6:	69 f0       	breq	.+26     	; 0x8f2 <Run_Master_Service+0x2e>
			{
				MS_CAN_Initialize_2();
     8d8:	0e 94 8e 01 	call	0x31c	; 0x31c <MS_CAN_Initialize_2>
				Continue_Init = false;
     8dc:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <Continue_Init>
				Start_Timer(&Testing_Timer, 5000);
     8e0:	48 e8       	ldi	r20, 0x88	; 136
     8e2:	53 e1       	ldi	r21, 0x13	; 19
     8e4:	60 e0       	ldi	r22, 0x00	; 0
     8e6:	70 e0       	ldi	r23, 0x00	; 0
     8e8:	83 e0       	ldi	r24, 0x03	; 3
     8ea:	91 e0       	ldi	r25, 0x01	; 1
     8ec:	0e 94 b9 08 	call	0x1172	; 0x1172 <Start_Timer>
     8f0:	40 c0       	rjmp	.+128    	; 0x972 <Run_Master_Service+0xae>
			}
			else
			{
				TX_Data[0] = 1;
     8f2:	81 e0       	ldi	r24, 0x01	; 1
     8f4:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <TX_Data>
				CAN_Write(MCP_TXB0DLC, TX_Data);
     8f8:	60 e2       	ldi	r22, 0x20	; 32
     8fa:	71 e0       	ldi	r23, 0x01	; 1
     8fc:	85 e3       	ldi	r24, 0x35	; 53
     8fe:	0e 94 ef 00 	call	0x1de	; 0x1de <CAN_Write>
				TX_Data[0] = 0x24;
     902:	84 e2       	ldi	r24, 0x24	; 36
     904:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <TX_Data>
				CAN_Write(MCP_TXB0D0, TX_Data);
     908:	60 e2       	ldi	r22, 0x20	; 32
     90a:	71 e0       	ldi	r23, 0x01	; 1
     90c:	86 e3       	ldi	r24, 0x36	; 54
     90e:	0e 94 ef 00 	call	0x1de	; 0x1de <CAN_Write>
				TX_Data[0] = 0;
     912:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <TX_Data>
				CAN_Write(MCP_CANINTF, TX_Data);
     916:	60 e2       	ldi	r22, 0x20	; 32
     918:	71 e0       	ldi	r23, 0x01	; 1
     91a:	8c e2       	ldi	r24, 0x2C	; 44
     91c:	0e 94 ef 00 	call	0x1de	; 0x1de <CAN_Write>
				RecvList[0] = &Recv1;
     920:	8f e1       	ldi	r24, 0x1F	; 31
     922:	91 e0       	ldi	r25, 0x01	; 1
     924:	90 93 4a 02 	sts	0x024A, r25	; 0x80024a <RecvList+0x1>
     928:	80 93 49 02 	sts	0x0249, r24	; 0x800249 <RecvList>
				CAN_Read(MCP_CANINTF, RecvList);
     92c:	69 e4       	ldi	r22, 0x49	; 73
     92e:	72 e0       	ldi	r23, 0x02	; 2
     930:	8c e2       	ldi	r24, 0x2C	; 44
     932:	0e 94 da 00 	call	0x1b4	; 0x1b4 <CAN_Read>
				CAN_Read(MCP_EFLG, RecvList);
     936:	69 e4       	ldi	r22, 0x49	; 73
     938:	72 e0       	ldi	r23, 0x02	; 2
     93a:	8d e2       	ldi	r24, 0x2D	; 45
     93c:	0e 94 da 00 	call	0x1b4	; 0x1b4 <CAN_Read>
				CAN_Read(MCP_CANCTRL, RecvList);
     940:	69 e4       	ldi	r22, 0x49	; 73
     942:	72 e0       	ldi	r23, 0x02	; 2
     944:	8f e0       	ldi	r24, 0x0F	; 15
     946:	0e 94 da 00 	call	0x1b4	; 0x1b4 <CAN_Read>
				TX_Data[0] = 0xFF;
     94a:	8f ef       	ldi	r24, 0xFF	; 255
     94c:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <TX_Data>
				CAN_Bit_Modify(MCP_TXB0CTRL, (1 << 3), TX_Data);
     950:	40 e2       	ldi	r20, 0x20	; 32
     952:	51 e0       	ldi	r21, 0x01	; 1
     954:	68 e0       	ldi	r22, 0x08	; 8
     956:	80 e3       	ldi	r24, 0x30	; 48
     958:	0e 94 28 01 	call	0x250	; 0x250 <CAN_Bit_Modify>
				CAN_RTS(1);
     95c:	81 e0       	ldi	r24, 0x01	; 1
     95e:	0e 94 0a 01 	call	0x214	; 0x214 <CAN_RTS>
				Start_Timer(&Testing_Timer, 250);
     962:	4a ef       	ldi	r20, 0xFA	; 250
     964:	50 e0       	ldi	r21, 0x00	; 0
     966:	60 e0       	ldi	r22, 0x00	; 0
     968:	70 e0       	ldi	r23, 0x00	; 0
     96a:	83 e0       	ldi	r24, 0x03	; 3
     96c:	91 e0       	ldi	r25, 0x01	; 1
     96e:	0e 94 b9 08 	call	0x1172	; 0x1172 <Start_Timer>
            //{
                //position_counter--;
            //}

            #if 1
             parity ^= 1;
     972:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <parity>
     976:	81 e0       	ldi	r24, 0x01	; 1
     978:	89 27       	eor	r24, r25
     97a:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <parity>
             if (parity)
     97e:	88 23       	and	r24, r24
     980:	11 f0       	breq	.+4      	; 0x986 <Run_Master_Service+0xc2>
             {
                 PORTB |= (1<<PINB2);
     982:	2a 9a       	sbi	0x05, 2	; 5
     984:	08 95       	ret
             }
             else
             {
                 PORTB &= ~(1<<PINB2);
     986:	2a 98       	cbi	0x05, 2	; 5
     988:	08 95       	ret

0000098a <MS_LIN_Initialize>:
        Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
    uint8_t * p_status_data)
{
     98a:	ef 92       	push	r14
     98c:	ff 92       	push	r15
     98e:	0f 93       	push	r16
     990:	1f 93       	push	r17
     992:	cf 93       	push	r28
     994:	df 93       	push	r29
     996:	7c 01       	movw	r14, r24
     998:	8b 01       	movw	r16, r22
     99a:	ea 01       	movw	r28, r20
    // 0. Enable the LIN transceiver via PA4 which is connected on ENABLE
    PORTA |= (1<<PINA4);
     99c:	14 9a       	sbi	0x02, 4	; 2
    DDRA |= (1<<PINA4);
     99e:	0c 9a       	sbi	0x01, 4	; 1

    // 1. Call the LIN init function from the driver layer
    // * Arguments are found in lin_drv.h, config.h
    lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
     9a0:	4c e0       	ldi	r20, 0x0C	; 12
     9a2:	50 e0       	ldi	r21, 0x00	; 0
     9a4:	60 e0       	ldi	r22, 0x00	; 0
     9a6:	70 e0       	ldi	r23, 0x00	; 0
     9a8:	80 e0       	ldi	r24, 0x00	; 0
     9aa:	0e 94 06 03 	call	0x60c	; 0x60c <lin_init>

    // 2. Save the pointer to this node's ID
    p_My_Node_ID = p_this_node_id;
     9ae:	f0 92 39 01 	sts	0x0139, r15	; 0x800139 <p_My_Node_ID+0x1>
     9b2:	e0 92 38 01 	sts	0x0138, r14	; 0x800138 <p_My_Node_ID>

    // 3. Save the pointers to the data stores
    p_My_Command_Data = p_command_data;
     9b6:	10 93 37 01 	sts	0x0137, r17	; 0x800137 <p_My_Command_Data+0x1>
     9ba:	00 93 36 01 	sts	0x0136, r16	; 0x800136 <p_My_Command_Data>
    p_My_Status_Data = p_status_data;
     9be:	d0 93 35 01 	sts	0x0135, r29	; 0x800135 <p_My_Status_Data+0x1>
     9c2:	c0 93 34 01 	sts	0x0134, r28	; 0x800134 <p_My_Status_Data>
}
     9c6:	df 91       	pop	r29
     9c8:	cf 91       	pop	r28
     9ca:	1f 91       	pop	r17
     9cc:	0f 91       	pop	r16
     9ce:	ff 90       	pop	r15
     9d0:	ef 90       	pop	r14
     9d2:	08 95       	ret

000009d4 <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
    // Broadcast the LIN header
    lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
     9d4:	40 e0       	ldi	r20, 0x00	; 0
     9d6:	68 2f       	mov	r22, r24
     9d8:	80 e0       	ldi	r24, 0x00	; 0
     9da:	0e 94 30 03 	call	0x660	; 0x660 <lin_tx_header>
     9de:	08 95       	ret

000009e0 <__vector_12>:
    Description
        Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
     9e0:	1f 92       	push	r1
     9e2:	0f 92       	push	r0
     9e4:	0f b6       	in	r0, 0x3f	; 63
     9e6:	0f 92       	push	r0
     9e8:	11 24       	eor	r1, r1
     9ea:	2f 93       	push	r18
     9ec:	3f 93       	push	r19
     9ee:	4f 93       	push	r20
     9f0:	5f 93       	push	r21
     9f2:	6f 93       	push	r22
     9f4:	7f 93       	push	r23
     9f6:	8f 93       	push	r24
     9f8:	9f 93       	push	r25
     9fa:	af 93       	push	r26
     9fc:	bf 93       	push	r27
     9fe:	ef 93       	push	r30
     a00:	ff 93       	push	r31
    // Get interrupt cause
    switch (Lin_get_it())
     a02:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
     a06:	8f 70       	andi	r24, 0x0F	; 15
     a08:	82 30       	cpi	r24, 0x02	; 2
     a0a:	09 f4       	brne	.+2      	; 0xa0e <__vector_12+0x2e>
     a0c:	68 c0       	rjmp	.+208    	; 0xade <__vector_12+0xfe>
     a0e:	84 30       	cpi	r24, 0x04	; 4
     a10:	21 f0       	breq	.+8      	; 0xa1a <__vector_12+0x3a>
     a12:	81 30       	cpi	r24, 0x01	; 1
     a14:	09 f0       	breq	.+2      	; 0xa18 <__vector_12+0x38>
     a16:	66 c0       	rjmp	.+204    	; 0xae4 <__vector_12+0x104>
     a18:	36 c0       	rjmp	.+108    	; 0xa86 <__vector_12+0xa6>

****************************************************************************/
static void lin_id_task(void)
{
    // Create copy of ID, make sure this gives only the lower 6 bits
    uint8_t temp_id = Lin_get_id();
     a1a:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
     a1e:	69 2f       	mov	r22, r25
     a20:	6f 73       	andi	r22, 0x3F	; 63

    // This ID matches my ID. It must be a command sent from the master.
    if (temp_id == *p_My_Node_ID)
     a22:	e0 91 38 01 	lds	r30, 0x0138	; 0x800138 <p_My_Node_ID>
     a26:	f0 91 39 01 	lds	r31, 0x0139	; 0x800139 <p_My_Node_ID+0x1>
     a2a:	80 81       	ld	r24, Z
     a2c:	68 13       	cpse	r22, r24
     a2e:	05 c0       	rjmp	.+10     	; 0xa3a <__vector_12+0x5a>
    {
        // Prepare LIN module for receive.
        lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
     a30:	63 e0       	ldi	r22, 0x03	; 3
     a32:	80 e0       	ldi	r24, 0x00	; 0
     a34:	0e 94 66 03 	call	0x6cc	; 0x6cc <lin_rx_response>
     a38:	22 c0       	rjmp	.+68     	; 0xa7e <__vector_12+0x9e>
    }

    // This ID matches my ID. It must be a status request from the master.
    else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
     a3a:	28 2f       	mov	r18, r24
     a3c:	21 60       	ori	r18, 0x01	; 1
     a3e:	62 13       	cpse	r22, r18
     a40:	09 c0       	rjmp	.+18     	; 0xa54 <__vector_12+0x74>
    {
        // Prepare LIN module for transmit.
        // We must be a slave so My_Command_Data is LIN_PACKET_LEN bytes long only.
        lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
     a42:	60 91 34 01 	lds	r22, 0x0134	; 0x800134 <p_My_Status_Data>
     a46:	70 91 35 01 	lds	r23, 0x0135	; 0x800135 <p_My_Status_Data+0x1>
     a4a:	43 e0       	ldi	r20, 0x03	; 3
     a4c:	80 e0       	ldi	r24, 0x00	; 0
     a4e:	0e 94 83 03 	call	0x706	; 0x706 <lin_tx_response>
     a52:	15 c0       	rjmp	.+42     	; 0xa7e <__vector_12+0x9e>

    // This ID doesn't match my ID.
    else
    {
        // If we're the master, we must have sent this ID
        if (MASTER_NODE_ID == *p_My_Node_ID)
     a54:	81 11       	cpse	r24, r1
     a56:	13 c0       	rjmp	.+38     	; 0xa7e <__vector_12+0x9e>
        {
            // Prepare LIN module for transmit if we sent a command.
            if (0 == (temp_id & REQUEST_MASK))
     a58:	90 fd       	sbrc	r25, 0
     a5a:	0d c0       	rjmp	.+26     	; 0xa76 <__vector_12+0x96>
            {
                // Make sure we send the right command based on the slave ID.
                // The master has a My_Command_Data array that is LIN_PACKET_LEN*n bytes long.
                // Where n is the number of slaves in the system.
                lin_tx_response((OUR_LIN_SPEC), Get_Pointer_To_Slave_Data(p_My_Command_Data, GET_SLAVE_NUMBER(temp_id)), (LIN_PACKET_LEN));
     a5c:	66 95       	lsr	r22
     a5e:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <p_My_Command_Data>
     a62:	90 91 37 01 	lds	r25, 0x0137	; 0x800137 <p_My_Command_Data+0x1>
     a66:	0e 94 e2 01 	call	0x3c4	; 0x3c4 <Get_Pointer_To_Slave_Data>
     a6a:	43 e0       	ldi	r20, 0x03	; 3
     a6c:	bc 01       	movw	r22, r24
     a6e:	80 e0       	ldi	r24, 0x00	; 0
     a70:	0e 94 83 03 	call	0x706	; 0x706 <lin_tx_response>
     a74:	04 c0       	rjmp	.+8      	; 0xa7e <__vector_12+0x9e>
            }
            // Prepare LIN module for receive if we sent a request.
            else
            {
                lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
     a76:	63 e0       	ldi	r22, 0x03	; 3
     a78:	80 e0       	ldi	r24, 0x00	; 0
     a7a:	0e 94 66 03 	call	0x6cc	; 0x6cc <lin_rx_response>
    switch (Lin_get_it())
    {
        // We received an ID
        case LIN_IDOK:
            lin_id_task();
            Lin_clear_idok_it();
     a7e:	84 e0       	ldi	r24, 0x04	; 4
     a80:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
     a84:	2f c0       	rjmp	.+94     	; 0xae4 <__vector_12+0x104>
****************************************************************************/
static void lin_rx_task(void)
{
    // Copy the rx data to our appropriate data store
    // If we're the master, copy to our status array and post event
    if (MASTER_NODE_ID == *p_My_Node_ID)
     a86:	e0 91 38 01 	lds	r30, 0x0138	; 0x800138 <p_My_Node_ID>
     a8a:	f0 91 39 01 	lds	r31, 0x0139	; 0x800139 <p_My_Node_ID+0x1>
     a8e:	80 81       	ld	r24, Z
     a90:	81 11       	cpse	r24, r1
     a92:	15 c0       	rjmp	.+42     	; 0xabe <__vector_12+0xde>
    {
        // TODO: Not entirely sure if the ID is saved during the receive...
        lin_get_response(Get_Pointer_To_Slave_Data(p_My_Status_Data, GET_SLAVE_NUMBER(Lin_get_id())));
     a94:	60 91 d0 00 	lds	r22, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
     a98:	6f 73       	andi	r22, 0x3F	; 63
     a9a:	70 e0       	ldi	r23, 0x00	; 0
     a9c:	75 95       	asr	r23
     a9e:	67 95       	ror	r22
     aa0:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <p_My_Status_Data>
     aa4:	90 91 35 01 	lds	r25, 0x0135	; 0x800135 <p_My_Status_Data+0x1>
     aa8:	0e 94 e2 01 	call	0x3c4	; 0x3c4 <Get_Pointer_To_Slave_Data>
     aac:	0e 94 b4 03 	call	0x768	; 0x768 <lin_get_response>

        // Post event
        Post_Event(EVT_MASTER_NEW_STS);
     ab0:	60 e1       	ldi	r22, 0x10	; 16
     ab2:	70 e0       	ldi	r23, 0x00	; 0
     ab4:	80 e0       	ldi	r24, 0x00	; 0
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	0e 94 21 02 	call	0x442	; 0x442 <Post_Event>
     abc:	0c c0       	rjmp	.+24     	; 0xad6 <__vector_12+0xf6>
    }
    // If we're a slave, copy to our command array and post event
    else
    {
        // Copy command
        lin_get_response(p_My_Command_Data);
     abe:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <p_My_Command_Data>
     ac2:	90 91 37 01 	lds	r25, 0x0137	; 0x800137 <p_My_Command_Data+0x1>
     ac6:	0e 94 b4 03 	call	0x768	; 0x768 <lin_get_response>

        // Post event
        Post_Event(EVT_SLAVE_NEW_CMD);
     aca:	62 e0       	ldi	r22, 0x02	; 2
     acc:	70 e0       	ldi	r23, 0x00	; 0
     ace:	80 e0       	ldi	r24, 0x00	; 0
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	0e 94 21 02 	call	0x442	; 0x442 <Post_Event>
            break;

        // We received a data packet
        case LIN_RXOK:
            lin_rx_task();
            Lin_clear_rxok_it();
     ad6:	81 e0       	ldi	r24, 0x01	; 1
     ad8:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
     adc:	03 c0       	rjmp	.+6      	; 0xae4 <__vector_12+0x104>

        // We transmitted a data packet
        case LIN_TXOK:
            lin_tx_task();
            Lin_clear_txok_it();
     ade:	82 e0       	ldi	r24, 0x02	; 2
     ae0:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

        // The interrupt did not correspond to LIN
        default:
            break;
    } // End Switch
}
     ae4:	ff 91       	pop	r31
     ae6:	ef 91       	pop	r30
     ae8:	bf 91       	pop	r27
     aea:	af 91       	pop	r26
     aec:	9f 91       	pop	r25
     aee:	8f 91       	pop	r24
     af0:	7f 91       	pop	r23
     af2:	6f 91       	pop	r22
     af4:	5f 91       	pop	r21
     af6:	4f 91       	pop	r20
     af8:	3f 91       	pop	r19
     afa:	2f 91       	pop	r18
     afc:	0f 90       	pop	r0
     afe:	0f be       	out	0x3f, r0	; 63
     b00:	0f 90       	pop	r0
     b02:	1f 90       	pop	r1
     b04:	18 95       	reti

00000b06 <__vector_13>:

ISR(LIN_ERR_vect)
{
     b06:	1f 92       	push	r1
     b08:	0f 92       	push	r0
     b0a:	0f b6       	in	r0, 0x3f	; 63
     b0c:	0f 92       	push	r0
     b0e:	11 24       	eor	r1, r1
     b10:	8f 93       	push	r24
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
     b12:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
    // Increment error count
    My_LIN_Error_Count++;
     b16:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <My_LIN_Error_Count>
     b1a:	8f 5f       	subi	r24, 0xFF	; 255
     b1c:	80 93 33 01 	sts	0x0133, r24	; 0x800133 <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    lin_err_task();
    Lin_clear_err_it();
     b20:	88 e0       	ldi	r24, 0x08	; 8
     b22:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
     b26:	8f 91       	pop	r24
     b28:	0f 90       	pop	r0
     b2a:	0f be       	out	0x3f, r0	; 63
     b2c:	0f 90       	pop	r0
     b2e:	1f 90       	pop	r1
     b30:	18 95       	reti

00000b32 <Init_PWM_Module>:
{
    // We need to ensure no interrupts occur when accessing 16-bit registers
    // (Just for safety, no ISR should be able to access these registers anyways.)
    // Even though the C code is one line for accessing 16-bit registers,
    //      in ASM it will be done in two cycles.
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
     b32:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     b34:	f8 94       	cli
    {
        // Clear Control Register C
        // "However, for ensuring compatibility with future devices,
        //      these bits must be set to zero when TCCR1A is written 
        //      when operating in a PWM mode."
        TCCR1C = 0;
     b36:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

        // Disable Timer1 interrupts
        TIMSK1 = 0;
     b3a:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

        // Set up pins for PWM output (p. 85)
        TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
     b3e:	84 e2       	ldi	r24, 0x24	; 36
     b40:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
        DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
     b44:	84 b1       	in	r24, 0x04	; 4
     b46:	88 61       	ori	r24, 0x18	; 24
     b48:	84 b9       	out	0x04, r24	; 4

        // Set TOP values for A/B counters, executes in 1 asm lines
        ICR1 = TIMER_1_TOP;
     b4a:	87 e8       	ldi	r24, 0x87	; 135
     b4c:	93 e1       	ldi	r25, 0x13	; 19
     b4e:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
     b52:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

        // Set output compare to value that sets lines low (0% duty cycle)
        OCR1A = OCR_DC_ZERO;
     b56:	8f ef       	ldi	r24, 0xFF	; 255
     b58:	9f ef       	ldi	r25, 0xFF	; 255
     b5a:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
     b5e:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
        OCR1B = OCR_DC_ZERO;
     b62:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
     b66:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
        // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
        //      (Per Table 12-2 on p. 132)
        // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
        //      Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
        //      (Run at a fixed frequency with varying duty cycles)
        TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
     b6a:	82 ef       	ldi	r24, 0xF2	; 242
     b6c:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
                    |(1<<WGM11)|(0<<WGM10));

        // Set WGM1[0:3]=1110b
        TCCR1B = ((1<<WGM13)|(1<<WGM12));
     b70:	e1 e8       	ldi	r30, 0x81	; 129
     b72:	f0 e0       	ldi	r31, 0x00	; 0
     b74:	88 e1       	ldi	r24, 0x18	; 24
     b76:	80 83       	st	Z, r24

        // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
        // We want to aim for a frequency of 1 kHz
        // PWM freq is:
        //      f_pwm = f_clk/(prescale*(1+TOP))
        TCCR1B |= TIMER_1_PRESCALE;
     b78:	80 81       	ld	r24, Z
     b7a:	82 60       	ori	r24, 0x02	; 2
     b7c:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     b7e:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     b80:	08 95       	ret

00000b82 <Set_PWM_Duty_Cycle>:
void Set_PWM_Duty_Cycle(pwm_channel_t this_channel, uint8_t new_duty_cycle)
{
    // Set OCR1 for the requested channel
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
     b82:	88 23       	and	r24, r24
     b84:	19 f0       	breq	.+6      	; 0xb8c <Set_PWM_Duty_Cycle+0xa>
     b86:	81 30       	cpi	r24, 0x01	; 1
     b88:	49 f1       	breq	.+82     	; 0xbdc <Set_PWM_Duty_Cycle+0x5a>
     b8a:	08 95       	ret

****************************************************************************/
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
     b8c:	64 36       	cpi	r22, 0x64	; 100
     b8e:	e0 f4       	brcc	.+56     	; 0xbc8 <Set_PWM_Duty_Cycle+0x46>
    {
        return OCR_DC_HUNDRED;
    }
    else if ((100 > duty_cycle) && (0 < duty_cycle))
     b90:	8f ef       	ldi	r24, 0xFF	; 255
     b92:	86 0f       	add	r24, r22
     b94:	83 36       	cpi	r24, 0x63	; 99
     b96:	d8 f4       	brcc	.+54     	; 0xbce <Set_PWM_Duty_Cycle+0x4c>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
     b98:	70 e0       	ldi	r23, 0x00	; 0
     b9a:	cb 01       	movw	r24, r22
     b9c:	88 0f       	add	r24, r24
     b9e:	99 1f       	adc	r25, r25
     ba0:	88 0f       	add	r24, r24
     ba2:	99 1f       	adc	r25, r25
     ba4:	68 0f       	add	r22, r24
     ba6:	79 1f       	adc	r23, r25
     ba8:	cb 01       	movw	r24, r22
     baa:	88 0f       	add	r24, r24
     bac:	99 1f       	adc	r25, r25
     bae:	88 0f       	add	r24, r24
     bb0:	99 1f       	adc	r25, r25
     bb2:	68 0f       	add	r22, r24
     bb4:	79 1f       	adc	r23, r25
     bb6:	66 0f       	add	r22, r22
     bb8:	77 1f       	adc	r23, r23
     bba:	88 27       	eor	r24, r24
     bbc:	99 27       	eor	r25, r25
     bbe:	86 1b       	sub	r24, r22
     bc0:	97 0b       	sbc	r25, r23
     bc2:	88 57       	subi	r24, 0x78	; 120
     bc4:	9c 4e       	sbci	r25, 0xEC	; 236
     bc6:	05 c0       	rjmp	.+10     	; 0xbd2 <Set_PWM_Duty_Cycle+0x50>
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    {
        return OCR_DC_HUNDRED;
     bc8:	80 e0       	ldi	r24, 0x00	; 0
     bca:	90 e0       	ldi	r25, 0x00	; 0
     bcc:	02 c0       	rjmp	.+4      	; 0xbd2 <Set_PWM_Duty_Cycle+0x50>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    }
    else
    {
        return OCR_DC_ZERO;
     bce:	8f ef       	ldi	r24, 0xFF	; 255
     bd0:	9f ef       	ldi	r25, 0xFF	; 255
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
    {
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
     bd2:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
     bd6:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
            break;
     bda:	08 95       	ret

****************************************************************************/
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
     bdc:	64 36       	cpi	r22, 0x64	; 100
     bde:	e0 f4       	brcc	.+56     	; 0xc18 <Set_PWM_Duty_Cycle+0x96>
    {
        return OCR_DC_HUNDRED;
    }
    else if ((100 > duty_cycle) && (0 < duty_cycle))
     be0:	8f ef       	ldi	r24, 0xFF	; 255
     be2:	86 0f       	add	r24, r22
     be4:	83 36       	cpi	r24, 0x63	; 99
     be6:	d8 f4       	brcc	.+54     	; 0xc1e <Set_PWM_Duty_Cycle+0x9c>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
     be8:	70 e0       	ldi	r23, 0x00	; 0
     bea:	cb 01       	movw	r24, r22
     bec:	88 0f       	add	r24, r24
     bee:	99 1f       	adc	r25, r25
     bf0:	88 0f       	add	r24, r24
     bf2:	99 1f       	adc	r25, r25
     bf4:	68 0f       	add	r22, r24
     bf6:	79 1f       	adc	r23, r25
     bf8:	cb 01       	movw	r24, r22
     bfa:	88 0f       	add	r24, r24
     bfc:	99 1f       	adc	r25, r25
     bfe:	88 0f       	add	r24, r24
     c00:	99 1f       	adc	r25, r25
     c02:	68 0f       	add	r22, r24
     c04:	79 1f       	adc	r23, r25
     c06:	66 0f       	add	r22, r22
     c08:	77 1f       	adc	r23, r23
     c0a:	88 27       	eor	r24, r24
     c0c:	99 27       	eor	r25, r25
     c0e:	86 1b       	sub	r24, r22
     c10:	97 0b       	sbc	r25, r23
     c12:	88 57       	subi	r24, 0x78	; 120
     c14:	9c 4e       	sbci	r25, 0xEC	; 236
     c16:	05 c0       	rjmp	.+10     	; 0xc22 <Set_PWM_Duty_Cycle+0xa0>
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    {
        return OCR_DC_HUNDRED;
     c18:	80 e0       	ldi	r24, 0x00	; 0
     c1a:	90 e0       	ldi	r25, 0x00	; 0
     c1c:	02 c0       	rjmp	.+4      	; 0xc22 <Set_PWM_Duty_Cycle+0xa0>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    }
    else
    {
        return OCR_DC_ZERO;
     c1e:	8f ef       	ldi	r24, 0xFF	; 255
     c20:	9f ef       	ldi	r25, 0xFF	; 255
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
            break;

        case pwm_channel_b:
            OCR1B = calc_OCR_count(new_duty_cycle);
     c22:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
     c26:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
     c2a:	08 95       	ret

00000c2c <Reset_Command_Receive_Buffer>:
        Resets receive list pointers to NULL

****************************************************************************/

static void Reset_Command_Receive_Buffer(void)
{
     c2c:	cf 93       	push	r28
     c2e:	df 93       	push	r29
     c30:	e2 ea       	ldi	r30, 0xA2	; 162
     c32:	f1 e0       	ldi	r31, 0x01	; 1
     c34:	a5 e4       	ldi	r26, 0x45	; 69
     c36:	b1 e0       	ldi	r27, 0x01	; 1
     c38:	2d e9       	ldi	r18, 0x9D	; 157
     c3a:	31 e0       	ldi	r19, 0x01	; 1
    for (int row = 0; row < COMMAND_BUFFER_SIZE; row++)
    {
        // Set all bytes of Command_Buffer to 0xff = UNASSIGNED
        for (int col = 0; col < MAX_COMMAND_TX_SIZE; col++)
        {
            Command_Buffer[row][col] = 0xFF;    // Set as unassigned
     c3c:	8f ef       	ldi	r24, 0xFF	; 255
     c3e:	ef 01       	movw	r28, r30
     c40:	25 97       	sbiw	r28, 0x05	; 5
     c42:	88 83       	st	Y, r24
     c44:	21 96       	adiw	r28, 0x01	; 1
     c46:	88 83       	st	Y, r24
     c48:	21 96       	adiw	r28, 0x01	; 1
     c4a:	88 83       	st	Y, r24
     c4c:	21 96       	adiw	r28, 0x01	; 1
     c4e:	88 83       	st	Y, r24
     c50:	21 96       	adiw	r28, 0x01	; 1
     c52:	88 83       	st	Y, r24
     c54:	80 83       	st	Z, r24
        }
        // Set all pointers of Receive List to NULL 
        for (int col = 0; col < MAX_COMMAND_RX_SIZE; col++)
        {
            Receive_List[row][col] = NULL;     // Set as unassigned
     c56:	11 96       	adiw	r26, 0x01	; 1
     c58:	1c 92       	st	X, r1
     c5a:	1e 92       	st	-X, r1
     c5c:	13 96       	adiw	r26, 0x03	; 3
     c5e:	1c 92       	st	X, r1
     c60:	1e 92       	st	-X, r1
     c62:	12 97       	sbiw	r26, 0x02	; 2
     c64:	15 96       	adiw	r26, 0x05	; 5
     c66:	1c 92       	st	X, r1
     c68:	1e 92       	st	-X, r1
     c6a:	14 97       	sbiw	r26, 0x04	; 4
     c6c:	17 96       	adiw	r26, 0x07	; 7
     c6e:	1c 92       	st	X, r1
     c70:	1e 92       	st	-X, r1
     c72:	16 97       	sbiw	r26, 0x06	; 6
     c74:	36 96       	adiw	r30, 0x06	; 6
     c76:	18 96       	adiw	r26, 0x08	; 8

****************************************************************************/

static void Reset_Command_Receive_Buffer(void)
{
    for (int row = 0; row < COMMAND_BUFFER_SIZE; row++)
     c78:	a2 17       	cp	r26, r18
     c7a:	b3 07       	cpc	r27, r19
     c7c:	01 f7       	brne	.-64     	; 0xc3e <Reset_Command_Receive_Buffer+0x12>
        for (int col = 0; col < MAX_COMMAND_RX_SIZE; col++)
        {
            Receive_List[row][col] = NULL;     // Set as unassigned
        }
    }
}
     c7e:	df 91       	pop	r29
     c80:	cf 91       	pop	r28
     c82:	08 95       	ret

00000c84 <MS_SPI_Initialize>:

****************************************************************************/
void MS_SPI_Initialize(uint8_t * p_this_node_id)
{
    // Identify node type
    Master_Slave_Identifier = *p_this_node_id;
     c84:	fc 01       	movw	r30, r24
     c86:	80 81       	ld	r24, Z
     c88:	80 93 df 01 	sts	0x01DF, r24	; 0x8001df <Master_Slave_Identifier>
    
    if (SPI_MASTER == Master_Slave_Identifier)
     c8c:	81 11       	cpse	r24, r1
     c8e:	0f c0       	rjmp	.+30     	; 0xcae <MS_SPI_Initialize+0x2a>
    {
        // SPI Data Direction Register (DDR_SPI) = DDRA
        // Set MOSI, SS and SCK output, all others input
        DDR_SPI |= (1<<MOSI)|(1<<SCK)|(1<<SS);
     c90:	81 b1       	in	r24, 0x01	; 1
     c92:	80 67       	ori	r24, 0x70	; 112
     c94:	81 b9       	out	0x01, r24	; 1
		//DDR_SPI &= ~(1<<SS);

        // Enable interrupt on transmission complete, enable SPI and set as master,
        // set clock rate io_clk/4, MSB transmitted first, Sample on rising edge 
        SPCR = (1<<SPIE)|(1<<SPE)|(1<<MSTR);
     c96:	80 ed       	ldi	r24, 0xD0	; 208
     c98:	8c bd       	out	0x2c, r24	; 44

        // Raise SS from master at Init
        PORTA |= (1<<SS);
     c9a:	16 9a       	sbi	0x02, 6	; 2

        // Reset indices
        Buffer_Index = 0;
     c9c:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <Buffer_Index>
        TX_Index = 0;
     ca0:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <TX_Index>
		RX_Index = 0;
     ca4:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <RX_Index>

        Reset_Command_Receive_Buffer();
     ca8:	0e 94 16 06 	call	0xc2c	; 0xc2c <Reset_Command_Receive_Buffer>
     cac:	08 95       	ret
    }
    else
    {
        // SPI Data Direction Register (DDR_SPI) = DDRA
        // Set MISO output, all others input
        DDR_SPI |= (1<<MISO);
     cae:	0a 9a       	sbi	0x01, 2	; 1

        // Enable interrupt on transmission complete, enable SPI and set as slave,
        // set clock rate io_clk/4, MSB transmitted first, Sample on rising edge
        // Slave requires interrupt response as we do not when transmission might
        // occur.
        SPCR = (1<<SPIE)|(1<<SPE);
     cb0:	80 ec       	ldi	r24, 0xC0	; 192
     cb2:	8c bd       	out	0x2c, r24	; 44

        // Reset indices
        Buffer_Index = 0;
     cb4:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <Buffer_Index>
        TX_Index = 0;
     cb8:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <TX_Index>
        RX_Index = 0;
     cbc:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <RX_Index>

        Reset_Command_Receive_Buffer();
     cc0:	0e 94 16 06 	call	0xc2c	; 0xc2c <Reset_Command_Receive_Buffer>
     cc4:	08 95       	ret

00000cc6 <SPI_Start_Command>:

****************************************************************************/

void SPI_Start_Command (void)
{
	Expected_TX_Length = Command_Buffer[Buffer_Index][TX_LENGTH_BYTE];
     cc6:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <Buffer_Index>
     cca:	90 e0       	ldi	r25, 0x00	; 0
     ccc:	fc 01       	movw	r30, r24
     cce:	ee 0f       	add	r30, r30
     cd0:	ff 1f       	adc	r31, r31
     cd2:	df 01       	movw	r26, r30
     cd4:	a8 0f       	add	r26, r24
     cd6:	b9 1f       	adc	r27, r25
     cd8:	aa 0f       	add	r26, r26
     cda:	bb 1f       	adc	r27, r27
     cdc:	a3 56       	subi	r26, 0x63	; 99
     cde:	be 4f       	sbci	r27, 0xFE	; 254
     ce0:	2c 91       	ld	r18, X
     ce2:	20 93 40 01 	sts	0x0140, r18	; 0x800140 <Expected_TX_Length>
	Expected_RX_Length = Command_Buffer[Buffer_Index][RX_LENGTH_BYTE];
     ce6:	fd 01       	movw	r30, r26
     ce8:	81 81       	ldd	r24, Z+1	; 0x01
     cea:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <Expected_RX_Length>
	
	// Set RX data index
	RX_Index = 0;
     cee:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <RX_Index>
	
    // Set TX data index
    TX_Index = 0;
     cf2:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <TX_Index>
	
	// State in TX
	In_Tx = true;
     cf6:	81 e0       	ldi	r24, 0x01	; 1
     cf8:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <In_Tx>

    // Set slave select low to indicate start of transmission
    PORTA &= ~(1<<SS);
     cfc:	16 98       	cbi	0x02, 6	; 2
     cfe:	08 95       	ret

00000d00 <SPI_End_Command>:
****************************************************************************/

void SPI_End_Command (void)
{
    // Set slave select high to indicate end of transmission
    PORTA |= (1<<SS);
     d00:	16 9a       	sbi	0x02, 6	; 2
     d02:	08 95       	ret

00000d04 <SPI_Transmit>:
****************************************************************************/

void SPI_Transmit (void)
{
    // Send byte out
    SPDR = Command_Buffer[Buffer_Index][TX_Index + LENGTH_BYTES];
     d04:	20 91 44 01 	lds	r18, 0x0144	; 0x800144 <Buffer_Index>
     d08:	30 91 41 01 	lds	r19, 0x0141	; 0x800141 <TX_Index>
     d0c:	82 2f       	mov	r24, r18
     d0e:	90 e0       	ldi	r25, 0x00	; 0
     d10:	82 0f       	add	r24, r18
     d12:	91 1d       	adc	r25, r1
     d14:	82 0f       	add	r24, r18
     d16:	91 1d       	adc	r25, r1
     d18:	fc 01       	movw	r30, r24
     d1a:	ee 0f       	add	r30, r30
     d1c:	ff 1f       	adc	r31, r31
     d1e:	e3 56       	subi	r30, 0x63	; 99
     d20:	fe 4f       	sbci	r31, 0xFE	; 254
     d22:	e3 0f       	add	r30, r19
     d24:	f1 1d       	adc	r31, r1
     d26:	82 81       	ldd	r24, Z+2	; 0x02
     d28:	8e bd       	out	0x2e, r24	; 46
	
	if (In_Tx)
     d2a:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <In_Tx>
     d2e:	88 23       	and	r24, r24
     d30:	31 f0       	breq	.+12     	; 0xd3e <SPI_Transmit+0x3a>
	{
		// Increment Transmit Index
		TX_Index++;		
     d32:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <TX_Index>
     d36:	8f 5f       	subi	r24, 0xFF	; 255
     d38:	80 93 41 01 	sts	0x0141, r24	; 0x800141 <TX_Index>
     d3c:	08 95       	ret
		/*
		// Increment Receive Index
		RX_Index++;
		*/
		// Increment Transmit Index
		TX_Index++;
     d3e:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <TX_Index>
     d42:	8f 5f       	subi	r24, 0xFF	; 255
     d44:	80 93 41 01 	sts	0x0141, r24	; 0x800141 <TX_Index>
     d48:	08 95       	ret

00000d4a <Write_SPI>:
    Description
        Fills in current command into SPI command buffer
****************************************************************************/

void Write_SPI(uint8_t TX_Length, uint8_t RX_Length, uint8_t * Data2Write, uint8_t ** Data2Receive)
{
     d4a:	af 92       	push	r10
     d4c:	bf 92       	push	r11
     d4e:	cf 92       	push	r12
     d50:	df 92       	push	r13
     d52:	ef 92       	push	r14
     d54:	ff 92       	push	r15
     d56:	0f 93       	push	r16
     d58:	1f 93       	push	r17
     d5a:	cf 93       	push	r28
     d5c:	df 93       	push	r29
     d5e:	d8 2e       	mov	r13, r24
     d60:	c6 2e       	mov	r12, r22
     d62:	7a 01       	movw	r14, r20
     d64:	b2 2e       	mov	r11, r18
     d66:	a3 2e       	mov	r10, r19
	counter_value = query_counter();
     d68:	0e 94 ad 02 	call	0x55a	; 0x55a <query_counter>
     d6c:	60 93 3a 01 	sts	0x013A, r22	; 0x80013a <counter_value>
     d70:	70 93 3b 01 	sts	0x013B, r23	; 0x80013b <counter_value+0x1>
     d74:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <counter_value+0x2>
     d78:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <counter_value+0x3>
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
     d7c:	0d 2d       	mov	r16, r13
     d7e:	10 e0       	ldi	r17, 0x00	; 0
     d80:	0e 5f       	subi	r16, 0xFE	; 254
     d82:	1f 4f       	sbci	r17, 0xFF	; 255
    {
        // Fill in expected TX length
        if (i == TX_LENGTH_BYTE)
        {
            Command_Buffer[Next_Available_Row][TX_LENGTH_BYTE] = TX_Length;
     d84:	80 91 43 01 	lds	r24, 0x0143	; 0x800143 <Next_Available_Row>
     d88:	90 e0       	ldi	r25, 0x00	; 0
     d8a:	d7 01       	movw	r26, r14
     d8c:	12 97       	sbiw	r26, 0x02	; 2
     d8e:	7c 01       	movw	r14, r24
     d90:	ee 0c       	add	r14, r14
     d92:	ff 1c       	adc	r15, r15
     d94:	e8 0e       	add	r14, r24
     d96:	f9 1e       	adc	r15, r25
     d98:	ee 0c       	add	r14, r14
     d9a:	ff 1c       	adc	r15, r15
     d9c:	e0 e0       	ldi	r30, 0x00	; 0
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
        }
        // Fill in expected RX Length
        else if (i == RX_LENGTH_BYTE)
        {
            Command_Buffer[Next_Available_Row][RX_LENGTH_BYTE] = RX_Length;
     da0:	b7 01       	movw	r22, r14
     da2:	63 56       	subi	r22, 0x63	; 99
     da4:	7e 4f       	sbci	r23, 0xFE	; 254
     da6:	cb 01       	movw	r24, r22
     da8:	01 96       	adiw	r24, 0x01	; 1
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
    {
        // Fill in expected TX length
        if (i == TX_LENGTH_BYTE)
     daa:	30 97       	sbiw	r30, 0x00	; 0
     dac:	19 f4       	brne	.+6      	; 0xdb4 <Write_SPI+0x6a>
        {
            Command_Buffer[Next_Available_Row][TX_LENGTH_BYTE] = TX_Length;
     dae:	eb 01       	movw	r28, r22
     db0:	d8 82       	st	Y, r13
     db2:	0e c0       	rjmp	.+28     	; 0xdd0 <Write_SPI+0x86>
        }
        // Fill in expected RX Length
        else if (i == RX_LENGTH_BYTE)
     db4:	e1 30       	cpi	r30, 0x01	; 1
     db6:	f1 05       	cpc	r31, r1
     db8:	19 f4       	brne	.+6      	; 0xdc0 <Write_SPI+0x76>
        {
            Command_Buffer[Next_Available_Row][RX_LENGTH_BYTE] = RX_Length;
     dba:	ec 01       	movw	r28, r24
     dbc:	c8 82       	st	Y, r12
     dbe:	08 c0       	rjmp	.+16     	; 0xdd0 <Write_SPI+0x86>
        }
        // Fill in remaining data to TX
        else
        {
            Command_Buffer[Next_Available_Row][i] = *(Data2Write + (i - LENGTH_BYTES));
     dc0:	2c 91       	ld	r18, X
     dc2:	af 01       	movw	r20, r30
     dc4:	4e 0d       	add	r20, r14
     dc6:	5f 1d       	adc	r21, r15
     dc8:	43 56       	subi	r20, 0x63	; 99
     dca:	5e 4f       	sbci	r21, 0xFE	; 254
     dcc:	ea 01       	movw	r28, r20
     dce:	28 83       	st	Y, r18
void Write_SPI(uint8_t TX_Length, uint8_t RX_Length, uint8_t * Data2Write, uint8_t ** Data2Receive)
{
	counter_value = query_counter();
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
     dd0:	31 96       	adiw	r30, 0x01	; 1
     dd2:	11 96       	adiw	r26, 0x01	; 1
     dd4:	e0 17       	cp	r30, r16
     dd6:	f1 07       	cpc	r31, r17
     dd8:	44 f3       	brlt	.-48     	; 0xdaa <Write_SPI+0x60>
     dda:	36 c0       	rjmp	.+108    	; 0xe48 <Write_SPI+0xfe>
    if (RX_Length > 0)
    {
        for (int i = 0; i < RX_Length; i++)
        {
            // Add pointers to variables that shall be updated with receive data
            Receive_List[Next_Available_Row][i] = *(Data2Receive + i);
     ddc:	8d 91       	ld	r24, X+
     dde:	9d 91       	ld	r25, X+
     de0:	81 93       	st	Z+, r24
     de2:	91 93       	st	Z+, r25
        }   
    }
    // Data is expected to be received
    if (RX_Length > 0)
    {
        for (int i = 0; i < RX_Length; i++)
     de4:	e2 17       	cp	r30, r18
     de6:	f3 07       	cpc	r31, r19
     de8:	c9 f7       	brne	.-14     	; 0xddc <Write_SPI+0x92>
            // Add pointers to variables that shall be updated with receive data
            Receive_List[Next_Available_Row][i] = *(Data2Receive + i);
        }
    }
    // If reached Command Buffer end
    if (Next_Available_Row == COMMAND_BUFFER_SIZE - 1)
     dea:	80 91 43 01 	lds	r24, 0x0143	; 0x800143 <Next_Available_Row>
     dee:	8a 30       	cpi	r24, 0x0A	; 10
     df0:	19 f4       	brne	.+6      	; 0xdf8 <Write_SPI+0xae>
    {
        Next_Available_Row = 0;
     df2:	10 92 43 01 	sts	0x0143, r1	; 0x800143 <Next_Available_Row>
     df6:	03 c0       	rjmp	.+6      	; 0xdfe <Write_SPI+0xb4>
    }
    else
    {
        Next_Available_Row++;
     df8:	8f 5f       	subi	r24, 0xFF	; 255
     dfa:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <Next_Available_Row>
    }
    // If SPI is currently idling, start transmission
    if (Query_SPI_State() == NORMAL_STATE)
     dfe:	0e 94 43 08 	call	0x1086	; 0x1086 <Query_SPI_State>
     e02:	81 11       	cpse	r24, r1
     e04:	24 c0       	rjmp	.+72     	; 0xe4e <Write_SPI+0x104>
    {
        Post_Event(EVT_SPI_START);
     e06:	60 e8       	ldi	r22, 0x80	; 128
     e08:	70 e0       	ldi	r23, 0x00	; 0
     e0a:	80 e0       	ldi	r24, 0x00	; 0
     e0c:	90 e0       	ldi	r25, 0x00	; 0
     e0e:	0e 94 21 02 	call	0x442	; 0x442 <Post_Event>
     e12:	1d c0       	rjmp	.+58     	; 0xe4e <Write_SPI+0x104>
     e14:	ab 2d       	mov	r26, r11
     e16:	ba 2d       	mov	r27, r10
     e18:	80 91 43 01 	lds	r24, 0x0143	; 0x800143 <Next_Available_Row>
     e1c:	90 e0       	ldi	r25, 0x00	; 0
     e1e:	fc 01       	movw	r30, r24
     e20:	ee 0f       	add	r30, r30
     e22:	ff 1f       	adc	r31, r31
     e24:	ee 0f       	add	r30, r30
     e26:	ff 1f       	adc	r31, r31
     e28:	ee 0f       	add	r30, r30
     e2a:	ff 1f       	adc	r31, r31
     e2c:	eb 5b       	subi	r30, 0xBB	; 187
     e2e:	fe 4f       	sbci	r31, 0xFE	; 254
     e30:	9c 01       	movw	r18, r24
     e32:	22 0f       	add	r18, r18
     e34:	33 1f       	adc	r19, r19
     e36:	22 0f       	add	r18, r18
     e38:	33 1f       	adc	r19, r19
     e3a:	2c 0d       	add	r18, r12
     e3c:	31 1d       	adc	r19, r1
     e3e:	22 0f       	add	r18, r18
     e40:	33 1f       	adc	r19, r19
     e42:	2b 5b       	subi	r18, 0xBB	; 187
     e44:	3e 4f       	sbci	r19, 0xFE	; 254
     e46:	ca cf       	rjmp	.-108    	; 0xddc <Write_SPI+0x92>
        {
            Command_Buffer[Next_Available_Row][i] = *(Data2Write + (i - LENGTH_BYTES));
        }   
    }
    // Data is expected to be received
    if (RX_Length > 0)
     e48:	c1 10       	cpse	r12, r1
     e4a:	e4 cf       	rjmp	.-56     	; 0xe14 <Write_SPI+0xca>
     e4c:	ce cf       	rjmp	.-100    	; 0xdea <Write_SPI+0xa0>
    // If SPI is currently idling, start transmission
    if (Query_SPI_State() == NORMAL_STATE)
    {
        Post_Event(EVT_SPI_START);
    }
}
     e4e:	df 91       	pop	r29
     e50:	cf 91       	pop	r28
     e52:	1f 91       	pop	r17
     e54:	0f 91       	pop	r16
     e56:	ff 90       	pop	r15
     e58:	ef 90       	pop	r14
     e5a:	df 90       	pop	r13
     e5c:	cf 90       	pop	r12
     e5e:	bf 90       	pop	r11
     e60:	af 90       	pop	r10
     e62:	08 95       	ret

00000e64 <__vector_14>:
        Handles SPI transmission completed interrupts

****************************************************************************/

ISR(SPI_STC_vect)
{
     e64:	1f 92       	push	r1
     e66:	0f 92       	push	r0
     e68:	0f b6       	in	r0, 0x3f	; 63
     e6a:	0f 92       	push	r0
     e6c:	11 24       	eor	r1, r1
     e6e:	2f 93       	push	r18
     e70:	3f 93       	push	r19
     e72:	4f 93       	push	r20
     e74:	5f 93       	push	r21
     e76:	6f 93       	push	r22
     e78:	7f 93       	push	r23
     e7a:	8f 93       	push	r24
     e7c:	9f 93       	push	r25
     e7e:	af 93       	push	r26
     e80:	bf 93       	push	r27
     e82:	ef 93       	push	r30
     e84:	ff 93       	push	r31
    if (Master_Slave_Identifier == SPI_MASTER)
     e86:	80 91 df 01 	lds	r24, 0x01DF	; 0x8001df <Master_Slave_Identifier>
     e8a:	81 11       	cpse	r24, r1
     e8c:	9d c0       	rjmp	.+314    	; 0xfc8 <__vector_14+0x164>
    {
        // Clear the SPI Interrupt Flag (is done by reading the SPSR Register)
        uint8_t SPSR_Status = SPSR;
     e8e:	8d b5       	in	r24, 0x2d	; 45
		
		// Once a transmit has been completed
		if (In_Tx)
     e90:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <In_Tx>
     e94:	88 23       	and	r24, r24
     e96:	e1 f0       	breq	.+56     	; 0xed0 <__vector_14+0x6c>
		{
            // If more bytes left to transmit post transmission event
			if (TX_Index <= Expected_TX_Length)
     e98:	90 91 41 01 	lds	r25, 0x0141	; 0x800141 <TX_Index>
     e9c:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <Expected_TX_Length>
     ea0:	89 17       	cp	r24, r25
     ea2:	a0 f0       	brcs	.+40     	; 0xecc <__vector_14+0x68>
			{
				if ((TX_Index == Expected_TX_Length) && Expected_RX_Length == 0)
     ea4:	98 13       	cpse	r25, r24
     ea6:	07 c0       	rjmp	.+14     	; 0xeb6 <__vector_14+0x52>
     ea8:	80 91 3f 01 	lds	r24, 0x013F	; 0x80013f <Expected_RX_Length>
     eac:	81 11       	cpse	r24, r1
     eae:	03 c0       	rjmp	.+6      	; 0xeb6 <__vector_14+0x52>
				{
					In_Tx = false;									
     eb0:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <In_Tx>
     eb4:	0d c0       	rjmp	.+26     	; 0xed0 <__vector_14+0x6c>
				}
				else
				{
					Post_Event(EVT_SPI_SEND_BYTE);
     eb6:	60 e0       	ldi	r22, 0x00	; 0
     eb8:	71 e0       	ldi	r23, 0x01	; 1
     eba:	80 e0       	ldi	r24, 0x00	; 0
     ebc:	90 e0       	ldi	r25, 0x00	; 0
     ebe:	0e 94 21 02 	call	0x442	; 0x442 <Post_Event>
			{
				In_Tx = false;
			}
		}
		
		if (!In_Tx)
     ec2:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <In_Tx>
     ec6:	81 11       	cpse	r24, r1
     ec8:	7f c0       	rjmp	.+254    	; 0xfc8 <__vector_14+0x164>
     eca:	02 c0       	rjmp	.+4      	; 0xed0 <__vector_14+0x6c>
					Post_Event(EVT_SPI_SEND_BYTE);
				}
			}
			else
			{
				In_Tx = false;
     ecc:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <In_Tx>
			}
		}
		
		if (!In_Tx)
		{
			if (Expected_RX_Length > 0)
     ed0:	90 91 3f 01 	lds	r25, 0x013F	; 0x80013f <Expected_RX_Length>
     ed4:	99 23       	and	r25, r25
     ed6:	01 f1       	breq	.+64     	; 0xf18 <__vector_14+0xb4>
			{
				*(Receive_List[Buffer_Index][RX_Index]) = SPDR;
     ed8:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <RX_Index>
     edc:	e0 91 44 01 	lds	r30, 0x0144	; 0x800144 <Buffer_Index>
     ee0:	f0 e0       	ldi	r31, 0x00	; 0
     ee2:	ee 0f       	add	r30, r30
     ee4:	ff 1f       	adc	r31, r31
     ee6:	ee 0f       	add	r30, r30
     ee8:	ff 1f       	adc	r31, r31
     eea:	e8 0f       	add	r30, r24
     eec:	f1 1d       	adc	r31, r1
     eee:	ee 0f       	add	r30, r30
     ef0:	ff 1f       	adc	r31, r31
     ef2:	eb 5b       	subi	r30, 0xBB	; 187
     ef4:	fe 4f       	sbci	r31, 0xFE	; 254
     ef6:	01 90       	ld	r0, Z+
     ef8:	f0 81       	ld	r31, Z
     efa:	e0 2d       	mov	r30, r0
     efc:	2e b5       	in	r18, 0x2e	; 46
     efe:	20 83       	st	Z, r18
				RX_Index++;				
     f00:	8f 5f       	subi	r24, 0xFF	; 255
     f02:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <RX_Index>
			}
			if (RX_Index < Expected_RX_Length)
     f06:	89 17       	cp	r24, r25
     f08:	38 f4       	brcc	.+14     	; 0xf18 <__vector_14+0xb4>
			{
				Post_Event(EVT_SPI_RECV_BYTE);
     f0a:	60 e0       	ldi	r22, 0x00	; 0
     f0c:	72 e0       	ldi	r23, 0x02	; 2
     f0e:	80 e0       	ldi	r24, 0x00	; 0
     f10:	90 e0       	ldi	r25, 0x00	; 0
     f12:	0e 94 21 02 	call	0x442	; 0x442 <Post_Event>
     f16:	58 c0       	rjmp	.+176    	; 0xfc8 <__vector_14+0x164>
static void Update_Buffer_Index(void)
{
    // Set current row of command buffer to unassigned (0xFF)
    for (int i = 0; i < MAX_COMMAND_TX_SIZE; i++)
    {
        Command_Buffer[Buffer_Index][i] = 0xFF;
     f18:	30 91 44 01 	lds	r19, 0x0144	; 0x800144 <Buffer_Index>
     f1c:	e3 2f       	mov	r30, r19
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	cf 01       	movw	r24, r30
     f22:	88 0f       	add	r24, r24
     f24:	99 1f       	adc	r25, r25
     f26:	dc 01       	movw	r26, r24
     f28:	ae 0f       	add	r26, r30
     f2a:	bf 1f       	adc	r27, r31
     f2c:	aa 0f       	add	r26, r26
     f2e:	bb 1f       	adc	r27, r27
     f30:	a3 56       	subi	r26, 0x63	; 99
     f32:	be 4f       	sbci	r27, 0xFE	; 254
     f34:	2f ef       	ldi	r18, 0xFF	; 255
     f36:	2c 93       	st	X, r18
     f38:	11 96       	adiw	r26, 0x01	; 1
     f3a:	2c 93       	st	X, r18
     f3c:	11 97       	sbiw	r26, 0x01	; 1
     f3e:	12 96       	adiw	r26, 0x02	; 2
     f40:	2c 93       	st	X, r18
     f42:	12 97       	sbiw	r26, 0x02	; 2
     f44:	13 96       	adiw	r26, 0x03	; 3
     f46:	2c 93       	st	X, r18
     f48:	13 97       	sbiw	r26, 0x03	; 3
     f4a:	14 96       	adiw	r26, 0x04	; 4
     f4c:	2c 93       	st	X, r18
     f4e:	dc 01       	movw	r26, r24
     f50:	ae 0f       	add	r26, r30
     f52:	bf 1f       	adc	r27, r31
     f54:	aa 0f       	add	r26, r26
     f56:	bb 1f       	adc	r27, r27
     f58:	a3 56       	subi	r26, 0x63	; 99
     f5a:	be 4f       	sbci	r27, 0xFE	; 254
     f5c:	15 96       	adiw	r26, 0x05	; 5
     f5e:	2c 93       	st	X, r18
    }
    // Point current receive list row to NULL
    for (int i = 0; i < MAX_COMMAND_RX_SIZE; i++)
    {
        Receive_List[Buffer_Index][i] = NULL;
     f60:	ee 0f       	add	r30, r30
     f62:	ff 1f       	adc	r31, r31
     f64:	ee 0f       	add	r30, r30
     f66:	ff 1f       	adc	r31, r31
     f68:	ee 0f       	add	r30, r30
     f6a:	ff 1f       	adc	r31, r31
     f6c:	eb 5b       	subi	r30, 0xBB	; 187
     f6e:	fe 4f       	sbci	r31, 0xFE	; 254
     f70:	11 82       	std	Z+1, r1	; 0x01
     f72:	10 82       	st	Z, r1
     f74:	13 82       	std	Z+3, r1	; 0x03
     f76:	12 82       	std	Z+2, r1	; 0x02
     f78:	15 82       	std	Z+5, r1	; 0x05
     f7a:	14 82       	std	Z+4, r1	; 0x04
     f7c:	17 82       	std	Z+7, r1	; 0x07
     f7e:	16 82       	std	Z+6, r1	; 0x06
    }
    // If at end of buffer
    if (Buffer_Index == COMMAND_BUFFER_SIZE - 1)
     f80:	3a 30       	cpi	r19, 0x0A	; 10
     f82:	19 f4       	brne	.+6      	; 0xf8a <__vector_14+0x126>
    {
        Buffer_Index = 0;
     f84:	10 92 44 01 	sts	0x0144, r1	; 0x800144 <Buffer_Index>
     f88:	03 c0       	rjmp	.+6      	; 0xf90 <__vector_14+0x12c>
    }
    else
    {
        Buffer_Index++;
     f8a:	3f 5f       	subi	r19, 0xFF	; 255
     f8c:	30 93 44 01 	sts	0x0144, r19	; 0x800144 <Buffer_Index>
    }
    // If buffer has pending transmits
    if (Command_Buffer[Buffer_Index][TX_LENGTH_BYTE] != 0xFF)
     f90:	20 91 44 01 	lds	r18, 0x0144	; 0x800144 <Buffer_Index>
     f94:	82 2f       	mov	r24, r18
     f96:	90 e0       	ldi	r25, 0x00	; 0
     f98:	82 0f       	add	r24, r18
     f9a:	91 1d       	adc	r25, r1
     f9c:	82 0f       	add	r24, r18
     f9e:	91 1d       	adc	r25, r1
     fa0:	88 0f       	add	r24, r24
     fa2:	99 1f       	adc	r25, r25
     fa4:	fc 01       	movw	r30, r24
     fa6:	e3 56       	subi	r30, 0x63	; 99
     fa8:	fe 4f       	sbci	r31, 0xFE	; 254
     faa:	80 81       	ld	r24, Z
     fac:	8f 3f       	cpi	r24, 0xFF	; 255
     fae:	31 f0       	breq	.+12     	; 0xfbc <__vector_14+0x158>
    {
        Post_Event(EVT_SPI_START);
     fb0:	60 e8       	ldi	r22, 0x80	; 128
     fb2:	70 e0       	ldi	r23, 0x00	; 0
     fb4:	80 e0       	ldi	r24, 0x00	; 0
     fb6:	90 e0       	ldi	r25, 0x00	; 0
     fb8:	0e 94 21 02 	call	0x442	; 0x442 <Post_Event>
				Post_Event(EVT_SPI_RECV_BYTE);
			}
			else if (RX_Index >= Expected_RX_Length)
			{
                Update_Buffer_Index();
				Post_Event(EVT_SPI_END);
     fbc:	60 e0       	ldi	r22, 0x00	; 0
     fbe:	74 e0       	ldi	r23, 0x04	; 4
     fc0:	80 e0       	ldi	r24, 0x00	; 0
     fc2:	90 e0       	ldi	r25, 0x00	; 0
     fc4:	0e 94 21 02 	call	0x442	; 0x442 <Post_Event>
    }
	else
	{
		// Not configured to be slave
	}
}
     fc8:	ff 91       	pop	r31
     fca:	ef 91       	pop	r30
     fcc:	bf 91       	pop	r27
     fce:	af 91       	pop	r26
     fd0:	9f 91       	pop	r25
     fd2:	8f 91       	pop	r24
     fd4:	7f 91       	pop	r23
     fd6:	6f 91       	pop	r22
     fd8:	5f 91       	pop	r21
     fda:	4f 91       	pop	r20
     fdc:	3f 91       	pop	r19
     fde:	2f 91       	pop	r18
     fe0:	0f 90       	pop	r0
     fe2:	0f be       	out	0x3f, r0	; 63
     fe4:	0f 90       	pop	r0
     fe6:	1f 90       	pop	r1
     fe8:	18 95       	reti

00000fea <Init_SPI_Service>:

****************************************************************************/
void Init_SPI_Service(void)
{
	// Start State Machine from normal state
	Current_State = NORMAL_STATE;
     fea:	10 92 e0 01 	sts	0x01E0, r1	; 0x8001e0 <Current_State>
     fee:	08 95       	ret

00000ff0 <Run_SPI_Service>:
        Processes events for SPI Message transmit/receive

****************************************************************************/
void Run_SPI_Service(uint32_t event_mask)
{
	switch(Current_State)
     ff0:	20 91 e0 01 	lds	r18, 0x01E0	; 0x8001e0 <Current_State>
     ff4:	21 30       	cpi	r18, 0x01	; 1
     ff6:	a9 f0       	breq	.+42     	; 0x1022 <Run_SPI_Service+0x32>
     ff8:	18 f0       	brcs	.+6      	; 0x1000 <Run_SPI_Service+0x10>
     ffa:	22 30       	cpi	r18, 0x02	; 2
     ffc:	89 f1       	breq	.+98     	; 0x1060 <Run_SPI_Service+0x70>
     ffe:	08 95       	ret
    {	
		case NORMAL_STATE:
			if (EVT_SPI_START == event_mask)
    1000:	60 38       	cpi	r22, 0x80	; 128
    1002:	71 05       	cpc	r23, r1
    1004:	81 05       	cpc	r24, r1
    1006:	91 05       	cpc	r25, r1
    1008:	e9 f5       	brne	.+122    	; 0x1084 <Run_SPI_Service+0x94>
			{			
                // Initialize SPI for particular command
                SPI_Start_Command();
    100a:	0e 94 63 06 	call	0xcc6	; 0xcc6 <SPI_Start_Command>
				// Switch to sending state
				Current_State = SENDING_STATE;
    100e:	81 e0       	ldi	r24, 0x01	; 1
    1010:	80 93 e0 01 	sts	0x01E0, r24	; 0x8001e0 <Current_State>
				// Post event to initiate transition
				Post_Event(EVT_SPI_SEND_BYTE);
    1014:	60 e0       	ldi	r22, 0x00	; 0
    1016:	71 e0       	ldi	r23, 0x01	; 1
    1018:	80 e0       	ldi	r24, 0x00	; 0
    101a:	90 e0       	ldi	r25, 0x00	; 0
    101c:	0e 94 21 02 	call	0x442	; 0x442 <Post_Event>
    1020:	08 95       	ret
                // Do Nothing
            }	
			break;
		
		case SENDING_STATE:
			if (EVT_SPI_SEND_BYTE == event_mask)
    1022:	61 15       	cp	r22, r1
    1024:	21 e0       	ldi	r18, 0x01	; 1
    1026:	72 07       	cpc	r23, r18
    1028:	81 05       	cpc	r24, r1
    102a:	91 05       	cpc	r25, r1
    102c:	19 f4       	brne	.+6      	; 0x1034 <Run_SPI_Service+0x44>
			{
    			SPI_Transmit();
    102e:	0e 94 82 06 	call	0xd04	; 0xd04 <SPI_Transmit>
    1032:	08 95       	ret
			}
			else if (EVT_SPI_RECV_BYTE == event_mask)
    1034:	61 15       	cp	r22, r1
    1036:	22 e0       	ldi	r18, 0x02	; 2
    1038:	72 07       	cpc	r23, r18
    103a:	81 05       	cpc	r24, r1
    103c:	91 05       	cpc	r25, r1
    103e:	31 f4       	brne	.+12     	; 0x104c <Run_SPI_Service+0x5c>
			{
                SPI_Transmit();
    1040:	0e 94 82 06 	call	0xd04	; 0xd04 <SPI_Transmit>
				Current_State = RECEIVING_STATE;				
    1044:	82 e0       	ldi	r24, 0x02	; 2
    1046:	80 93 e0 01 	sts	0x01E0, r24	; 0x8001e0 <Current_State>
    104a:	08 95       	ret
			}
			else if (EVT_SPI_END == event_mask)
    104c:	61 15       	cp	r22, r1
    104e:	74 40       	sbci	r23, 0x04	; 4
    1050:	81 05       	cpc	r24, r1
    1052:	91 05       	cpc	r25, r1
    1054:	b9 f4       	brne	.+46     	; 0x1084 <Run_SPI_Service+0x94>
			{
                SPI_End_Command();
    1056:	0e 94 80 06 	call	0xd00	; 0xd00 <SPI_End_Command>
				Current_State = NORMAL_STATE;
    105a:	10 92 e0 01 	sts	0x01E0, r1	; 0x8001e0 <Current_State>
    105e:	08 95       	ret
                // Do Nothing
            }
			break;
		
		case RECEIVING_STATE:
            if (EVT_SPI_RECV_BYTE == event_mask)
    1060:	61 15       	cp	r22, r1
    1062:	22 e0       	ldi	r18, 0x02	; 2
    1064:	72 07       	cpc	r23, r18
    1066:	81 05       	cpc	r24, r1
    1068:	91 05       	cpc	r25, r1
    106a:	19 f4       	brne	.+6      	; 0x1072 <Run_SPI_Service+0x82>
            {
                SPI_Transmit();
    106c:	0e 94 82 06 	call	0xd04	; 0xd04 <SPI_Transmit>
    1070:	08 95       	ret
            }
            if (EVT_SPI_END == event_mask)
    1072:	61 15       	cp	r22, r1
    1074:	74 40       	sbci	r23, 0x04	; 4
    1076:	81 05       	cpc	r24, r1
    1078:	91 05       	cpc	r25, r1
    107a:	21 f4       	brne	.+8      	; 0x1084 <Run_SPI_Service+0x94>
            {
                SPI_End_Command();
    107c:	0e 94 80 06 	call	0xd00	; 0xd00 <SPI_End_Command>
                Current_State = NORMAL_STATE;
    1080:	10 92 e0 01 	sts	0x01E0, r1	; 0x8001e0 <Current_State>
    1084:	08 95       	ret

00001086 <Query_SPI_State>:
****************************************************************************/

SPI_State_t Query_SPI_State(void)
{
    return Current_State;
}
    1086:	80 91 e0 01 	lds	r24, 0x01E0	; 0x8001e0 <Current_State>
    108a:	08 95       	ret

0000108c <Init_Timer_Module>:

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ticksperms)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
    108c:	e1 ee       	ldi	r30, 0xE1	; 225
    108e:	f1 e0       	ldi	r31, 0x01	; 1
    1090:	a5 ee       	ldi	r26, 0xE5	; 229
    1092:	b1 e0       	ldi	r27, 0x01	; 1
    1094:	89 e4       	ldi	r24, 0x49	; 73
    1096:	92 e0       	ldi	r25, 0x02	; 2
    1098:	11 82       	std	Z+1, r1	; 0x01
    109a:	10 82       	st	Z, r1
    109c:	13 82       	std	Z+3, r1	; 0x03
    109e:	12 82       	std	Z+2, r1	; 0x02
    10a0:	1c 92       	st	X, r1
    10a2:	15 82       	std	Z+5, r1	; 0x05
    10a4:	16 82       	std	Z+6, r1	; 0x06
    10a6:	17 82       	std	Z+7, r1	; 0x07
    10a8:	10 86       	std	Z+8, r1	; 0x08
    10aa:	11 86       	std	Z+9, r1	; 0x09
    10ac:	12 86       	std	Z+10, r1	; 0x0a
    10ae:	13 86       	std	Z+11, r1	; 0x0b
    10b0:	14 86       	std	Z+12, r1	; 0x0c
    10b2:	3d 96       	adiw	r30, 0x0d	; 13
    10b4:	1d 96       	adiw	r26, 0x0d	; 13
    10b6:	e8 17       	cp	r30, r24
    10b8:	f9 07       	cpc	r31, r25
    10ba:	71 f7       	brne	.-36     	; 0x1098 <Init_Timer_Module+0xc>
    10bc:	15 bc       	out	0x25, r1	; 37
    10be:	16 bc       	out	0x26, r1	; 38
    10c0:	18 bc       	out	0x28, r1	; 40
    10c2:	88 b5       	in	r24, 0x28	; 40
    10c4:	83 58       	subi	r24, 0x83	; 131
    10c6:	88 bd       	out	0x28, r24	; 40
    10c8:	82 e0       	ldi	r24, 0x02	; 2
    10ca:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
    10ce:	16 bc       	out	0x26, r1	; 38
    10d0:	86 b5       	in	r24, 0x26	; 38
    10d2:	83 60       	ori	r24, 0x03	; 3
    10d4:	86 bd       	out	0x26, r24	; 38
    10d6:	08 95       	ret

000010d8 <Register_Timer>:
    10d8:	cf 93       	push	r28
    10da:	df 93       	push	r29
    10dc:	c0 91 e1 01 	lds	r28, 0x01E1	; 0x8001e1 <Timers>
    10e0:	d0 91 e2 01 	lds	r29, 0x01E2	; 0x8001e2 <Timers+0x1>
    10e4:	c8 17       	cp	r28, r24
    10e6:	d9 07       	cpc	r29, r25
    10e8:	09 f4       	brne	.+2      	; 0x10ec <Register_Timer+0x14>
    10ea:	40 c0       	rjmp	.+128    	; 0x116c <Register_Timer+0x94>
    10ec:	a1 ee       	ldi	r26, 0xE1	; 225
    10ee:	b1 e0       	ldi	r27, 0x01	; 1
    10f0:	4c e3       	ldi	r20, 0x3C	; 60
    10f2:	52 e0       	ldi	r21, 0x02	; 2
    10f4:	fd 01       	movw	r30, r26
    10f6:	25 85       	ldd	r18, Z+13	; 0x0d
    10f8:	36 85       	ldd	r19, Z+14	; 0x0e
    10fa:	28 17       	cp	r18, r24
    10fc:	39 07       	cpc	r19, r25
    10fe:	b1 f1       	breq	.+108    	; 0x116c <Register_Timer+0x94>
    1100:	3d 96       	adiw	r30, 0x0d	; 13
    1102:	e4 17       	cp	r30, r20
    1104:	f5 07       	cpc	r31, r21
    1106:	b9 f7       	brne	.-18     	; 0x10f6 <Register_Timer+0x1e>
    1108:	2c c0       	rjmp	.+88     	; 0x1162 <Register_Timer+0x8a>
    110a:	1d 96       	adiw	r26, 0x0d	; 13
    110c:	4d 91       	ld	r20, X+
    110e:	5c 91       	ld	r21, X
    1110:	1e 97       	sbiw	r26, 0x0e	; 14
    1112:	45 2b       	or	r20, r21
    1114:	f9 f4       	brne	.+62     	; 0x1154 <Register_Timer+0x7c>
    1116:	02 c0       	rjmp	.+4      	; 0x111c <Register_Timer+0x44>
    1118:	20 e0       	ldi	r18, 0x00	; 0
    111a:	30 e0       	ldi	r19, 0x00	; 0
    111c:	f9 01       	movw	r30, r18
    111e:	ee 0f       	add	r30, r30
    1120:	ff 1f       	adc	r31, r31
    1122:	e2 0f       	add	r30, r18
    1124:	f3 1f       	adc	r31, r19
    1126:	ee 0f       	add	r30, r30
    1128:	ff 1f       	adc	r31, r31
    112a:	ee 0f       	add	r30, r30
    112c:	ff 1f       	adc	r31, r31
    112e:	2e 0f       	add	r18, r30
    1130:	3f 1f       	adc	r19, r31
    1132:	f9 01       	movw	r30, r18
    1134:	ef 51       	subi	r30, 0x1F	; 31
    1136:	fe 4f       	sbci	r31, 0xFE	; 254
    1138:	91 83       	std	Z+1, r25	; 0x01
    113a:	80 83       	st	Z, r24
    113c:	73 83       	std	Z+3, r23	; 0x03
    113e:	62 83       	std	Z+2, r22	; 0x02
    1140:	14 82       	std	Z+4, r1	; 0x04
    1142:	15 82       	std	Z+5, r1	; 0x05
    1144:	16 82       	std	Z+6, r1	; 0x06
    1146:	17 82       	std	Z+7, r1	; 0x07
    1148:	10 86       	std	Z+8, r1	; 0x08
    114a:	11 86       	std	Z+9, r1	; 0x09
    114c:	12 86       	std	Z+10, r1	; 0x0a
    114e:	13 86       	std	Z+11, r1	; 0x0b
    1150:	14 86       	std	Z+12, r1	; 0x0c
    1152:	0c c0       	rjmp	.+24     	; 0x116c <Register_Timer+0x94>
    1154:	2f 5f       	subi	r18, 0xFF	; 255
    1156:	3f 4f       	sbci	r19, 0xFF	; 255
    1158:	1d 96       	adiw	r26, 0x0d	; 13
    115a:	28 30       	cpi	r18, 0x08	; 8
    115c:	31 05       	cpc	r19, r1
    115e:	a9 f6       	brne	.-86     	; 0x110a <Register_Timer+0x32>
    1160:	05 c0       	rjmp	.+10     	; 0x116c <Register_Timer+0x94>
    1162:	cd 2b       	or	r28, r29
    1164:	c9 f2       	breq	.-78     	; 0x1118 <Register_Timer+0x40>
    1166:	21 e0       	ldi	r18, 0x01	; 1
    1168:	30 e0       	ldi	r19, 0x00	; 0
    116a:	cf cf       	rjmp	.-98     	; 0x110a <Register_Timer+0x32>
    116c:	df 91       	pop	r29
    116e:	cf 91       	pop	r28
    1170:	08 95       	ret

00001172 <Start_Timer>:
    1172:	cf 92       	push	r12
    1174:	df 92       	push	r13
    1176:	ef 92       	push	r14
    1178:	ff 92       	push	r15
    117a:	20 91 e1 01 	lds	r18, 0x01E1	; 0x8001e1 <Timers>
    117e:	30 91 e2 01 	lds	r19, 0x01E2	; 0x8001e2 <Timers+0x1>
    1182:	28 17       	cp	r18, r24
    1184:	39 07       	cpc	r19, r25
    1186:	51 f0       	breq	.+20     	; 0x119c <Start_Timer+0x2a>
    1188:	e1 ee       	ldi	r30, 0xE1	; 225
    118a:	f1 e0       	ldi	r31, 0x01	; 1
    118c:	21 e0       	ldi	r18, 0x01	; 1
    118e:	30 e0       	ldi	r19, 0x00	; 0
    1190:	a5 85       	ldd	r26, Z+13	; 0x0d
    1192:	b6 85       	ldd	r27, Z+14	; 0x0e
    1194:	a8 17       	cp	r26, r24
    1196:	b9 07       	cpc	r27, r25
    1198:	11 f5       	brne	.+68     	; 0x11de <Start_Timer+0x6c>
    119a:	02 c0       	rjmp	.+4      	; 0x11a0 <Start_Timer+0x2e>
    119c:	20 e0       	ldi	r18, 0x00	; 0
    119e:	30 e0       	ldi	r19, 0x00	; 0
    11a0:	f9 01       	movw	r30, r18
    11a2:	ee 0f       	add	r30, r30
    11a4:	ff 1f       	adc	r31, r31
    11a6:	e2 0f       	add	r30, r18
    11a8:	f3 1f       	adc	r31, r19
    11aa:	ee 0f       	add	r30, r30
    11ac:	ff 1f       	adc	r31, r31
    11ae:	ee 0f       	add	r30, r30
    11b0:	ff 1f       	adc	r31, r31
    11b2:	2e 0f       	add	r18, r30
    11b4:	3f 1f       	adc	r19, r31
    11b6:	f9 01       	movw	r30, r18
    11b8:	ef 51       	subi	r30, 0x1F	; 31
    11ba:	fe 4f       	sbci	r31, 0xFE	; 254
    11bc:	81 e0       	ldi	r24, 0x01	; 1
    11be:	84 83       	std	Z+4, r24	; 0x04
    11c0:	15 82       	std	Z+5, r1	; 0x05
    11c2:	16 82       	std	Z+6, r1	; 0x06
    11c4:	17 82       	std	Z+7, r1	; 0x07
    11c6:	10 86       	std	Z+8, r1	; 0x08
    11c8:	6a 01       	movw	r12, r20
    11ca:	7b 01       	movw	r14, r22
    11cc:	cc 0c       	add	r12, r12
    11ce:	dd 1c       	adc	r13, r13
    11d0:	ee 1c       	adc	r14, r14
    11d2:	ff 1c       	adc	r15, r15
    11d4:	c1 86       	std	Z+9, r12	; 0x09
    11d6:	d2 86       	std	Z+10, r13	; 0x0a
    11d8:	e3 86       	std	Z+11, r14	; 0x0b
    11da:	f4 86       	std	Z+12, r15	; 0x0c
    11dc:	06 c0       	rjmp	.+12     	; 0x11ea <Start_Timer+0x78>
    11de:	2f 5f       	subi	r18, 0xFF	; 255
    11e0:	3f 4f       	sbci	r19, 0xFF	; 255
    11e2:	3d 96       	adiw	r30, 0x0d	; 13
    11e4:	28 30       	cpi	r18, 0x08	; 8
    11e6:	31 05       	cpc	r19, r1
    11e8:	99 f6       	brne	.-90     	; 0x1190 <Start_Timer+0x1e>
    11ea:	ff 90       	pop	r15
    11ec:	ef 90       	pop	r14
    11ee:	df 90       	pop	r13
    11f0:	cf 90       	pop	r12
    11f2:	08 95       	ret

000011f4 <__vector_10>:
    Description
        Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
    11f4:	1f 92       	push	r1
    11f6:	0f 92       	push	r0
    11f8:	0f b6       	in	r0, 0x3f	; 63
    11fa:	0f 92       	push	r0
    11fc:	11 24       	eor	r1, r1
    11fe:	ef 92       	push	r14
    1200:	ff 92       	push	r15
    1202:	0f 93       	push	r16
    1204:	1f 93       	push	r17
    1206:	2f 93       	push	r18
    1208:	3f 93       	push	r19
    120a:	4f 93       	push	r20
    120c:	5f 93       	push	r21
    120e:	6f 93       	push	r22
    1210:	7f 93       	push	r23
    1212:	8f 93       	push	r24
    1214:	9f 93       	push	r25
    1216:	af 93       	push	r26
    1218:	bf 93       	push	r27
    121a:	cf 93       	push	r28
    121c:	df 93       	push	r29
    121e:	ef 93       	push	r30
    1220:	ff 93       	push	r31
    //      then we will miss interrupts for ticks because they will be 
    //      disabled while we are here. Then we would have to wait for the
    //      timer to roll over which would cause time warp.

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;
    1222:	88 b5       	in	r24, 0x28	; 40
    1224:	83 58       	subi	r24, 0x83	; 131
    1226:	88 bd       	out	0x28, r24	; 40
    1228:	05 ee       	ldi	r16, 0xE5	; 229
    122a:	11 e0       	ldi	r17, 0x01	; 1
    122c:	c1 ee       	ldi	r28, 0xE1	; 225
    122e:	d1 e0       	ldi	r29, 0x01	; 1
    1230:	0f 2e       	mov	r0, r31
    1232:	f9 e4       	ldi	r31, 0x49	; 73
    1234:	ef 2e       	mov	r14, r31
    1236:	f2 e0       	ldi	r31, 0x02	; 2
    1238:	ff 2e       	mov	r15, r31
    123a:	f0 2d       	mov	r31, r0
    123c:	f8 01       	movw	r30, r16

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (true == Timers[i].timer_running_flag)
    123e:	80 81       	ld	r24, Z
    1240:	88 23       	and	r24, r24
    1242:	81 f1       	breq	.+96     	; 0x12a4 <__vector_10+0xb0>
    1244:	9e 01       	movw	r18, r28
        {
            // If the timer was started with a non zero time, service the ticks,
            //      otherwise, process the cb immediately
            if (0 < Timers[i].ticks_remaining)
    1246:	89 85       	ldd	r24, Y+9	; 0x09
    1248:	9a 85       	ldd	r25, Y+10	; 0x0a
    124a:	ab 85       	ldd	r26, Y+11	; 0x0b
    124c:	bc 85       	ldd	r27, Y+12	; 0x0c
    124e:	00 97       	sbiw	r24, 0x00	; 0
    1250:	a1 05       	cpc	r26, r1
    1252:	b1 05       	cpc	r27, r1
    1254:	b9 f0       	breq	.+46     	; 0x1284 <__vector_10+0x90>
            {
                // Add one to time, subtract one from ticks left
                Timers[i].ticks_since_start += 1;
    1256:	4d 81       	ldd	r20, Y+5	; 0x05
    1258:	5e 81       	ldd	r21, Y+6	; 0x06
    125a:	6f 81       	ldd	r22, Y+7	; 0x07
    125c:	78 85       	ldd	r23, Y+8	; 0x08
    125e:	4f 5f       	subi	r20, 0xFF	; 255
    1260:	5f 4f       	sbci	r21, 0xFF	; 255
    1262:	6f 4f       	sbci	r22, 0xFF	; 255
    1264:	7f 4f       	sbci	r23, 0xFF	; 255
    1266:	4d 83       	std	Y+5, r20	; 0x05
    1268:	5e 83       	std	Y+6, r21	; 0x06
    126a:	6f 83       	std	Y+7, r22	; 0x07
    126c:	78 87       	std	Y+8, r23	; 0x08
                Timers[i].ticks_remaining -= 1;
    126e:	01 97       	sbiw	r24, 0x01	; 1
    1270:	a1 09       	sbc	r26, r1
    1272:	b1 09       	sbc	r27, r1
    1274:	89 87       	std	Y+9, r24	; 0x09
    1276:	9a 87       	std	Y+10, r25	; 0x0a
    1278:	ab 87       	std	Y+11, r26	; 0x0b
    127a:	bc 87       	std	Y+12, r27	; 0x0c
            }

            // If the timer has expired
            if (0 == Timers[i].ticks_remaining)
    127c:	89 2b       	or	r24, r25
    127e:	8a 2b       	or	r24, r26
    1280:	8b 2b       	or	r24, r27
    1282:	81 f4       	brne	.+32     	; 0x12a4 <__vector_10+0xb0>
            {
                // Clear running flag
                Timers[i].timer_running_flag = false;
    1284:	10 82       	st	Z, r1
                
                // Execute cb function with value of id pointer's value
                // If cb is not null, execute
                if (Timers[i].timer_cb_func)
    1286:	d9 01       	movw	r26, r18
    1288:	12 96       	adiw	r26, 0x02	; 2
    128a:	ed 91       	ld	r30, X+
    128c:	fc 91       	ld	r31, X
    128e:	13 97       	sbiw	r26, 0x03	; 3
    1290:	30 97       	sbiw	r30, 0x00	; 0
    1292:	41 f0       	breq	.+16     	; 0x12a4 <__vector_10+0xb0>
                {
                    // Execute callback
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
    1294:	8d 91       	ld	r24, X+
    1296:	9c 91       	ld	r25, X
    1298:	dc 01       	movw	r26, r24
    129a:	6d 91       	ld	r22, X+
    129c:	7d 91       	ld	r23, X+
    129e:	8d 91       	ld	r24, X+
    12a0:	9c 91       	ld	r25, X
    12a2:	09 95       	icall
    12a4:	03 5f       	subi	r16, 0xF3	; 243
    12a6:	1f 4f       	sbci	r17, 0xFF	; 255
    12a8:	2d 96       	adiw	r28, 0x0d	; 13

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    12aa:	ce 15       	cp	r28, r14
    12ac:	df 05       	cpc	r29, r15
    12ae:	31 f6       	brne	.-116    	; 0x123c <__vector_10+0x48>
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
                }
            }
        }
    }
}
    12b0:	ff 91       	pop	r31
    12b2:	ef 91       	pop	r30
    12b4:	df 91       	pop	r29
    12b6:	cf 91       	pop	r28
    12b8:	bf 91       	pop	r27
    12ba:	af 91       	pop	r26
    12bc:	9f 91       	pop	r25
    12be:	8f 91       	pop	r24
    12c0:	7f 91       	pop	r23
    12c2:	6f 91       	pop	r22
    12c4:	5f 91       	pop	r21
    12c6:	4f 91       	pop	r20
    12c8:	3f 91       	pop	r19
    12ca:	2f 91       	pop	r18
    12cc:	1f 91       	pop	r17
    12ce:	0f 91       	pop	r16
    12d0:	ff 90       	pop	r15
    12d2:	ef 90       	pop	r14
    12d4:	0f 90       	pop	r0
    12d6:	0f be       	out	0x3f, r0	; 63
    12d8:	0f 90       	pop	r0
    12da:	1f 90       	pop	r1
    12dc:	18 95       	reti

000012de <_exit>:
    12de:	f8 94       	cli

000012e0 <__stop_program>:
    12e0:	ff cf       	rjmp	.-2      	; 0x12e0 <__stop_program>
