
Buoy_Firmware_V1_2_IMU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018f64  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c28  080190f8  080190f8  000290f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08019d20  08019d20  00029d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08019d28  08019d28  00029d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08019d2c  08019d2c  00029d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006d0  20000000  08019d30  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ram2         00000000  10000000  10000000  000306d0  2**0
                  CONTENTS
  8 .bss          00003450  200006d0  200006d0  000306d0  2**2
                  ALLOC
  9 ._user_heap_stack 00000400  20003b20  20003b20  000306d0  2**0
                  ALLOC
 10 .ARM.attributes 0000002a  00000000  00000000  000306d0  2**0
                  CONTENTS, READONLY
 11 .debug_info   00028806  00000000  00000000  000306fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004148  00000000  00000000  00058f00  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001d48  00000000  00000000  0005d048  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001b88  00000000  00000000  0005ed90  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000dbca  00000000  00000000  00060918  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00009502  00000000  00000000  0006e4e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000779e4  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009b44  00000000  00000000  00077a60  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000024  00000000  00000000  000815a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000004e  00000000  00000000  000815c8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006d0 	.word	0x200006d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080190dc 	.word	0x080190dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006d4 	.word	0x200006d4
 80001cc:	080190dc 	.word	0x080190dc

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f092 0f00 	teq	r2, #0
 800058a:	bf14      	ite	ne
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a0:	e720      	b.n	80003e4 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_ul2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	e00a      	b.n	80005ca <__aeabi_l2d+0x16>

080005b4 <__aeabi_l2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005c2:	d502      	bpl.n	80005ca <__aeabi_l2d+0x16>
 80005c4:	4240      	negs	r0, r0
 80005c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d6:	f43f aedc 	beq.w	8000392 <__adddf3+0xe6>
 80005da:	f04f 0203 	mov.w	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005f2:	f1c2 0320 	rsb	r3, r2, #32
 80005f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000602:	ea40 000e 	orr.w	r0, r0, lr
 8000606:	fa21 f102 	lsr.w	r1, r1, r2
 800060a:	4414      	add	r4, r2
 800060c:	e6c1      	b.n	8000392 <__adddf3+0xe6>
 800060e:	bf00      	nop

08000610 <__aeabi_dmul>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800061a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061e:	bf1d      	ittte	ne
 8000620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000624:	ea94 0f0c 	teqne	r4, ip
 8000628:	ea95 0f0c 	teqne	r5, ip
 800062c:	f000 f8de 	bleq	80007ec <__aeabi_dmul+0x1dc>
 8000630:	442c      	add	r4, r5
 8000632:	ea81 0603 	eor.w	r6, r1, r3
 8000636:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800063a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000642:	bf18      	it	ne
 8000644:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000650:	d038      	beq.n	80006c4 <__aeabi_dmul+0xb4>
 8000652:	fba0 ce02 	umull	ip, lr, r0, r2
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000662:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000666:	f04f 0600 	mov.w	r6, #0
 800066a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066e:	f09c 0f00 	teq	ip, #0
 8000672:	bf18      	it	ne
 8000674:	f04e 0e01 	orrne.w	lr, lr, #1
 8000678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800067c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000684:	d204      	bcs.n	8000690 <__aeabi_dmul+0x80>
 8000686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800068a:	416d      	adcs	r5, r5
 800068c:	eb46 0606 	adc.w	r6, r6, r6
 8000690:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000694:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000698:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800069c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a8:	bf88      	it	hi
 80006aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ae:	d81e      	bhi.n	80006ee <__aeabi_dmul+0xde>
 80006b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b4:	bf08      	it	eq
 80006b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ba:	f150 0000 	adcs.w	r0, r0, #0
 80006be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c8:	ea46 0101 	orr.w	r1, r6, r1
 80006cc:	ea40 0002 	orr.w	r0, r0, r2
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d8:	bfc2      	ittt	gt
 80006da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	popgt	{r4, r5, r6, pc}
 80006e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e8:	f04f 0e00 	mov.w	lr, #0
 80006ec:	3c01      	subs	r4, #1
 80006ee:	f300 80ab 	bgt.w	8000848 <__aeabi_dmul+0x238>
 80006f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f6:	bfde      	ittt	le
 80006f8:	2000      	movle	r0, #0
 80006fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd70      	pople	{r4, r5, r6, pc}
 8000700:	f1c4 0400 	rsb	r4, r4, #0
 8000704:	3c20      	subs	r4, #32
 8000706:	da35      	bge.n	8000774 <__aeabi_dmul+0x164>
 8000708:	340c      	adds	r4, #12
 800070a:	dc1b      	bgt.n	8000744 <__aeabi_dmul+0x134>
 800070c:	f104 0414 	add.w	r4, r4, #20
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f305 	lsl.w	r3, r0, r5
 8000718:	fa20 f004 	lsr.w	r0, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	fa21 f604 	lsr.w	r6, r1, r4
 8000734:	eb42 0106 	adc.w	r1, r2, r6
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 040c 	rsb	r4, r4, #12
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f304 	lsl.w	r3, r0, r4
 8000750:	fa20 f005 	lsr.w	r0, r0, r5
 8000754:	fa01 f204 	lsl.w	r2, r1, r4
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000764:	f141 0100 	adc.w	r1, r1, #0
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f205 	lsl.w	r2, r0, r5
 800077c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000780:	fa20 f304 	lsr.w	r3, r0, r4
 8000784:	fa01 f205 	lsl.w	r2, r1, r5
 8000788:	ea43 0302 	orr.w	r3, r3, r2
 800078c:	fa21 f004 	lsr.w	r0, r1, r4
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	fa21 f204 	lsr.w	r2, r1, r4
 8000798:	ea20 0002 	bic.w	r0, r0, r2
 800079c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f094 0f00 	teq	r4, #0
 80007b0:	d10f      	bne.n	80007d2 <__aeabi_dmul+0x1c2>
 80007b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b6:	0040      	lsls	r0, r0, #1
 80007b8:	eb41 0101 	adc.w	r1, r1, r1
 80007bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3c01      	subeq	r4, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1a6>
 80007c6:	ea41 0106 	orr.w	r1, r1, r6
 80007ca:	f095 0f00 	teq	r5, #0
 80007ce:	bf18      	it	ne
 80007d0:	4770      	bxne	lr
 80007d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	eb43 0303 	adc.w	r3, r3, r3
 80007dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3d01      	subeq	r5, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1c6>
 80007e6:	ea43 0306 	orr.w	r3, r3, r6
 80007ea:	4770      	bx	lr
 80007ec:	ea94 0f0c 	teq	r4, ip
 80007f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f4:	bf18      	it	ne
 80007f6:	ea95 0f0c 	teqne	r5, ip
 80007fa:	d00c      	beq.n	8000816 <__aeabi_dmul+0x206>
 80007fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000800:	bf18      	it	ne
 8000802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000806:	d1d1      	bne.n	80007ac <__aeabi_dmul+0x19c>
 8000808:	ea81 0103 	eor.w	r1, r1, r3
 800080c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081a:	bf06      	itte	eq
 800081c:	4610      	moveq	r0, r2
 800081e:	4619      	moveq	r1, r3
 8000820:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000824:	d019      	beq.n	800085a <__aeabi_dmul+0x24a>
 8000826:	ea94 0f0c 	teq	r4, ip
 800082a:	d102      	bne.n	8000832 <__aeabi_dmul+0x222>
 800082c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000830:	d113      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000832:	ea95 0f0c 	teq	r5, ip
 8000836:	d105      	bne.n	8000844 <__aeabi_dmul+0x234>
 8000838:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800083c:	bf1c      	itt	ne
 800083e:	4610      	movne	r0, r2
 8000840:	4619      	movne	r1, r3
 8000842:	d10a      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000862:	bd70      	pop	{r4, r5, r6, pc}

08000864 <__aeabi_ddiv>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8a7 	bleq	80009d2 <__aeabi_ddiv+0x16e>
 8000884:	eba4 0405 	sub.w	r4, r4, r5
 8000888:	ea81 0e03 	eor.w	lr, r1, r3
 800088c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f000 8088 	beq.w	80009a8 <__aeabi_ddiv+0x144>
 8000898:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800089c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf08      	it	eq
 80008c0:	4296      	cmpeq	r6, r2
 80008c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ca:	d202      	bcs.n	80008d2 <__aeabi_ddiv+0x6e>
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	1ab6      	subs	r6, r6, r2
 80008d4:	eb65 0503 	sbc.w	r5, r5, r3
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000940:	ea55 0e06 	orrs.w	lr, r5, r6
 8000944:	d018      	beq.n	8000978 <__aeabi_ddiv+0x114>
 8000946:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800094a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000956:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800095a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000962:	d1c0      	bne.n	80008e6 <__aeabi_ddiv+0x82>
 8000964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000968:	d10b      	bne.n	8000982 <__aeabi_ddiv+0x11e>
 800096a:	ea41 0100 	orr.w	r1, r1, r0
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000976:	e7b6      	b.n	80008e6 <__aeabi_ddiv+0x82>
 8000978:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800097c:	bf04      	itt	eq
 800097e:	4301      	orreq	r1, r0
 8000980:	2000      	moveq	r0, #0
 8000982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000986:	bf88      	it	hi
 8000988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800098c:	f63f aeaf 	bhi.w	80006ee <__aeabi_dmul+0xde>
 8000990:	ebb5 0c03 	subs.w	ip, r5, r3
 8000994:	bf04      	itt	eq
 8000996:	ebb6 0c02 	subseq.w	ip, r6, r2
 800099a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099e:	f150 0000 	adcs.w	r0, r0, #0
 80009a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b4:	bfc2      	ittt	gt
 80009b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009be:	bd70      	popgt	{r4, r5, r6, pc}
 80009c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c4:	f04f 0e00 	mov.w	lr, #0
 80009c8:	3c01      	subs	r4, #1
 80009ca:	e690      	b.n	80006ee <__aeabi_dmul+0xde>
 80009cc:	ea45 0e06 	orr.w	lr, r5, r6
 80009d0:	e68d      	b.n	80006ee <__aeabi_dmul+0xde>
 80009d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d6:	ea94 0f0c 	teq	r4, ip
 80009da:	bf08      	it	eq
 80009dc:	ea95 0f0c 	teqeq	r5, ip
 80009e0:	f43f af3b 	beq.w	800085a <__aeabi_dmul+0x24a>
 80009e4:	ea94 0f0c 	teq	r4, ip
 80009e8:	d10a      	bne.n	8000a00 <__aeabi_ddiv+0x19c>
 80009ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ee:	f47f af34 	bne.w	800085a <__aeabi_dmul+0x24a>
 80009f2:	ea95 0f0c 	teq	r5, ip
 80009f6:	f47f af25 	bne.w	8000844 <__aeabi_dmul+0x234>
 80009fa:	4610      	mov	r0, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	e72c      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a00:	ea95 0f0c 	teq	r5, ip
 8000a04:	d106      	bne.n	8000a14 <__aeabi_ddiv+0x1b0>
 8000a06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a0a:	f43f aefd 	beq.w	8000808 <__aeabi_dmul+0x1f8>
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	e722      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	f47f aec5 	bne.w	80007ac <__aeabi_dmul+0x19c>
 8000a22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a26:	f47f af0d 	bne.w	8000844 <__aeabi_dmul+0x234>
 8000a2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2e:	f47f aeeb 	bne.w	8000808 <__aeabi_dmul+0x1f8>
 8000a32:	e712      	b.n	800085a <__aeabi_dmul+0x24a>

08000a34 <__gedf2>:
 8000a34:	f04f 3cff 	mov.w	ip, #4294967295
 8000a38:	e006      	b.n	8000a48 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__ledf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	e002      	b.n	8000a48 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__cmpdf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5e:	d01b      	beq.n	8000a98 <__cmpdf2+0x54>
 8000a60:	b001      	add	sp, #4
 8000a62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a66:	bf0c      	ite	eq
 8000a68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a6c:	ea91 0f03 	teqne	r1, r3
 8000a70:	bf02      	ittt	eq
 8000a72:	ea90 0f02 	teqeq	r0, r2
 8000a76:	2000      	moveq	r0, #0
 8000a78:	4770      	bxeq	lr
 8000a7a:	f110 0f00 	cmn.w	r0, #0
 8000a7e:	ea91 0f03 	teq	r1, r3
 8000a82:	bf58      	it	pl
 8000a84:	4299      	cmppl	r1, r3
 8000a86:	bf08      	it	eq
 8000a88:	4290      	cmpeq	r0, r2
 8000a8a:	bf2c      	ite	cs
 8000a8c:	17d8      	asrcs	r0, r3, #31
 8000a8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a92:	f040 0001 	orr.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__cmpdf2+0x64>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d107      	bne.n	8000ab8 <__cmpdf2+0x74>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d1d6      	bne.n	8000a60 <__cmpdf2+0x1c>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d0d3      	beq.n	8000a60 <__cmpdf2+0x1c>
 8000ab8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdrcmple>:
 8000ac0:	4684      	mov	ip, r0
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4662      	mov	r2, ip
 8000ac6:	468c      	mov	ip, r1
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4663      	mov	r3, ip
 8000acc:	e000      	b.n	8000ad0 <__aeabi_cdcmpeq>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdcmpeq>:
 8000ad0:	b501      	push	{r0, lr}
 8000ad2:	f7ff ffb7 	bl	8000a44 <__cmpdf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd01      	pop	{r0, pc}

08000ae0 <__aeabi_dcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffce 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc4 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpun>:
 8000b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x10>
 8000b4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b52:	d10a      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x20>
 8000b5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0001 	mov.w	r0, #1
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_d2iz>:
 8000b70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b78:	d215      	bcs.n	8000ba6 <__aeabi_d2iz+0x36>
 8000b7a:	d511      	bpl.n	8000ba0 <__aeabi_d2iz+0x30>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d912      	bls.n	8000bac <__aeabi_d2iz+0x3c>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b96:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000baa:	d105      	bne.n	8000bb8 <__aeabi_d2iz+0x48>
 8000bac:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	bf08      	it	eq
 8000bb2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_d2uiz>:
 8000bc0:	004a      	lsls	r2, r1, #1
 8000bc2:	d211      	bcs.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bc4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc8:	d211      	bcs.n	8000bee <__aeabi_d2uiz+0x2e>
 8000bca:	d50d      	bpl.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bcc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd4:	d40e      	bmi.n	8000bf4 <__aeabi_d2uiz+0x34>
 8000bd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000be2:	fa23 f002 	lsr.w	r0, r3, r2
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d102      	bne.n	8000bfa <__aeabi_d2uiz+0x3a>
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	4770      	bx	lr
 8000bfa:	f04f 0000 	mov.w	r0, #0
 8000bfe:	4770      	bx	lr

08000c00 <__aeabi_d2f>:
 8000c00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c08:	bf24      	itt	cs
 8000c0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c12:	d90d      	bls.n	8000c30 <__aeabi_d2f+0x30>
 8000c14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c28:	bf08      	it	eq
 8000c2a:	f020 0001 	biceq.w	r0, r0, #1
 8000c2e:	4770      	bx	lr
 8000c30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c34:	d121      	bne.n	8000c7a <__aeabi_d2f+0x7a>
 8000c36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c3a:	bfbc      	itt	lt
 8000c3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c40:	4770      	bxlt	lr
 8000c42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c4a:	f1c2 0218 	rsb	r2, r2, #24
 8000c4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c56:	fa20 f002 	lsr.w	r0, r0, r2
 8000c5a:	bf18      	it	ne
 8000c5c:	f040 0001 	orrne.w	r0, r0, #1
 8000c60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c6c:	ea40 000c 	orr.w	r0, r0, ip
 8000c70:	fa23 f302 	lsr.w	r3, r3, r2
 8000c74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c78:	e7cc      	b.n	8000c14 <__aeabi_d2f+0x14>
 8000c7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7e:	d107      	bne.n	8000c90 <__aeabi_d2f+0x90>
 8000c80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c84:	bf1e      	ittt	ne
 8000c86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8e:	4770      	bxne	lr
 8000c90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_frsub>:
 8000ca0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ca4:	e002      	b.n	8000cac <__addsf3>
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_fsub>:
 8000ca8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000cac <__addsf3>:
 8000cac:	0042      	lsls	r2, r0, #1
 8000cae:	bf1f      	itttt	ne
 8000cb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cb4:	ea92 0f03 	teqne	r2, r3
 8000cb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc0:	d06a      	beq.n	8000d98 <__addsf3+0xec>
 8000cc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cca:	bfc1      	itttt	gt
 8000ccc:	18d2      	addgt	r2, r2, r3
 8000cce:	4041      	eorgt	r1, r0
 8000cd0:	4048      	eorgt	r0, r1
 8000cd2:	4041      	eorgt	r1, r0
 8000cd4:	bfb8      	it	lt
 8000cd6:	425b      	neglt	r3, r3
 8000cd8:	2b19      	cmp	r3, #25
 8000cda:	bf88      	it	hi
 8000cdc:	4770      	bxhi	lr
 8000cde:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ce2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000cea:	bf18      	it	ne
 8000cec:	4240      	negne	r0, r0
 8000cee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cf2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000cf6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000cfa:	bf18      	it	ne
 8000cfc:	4249      	negne	r1, r1
 8000cfe:	ea92 0f03 	teq	r2, r3
 8000d02:	d03f      	beq.n	8000d84 <__addsf3+0xd8>
 8000d04:	f1a2 0201 	sub.w	r2, r2, #1
 8000d08:	fa41 fc03 	asr.w	ip, r1, r3
 8000d0c:	eb10 000c 	adds.w	r0, r0, ip
 8000d10:	f1c3 0320 	rsb	r3, r3, #32
 8000d14:	fa01 f103 	lsl.w	r1, r1, r3
 8000d18:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d1c:	d502      	bpl.n	8000d24 <__addsf3+0x78>
 8000d1e:	4249      	negs	r1, r1
 8000d20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d24:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000d28:	d313      	bcc.n	8000d52 <__addsf3+0xa6>
 8000d2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d2e:	d306      	bcc.n	8000d3e <__addsf3+0x92>
 8000d30:	0840      	lsrs	r0, r0, #1
 8000d32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d36:	f102 0201 	add.w	r2, r2, #1
 8000d3a:	2afe      	cmp	r2, #254	; 0xfe
 8000d3c:	d251      	bcs.n	8000de2 <__addsf3+0x136>
 8000d3e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000d42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d46:	bf08      	it	eq
 8000d48:	f020 0001 	biceq.w	r0, r0, #1
 8000d4c:	ea40 0003 	orr.w	r0, r0, r3
 8000d50:	4770      	bx	lr
 8000d52:	0049      	lsls	r1, r1, #1
 8000d54:	eb40 0000 	adc.w	r0, r0, r0
 8000d58:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000d5c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d60:	d1ed      	bne.n	8000d3e <__addsf3+0x92>
 8000d62:	fab0 fc80 	clz	ip, r0
 8000d66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d72:	bfaa      	itet	ge
 8000d74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d78:	4252      	neglt	r2, r2
 8000d7a:	4318      	orrge	r0, r3
 8000d7c:	bfbc      	itt	lt
 8000d7e:	40d0      	lsrlt	r0, r2
 8000d80:	4318      	orrlt	r0, r3
 8000d82:	4770      	bx	lr
 8000d84:	f092 0f00 	teq	r2, #0
 8000d88:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d8c:	bf06      	itte	eq
 8000d8e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d92:	3201      	addeq	r2, #1
 8000d94:	3b01      	subne	r3, #1
 8000d96:	e7b5      	b.n	8000d04 <__addsf3+0x58>
 8000d98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da0:	bf18      	it	ne
 8000da2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000da6:	d021      	beq.n	8000dec <__addsf3+0x140>
 8000da8:	ea92 0f03 	teq	r2, r3
 8000dac:	d004      	beq.n	8000db8 <__addsf3+0x10c>
 8000dae:	f092 0f00 	teq	r2, #0
 8000db2:	bf08      	it	eq
 8000db4:	4608      	moveq	r0, r1
 8000db6:	4770      	bx	lr
 8000db8:	ea90 0f01 	teq	r0, r1
 8000dbc:	bf1c      	itt	ne
 8000dbe:	2000      	movne	r0, #0
 8000dc0:	4770      	bxne	lr
 8000dc2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000dc6:	d104      	bne.n	8000dd2 <__addsf3+0x126>
 8000dc8:	0040      	lsls	r0, r0, #1
 8000dca:	bf28      	it	cs
 8000dcc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000dd0:	4770      	bx	lr
 8000dd2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000dd6:	bf3c      	itt	cc
 8000dd8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ddc:	4770      	bxcc	lr
 8000dde:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000de2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000de6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dea:	4770      	bx	lr
 8000dec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000df0:	bf16      	itet	ne
 8000df2:	4608      	movne	r0, r1
 8000df4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000df8:	4601      	movne	r1, r0
 8000dfa:	0242      	lsls	r2, r0, #9
 8000dfc:	bf06      	itte	eq
 8000dfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e02:	ea90 0f01 	teqeq	r0, r1
 8000e06:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_ui2f>:
 8000e0c:	f04f 0300 	mov.w	r3, #0
 8000e10:	e004      	b.n	8000e1c <__aeabi_i2f+0x8>
 8000e12:	bf00      	nop

08000e14 <__aeabi_i2f>:
 8000e14:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000e18:	bf48      	it	mi
 8000e1a:	4240      	negmi	r0, r0
 8000e1c:	ea5f 0c00 	movs.w	ip, r0
 8000e20:	bf08      	it	eq
 8000e22:	4770      	bxeq	lr
 8000e24:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000e28:	4601      	mov	r1, r0
 8000e2a:	f04f 0000 	mov.w	r0, #0
 8000e2e:	e01c      	b.n	8000e6a <__aeabi_l2f+0x2a>

08000e30 <__aeabi_ul2f>:
 8000e30:	ea50 0201 	orrs.w	r2, r0, r1
 8000e34:	bf08      	it	eq
 8000e36:	4770      	bxeq	lr
 8000e38:	f04f 0300 	mov.w	r3, #0
 8000e3c:	e00a      	b.n	8000e54 <__aeabi_l2f+0x14>
 8000e3e:	bf00      	nop

08000e40 <__aeabi_l2f>:
 8000e40:	ea50 0201 	orrs.w	r2, r0, r1
 8000e44:	bf08      	it	eq
 8000e46:	4770      	bxeq	lr
 8000e48:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000e4c:	d502      	bpl.n	8000e54 <__aeabi_l2f+0x14>
 8000e4e:	4240      	negs	r0, r0
 8000e50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e54:	ea5f 0c01 	movs.w	ip, r1
 8000e58:	bf02      	ittt	eq
 8000e5a:	4684      	moveq	ip, r0
 8000e5c:	4601      	moveq	r1, r0
 8000e5e:	2000      	moveq	r0, #0
 8000e60:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e64:	bf08      	it	eq
 8000e66:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e6a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e6e:	fabc f28c 	clz	r2, ip
 8000e72:	3a08      	subs	r2, #8
 8000e74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e78:	db10      	blt.n	8000e9c <__aeabi_l2f+0x5c>
 8000e7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e7e:	4463      	add	r3, ip
 8000e80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e84:	f1c2 0220 	rsb	r2, r2, #32
 8000e88:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e90:	eb43 0002 	adc.w	r0, r3, r2
 8000e94:	bf08      	it	eq
 8000e96:	f020 0001 	biceq.w	r0, r0, #1
 8000e9a:	4770      	bx	lr
 8000e9c:	f102 0220 	add.w	r2, r2, #32
 8000ea0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ea4:	f1c2 0220 	rsb	r2, r2, #32
 8000ea8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000eac:	fa21 f202 	lsr.w	r2, r1, r2
 8000eb0:	eb43 0002 	adc.w	r0, r3, r2
 8000eb4:	bf08      	it	eq
 8000eb6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eba:	4770      	bx	lr

08000ebc <__aeabi_fmul>:
 8000ebc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ec0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ec4:	bf1e      	ittt	ne
 8000ec6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eca:	ea92 0f0c 	teqne	r2, ip
 8000ece:	ea93 0f0c 	teqne	r3, ip
 8000ed2:	d06f      	beq.n	8000fb4 <__aeabi_fmul+0xf8>
 8000ed4:	441a      	add	r2, r3
 8000ed6:	ea80 0c01 	eor.w	ip, r0, r1
 8000eda:	0240      	lsls	r0, r0, #9
 8000edc:	bf18      	it	ne
 8000ede:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000ee2:	d01e      	beq.n	8000f22 <__aeabi_fmul+0x66>
 8000ee4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000ee8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000eec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000ef0:	fba0 3101 	umull	r3, r1, r0, r1
 8000ef4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ef8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000efc:	bf3e      	ittt	cc
 8000efe:	0049      	lslcc	r1, r1, #1
 8000f00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000f04:	005b      	lslcc	r3, r3, #1
 8000f06:	ea40 0001 	orr.w	r0, r0, r1
 8000f0a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000f0e:	2afd      	cmp	r2, #253	; 0xfd
 8000f10:	d81d      	bhi.n	8000f4e <__aeabi_fmul+0x92>
 8000f12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000f16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f1a:	bf08      	it	eq
 8000f1c:	f020 0001 	biceq.w	r0, r0, #1
 8000f20:	4770      	bx	lr
 8000f22:	f090 0f00 	teq	r0, #0
 8000f26:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f2a:	bf08      	it	eq
 8000f2c:	0249      	lsleq	r1, r1, #9
 8000f2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000f36:	3a7f      	subs	r2, #127	; 0x7f
 8000f38:	bfc2      	ittt	gt
 8000f3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f42:	4770      	bxgt	lr
 8000f44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f48:	f04f 0300 	mov.w	r3, #0
 8000f4c:	3a01      	subs	r2, #1
 8000f4e:	dc5d      	bgt.n	800100c <__aeabi_fmul+0x150>
 8000f50:	f112 0f19 	cmn.w	r2, #25
 8000f54:	bfdc      	itt	le
 8000f56:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000f5a:	4770      	bxle	lr
 8000f5c:	f1c2 0200 	rsb	r2, r2, #0
 8000f60:	0041      	lsls	r1, r0, #1
 8000f62:	fa21 f102 	lsr.w	r1, r1, r2
 8000f66:	f1c2 0220 	rsb	r2, r2, #32
 8000f6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f72:	f140 0000 	adc.w	r0, r0, #0
 8000f76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f7a:	bf08      	it	eq
 8000f7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f80:	4770      	bx	lr
 8000f82:	f092 0f00 	teq	r2, #0
 8000f86:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f8a:	bf02      	ittt	eq
 8000f8c:	0040      	lsleq	r0, r0, #1
 8000f8e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f92:	3a01      	subeq	r2, #1
 8000f94:	d0f9      	beq.n	8000f8a <__aeabi_fmul+0xce>
 8000f96:	ea40 000c 	orr.w	r0, r0, ip
 8000f9a:	f093 0f00 	teq	r3, #0
 8000f9e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fa2:	bf02      	ittt	eq
 8000fa4:	0049      	lsleq	r1, r1, #1
 8000fa6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000faa:	3b01      	subeq	r3, #1
 8000fac:	d0f9      	beq.n	8000fa2 <__aeabi_fmul+0xe6>
 8000fae:	ea41 010c 	orr.w	r1, r1, ip
 8000fb2:	e78f      	b.n	8000ed4 <__aeabi_fmul+0x18>
 8000fb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fb8:	ea92 0f0c 	teq	r2, ip
 8000fbc:	bf18      	it	ne
 8000fbe:	ea93 0f0c 	teqne	r3, ip
 8000fc2:	d00a      	beq.n	8000fda <__aeabi_fmul+0x11e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1d8      	bne.n	8000f82 <__aeabi_fmul+0xc6>
 8000fd0:	ea80 0001 	eor.w	r0, r0, r1
 8000fd4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fd8:	4770      	bx	lr
 8000fda:	f090 0f00 	teq	r0, #0
 8000fde:	bf17      	itett	ne
 8000fe0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000fe4:	4608      	moveq	r0, r1
 8000fe6:	f091 0f00 	teqne	r1, #0
 8000fea:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000fee:	d014      	beq.n	800101a <__aeabi_fmul+0x15e>
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d101      	bne.n	8000ffa <__aeabi_fmul+0x13e>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	d10f      	bne.n	800101a <__aeabi_fmul+0x15e>
 8000ffa:	ea93 0f0c 	teq	r3, ip
 8000ffe:	d103      	bne.n	8001008 <__aeabi_fmul+0x14c>
 8001000:	024b      	lsls	r3, r1, #9
 8001002:	bf18      	it	ne
 8001004:	4608      	movne	r0, r1
 8001006:	d108      	bne.n	800101a <__aeabi_fmul+0x15e>
 8001008:	ea80 0001 	eor.w	r0, r0, r1
 800100c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001010:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8001014:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001018:	4770      	bx	lr
 800101a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800101e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8001022:	4770      	bx	lr

08001024 <__aeabi_fdiv>:
 8001024:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001028:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800102c:	bf1e      	ittt	ne
 800102e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8001032:	ea92 0f0c 	teqne	r2, ip
 8001036:	ea93 0f0c 	teqne	r3, ip
 800103a:	d069      	beq.n	8001110 <__aeabi_fdiv+0xec>
 800103c:	eba2 0203 	sub.w	r2, r2, r3
 8001040:	ea80 0c01 	eor.w	ip, r0, r1
 8001044:	0249      	lsls	r1, r1, #9
 8001046:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800104a:	d037      	beq.n	80010bc <__aeabi_fdiv+0x98>
 800104c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001050:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8001054:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8001058:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800105c:	428b      	cmp	r3, r1
 800105e:	bf38      	it	cc
 8001060:	005b      	lslcc	r3, r3, #1
 8001062:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001066:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800106a:	428b      	cmp	r3, r1
 800106c:	bf24      	itt	cs
 800106e:	1a5b      	subcs	r3, r3, r1
 8001070:	ea40 000c 	orrcs.w	r0, r0, ip
 8001074:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001078:	bf24      	itt	cs
 800107a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800107e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001082:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001086:	bf24      	itt	cs
 8001088:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800108c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001090:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001094:	bf24      	itt	cs
 8001096:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800109a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800109e:	011b      	lsls	r3, r3, #4
 80010a0:	bf18      	it	ne
 80010a2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80010a6:	d1e0      	bne.n	800106a <__aeabi_fdiv+0x46>
 80010a8:	2afd      	cmp	r2, #253	; 0xfd
 80010aa:	f63f af50 	bhi.w	8000f4e <__aeabi_fmul+0x92>
 80010ae:	428b      	cmp	r3, r1
 80010b0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80010b4:	bf08      	it	eq
 80010b6:	f020 0001 	biceq.w	r0, r0, #1
 80010ba:	4770      	bx	lr
 80010bc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80010c0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80010c4:	327f      	adds	r2, #127	; 0x7f
 80010c6:	bfc2      	ittt	gt
 80010c8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80010cc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80010d0:	4770      	bxgt	lr
 80010d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80010d6:	f04f 0300 	mov.w	r3, #0
 80010da:	3a01      	subs	r2, #1
 80010dc:	e737      	b.n	8000f4e <__aeabi_fmul+0x92>
 80010de:	f092 0f00 	teq	r2, #0
 80010e2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80010e6:	bf02      	ittt	eq
 80010e8:	0040      	lsleq	r0, r0, #1
 80010ea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80010ee:	3a01      	subeq	r2, #1
 80010f0:	d0f9      	beq.n	80010e6 <__aeabi_fdiv+0xc2>
 80010f2:	ea40 000c 	orr.w	r0, r0, ip
 80010f6:	f093 0f00 	teq	r3, #0
 80010fa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80010fe:	bf02      	ittt	eq
 8001100:	0049      	lsleq	r1, r1, #1
 8001102:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001106:	3b01      	subeq	r3, #1
 8001108:	d0f9      	beq.n	80010fe <__aeabi_fdiv+0xda>
 800110a:	ea41 010c 	orr.w	r1, r1, ip
 800110e:	e795      	b.n	800103c <__aeabi_fdiv+0x18>
 8001110:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001114:	ea92 0f0c 	teq	r2, ip
 8001118:	d108      	bne.n	800112c <__aeabi_fdiv+0x108>
 800111a:	0242      	lsls	r2, r0, #9
 800111c:	f47f af7d 	bne.w	800101a <__aeabi_fmul+0x15e>
 8001120:	ea93 0f0c 	teq	r3, ip
 8001124:	f47f af70 	bne.w	8001008 <__aeabi_fmul+0x14c>
 8001128:	4608      	mov	r0, r1
 800112a:	e776      	b.n	800101a <__aeabi_fmul+0x15e>
 800112c:	ea93 0f0c 	teq	r3, ip
 8001130:	d104      	bne.n	800113c <__aeabi_fdiv+0x118>
 8001132:	024b      	lsls	r3, r1, #9
 8001134:	f43f af4c 	beq.w	8000fd0 <__aeabi_fmul+0x114>
 8001138:	4608      	mov	r0, r1
 800113a:	e76e      	b.n	800101a <__aeabi_fmul+0x15e>
 800113c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001140:	bf18      	it	ne
 8001142:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001146:	d1ca      	bne.n	80010de <__aeabi_fdiv+0xba>
 8001148:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800114c:	f47f af5c 	bne.w	8001008 <__aeabi_fmul+0x14c>
 8001150:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001154:	f47f af3c 	bne.w	8000fd0 <__aeabi_fmul+0x114>
 8001158:	e75f      	b.n	800101a <__aeabi_fmul+0x15e>
 800115a:	bf00      	nop

0800115c <__aeabi_f2iz>:
 800115c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001160:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001164:	d30f      	bcc.n	8001186 <__aeabi_f2iz+0x2a>
 8001166:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800116a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800116e:	d90d      	bls.n	800118c <__aeabi_f2iz+0x30>
 8001170:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001174:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001178:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800117c:	fa23 f002 	lsr.w	r0, r3, r2
 8001180:	bf18      	it	ne
 8001182:	4240      	negne	r0, r0
 8001184:	4770      	bx	lr
 8001186:	f04f 0000 	mov.w	r0, #0
 800118a:	4770      	bx	lr
 800118c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001190:	d101      	bne.n	8001196 <__aeabi_f2iz+0x3a>
 8001192:	0242      	lsls	r2, r0, #9
 8001194:	d105      	bne.n	80011a2 <__aeabi_f2iz+0x46>
 8001196:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800119a:	bf08      	it	eq
 800119c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80011a0:	4770      	bx	lr
 80011a2:	f04f 0000 	mov.w	r0, #0
 80011a6:	4770      	bx	lr

080011a8 <__aeabi_ldivmod>:
 80011a8:	b97b      	cbnz	r3, 80011ca <__aeabi_ldivmod+0x22>
 80011aa:	b972      	cbnz	r2, 80011ca <__aeabi_ldivmod+0x22>
 80011ac:	2900      	cmp	r1, #0
 80011ae:	bfbe      	ittt	lt
 80011b0:	2000      	movlt	r0, #0
 80011b2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80011b6:	e006      	blt.n	80011c6 <__aeabi_ldivmod+0x1e>
 80011b8:	bf08      	it	eq
 80011ba:	2800      	cmpeq	r0, #0
 80011bc:	bf1c      	itt	ne
 80011be:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80011c2:	f04f 30ff 	movne.w	r0, #4294967295
 80011c6:	f000 b9c5 	b.w	8001554 <__aeabi_idiv0>
 80011ca:	f1ad 0c08 	sub.w	ip, sp, #8
 80011ce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011d2:	2900      	cmp	r1, #0
 80011d4:	db09      	blt.n	80011ea <__aeabi_ldivmod+0x42>
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	db1a      	blt.n	8001210 <__aeabi_ldivmod+0x68>
 80011da:	f000 f84d 	bl	8001278 <__udivmoddi4>
 80011de:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011e6:	b004      	add	sp, #16
 80011e8:	4770      	bx	lr
 80011ea:	4240      	negs	r0, r0
 80011ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	db1b      	blt.n	800122c <__aeabi_ldivmod+0x84>
 80011f4:	f000 f840 	bl	8001278 <__udivmoddi4>
 80011f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001200:	b004      	add	sp, #16
 8001202:	4240      	negs	r0, r0
 8001204:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001208:	4252      	negs	r2, r2
 800120a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800120e:	4770      	bx	lr
 8001210:	4252      	negs	r2, r2
 8001212:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001216:	f000 f82f 	bl	8001278 <__udivmoddi4>
 800121a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800121e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001222:	b004      	add	sp, #16
 8001224:	4240      	negs	r0, r0
 8001226:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800122a:	4770      	bx	lr
 800122c:	4252      	negs	r2, r2
 800122e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001232:	f000 f821 	bl	8001278 <__udivmoddi4>
 8001236:	f8dd e004 	ldr.w	lr, [sp, #4]
 800123a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800123e:	b004      	add	sp, #16
 8001240:	4252      	negs	r2, r2
 8001242:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001246:	4770      	bx	lr

08001248 <__aeabi_uldivmod>:
 8001248:	b953      	cbnz	r3, 8001260 <__aeabi_uldivmod+0x18>
 800124a:	b94a      	cbnz	r2, 8001260 <__aeabi_uldivmod+0x18>
 800124c:	2900      	cmp	r1, #0
 800124e:	bf08      	it	eq
 8001250:	2800      	cmpeq	r0, #0
 8001252:	bf1c      	itt	ne
 8001254:	f04f 31ff 	movne.w	r1, #4294967295
 8001258:	f04f 30ff 	movne.w	r0, #4294967295
 800125c:	f000 b97a 	b.w	8001554 <__aeabi_idiv0>
 8001260:	f1ad 0c08 	sub.w	ip, sp, #8
 8001264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001268:	f000 f806 	bl	8001278 <__udivmoddi4>
 800126c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001274:	b004      	add	sp, #16
 8001276:	4770      	bx	lr

08001278 <__udivmoddi4>:
 8001278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800127c:	468c      	mov	ip, r1
 800127e:	460d      	mov	r5, r1
 8001280:	4604      	mov	r4, r0
 8001282:	9e08      	ldr	r6, [sp, #32]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d151      	bne.n	800132c <__udivmoddi4+0xb4>
 8001288:	428a      	cmp	r2, r1
 800128a:	4617      	mov	r7, r2
 800128c:	d96d      	bls.n	800136a <__udivmoddi4+0xf2>
 800128e:	fab2 fe82 	clz	lr, r2
 8001292:	f1be 0f00 	cmp.w	lr, #0
 8001296:	d00b      	beq.n	80012b0 <__udivmoddi4+0x38>
 8001298:	f1ce 0c20 	rsb	ip, lr, #32
 800129c:	fa01 f50e 	lsl.w	r5, r1, lr
 80012a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80012a4:	fa02 f70e 	lsl.w	r7, r2, lr
 80012a8:	ea4c 0c05 	orr.w	ip, ip, r5
 80012ac:	fa00 f40e 	lsl.w	r4, r0, lr
 80012b0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80012b4:	0c25      	lsrs	r5, r4, #16
 80012b6:	fbbc f8fa 	udiv	r8, ip, sl
 80012ba:	fa1f f987 	uxth.w	r9, r7
 80012be:	fb0a cc18 	mls	ip, sl, r8, ip
 80012c2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80012c6:	fb08 f309 	mul.w	r3, r8, r9
 80012ca:	42ab      	cmp	r3, r5
 80012cc:	d90a      	bls.n	80012e4 <__udivmoddi4+0x6c>
 80012ce:	19ed      	adds	r5, r5, r7
 80012d0:	f108 32ff 	add.w	r2, r8, #4294967295
 80012d4:	f080 8123 	bcs.w	800151e <__udivmoddi4+0x2a6>
 80012d8:	42ab      	cmp	r3, r5
 80012da:	f240 8120 	bls.w	800151e <__udivmoddi4+0x2a6>
 80012de:	f1a8 0802 	sub.w	r8, r8, #2
 80012e2:	443d      	add	r5, r7
 80012e4:	1aed      	subs	r5, r5, r3
 80012e6:	b2a4      	uxth	r4, r4
 80012e8:	fbb5 f0fa 	udiv	r0, r5, sl
 80012ec:	fb0a 5510 	mls	r5, sl, r0, r5
 80012f0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80012f4:	fb00 f909 	mul.w	r9, r0, r9
 80012f8:	45a1      	cmp	r9, r4
 80012fa:	d909      	bls.n	8001310 <__udivmoddi4+0x98>
 80012fc:	19e4      	adds	r4, r4, r7
 80012fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8001302:	f080 810a 	bcs.w	800151a <__udivmoddi4+0x2a2>
 8001306:	45a1      	cmp	r9, r4
 8001308:	f240 8107 	bls.w	800151a <__udivmoddi4+0x2a2>
 800130c:	3802      	subs	r0, #2
 800130e:	443c      	add	r4, r7
 8001310:	eba4 0409 	sub.w	r4, r4, r9
 8001314:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8001318:	2100      	movs	r1, #0
 800131a:	2e00      	cmp	r6, #0
 800131c:	d061      	beq.n	80013e2 <__udivmoddi4+0x16a>
 800131e:	fa24 f40e 	lsr.w	r4, r4, lr
 8001322:	2300      	movs	r3, #0
 8001324:	6034      	str	r4, [r6, #0]
 8001326:	6073      	str	r3, [r6, #4]
 8001328:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800132c:	428b      	cmp	r3, r1
 800132e:	d907      	bls.n	8001340 <__udivmoddi4+0xc8>
 8001330:	2e00      	cmp	r6, #0
 8001332:	d054      	beq.n	80013de <__udivmoddi4+0x166>
 8001334:	2100      	movs	r1, #0
 8001336:	e886 0021 	stmia.w	r6, {r0, r5}
 800133a:	4608      	mov	r0, r1
 800133c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001340:	fab3 f183 	clz	r1, r3
 8001344:	2900      	cmp	r1, #0
 8001346:	f040 808e 	bne.w	8001466 <__udivmoddi4+0x1ee>
 800134a:	42ab      	cmp	r3, r5
 800134c:	d302      	bcc.n	8001354 <__udivmoddi4+0xdc>
 800134e:	4282      	cmp	r2, r0
 8001350:	f200 80fa 	bhi.w	8001548 <__udivmoddi4+0x2d0>
 8001354:	1a84      	subs	r4, r0, r2
 8001356:	eb65 0503 	sbc.w	r5, r5, r3
 800135a:	2001      	movs	r0, #1
 800135c:	46ac      	mov	ip, r5
 800135e:	2e00      	cmp	r6, #0
 8001360:	d03f      	beq.n	80013e2 <__udivmoddi4+0x16a>
 8001362:	e886 1010 	stmia.w	r6, {r4, ip}
 8001366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800136a:	b912      	cbnz	r2, 8001372 <__udivmoddi4+0xfa>
 800136c:	2701      	movs	r7, #1
 800136e:	fbb7 f7f2 	udiv	r7, r7, r2
 8001372:	fab7 fe87 	clz	lr, r7
 8001376:	f1be 0f00 	cmp.w	lr, #0
 800137a:	d134      	bne.n	80013e6 <__udivmoddi4+0x16e>
 800137c:	1beb      	subs	r3, r5, r7
 800137e:	0c3a      	lsrs	r2, r7, #16
 8001380:	fa1f fc87 	uxth.w	ip, r7
 8001384:	2101      	movs	r1, #1
 8001386:	fbb3 f8f2 	udiv	r8, r3, r2
 800138a:	0c25      	lsrs	r5, r4, #16
 800138c:	fb02 3318 	mls	r3, r2, r8, r3
 8001390:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001394:	fb0c f308 	mul.w	r3, ip, r8
 8001398:	42ab      	cmp	r3, r5
 800139a:	d907      	bls.n	80013ac <__udivmoddi4+0x134>
 800139c:	19ed      	adds	r5, r5, r7
 800139e:	f108 30ff 	add.w	r0, r8, #4294967295
 80013a2:	d202      	bcs.n	80013aa <__udivmoddi4+0x132>
 80013a4:	42ab      	cmp	r3, r5
 80013a6:	f200 80d1 	bhi.w	800154c <__udivmoddi4+0x2d4>
 80013aa:	4680      	mov	r8, r0
 80013ac:	1aed      	subs	r5, r5, r3
 80013ae:	b2a3      	uxth	r3, r4
 80013b0:	fbb5 f0f2 	udiv	r0, r5, r2
 80013b4:	fb02 5510 	mls	r5, r2, r0, r5
 80013b8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80013bc:	fb0c fc00 	mul.w	ip, ip, r0
 80013c0:	45a4      	cmp	ip, r4
 80013c2:	d907      	bls.n	80013d4 <__udivmoddi4+0x15c>
 80013c4:	19e4      	adds	r4, r4, r7
 80013c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80013ca:	d202      	bcs.n	80013d2 <__udivmoddi4+0x15a>
 80013cc:	45a4      	cmp	ip, r4
 80013ce:	f200 80b8 	bhi.w	8001542 <__udivmoddi4+0x2ca>
 80013d2:	4618      	mov	r0, r3
 80013d4:	eba4 040c 	sub.w	r4, r4, ip
 80013d8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80013dc:	e79d      	b.n	800131a <__udivmoddi4+0xa2>
 80013de:	4631      	mov	r1, r6
 80013e0:	4630      	mov	r0, r6
 80013e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013e6:	f1ce 0420 	rsb	r4, lr, #32
 80013ea:	fa05 f30e 	lsl.w	r3, r5, lr
 80013ee:	fa07 f70e 	lsl.w	r7, r7, lr
 80013f2:	fa20 f804 	lsr.w	r8, r0, r4
 80013f6:	0c3a      	lsrs	r2, r7, #16
 80013f8:	fa25 f404 	lsr.w	r4, r5, r4
 80013fc:	ea48 0803 	orr.w	r8, r8, r3
 8001400:	fbb4 f1f2 	udiv	r1, r4, r2
 8001404:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8001408:	fb02 4411 	mls	r4, r2, r1, r4
 800140c:	fa1f fc87 	uxth.w	ip, r7
 8001410:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8001414:	fb01 f30c 	mul.w	r3, r1, ip
 8001418:	42ab      	cmp	r3, r5
 800141a:	fa00 f40e 	lsl.w	r4, r0, lr
 800141e:	d909      	bls.n	8001434 <__udivmoddi4+0x1bc>
 8001420:	19ed      	adds	r5, r5, r7
 8001422:	f101 30ff 	add.w	r0, r1, #4294967295
 8001426:	f080 808a 	bcs.w	800153e <__udivmoddi4+0x2c6>
 800142a:	42ab      	cmp	r3, r5
 800142c:	f240 8087 	bls.w	800153e <__udivmoddi4+0x2c6>
 8001430:	3902      	subs	r1, #2
 8001432:	443d      	add	r5, r7
 8001434:	1aeb      	subs	r3, r5, r3
 8001436:	fa1f f588 	uxth.w	r5, r8
 800143a:	fbb3 f0f2 	udiv	r0, r3, r2
 800143e:	fb02 3310 	mls	r3, r2, r0, r3
 8001442:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001446:	fb00 f30c 	mul.w	r3, r0, ip
 800144a:	42ab      	cmp	r3, r5
 800144c:	d907      	bls.n	800145e <__udivmoddi4+0x1e6>
 800144e:	19ed      	adds	r5, r5, r7
 8001450:	f100 38ff 	add.w	r8, r0, #4294967295
 8001454:	d26f      	bcs.n	8001536 <__udivmoddi4+0x2be>
 8001456:	42ab      	cmp	r3, r5
 8001458:	d96d      	bls.n	8001536 <__udivmoddi4+0x2be>
 800145a:	3802      	subs	r0, #2
 800145c:	443d      	add	r5, r7
 800145e:	1aeb      	subs	r3, r5, r3
 8001460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001464:	e78f      	b.n	8001386 <__udivmoddi4+0x10e>
 8001466:	f1c1 0720 	rsb	r7, r1, #32
 800146a:	fa22 f807 	lsr.w	r8, r2, r7
 800146e:	408b      	lsls	r3, r1
 8001470:	fa05 f401 	lsl.w	r4, r5, r1
 8001474:	ea48 0303 	orr.w	r3, r8, r3
 8001478:	fa20 fe07 	lsr.w	lr, r0, r7
 800147c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8001480:	40fd      	lsrs	r5, r7
 8001482:	ea4e 0e04 	orr.w	lr, lr, r4
 8001486:	fbb5 f9fc 	udiv	r9, r5, ip
 800148a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800148e:	fb0c 5519 	mls	r5, ip, r9, r5
 8001492:	fa1f f883 	uxth.w	r8, r3
 8001496:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800149a:	fb09 f408 	mul.w	r4, r9, r8
 800149e:	42ac      	cmp	r4, r5
 80014a0:	fa02 f201 	lsl.w	r2, r2, r1
 80014a4:	fa00 fa01 	lsl.w	sl, r0, r1
 80014a8:	d908      	bls.n	80014bc <__udivmoddi4+0x244>
 80014aa:	18ed      	adds	r5, r5, r3
 80014ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80014b0:	d243      	bcs.n	800153a <__udivmoddi4+0x2c2>
 80014b2:	42ac      	cmp	r4, r5
 80014b4:	d941      	bls.n	800153a <__udivmoddi4+0x2c2>
 80014b6:	f1a9 0902 	sub.w	r9, r9, #2
 80014ba:	441d      	add	r5, r3
 80014bc:	1b2d      	subs	r5, r5, r4
 80014be:	fa1f fe8e 	uxth.w	lr, lr
 80014c2:	fbb5 f0fc 	udiv	r0, r5, ip
 80014c6:	fb0c 5510 	mls	r5, ip, r0, r5
 80014ca:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80014ce:	fb00 f808 	mul.w	r8, r0, r8
 80014d2:	45a0      	cmp	r8, r4
 80014d4:	d907      	bls.n	80014e6 <__udivmoddi4+0x26e>
 80014d6:	18e4      	adds	r4, r4, r3
 80014d8:	f100 35ff 	add.w	r5, r0, #4294967295
 80014dc:	d229      	bcs.n	8001532 <__udivmoddi4+0x2ba>
 80014de:	45a0      	cmp	r8, r4
 80014e0:	d927      	bls.n	8001532 <__udivmoddi4+0x2ba>
 80014e2:	3802      	subs	r0, #2
 80014e4:	441c      	add	r4, r3
 80014e6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80014ea:	eba4 0408 	sub.w	r4, r4, r8
 80014ee:	fba0 8902 	umull	r8, r9, r0, r2
 80014f2:	454c      	cmp	r4, r9
 80014f4:	46c6      	mov	lr, r8
 80014f6:	464d      	mov	r5, r9
 80014f8:	d315      	bcc.n	8001526 <__udivmoddi4+0x2ae>
 80014fa:	d012      	beq.n	8001522 <__udivmoddi4+0x2aa>
 80014fc:	b156      	cbz	r6, 8001514 <__udivmoddi4+0x29c>
 80014fe:	ebba 030e 	subs.w	r3, sl, lr
 8001502:	eb64 0405 	sbc.w	r4, r4, r5
 8001506:	fa04 f707 	lsl.w	r7, r4, r7
 800150a:	40cb      	lsrs	r3, r1
 800150c:	431f      	orrs	r7, r3
 800150e:	40cc      	lsrs	r4, r1
 8001510:	6037      	str	r7, [r6, #0]
 8001512:	6074      	str	r4, [r6, #4]
 8001514:	2100      	movs	r1, #0
 8001516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800151a:	4618      	mov	r0, r3
 800151c:	e6f8      	b.n	8001310 <__udivmoddi4+0x98>
 800151e:	4690      	mov	r8, r2
 8001520:	e6e0      	b.n	80012e4 <__udivmoddi4+0x6c>
 8001522:	45c2      	cmp	sl, r8
 8001524:	d2ea      	bcs.n	80014fc <__udivmoddi4+0x284>
 8001526:	ebb8 0e02 	subs.w	lr, r8, r2
 800152a:	eb69 0503 	sbc.w	r5, r9, r3
 800152e:	3801      	subs	r0, #1
 8001530:	e7e4      	b.n	80014fc <__udivmoddi4+0x284>
 8001532:	4628      	mov	r0, r5
 8001534:	e7d7      	b.n	80014e6 <__udivmoddi4+0x26e>
 8001536:	4640      	mov	r0, r8
 8001538:	e791      	b.n	800145e <__udivmoddi4+0x1e6>
 800153a:	4681      	mov	r9, r0
 800153c:	e7be      	b.n	80014bc <__udivmoddi4+0x244>
 800153e:	4601      	mov	r1, r0
 8001540:	e778      	b.n	8001434 <__udivmoddi4+0x1bc>
 8001542:	3802      	subs	r0, #2
 8001544:	443c      	add	r4, r7
 8001546:	e745      	b.n	80013d4 <__udivmoddi4+0x15c>
 8001548:	4608      	mov	r0, r1
 800154a:	e708      	b.n	800135e <__udivmoddi4+0xe6>
 800154c:	f1a8 0802 	sub.w	r8, r8, #2
 8001550:	443d      	add	r5, r7
 8001552:	e72b      	b.n	80013ac <__udivmoddi4+0x134>

08001554 <__aeabi_idiv0>:
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop

08001558 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800155e:	2300      	movs	r3, #0
 8001560:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001562:	4a0c      	ldr	r2, [pc, #48]	; (8001594 <HAL_Init+0x3c>)
 8001564:	4b0b      	ldr	r3, [pc, #44]	; (8001594 <HAL_Init+0x3c>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800156c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800156e:	2003      	movs	r0, #3
 8001570:	f000 f9b4 	bl	80018dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001574:	2000      	movs	r0, #0
 8001576:	f000 f80f 	bl	8001598 <HAL_InitTick>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d002      	beq.n	8001586 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	71fb      	strb	r3, [r7, #7]
 8001584:	e001      	b.n	800158a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001586:	f00d ff51 	bl	800f42c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800158a:	79fb      	ldrb	r3, [r7, #7]
}
 800158c:	4618      	mov	r0, r3
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40022000 	.word	0x40022000

08001598 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015a0:	2300      	movs	r3, #0
 80015a2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80015a4:	4b16      	ldr	r3, [pc, #88]	; (8001600 <HAL_InitTick+0x68>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d022      	beq.n	80015f2 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80015ac:	4b15      	ldr	r3, [pc, #84]	; (8001604 <HAL_InitTick+0x6c>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	4b13      	ldr	r3, [pc, #76]	; (8001600 <HAL_InitTick+0x68>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80015b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80015bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c0:	4618      	mov	r0, r3
 80015c2:	f000 f9d4 	bl	800196e <HAL_SYSTICK_Config>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d10f      	bne.n	80015ec <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2b0f      	cmp	r3, #15
 80015d0:	d809      	bhi.n	80015e6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015d2:	2200      	movs	r2, #0
 80015d4:	6879      	ldr	r1, [r7, #4]
 80015d6:	f04f 30ff 	mov.w	r0, #4294967295
 80015da:	f000 f98a 	bl	80018f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80015de:	4a0a      	ldr	r2, [pc, #40]	; (8001608 <HAL_InitTick+0x70>)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	e007      	b.n	80015f6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80015e6:	2301      	movs	r3, #1
 80015e8:	73fb      	strb	r3, [r7, #15]
 80015ea:	e004      	b.n	80015f6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	73fb      	strb	r3, [r7, #15]
 80015f0:	e001      	b.n	80015f6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80015f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000004 	.word	0x20000004
 8001604:	20000010 	.word	0x20000010
 8001608:	20000000 	.word	0x20000000

0800160c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001610:	4b05      	ldr	r3, [pc, #20]	; (8001628 <HAL_IncTick+0x1c>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b05      	ldr	r3, [pc, #20]	; (800162c <HAL_IncTick+0x20>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4413      	add	r3, r2
 800161a:	4a03      	ldr	r2, [pc, #12]	; (8001628 <HAL_IncTick+0x1c>)
 800161c:	6013      	str	r3, [r2, #0]
}
 800161e:	bf00      	nop
 8001620:	46bd      	mov	sp, r7
 8001622:	bc80      	pop	{r7}
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	20000988 	.word	0x20000988
 800162c:	20000004 	.word	0x20000004

08001630 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  return uwTick;
 8001634:	4b02      	ldr	r3, [pc, #8]	; (8001640 <HAL_GetTick+0x10>)
 8001636:	681b      	ldr	r3, [r3, #0]
}
 8001638:	4618      	mov	r0, r3
 800163a:	46bd      	mov	sp, r7
 800163c:	bc80      	pop	{r7}
 800163e:	4770      	bx	lr
 8001640:	20000988 	.word	0x20000988

08001644 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800164c:	f7ff fff0 	bl	8001630 <HAL_GetTick>
 8001650:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800165c:	d004      	beq.n	8001668 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800165e:	4b09      	ldr	r3, [pc, #36]	; (8001684 <HAL_Delay+0x40>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	68fa      	ldr	r2, [r7, #12]
 8001664:	4413      	add	r3, r2
 8001666:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001668:	bf00      	nop
 800166a:	f7ff ffe1 	bl	8001630 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	1ad2      	subs	r2, r2, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	429a      	cmp	r2, r3
 8001678:	d3f7      	bcc.n	800166a <HAL_Delay+0x26>
  {
  }
}
 800167a:	bf00      	nop
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000004 	.word	0x20000004

08001688 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800168c:	4a04      	ldr	r2, [pc, #16]	; (80016a0 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 800168e:	4b04      	ldr	r3, [pc, #16]	; (80016a0 <HAL_DBGMCU_EnableDBGStopMode+0x18>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f043 0302 	orr.w	r3, r3, #2
 8001696:	6053      	str	r3, [r2, #4]
}
 8001698:	bf00      	nop
 800169a:	46bd      	mov	sp, r7
 800169c:	bc80      	pop	{r7}
 800169e:	4770      	bx	lr
 80016a0:	e0042000 	.word	0xe0042000

080016a4 <HAL_DBGMCU_EnableDBGStandbyMode>:
/**
  * @brief  Enable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 80016a8:	4a04      	ldr	r2, [pc, #16]	; (80016bc <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80016aa:	4b04      	ldr	r3, [pc, #16]	; (80016bc <HAL_DBGMCU_EnableDBGStandbyMode+0x18>)
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	f043 0304 	orr.w	r3, r3, #4
 80016b2:	6053      	str	r3, [r2, #4]
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bc80      	pop	{r7}
 80016ba:	4770      	bx	lr
 80016bc:	e0042000 	.word	0xe0042000

080016c0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f003 0307 	and.w	r3, r3, #7
 80016ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016d0:	4b0c      	ldr	r3, [pc, #48]	; (8001704 <NVIC_SetPriorityGrouping+0x44>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016d6:	68ba      	ldr	r2, [r7, #8]
 80016d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016dc:	4013      	ands	r3, r2
 80016de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016f2:	4a04      	ldr	r2, [pc, #16]	; (8001704 <NVIC_SetPriorityGrouping+0x44>)
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	60d3      	str	r3, [r2, #12]
}
 80016f8:	bf00      	nop
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	e000ed00 	.word	0xe000ed00

08001708 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800170c:	4b04      	ldr	r3, [pc, #16]	; (8001720 <NVIC_GetPriorityGrouping+0x18>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	0a1b      	lsrs	r3, r3, #8
 8001712:	f003 0307 	and.w	r3, r3, #7
}
 8001716:	4618      	mov	r0, r3
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	e000ed00 	.word	0xe000ed00

08001724 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800172e:	4908      	ldr	r1, [pc, #32]	; (8001750 <NVIC_EnableIRQ+0x2c>)
 8001730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001734:	095b      	lsrs	r3, r3, #5
 8001736:	79fa      	ldrb	r2, [r7, #7]
 8001738:	f002 021f 	and.w	r2, r2, #31
 800173c:	2001      	movs	r0, #1
 800173e:	fa00 f202 	lsl.w	r2, r0, r2
 8001742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001746:	bf00      	nop
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	e000e100 	.word	0xe000e100

08001754 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800175e:	4909      	ldr	r1, [pc, #36]	; (8001784 <NVIC_DisableIRQ+0x30>)
 8001760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001764:	095b      	lsrs	r3, r3, #5
 8001766:	79fa      	ldrb	r2, [r7, #7]
 8001768:	f002 021f 	and.w	r2, r2, #31
 800176c:	2001      	movs	r0, #1
 800176e:	fa00 f202 	lsl.w	r2, r0, r2
 8001772:	3320      	adds	r3, #32
 8001774:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	e000e100 	.word	0xe000e100

08001788 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001792:	4909      	ldr	r1, [pc, #36]	; (80017b8 <NVIC_ClearPendingIRQ+0x30>)
 8001794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001798:	095b      	lsrs	r3, r3, #5
 800179a:	79fa      	ldrb	r2, [r7, #7]
 800179c:	f002 021f 	and.w	r2, r2, #31
 80017a0:	2001      	movs	r0, #1
 80017a2:	fa00 f202 	lsl.w	r2, r0, r2
 80017a6:	3360      	adds	r3, #96	; 0x60
 80017a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bc80      	pop	{r7}
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	e000e100 	.word	0xe000e100

080017bc <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	6039      	str	r1, [r7, #0]
 80017c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80017c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	da0b      	bge.n	80017e8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d0:	490d      	ldr	r1, [pc, #52]	; (8001808 <NVIC_SetPriority+0x4c>)
 80017d2:	79fb      	ldrb	r3, [r7, #7]
 80017d4:	f003 030f 	and.w	r3, r3, #15
 80017d8:	3b04      	subs	r3, #4
 80017da:	683a      	ldr	r2, [r7, #0]
 80017dc:	b2d2      	uxtb	r2, r2
 80017de:	0112      	lsls	r2, r2, #4
 80017e0:	b2d2      	uxtb	r2, r2
 80017e2:	440b      	add	r3, r1
 80017e4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017e6:	e009      	b.n	80017fc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e8:	4908      	ldr	r1, [pc, #32]	; (800180c <NVIC_SetPriority+0x50>)
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	683a      	ldr	r2, [r7, #0]
 80017f0:	b2d2      	uxtb	r2, r2
 80017f2:	0112      	lsls	r2, r2, #4
 80017f4:	b2d2      	uxtb	r2, r2
 80017f6:	440b      	add	r3, r1
 80017f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	e000ed00 	.word	0xe000ed00
 800180c:	e000e100 	.word	0xe000e100

08001810 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001810:	b480      	push	{r7}
 8001812:	b089      	sub	sp, #36	; 0x24
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f003 0307 	and.w	r3, r3, #7
 8001822:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	f1c3 0307 	rsb	r3, r3, #7
 800182a:	2b04      	cmp	r3, #4
 800182c:	bf28      	it	cs
 800182e:	2304      	movcs	r3, #4
 8001830:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	3304      	adds	r3, #4
 8001836:	2b06      	cmp	r3, #6
 8001838:	d902      	bls.n	8001840 <NVIC_EncodePriority+0x30>
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	3b03      	subs	r3, #3
 800183e:	e000      	b.n	8001842 <NVIC_EncodePriority+0x32>
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001844:	2201      	movs	r2, #1
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	fa02 f303 	lsl.w	r3, r2, r3
 800184c:	1e5a      	subs	r2, r3, #1
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	401a      	ands	r2, r3
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001856:	2101      	movs	r1, #1
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	fa01 f303 	lsl.w	r3, r1, r3
 800185e:	1e59      	subs	r1, r3, #1
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001864:	4313      	orrs	r3, r2
         );
}
 8001866:	4618      	mov	r0, r3
 8001868:	3724      	adds	r7, #36	; 0x24
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr

08001870 <NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001874:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001878:	4905      	ldr	r1, [pc, #20]	; (8001890 <NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800187a:	4b05      	ldr	r3, [pc, #20]	; (8001890 <NVIC_SystemReset+0x20>)
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001882:	4b04      	ldr	r3, [pc, #16]	; (8001894 <NVIC_SystemReset+0x24>)
 8001884:	4313      	orrs	r3, r2
 8001886:	60cb      	str	r3, [r1, #12]
 8001888:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("nop");
 800188c:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800188e:	e7fd      	b.n	800188c <NVIC_SystemReset+0x1c>
 8001890:	e000ed00 	.word	0xe000ed00
 8001894:	05fa0004 	.word	0x05fa0004

08001898 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	3b01      	subs	r3, #1
 80018a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018a8:	d301      	bcc.n	80018ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018aa:	2301      	movs	r3, #1
 80018ac:	e00f      	b.n	80018ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018ae:	4a0a      	ldr	r2, [pc, #40]	; (80018d8 <SysTick_Config+0x40>)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	3b01      	subs	r3, #1
 80018b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018b6:	210f      	movs	r1, #15
 80018b8:	f04f 30ff 	mov.w	r0, #4294967295
 80018bc:	f7ff ff7e 	bl	80017bc <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018c0:	4b05      	ldr	r3, [pc, #20]	; (80018d8 <SysTick_Config+0x40>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018c6:	4b04      	ldr	r3, [pc, #16]	; (80018d8 <SysTick_Config+0x40>)
 80018c8:	2207      	movs	r2, #7
 80018ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	e000e010 	.word	0xe000e010

080018dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f7ff feeb 	bl	80016c0 <NVIC_SetPriorityGrouping>
}
 80018ea:	bf00      	nop
 80018ec:	3708      	adds	r7, #8
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}

080018f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018f2:	b580      	push	{r7, lr}
 80018f4:	b086      	sub	sp, #24
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	4603      	mov	r3, r0
 80018fa:	60b9      	str	r1, [r7, #8]
 80018fc:	607a      	str	r2, [r7, #4]
 80018fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001904:	f7ff ff00 	bl	8001708 <NVIC_GetPriorityGrouping>
 8001908:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	68b9      	ldr	r1, [r7, #8]
 800190e:	6978      	ldr	r0, [r7, #20]
 8001910:	f7ff ff7e 	bl	8001810 <NVIC_EncodePriority>
 8001914:	4602      	mov	r2, r0
 8001916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800191a:	4611      	mov	r1, r2
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff ff4d 	bl	80017bc <NVIC_SetPriority>
}
 8001922:	bf00      	nop
 8001924:	3718      	adds	r7, #24
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b082      	sub	sp, #8
 800192e:	af00      	add	r7, sp, #0
 8001930:	4603      	mov	r3, r0
 8001932:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff fef3 	bl	8001724 <NVIC_EnableIRQ>
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	4603      	mov	r3, r0
 800194e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff fefd 	bl	8001754 <NVIC_DisableIRQ>
}
 800195a:	bf00      	nop
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}

08001962 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001966:	f7ff ff83 	bl	8001870 <NVIC_SystemReset>
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}

0800196e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b082      	sub	sp, #8
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7ff ff8e 	bl	8001898 <SysTick_Config>
 800197c:	4603      	mov	r3, r0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b082      	sub	sp, #8
 800198a:	af00      	add	r7, sp, #0
 800198c:	4603      	mov	r3, r0
 800198e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff fef7 	bl	8001788 <NVIC_ClearPendingIRQ>
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d101      	bne.n	80019b6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80019b2:	2301      	movs	r3, #1
 80019b4:	e098      	b.n	8001ae8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	461a      	mov	r2, r3
 80019bc:	4b4d      	ldr	r3, [pc, #308]	; (8001af4 <HAL_DMA_Init+0x150>)
 80019be:	429a      	cmp	r2, r3
 80019c0:	d80f      	bhi.n	80019e2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	461a      	mov	r2, r3
 80019c8:	4b4b      	ldr	r3, [pc, #300]	; (8001af8 <HAL_DMA_Init+0x154>)
 80019ca:	4413      	add	r3, r2
 80019cc:	4a4b      	ldr	r2, [pc, #300]	; (8001afc <HAL_DMA_Init+0x158>)
 80019ce:	fba2 2303 	umull	r2, r3, r2, r3
 80019d2:	091b      	lsrs	r3, r3, #4
 80019d4:	009a      	lsls	r2, r3, #2
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a48      	ldr	r2, [pc, #288]	; (8001b00 <HAL_DMA_Init+0x15c>)
 80019de:	641a      	str	r2, [r3, #64]	; 0x40
 80019e0:	e00e      	b.n	8001a00 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	461a      	mov	r2, r3
 80019e8:	4b46      	ldr	r3, [pc, #280]	; (8001b04 <HAL_DMA_Init+0x160>)
 80019ea:	4413      	add	r3, r2
 80019ec:	4a43      	ldr	r2, [pc, #268]	; (8001afc <HAL_DMA_Init+0x158>)
 80019ee:	fba2 2303 	umull	r2, r3, r2, r3
 80019f2:	091b      	lsrs	r3, r3, #4
 80019f4:	009a      	lsls	r2, r3, #2
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a42      	ldr	r2, [pc, #264]	; (8001b08 <HAL_DMA_Init+0x164>)
 80019fe:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2202      	movs	r2, #2
 8001a04:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a1a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001a24:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	691b      	ldr	r3, [r3, #16]
 8001a2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a30:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	699b      	ldr	r3, [r3, #24]
 8001a36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a3c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a1b      	ldr	r3, [r3, #32]
 8001a42:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001a44:	68fa      	ldr	r2, [r7, #12]
 8001a46:	4313      	orrs	r3, r2
 8001a48:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a5a:	d039      	beq.n	8001ad0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a60:	4a27      	ldr	r2, [pc, #156]	; (8001b00 <HAL_DMA_Init+0x15c>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d11a      	bne.n	8001a9c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001a66:	4929      	ldr	r1, [pc, #164]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a68:	4b28      	ldr	r3, [pc, #160]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a70:	f003 031c 	and.w	r3, r3, #28
 8001a74:	200f      	movs	r0, #15
 8001a76:	fa00 f303 	lsl.w	r3, r0, r3
 8001a7a:	43db      	mvns	r3, r3
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001a80:	4822      	ldr	r0, [pc, #136]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a82:	4b22      	ldr	r3, [pc, #136]	; (8001b0c <HAL_DMA_Init+0x168>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6859      	ldr	r1, [r3, #4]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8e:	f003 031c 	and.w	r3, r3, #28
 8001a92:	fa01 f303 	lsl.w	r3, r1, r3
 8001a96:	4313      	orrs	r3, r2
 8001a98:	6003      	str	r3, [r0, #0]
 8001a9a:	e019      	b.n	8001ad0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001a9c:	491c      	ldr	r1, [pc, #112]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001a9e:	4b1c      	ldr	r3, [pc, #112]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	f003 031c 	and.w	r3, r3, #28
 8001aaa:	200f      	movs	r0, #15
 8001aac:	fa00 f303 	lsl.w	r3, r0, r3
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001ab6:	4816      	ldr	r0, [pc, #88]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001ab8:	4b15      	ldr	r3, [pc, #84]	; (8001b10 <HAL_DMA_Init+0x16c>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6859      	ldr	r1, [r3, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac4:	f003 031c 	and.w	r3, r3, #28
 8001ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8001acc:	4313      	orrs	r3, r2
 8001ace:	6003      	str	r3, [r0, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001ae6:	2300      	movs	r3, #0
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	40020407 	.word	0x40020407
 8001af8:	bffdfff8 	.word	0xbffdfff8
 8001afc:	cccccccd 	.word	0xcccccccd
 8001b00:	40020000 	.word	0x40020000
 8001b04:	bffdfbf8 	.word	0xbffdfbf8
 8001b08:	40020400 	.word	0x40020400
 8001b0c:	400200a8 	.word	0x400200a8
 8001b10:	400204a8 	.word	0x400204a8

08001b14 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d101      	bne.n	8001b26 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e072      	b.n	8001c0c <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	6812      	ldr	r2, [r2, #0]
 8001b2e:	6812      	ldr	r2, [r2, #0]
 8001b30:	f022 0201 	bic.w	r2, r2, #1
 8001b34:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	4b36      	ldr	r3, [pc, #216]	; (8001c18 <HAL_DMA_DeInit+0x104>)
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d80f      	bhi.n	8001b62 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	461a      	mov	r2, r3
 8001b48:	4b34      	ldr	r3, [pc, #208]	; (8001c1c <HAL_DMA_DeInit+0x108>)
 8001b4a:	4413      	add	r3, r2
 8001b4c:	4a34      	ldr	r2, [pc, #208]	; (8001c20 <HAL_DMA_DeInit+0x10c>)
 8001b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b52:	091b      	lsrs	r3, r3, #4
 8001b54:	009a      	lsls	r2, r3, #2
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	4a31      	ldr	r2, [pc, #196]	; (8001c24 <HAL_DMA_DeInit+0x110>)
 8001b5e:	641a      	str	r2, [r3, #64]	; 0x40
 8001b60:	e00e      	b.n	8001b80 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	461a      	mov	r2, r3
 8001b68:	4b2f      	ldr	r3, [pc, #188]	; (8001c28 <HAL_DMA_DeInit+0x114>)
 8001b6a:	4413      	add	r3, r2
 8001b6c:	4a2c      	ldr	r2, [pc, #176]	; (8001c20 <HAL_DMA_DeInit+0x10c>)
 8001b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b72:	091b      	lsrs	r3, r3, #4
 8001b74:	009a      	lsls	r2, r3, #2
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a2b      	ldr	r2, [pc, #172]	; (8001c2c <HAL_DMA_DeInit+0x118>)
 8001b7e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8c:	687a      	ldr	r2, [r7, #4]
 8001b8e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001b90:	f002 021c 	and.w	r2, r2, #28
 8001b94:	2101      	movs	r1, #1
 8001b96:	fa01 f202 	lsl.w	r2, r1, r2
 8001b9a:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba0:	4a20      	ldr	r2, [pc, #128]	; (8001c24 <HAL_DMA_DeInit+0x110>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d10d      	bne.n	8001bc2 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001ba6:	4922      	ldr	r1, [pc, #136]	; (8001c30 <HAL_DMA_DeInit+0x11c>)
 8001ba8:	4b21      	ldr	r3, [pc, #132]	; (8001c30 <HAL_DMA_DeInit+0x11c>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb0:	f003 031c 	and.w	r3, r3, #28
 8001bb4:	200f      	movs	r0, #15
 8001bb6:	fa00 f303 	lsl.w	r3, r0, r3
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	600b      	str	r3, [r1, #0]
 8001bc0:	e00c      	b.n	8001bdc <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001bc2:	491c      	ldr	r1, [pc, #112]	; (8001c34 <HAL_DMA_DeInit+0x120>)
 8001bc4:	4b1b      	ldr	r3, [pc, #108]	; (8001c34 <HAL_DMA_DeInit+0x120>)
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bcc:	f003 031c 	and.w	r3, r3, #28
 8001bd0:	200f      	movs	r0, #15
 8001bd2:	fa00 f303 	lsl.w	r3, r0, r3
 8001bd6:	43db      	mvns	r3, r3
 8001bd8:	4013      	ands	r3, r2
 8001bda:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2200      	movs	r2, #0
 8001be0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	40020407 	.word	0x40020407
 8001c1c:	bffdfff8 	.word	0xbffdfff8
 8001c20:	cccccccd 	.word	0xcccccccd
 8001c24:	40020000 	.word	0x40020000
 8001c28:	bffdfbf8 	.word	0xbffdfbf8
 8001c2c:	40020400 	.word	0x40020400
 8001c30:	400200a8 	.word	0x400200a8
 8001c34:	400204a8 	.word	0x400204a8

08001c38 <HAL_DMA_Start>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
 8001c44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c46:	2300      	movs	r3, #0
 8001c48:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d101      	bne.n	8001c58 <HAL_DMA_Start+0x20>
 8001c54:	2302      	movs	r3, #2
 8001c56:	e02e      	b.n	8001cb6 <HAL_DMA_Start+0x7e>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d11d      	bne.n	8001ca8 <HAL_DMA_Start+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2202      	movs	r2, #2
 8001c70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2200      	movs	r2, #0
 8001c78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	6812      	ldr	r2, [r2, #0]
 8001c82:	6812      	ldr	r2, [r2, #0]
 8001c84:	f022 0201 	bic.w	r2, r2, #1
 8001c88:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	68b9      	ldr	r1, [r7, #8]
 8001c90:	68f8      	ldr	r0, [r7, #12]
 8001c92:	f000 f9ac 	bl	8001fee <DMA_SetConfig>

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	68fa      	ldr	r2, [r7, #12]
 8001c9c:	6812      	ldr	r2, [r2, #0]
 8001c9e:	6812      	ldr	r2, [r2, #0]
 8001ca0:	f042 0201 	orr.w	r2, r2, #1
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	e005      	b.n	8001cb4 <HAL_DMA_Start+0x7c>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2200      	movs	r2, #0
 8001cac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    status = HAL_BUSY;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3718      	adds	r7, #24
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b086      	sub	sp, #24
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	60f8      	str	r0, [r7, #12]
 8001cc6:	60b9      	str	r1, [r7, #8]
 8001cc8:	607a      	str	r2, [r7, #4]
 8001cca:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d101      	bne.n	8001cde <HAL_DMA_Start_IT+0x20>
 8001cda:	2302      	movs	r3, #2
 8001cdc:	e04b      	b.n	8001d76 <HAL_DMA_Start_IT+0xb8>
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d13a      	bne.n	8001d68 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2202      	movs	r2, #2
 8001cf6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68fa      	ldr	r2, [r7, #12]
 8001d06:	6812      	ldr	r2, [r2, #0]
 8001d08:	6812      	ldr	r2, [r2, #0]
 8001d0a:	f022 0201 	bic.w	r2, r2, #1
 8001d0e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	68b9      	ldr	r1, [r7, #8]
 8001d16:	68f8      	ldr	r0, [r7, #12]
 8001d18:	f000 f969 	bl	8001fee <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d008      	beq.n	8001d36 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	68fa      	ldr	r2, [r7, #12]
 8001d2a:	6812      	ldr	r2, [r2, #0]
 8001d2c:	6812      	ldr	r2, [r2, #0]
 8001d2e:	f042 020e 	orr.w	r2, r2, #14
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	e00f      	b.n	8001d56 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	6812      	ldr	r2, [r2, #0]
 8001d3e:	6812      	ldr	r2, [r2, #0]
 8001d40:	f022 0204 	bic.w	r2, r2, #4
 8001d44:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68fa      	ldr	r2, [r7, #12]
 8001d4c:	6812      	ldr	r2, [r2, #0]
 8001d4e:	6812      	ldr	r2, [r2, #0]
 8001d50:	f042 020a 	orr.w	r2, r2, #10
 8001d54:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	68fa      	ldr	r2, [r7, #12]
 8001d5c:	6812      	ldr	r2, [r2, #0]
 8001d5e:	6812      	ldr	r2, [r2, #0]
 8001d60:	f042 0201 	orr.w	r2, r2, #1
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	e005      	b.n	8001d74 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001d70:	2302      	movs	r3, #2
 8001d72:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001d74:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d7e:	b480      	push	{r7}
 8001d80:	b085      	sub	sp, #20
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d86:	2300      	movs	r3, #0
 8001d88:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	2b02      	cmp	r3, #2
 8001d94:	d008      	beq.n	8001da8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2204      	movs	r2, #4
 8001d9a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e022      	b.n	8001dee <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	6812      	ldr	r2, [r2, #0]
 8001db0:	6812      	ldr	r2, [r2, #0]
 8001db2:	f022 020e 	bic.w	r2, r2, #14
 8001db6:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	6812      	ldr	r2, [r2, #0]
 8001dc0:	6812      	ldr	r2, [r2, #0]
 8001dc2:	f022 0201 	bic.w	r2, r2, #1
 8001dc6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001dd0:	f002 021c 	and.w	r2, r2, #28
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8001dda:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2201      	movs	r2, #1
 8001de0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001dec:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3714      	adds	r7, #20
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr

08001df8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e00:	2300      	movs	r3, #0
 8001e02:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d005      	beq.n	8001e1c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2204      	movs	r2, #4
 8001e14:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	73fb      	strb	r3, [r7, #15]
 8001e1a:	e029      	b.n	8001e70 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	687a      	ldr	r2, [r7, #4]
 8001e22:	6812      	ldr	r2, [r2, #0]
 8001e24:	6812      	ldr	r2, [r2, #0]
 8001e26:	f022 020e 	bic.w	r2, r2, #14
 8001e2a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	6812      	ldr	r2, [r2, #0]
 8001e34:	6812      	ldr	r2, [r2, #0]
 8001e36:	f022 0201 	bic.w	r2, r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001e44:	f002 021c 	and.w	r2, r2, #28
 8001e48:	2101      	movs	r1, #1
 8001e4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e4e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d003      	beq.n	8001e70 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	4798      	blx	r3
    }
  }
  return status;
 8001e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b084      	sub	sp, #16
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e96:	f003 031c 	and.w	r3, r3, #28
 8001e9a:	2204      	movs	r2, #4
 8001e9c:	409a      	lsls	r2, r3
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d026      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x7a>
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d021      	beq.n	8001ef4 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0320 	and.w	r3, r3, #32
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d107      	bne.n	8001ece <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6812      	ldr	r2, [r2, #0]
 8001ec6:	6812      	ldr	r2, [r2, #0]
 8001ec8:	f022 0204 	bic.w	r2, r2, #4
 8001ecc:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001ed6:	f002 021c 	and.w	r2, r2, #28
 8001eda:	2104      	movs	r1, #4
 8001edc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ee0:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d071      	beq.n	8001fce <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001ef2:	e06c      	b.n	8001fce <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ef8:	f003 031c 	and.w	r3, r3, #28
 8001efc:	2202      	movs	r2, #2
 8001efe:	409a      	lsls	r2, r3
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	4013      	ands	r3, r2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d02e      	beq.n	8001f66 <HAL_DMA_IRQHandler+0xec>
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d029      	beq.n	8001f66 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0320 	and.w	r3, r3, #32
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d10b      	bne.n	8001f38 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6812      	ldr	r2, [r2, #0]
 8001f28:	6812      	ldr	r2, [r2, #0]
 8001f2a:	f022 020a 	bic.w	r2, r2, #10
 8001f2e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3c:	687a      	ldr	r2, [r7, #4]
 8001f3e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001f40:	f002 021c 	and.w	r2, r2, #28
 8001f44:	2102      	movs	r1, #2
 8001f46:	fa01 f202 	lsl.w	r2, r1, r2
 8001f4a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d038      	beq.n	8001fce <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001f64:	e033      	b.n	8001fce <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f6a:	f003 031c 	and.w	r3, r3, #28
 8001f6e:	2208      	movs	r2, #8
 8001f70:	409a      	lsls	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	4013      	ands	r3, r2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d02a      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x156>
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	f003 0308 	and.w	r3, r3, #8
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d025      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	6812      	ldr	r2, [r2, #0]
 8001f8c:	6812      	ldr	r2, [r2, #0]
 8001f8e:	f022 020e 	bic.w	r2, r2, #14
 8001f92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f98:	687a      	ldr	r2, [r7, #4]
 8001f9a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001f9c:	f002 021c 	and.w	r2, r2, #28
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fa6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d004      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001fce:	bf00      	nop
 8001fd0:	bf00      	nop
}
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bc80      	pop	{r7}
 8001fec:	4770      	bx	lr

08001fee <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fee:	b480      	push	{r7}
 8001ff0:	b085      	sub	sp, #20
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	60f8      	str	r0, [r7, #12]
 8001ff6:	60b9      	str	r1, [r7, #8]
 8001ff8:	607a      	str	r2, [r7, #4]
 8001ffa:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002004:	f002 021c 	and.w	r2, r2, #28
 8002008:	2101      	movs	r1, #1
 800200a:	fa01 f202 	lsl.w	r2, r1, r2
 800200e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	2b10      	cmp	r3, #16
 800201e:	d108      	bne.n	8002032 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002030:	e007      	b.n	8002042 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68ba      	ldr	r2, [r7, #8]
 8002038:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	60da      	str	r2, [r3, #12]
}
 8002042:	bf00      	nop
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr

0800204c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800204c:	b480      	push	{r7}
 800204e:	b087      	sub	sp, #28
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800205a:	e17f      	b.n	800235c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	2101      	movs	r1, #1
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	fa01 f303 	lsl.w	r3, r1, r3
 8002068:	4013      	ands	r3, r2
 800206a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2b00      	cmp	r3, #0
 8002070:	f000 8171 	beq.w	8002356 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	2b01      	cmp	r3, #1
 800207a:	d00b      	beq.n	8002094 <HAL_GPIO_Init+0x48>
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	2b02      	cmp	r3, #2
 8002082:	d007      	beq.n	8002094 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002088:	2b11      	cmp	r3, #17
 800208a:	d003      	beq.n	8002094 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	2b12      	cmp	r3, #18
 8002092:	d130      	bne.n	80020f6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	005b      	lsls	r3, r3, #1
 800209e:	2203      	movs	r2, #3
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4013      	ands	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	68da      	ldr	r2, [r3, #12]
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020ca:	2201      	movs	r2, #1
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	43db      	mvns	r3, r3
 80020d4:	693a      	ldr	r2, [r7, #16]
 80020d6:	4013      	ands	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	091b      	lsrs	r3, r3, #4
 80020e0:	f003 0201 	and.w	r2, r3, #1
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f003 0303 	and.w	r3, r3, #3
 80020fe:	2b03      	cmp	r3, #3
 8002100:	d118      	bne.n	8002134 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002106:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002108:	2201      	movs	r2, #1
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	43db      	mvns	r3, r3
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	4013      	ands	r3, r2
 8002116:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	08db      	lsrs	r3, r3, #3
 800211e:	f003 0201 	and.w	r2, r3, #1
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	4313      	orrs	r3, r2
 800212c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	693a      	ldr	r2, [r7, #16]
 8002132:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	2203      	movs	r2, #3
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	43db      	mvns	r3, r3
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4013      	ands	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	4313      	orrs	r3, r2
 800215c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	693a      	ldr	r2, [r7, #16]
 8002162:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b02      	cmp	r3, #2
 800216a:	d003      	beq.n	8002174 <HAL_GPIO_Init+0x128>
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	2b12      	cmp	r3, #18
 8002172:	d123      	bne.n	80021bc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	08da      	lsrs	r2, r3, #3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3208      	adds	r2, #8
 800217c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002180:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002182:	697b      	ldr	r3, [r7, #20]
 8002184:	f003 0307 	and.w	r3, r3, #7
 8002188:	009b      	lsls	r3, r3, #2
 800218a:	220f      	movs	r2, #15
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	43db      	mvns	r3, r3
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	4013      	ands	r3, r2
 8002196:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	691a      	ldr	r2, [r3, #16]
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	f003 0307 	and.w	r3, r3, #7
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	08da      	lsrs	r2, r3, #3
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	3208      	adds	r2, #8
 80021b6:	6939      	ldr	r1, [r7, #16]
 80021b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	2203      	movs	r2, #3
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4013      	ands	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f003 0203 	and.w	r2, r3, #3
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	693a      	ldr	r2, [r7, #16]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f000 80ac 	beq.w	8002356 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021fe:	4a5e      	ldr	r2, [pc, #376]	; (8002378 <HAL_GPIO_Init+0x32c>)
 8002200:	4b5d      	ldr	r3, [pc, #372]	; (8002378 <HAL_GPIO_Init+0x32c>)
 8002202:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	6613      	str	r3, [r2, #96]	; 0x60
 800220a:	4b5b      	ldr	r3, [pc, #364]	; (8002378 <HAL_GPIO_Init+0x32c>)
 800220c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	60bb      	str	r3, [r7, #8]
 8002214:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002216:	4a59      	ldr	r2, [pc, #356]	; (800237c <HAL_GPIO_Init+0x330>)
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	089b      	lsrs	r3, r3, #2
 800221c:	3302      	adds	r3, #2
 800221e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002222:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	220f      	movs	r2, #15
 800222e:	fa02 f303 	lsl.w	r3, r2, r3
 8002232:	43db      	mvns	r3, r3
 8002234:	693a      	ldr	r2, [r7, #16]
 8002236:	4013      	ands	r3, r2
 8002238:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002240:	d025      	beq.n	800228e <HAL_GPIO_Init+0x242>
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	4a4e      	ldr	r2, [pc, #312]	; (8002380 <HAL_GPIO_Init+0x334>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d01f      	beq.n	800228a <HAL_GPIO_Init+0x23e>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a4d      	ldr	r2, [pc, #308]	; (8002384 <HAL_GPIO_Init+0x338>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d019      	beq.n	8002286 <HAL_GPIO_Init+0x23a>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a4c      	ldr	r2, [pc, #304]	; (8002388 <HAL_GPIO_Init+0x33c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d013      	beq.n	8002282 <HAL_GPIO_Init+0x236>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a4b      	ldr	r2, [pc, #300]	; (800238c <HAL_GPIO_Init+0x340>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d00d      	beq.n	800227e <HAL_GPIO_Init+0x232>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a4a      	ldr	r2, [pc, #296]	; (8002390 <HAL_GPIO_Init+0x344>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d007      	beq.n	800227a <HAL_GPIO_Init+0x22e>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a49      	ldr	r2, [pc, #292]	; (8002394 <HAL_GPIO_Init+0x348>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d101      	bne.n	8002276 <HAL_GPIO_Init+0x22a>
 8002272:	2306      	movs	r3, #6
 8002274:	e00c      	b.n	8002290 <HAL_GPIO_Init+0x244>
 8002276:	2307      	movs	r3, #7
 8002278:	e00a      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800227a:	2305      	movs	r3, #5
 800227c:	e008      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800227e:	2304      	movs	r3, #4
 8002280:	e006      	b.n	8002290 <HAL_GPIO_Init+0x244>
 8002282:	2303      	movs	r3, #3
 8002284:	e004      	b.n	8002290 <HAL_GPIO_Init+0x244>
 8002286:	2302      	movs	r3, #2
 8002288:	e002      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800228a:	2301      	movs	r3, #1
 800228c:	e000      	b.n	8002290 <HAL_GPIO_Init+0x244>
 800228e:	2300      	movs	r3, #0
 8002290:	697a      	ldr	r2, [r7, #20]
 8002292:	f002 0203 	and.w	r2, r2, #3
 8002296:	0092      	lsls	r2, r2, #2
 8002298:	4093      	lsls	r3, r2
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	4313      	orrs	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022a0:	4936      	ldr	r1, [pc, #216]	; (800237c <HAL_GPIO_Init+0x330>)
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	089b      	lsrs	r3, r3, #2
 80022a6:	3302      	adds	r3, #2
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80022ae:	4b3a      	ldr	r3, [pc, #232]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	43db      	mvns	r3, r3
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	4013      	ands	r3, r2
 80022bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022d2:	4a31      	ldr	r2, [pc, #196]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80022d8:	4b2f      	ldr	r3, [pc, #188]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	43db      	mvns	r3, r3
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	4013      	ands	r3, r2
 80022e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022fc:	4a26      	ldr	r2, [pc, #152]	; (8002398 <HAL_GPIO_Init+0x34c>)
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002302:	4b25      	ldr	r3, [pc, #148]	; (8002398 <HAL_GPIO_Init+0x34c>)
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	43db      	mvns	r3, r3
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	4013      	ands	r3, r2
 8002310:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4313      	orrs	r3, r2
 8002324:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002326:	4a1c      	ldr	r2, [pc, #112]	; (8002398 <HAL_GPIO_Init+0x34c>)
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800232c:	4b1a      	ldr	r3, [pc, #104]	; (8002398 <HAL_GPIO_Init+0x34c>)
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	43db      	mvns	r3, r3
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	4013      	ands	r3, r2
 800233a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d003      	beq.n	8002350 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002348:	693a      	ldr	r2, [r7, #16]
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	4313      	orrs	r3, r2
 800234e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002350:	4a11      	ldr	r2, [pc, #68]	; (8002398 <HAL_GPIO_Init+0x34c>)
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	3301      	adds	r3, #1
 800235a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	fa22 f303 	lsr.w	r3, r2, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	f47f ae78 	bne.w	800205c <HAL_GPIO_Init+0x10>
  }
}
 800236c:	bf00      	nop
 800236e:	371c      	adds	r7, #28
 8002370:	46bd      	mov	sp, r7
 8002372:	bc80      	pop	{r7}
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	40021000 	.word	0x40021000
 800237c:	40010000 	.word	0x40010000
 8002380:	48000400 	.word	0x48000400
 8002384:	48000800 	.word	0x48000800
 8002388:	48000c00 	.word	0x48000c00
 800238c:	48001000 	.word	0x48001000
 8002390:	48001400 	.word	0x48001400
 8002394:	48001800 	.word	0x48001800
 8002398:	40010400 	.word	0x40010400

0800239c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800239c:	b480      	push	{r7}
 800239e:	b087      	sub	sp, #28
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80023aa:	e0cd      	b.n	8002548 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80023ac:	2201      	movs	r2, #1
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	409a      	lsls	r2, r3
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	4013      	ands	r3, r2
 80023b6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f000 80c1 	beq.w	8002542 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80023c0:	4a67      	ldr	r2, [pc, #412]	; (8002560 <HAL_GPIO_DeInit+0x1c4>)
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	089b      	lsrs	r3, r3, #2
 80023c6:	3302      	adds	r3, #2
 80023c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023cc:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	f003 0303 	and.w	r3, r3, #3
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	220f      	movs	r2, #15
 80023d8:	fa02 f303 	lsl.w	r3, r2, r3
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	4013      	ands	r3, r2
 80023e0:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80023e8:	d025      	beq.n	8002436 <HAL_GPIO_DeInit+0x9a>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a5d      	ldr	r2, [pc, #372]	; (8002564 <HAL_GPIO_DeInit+0x1c8>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d01f      	beq.n	8002432 <HAL_GPIO_DeInit+0x96>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a5c      	ldr	r2, [pc, #368]	; (8002568 <HAL_GPIO_DeInit+0x1cc>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d019      	beq.n	800242e <HAL_GPIO_DeInit+0x92>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a5b      	ldr	r2, [pc, #364]	; (800256c <HAL_GPIO_DeInit+0x1d0>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d013      	beq.n	800242a <HAL_GPIO_DeInit+0x8e>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a5a      	ldr	r2, [pc, #360]	; (8002570 <HAL_GPIO_DeInit+0x1d4>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d00d      	beq.n	8002426 <HAL_GPIO_DeInit+0x8a>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a59      	ldr	r2, [pc, #356]	; (8002574 <HAL_GPIO_DeInit+0x1d8>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d007      	beq.n	8002422 <HAL_GPIO_DeInit+0x86>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a58      	ldr	r2, [pc, #352]	; (8002578 <HAL_GPIO_DeInit+0x1dc>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d101      	bne.n	800241e <HAL_GPIO_DeInit+0x82>
 800241a:	2306      	movs	r3, #6
 800241c:	e00c      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 800241e:	2307      	movs	r3, #7
 8002420:	e00a      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002422:	2305      	movs	r3, #5
 8002424:	e008      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002426:	2304      	movs	r3, #4
 8002428:	e006      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 800242a:	2303      	movs	r3, #3
 800242c:	e004      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 800242e:	2302      	movs	r3, #2
 8002430:	e002      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002432:	2301      	movs	r3, #1
 8002434:	e000      	b.n	8002438 <HAL_GPIO_DeInit+0x9c>
 8002436:	2300      	movs	r3, #0
 8002438:	697a      	ldr	r2, [r7, #20]
 800243a:	f002 0203 	and.w	r2, r2, #3
 800243e:	0092      	lsls	r2, r2, #2
 8002440:	fa03 f202 	lsl.w	r2, r3, r2
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	429a      	cmp	r2, r3
 8002448:	d132      	bne.n	80024b0 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800244a:	494c      	ldr	r1, [pc, #304]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800244c:	4b4b      	ldr	r3, [pc, #300]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	43db      	mvns	r3, r3
 8002454:	4013      	ands	r3, r2
 8002456:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002458:	4948      	ldr	r1, [pc, #288]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800245a:	4b48      	ldr	r3, [pc, #288]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	43db      	mvns	r3, r3
 8002462:	4013      	ands	r3, r2
 8002464:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8002466:	4945      	ldr	r1, [pc, #276]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 8002468:	4b44      	ldr	r3, [pc, #272]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	43db      	mvns	r3, r3
 8002470:	4013      	ands	r3, r2
 8002472:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8002474:	4941      	ldr	r1, [pc, #260]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 8002476:	4b41      	ldr	r3, [pc, #260]	; (800257c <HAL_GPIO_DeInit+0x1e0>)
 8002478:	68da      	ldr	r2, [r3, #12]
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	43db      	mvns	r3, r3
 800247e:	4013      	ands	r3, r2
 8002480:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	f003 0303 	and.w	r3, r3, #3
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	220f      	movs	r2, #15
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002492:	4833      	ldr	r0, [pc, #204]	; (8002560 <HAL_GPIO_DeInit+0x1c4>)
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	089b      	lsrs	r3, r3, #2
 8002498:	4931      	ldr	r1, [pc, #196]	; (8002560 <HAL_GPIO_DeInit+0x1c4>)
 800249a:	697a      	ldr	r2, [r7, #20]
 800249c:	0892      	lsrs	r2, r2, #2
 800249e:	3202      	adds	r2, #2
 80024a0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80024a4:	68fa      	ldr	r2, [r7, #12]
 80024a6:	43d2      	mvns	r2, r2
 80024a8:	400a      	ands	r2, r1
 80024aa:	3302      	adds	r3, #2
 80024ac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	2103      	movs	r1, #3
 80024ba:	fa01 f303 	lsl.w	r3, r1, r3
 80024be:	431a      	orrs	r2, r3
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	08da      	lsrs	r2, r3, #3
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	08d9      	lsrs	r1, r3, #3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3108      	adds	r1, #8
 80024d0:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	f003 0307 	and.w	r3, r3, #7
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	200f      	movs	r0, #15
 80024de:	fa00 f303 	lsl.w	r3, r0, r3
 80024e2:	43db      	mvns	r3, r3
 80024e4:	4019      	ands	r1, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	3208      	adds	r2, #8
 80024ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689a      	ldr	r2, [r3, #8]
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	2103      	movs	r1, #3
 80024f8:	fa01 f303 	lsl.w	r3, r1, r3
 80024fc:	43db      	mvns	r3, r3
 80024fe:	401a      	ands	r2, r3
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685a      	ldr	r2, [r3, #4]
 8002508:	2101      	movs	r1, #1
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	fa01 f303 	lsl.w	r3, r1, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	401a      	ands	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	2103      	movs	r1, #3
 8002522:	fa01 f303 	lsl.w	r3, r1, r3
 8002526:	43db      	mvns	r3, r3
 8002528:	401a      	ands	r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002532:	2101      	movs	r1, #1
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	fa01 f303 	lsl.w	r3, r1, r3
 800253a:	43db      	mvns	r3, r3
 800253c:	401a      	ands	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	3301      	adds	r3, #1
 8002546:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002548:	683a      	ldr	r2, [r7, #0]
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	fa22 f303 	lsr.w	r3, r2, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	f47f af2b 	bne.w	80023ac <HAL_GPIO_DeInit+0x10>
  }
}
 8002556:	bf00      	nop
 8002558:	371c      	adds	r7, #28
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	40010000 	.word	0x40010000
 8002564:	48000400 	.word	0x48000400
 8002568:	48000800 	.word	0x48000800
 800256c:	48000c00 	.word	0x48000c00
 8002570:	48001000 	.word	0x48001000
 8002574:	48001400 	.word	0x48001400
 8002578:	48001800 	.word	0x48001800
 800257c:	40010400 	.word	0x40010400

08002580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	460b      	mov	r3, r1
 800258a:	807b      	strh	r3, [r7, #2]
 800258c:	4613      	mov	r3, r2
 800258e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002590:	787b      	ldrb	r3, [r7, #1]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d003      	beq.n	800259e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002596:	887a      	ldrh	r2, [r7, #2]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800259c:	e002      	b.n	80025a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800259e:	887a      	ldrh	r2, [r7, #2]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bc80      	pop	{r7}
 80025ac:	4770      	bx	lr

080025ae <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
 80025b6:	460b      	mov	r3, r1
 80025b8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	695a      	ldr	r2, [r3, #20]
 80025be:	887b      	ldrh	r3, [r7, #2]
 80025c0:	4013      	ands	r3, r2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025c6:	887a      	ldrh	r2, [r7, #2]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80025cc:	e002      	b.n	80025d4 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025ce:	887a      	ldrh	r2, [r7, #2]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	619a      	str	r2, [r3, #24]
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr

080025de <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025de:	b580      	push	{r7, lr}
 80025e0:	b082      	sub	sp, #8
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e080      	b.n	80026f2 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d106      	bne.n	800260a <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f00d fa25 	bl	800fa54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2224      	movs	r2, #36	; 0x24
 800260e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6812      	ldr	r2, [r2, #0]
 800261a:	6812      	ldr	r2, [r2, #0]
 800261c:	f022 0201 	bic.w	r2, r2, #1
 8002620:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	6852      	ldr	r2, [r2, #4]
 800262a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800262e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6812      	ldr	r2, [r2, #0]
 8002638:	6892      	ldr	r2, [r2, #8]
 800263a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800263e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d107      	bne.n	8002658 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	687a      	ldr	r2, [r7, #4]
 800264e:	6892      	ldr	r2, [r2, #8]
 8002650:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002654:	609a      	str	r2, [r3, #8]
 8002656:	e006      	b.n	8002666 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	6892      	ldr	r2, [r2, #8]
 8002660:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002664:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	2b02      	cmp	r3, #2
 800266c:	d104      	bne.n	8002678 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002676:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002686:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800268a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	68d2      	ldr	r2, [r2, #12]
 8002696:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800269a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	6911      	ldr	r1, [r2, #16]
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	6952      	ldr	r2, [r2, #20]
 80026a8:	4311      	orrs	r1, r2
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	6992      	ldr	r2, [r2, #24]
 80026ae:	0212      	lsls	r2, r2, #8
 80026b0:	430a      	orrs	r2, r1
 80026b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	69d1      	ldr	r1, [r2, #28]
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	6a12      	ldr	r2, [r2, #32]
 80026c0:	430a      	orrs	r2, r1
 80026c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	6812      	ldr	r2, [r2, #0]
 80026cc:	6812      	ldr	r2, [r2, #0]
 80026ce:	f042 0201 	orr.w	r2, r2, #1
 80026d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2220      	movs	r2, #32
 80026de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b082      	sub	sp, #8
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d101      	bne.n	800270c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e021      	b.n	8002750 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2224      	movs	r2, #36	; 0x24
 8002710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	6812      	ldr	r2, [r2, #0]
 800271c:	6812      	ldr	r2, [r2, #0]
 800271e:	f022 0201 	bic.w	r2, r2, #1
 8002722:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f00d fa4f 	bl	800fbc8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b088      	sub	sp, #32
 800275c:	af02      	add	r7, sp, #8
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	4608      	mov	r0, r1
 8002762:	4611      	mov	r1, r2
 8002764:	461a      	mov	r2, r3
 8002766:	4603      	mov	r3, r0
 8002768:	817b      	strh	r3, [r7, #10]
 800276a:	460b      	mov	r3, r1
 800276c:	813b      	strh	r3, [r7, #8]
 800276e:	4613      	mov	r3, r2
 8002770:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b20      	cmp	r3, #32
 800277c:	f040 80f9 	bne.w	8002972 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002780:	6a3b      	ldr	r3, [r7, #32]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d002      	beq.n	800278c <HAL_I2C_Mem_Write+0x34>
 8002786:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002788:	2b00      	cmp	r3, #0
 800278a:	d105      	bne.n	8002798 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002792:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e0ed      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d101      	bne.n	80027a6 <HAL_I2C_Mem_Write+0x4e>
 80027a2:	2302      	movs	r3, #2
 80027a4:	e0e6      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2201      	movs	r2, #1
 80027aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80027ae:	f7fe ff3f 	bl	8001630 <HAL_GetTick>
 80027b2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	2319      	movs	r3, #25
 80027ba:	2201      	movs	r2, #1
 80027bc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f000 fbca 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e0d1      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2221      	movs	r2, #33	; 0x21
 80027d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2240      	movs	r2, #64	; 0x40
 80027dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2200      	movs	r2, #0
 80027e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	6a3a      	ldr	r2, [r7, #32]
 80027ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80027f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2200      	movs	r2, #0
 80027f6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80027f8:	88f8      	ldrh	r0, [r7, #6]
 80027fa:	893a      	ldrh	r2, [r7, #8]
 80027fc:	8979      	ldrh	r1, [r7, #10]
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	9301      	str	r3, [sp, #4]
 8002802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002804:	9300      	str	r3, [sp, #0]
 8002806:	4603      	mov	r3, r0
 8002808:	68f8      	ldr	r0, [r7, #12]
 800280a:	f000 fadb 	bl	8002dc4 <I2C_RequestMemoryWrite>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2200      	movs	r2, #0
 8002818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e0a9      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002824:	b29b      	uxth	r3, r3
 8002826:	2bff      	cmp	r3, #255	; 0xff
 8002828:	d90e      	bls.n	8002848 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	22ff      	movs	r2, #255	; 0xff
 800282e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002834:	b2da      	uxtb	r2, r3
 8002836:	8979      	ldrh	r1, [r7, #10]
 8002838:	2300      	movs	r3, #0
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f000 fcad 	bl	80031a0 <I2C_TransferConfig>
 8002846:	e00f      	b.n	8002868 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284c:	b29a      	uxth	r2, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002856:	b2da      	uxtb	r2, r3
 8002858:	8979      	ldrh	r1, [r7, #10]
 800285a:	2300      	movs	r3, #0
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f000 fc9c 	bl	80031a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002868:	697a      	ldr	r2, [r7, #20]
 800286a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 fbb4 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e07b      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	68fa      	ldr	r2, [r7, #12]
 8002882:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002884:	7812      	ldrb	r2, [r2, #0]
 8002886:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288c:	1c5a      	adds	r2, r3, #1
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002896:	b29b      	uxth	r3, r3
 8002898:	3b01      	subs	r3, #1
 800289a:	b29a      	uxth	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028a4:	3b01      	subs	r3, #1
 80028a6:	b29a      	uxth	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d034      	beq.n	8002920 <HAL_I2C_Mem_Write+0x1c8>
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d130      	bne.n	8002920 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	9300      	str	r3, [sp, #0]
 80028c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c4:	2200      	movs	r2, #0
 80028c6:	2180      	movs	r1, #128	; 0x80
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 fb46 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e04d      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028dc:	b29b      	uxth	r3, r3
 80028de:	2bff      	cmp	r3, #255	; 0xff
 80028e0:	d90e      	bls.n	8002900 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	22ff      	movs	r2, #255	; 0xff
 80028e6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028ec:	b2da      	uxtb	r2, r3
 80028ee:	8979      	ldrh	r1, [r7, #10]
 80028f0:	2300      	movs	r3, #0
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028f8:	68f8      	ldr	r0, [r7, #12]
 80028fa:	f000 fc51 	bl	80031a0 <I2C_TransferConfig>
 80028fe:	e00f      	b.n	8002920 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002904:	b29a      	uxth	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800290e:	b2da      	uxtb	r2, r3
 8002910:	8979      	ldrh	r1, [r7, #10]
 8002912:	2300      	movs	r3, #0
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f000 fc40 	bl	80031a0 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002924:	b29b      	uxth	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d19e      	bne.n	8002868 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800292a:	697a      	ldr	r2, [r7, #20]
 800292c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 fb93 	bl	800305a <I2C_WaitOnSTOPFlagUntilTimeout>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e01a      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2220      	movs	r2, #32
 8002944:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6859      	ldr	r1, [r3, #4]
 8002950:	4b0a      	ldr	r3, [pc, #40]	; (800297c <HAL_I2C_Mem_Write+0x224>)
 8002952:	400b      	ands	r3, r1
 8002954:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2220      	movs	r2, #32
 800295a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2200      	movs	r2, #0
 800296a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800296e:	2300      	movs	r3, #0
 8002970:	e000      	b.n	8002974 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002972:	2302      	movs	r3, #2
  }
}
 8002974:	4618      	mov	r0, r3
 8002976:	3718      	adds	r7, #24
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	fe00e800 	.word	0xfe00e800

08002980 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b088      	sub	sp, #32
 8002984:	af02      	add	r7, sp, #8
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	4608      	mov	r0, r1
 800298a:	4611      	mov	r1, r2
 800298c:	461a      	mov	r2, r3
 800298e:	4603      	mov	r3, r0
 8002990:	817b      	strh	r3, [r7, #10]
 8002992:	460b      	mov	r3, r1
 8002994:	813b      	strh	r3, [r7, #8]
 8002996:	4613      	mov	r3, r2
 8002998:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	2b20      	cmp	r3, #32
 80029a4:	f040 80fd 	bne.w	8002ba2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80029a8:	6a3b      	ldr	r3, [r7, #32]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d002      	beq.n	80029b4 <HAL_I2C_Mem_Read+0x34>
 80029ae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d105      	bne.n	80029c0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029ba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80029bc:	2301      	movs	r3, #1
 80029be:	e0f1      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029c6:	2b01      	cmp	r3, #1
 80029c8:	d101      	bne.n	80029ce <HAL_I2C_Mem_Read+0x4e>
 80029ca:	2302      	movs	r3, #2
 80029cc:	e0ea      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80029d6:	f7fe fe2b 	bl	8001630 <HAL_GetTick>
 80029da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	9300      	str	r3, [sp, #0]
 80029e0:	2319      	movs	r3, #25
 80029e2:	2201      	movs	r2, #1
 80029e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029e8:	68f8      	ldr	r0, [r7, #12]
 80029ea:	f000 fab6 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e0d5      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2222      	movs	r2, #34	; 0x22
 80029fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2240      	movs	r2, #64	; 0x40
 8002a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6a3a      	ldr	r2, [r7, #32]
 8002a12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002a18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a20:	88f8      	ldrh	r0, [r7, #6]
 8002a22:	893a      	ldrh	r2, [r7, #8]
 8002a24:	8979      	ldrh	r1, [r7, #10]
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	9301      	str	r3, [sp, #4]
 8002a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a2c:	9300      	str	r3, [sp, #0]
 8002a2e:	4603      	mov	r3, r0
 8002a30:	68f8      	ldr	r0, [r7, #12]
 8002a32:	f000 fa1b 	bl	8002e6c <I2C_RequestMemoryRead>
 8002a36:	4603      	mov	r3, r0
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d005      	beq.n	8002a48 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e0ad      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	2bff      	cmp	r3, #255	; 0xff
 8002a50:	d90e      	bls.n	8002a70 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	22ff      	movs	r2, #255	; 0xff
 8002a56:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a5c:	b2da      	uxtb	r2, r3
 8002a5e:	8979      	ldrh	r1, [r7, #10]
 8002a60:	4b52      	ldr	r3, [pc, #328]	; (8002bac <HAL_I2C_Mem_Read+0x22c>)
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a68:	68f8      	ldr	r0, [r7, #12]
 8002a6a:	f000 fb99 	bl	80031a0 <I2C_TransferConfig>
 8002a6e:	e00f      	b.n	8002a90 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a74:	b29a      	uxth	r2, r3
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a7e:	b2da      	uxtb	r2, r3
 8002a80:	8979      	ldrh	r1, [r7, #10]
 8002a82:	4b4a      	ldr	r3, [pc, #296]	; (8002bac <HAL_I2C_Mem_Read+0x22c>)
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 fb88 	bl	80031a0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a96:	2200      	movs	r2, #0
 8002a98:	2104      	movs	r1, #4
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f000 fa5d 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e07c      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	6812      	ldr	r2, [r2, #0]
 8002ab2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ab4:	b2d2      	uxtb	r2, r2
 8002ab6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002abc:	1c5a      	adds	r2, r3, #1
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ac6:	3b01      	subs	r3, #1
 8002ac8:	b29a      	uxth	r2, r3
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	3b01      	subs	r3, #1
 8002ad6:	b29a      	uxth	r2, r3
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d034      	beq.n	8002b50 <HAL_I2C_Mem_Read+0x1d0>
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d130      	bne.n	8002b50 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	9300      	str	r3, [sp, #0]
 8002af2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002af4:	2200      	movs	r2, #0
 8002af6:	2180      	movs	r1, #128	; 0x80
 8002af8:	68f8      	ldr	r0, [r7, #12]
 8002afa:	f000 fa2e 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d001      	beq.n	8002b08 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e04d      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	2bff      	cmp	r3, #255	; 0xff
 8002b10:	d90e      	bls.n	8002b30 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	22ff      	movs	r2, #255	; 0xff
 8002b16:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	8979      	ldrh	r1, [r7, #10]
 8002b20:	2300      	movs	r3, #0
 8002b22:	9300      	str	r3, [sp, #0]
 8002b24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	f000 fb39 	bl	80031a0 <I2C_TransferConfig>
 8002b2e:	e00f      	b.n	8002b50 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	8979      	ldrh	r1, [r7, #10]
 8002b42:	2300      	movs	r3, #0
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b4a:	68f8      	ldr	r0, [r7, #12]
 8002b4c:	f000 fb28 	bl	80031a0 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d19a      	bne.n	8002a90 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b5a:	697a      	ldr	r2, [r7, #20]
 8002b5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f000 fa7b 	bl	800305a <I2C_WaitOnSTOPFlagUntilTimeout>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e01a      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2220      	movs	r2, #32
 8002b74:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6859      	ldr	r1, [r3, #4]
 8002b80:	4b0b      	ldr	r3, [pc, #44]	; (8002bb0 <HAL_I2C_Mem_Read+0x230>)
 8002b82:	400b      	ands	r3, r1
 8002b84:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2220      	movs	r2, #32
 8002b8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2200      	movs	r2, #0
 8002b92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	e000      	b.n	8002ba4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002ba2:	2302      	movs	r3, #2
  }
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3718      	adds	r7, #24
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	80002400 	.word	0x80002400
 8002bb0:	fe00e800 	.word	0xfe00e800

08002bb4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b08a      	sub	sp, #40	; 0x28
 8002bb8:	af02      	add	r7, sp, #8
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	607a      	str	r2, [r7, #4]
 8002bbe:	603b      	str	r3, [r7, #0]
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	2b20      	cmp	r3, #32
 8002bd2:	f040 80f1 	bne.w	8002db8 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	699b      	ldr	r3, [r3, #24]
 8002bdc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002be0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002be4:	d101      	bne.n	8002bea <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002be6:	2302      	movs	r3, #2
 8002be8:	e0e7      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d101      	bne.n	8002bf8 <HAL_I2C_IsDeviceReady+0x44>
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	e0e0      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2224      	movs	r2, #36	; 0x24
 8002c04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d107      	bne.n	8002c2a <HAL_I2C_IsDeviceReady+0x76>
 8002c1a:	897b      	ldrh	r3, [r7, #10]
 8002c1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002c24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c28:	e004      	b.n	8002c34 <HAL_I2C_IsDeviceReady+0x80>
 8002c2a:	897b      	ldrh	r3, [r7, #10]
 8002c2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c30:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002c34:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002c36:	f7fe fcfb 	bl	8001630 <HAL_GetTick>
 8002c3a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	699b      	ldr	r3, [r3, #24]
 8002c42:	f003 0320 	and.w	r3, r3, #32
 8002c46:	2b20      	cmp	r3, #32
 8002c48:	bf0c      	ite	eq
 8002c4a:	2301      	moveq	r3, #1
 8002c4c:	2300      	movne	r3, #0
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	699b      	ldr	r3, [r3, #24]
 8002c58:	f003 0310 	and.w	r3, r3, #16
 8002c5c:	2b10      	cmp	r3, #16
 8002c5e:	bf0c      	ite	eq
 8002c60:	2301      	moveq	r3, #1
 8002c62:	2300      	movne	r3, #0
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002c68:	e034      	b.n	8002cd4 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c70:	d01a      	beq.n	8002ca8 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c72:	f7fe fcdd 	bl	8001630 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	1ad2      	subs	r2, r2, r3
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d802      	bhi.n	8002c88 <HAL_I2C_IsDeviceReady+0xd4>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d10f      	bne.n	8002ca8 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c94:	f043 0220 	orr.w	r2, r3, #32
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e088      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	f003 0320 	and.w	r3, r3, #32
 8002cb2:	2b20      	cmp	r3, #32
 8002cb4:	bf0c      	ite	eq
 8002cb6:	2301      	moveq	r3, #1
 8002cb8:	2300      	movne	r3, #0
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	f003 0310 	and.w	r3, r3, #16
 8002cc8:	2b10      	cmp	r3, #16
 8002cca:	bf0c      	ite	eq
 8002ccc:	2301      	moveq	r3, #1
 8002cce:	2300      	movne	r3, #0
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002cd4:	7ffb      	ldrb	r3, [r7, #31]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d102      	bne.n	8002ce0 <HAL_I2C_IsDeviceReady+0x12c>
 8002cda:	7fbb      	ldrb	r3, [r7, #30]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d0c4      	beq.n	8002c6a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	699b      	ldr	r3, [r3, #24]
 8002ce6:	f003 0310 	and.w	r3, r3, #16
 8002cea:	2b10      	cmp	r3, #16
 8002cec:	d01a      	beq.n	8002d24 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	9300      	str	r3, [sp, #0]
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	2120      	movs	r1, #32
 8002cf8:	68f8      	ldr	r0, [r7, #12]
 8002cfa:	f000 f92e 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e058      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	2220      	movs	r2, #32
 8002d0e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2220      	movs	r2, #32
 8002d14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	e04a      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	9300      	str	r3, [sp, #0]
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	2120      	movs	r1, #32
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f000 f913 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e03d      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2210      	movs	r2, #16
 8002d44:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d118      	bne.n	8002d88 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68fa      	ldr	r2, [r7, #12]
 8002d5c:	6812      	ldr	r2, [r2, #0]
 8002d5e:	6852      	ldr	r2, [r2, #4]
 8002d60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d64:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	9300      	str	r3, [sp, #0]
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	2120      	movs	r1, #32
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f000 f8f2 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e01c      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2220      	movs	r2, #32
 8002d86:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	617b      	str	r3, [r7, #20]
    }
    while (I2C_Trials < Trials);
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	f4ff af3b 	bcc.w	8002c0e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da4:	f043 0220 	orr.w	r2, r3, #32
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e000      	b.n	8002dba <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002db8:	2302      	movs	r3, #2
  }
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3720      	adds	r7, #32
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
	...

08002dc4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af02      	add	r7, sp, #8
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	4608      	mov	r0, r1
 8002dce:	4611      	mov	r1, r2
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	817b      	strh	r3, [r7, #10]
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	813b      	strh	r3, [r7, #8]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002dde:	88fb      	ldrh	r3, [r7, #6]
 8002de0:	b2da      	uxtb	r2, r3
 8002de2:	8979      	ldrh	r1, [r7, #10]
 8002de4:	4b20      	ldr	r3, [pc, #128]	; (8002e68 <I2C_RequestMemoryWrite+0xa4>)
 8002de6:	9300      	str	r3, [sp, #0]
 8002de8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002dec:	68f8      	ldr	r0, [r7, #12]
 8002dee:	f000 f9d7 	bl	80031a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002df2:	69fa      	ldr	r2, [r7, #28]
 8002df4:	69b9      	ldr	r1, [r7, #24]
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 f8ef 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e02c      	b.n	8002e60 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e06:	88fb      	ldrh	r3, [r7, #6]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d105      	bne.n	8002e18 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	893a      	ldrh	r2, [r7, #8]
 8002e12:	b2d2      	uxtb	r2, r2
 8002e14:	629a      	str	r2, [r3, #40]	; 0x28
 8002e16:	e015      	b.n	8002e44 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	893a      	ldrh	r2, [r7, #8]
 8002e1e:	0a12      	lsrs	r2, r2, #8
 8002e20:	b292      	uxth	r2, r2
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e26:	69fa      	ldr	r2, [r7, #28]
 8002e28:	69b9      	ldr	r1, [r7, #24]
 8002e2a:	68f8      	ldr	r0, [r7, #12]
 8002e2c:	f000 f8d5 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d001      	beq.n	8002e3a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e012      	b.n	8002e60 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	893a      	ldrh	r2, [r7, #8]
 8002e40:	b2d2      	uxtb	r2, r2
 8002e42:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	69bb      	ldr	r3, [r7, #24]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	2180      	movs	r1, #128	; 0x80
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 f883 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e000      	b.n	8002e60 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	80002000 	.word	0x80002000

08002e6c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af02      	add	r7, sp, #8
 8002e72:	60f8      	str	r0, [r7, #12]
 8002e74:	4608      	mov	r0, r1
 8002e76:	4611      	mov	r1, r2
 8002e78:	461a      	mov	r2, r3
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	817b      	strh	r3, [r7, #10]
 8002e7e:	460b      	mov	r3, r1
 8002e80:	813b      	strh	r3, [r7, #8]
 8002e82:	4613      	mov	r3, r2
 8002e84:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002e86:	88fb      	ldrh	r3, [r7, #6]
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	8979      	ldrh	r1, [r7, #10]
 8002e8c:	4b20      	ldr	r3, [pc, #128]	; (8002f10 <I2C_RequestMemoryRead+0xa4>)
 8002e8e:	9300      	str	r3, [sp, #0]
 8002e90:	2300      	movs	r3, #0
 8002e92:	68f8      	ldr	r0, [r7, #12]
 8002e94:	f000 f984 	bl	80031a0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e98:	69fa      	ldr	r2, [r7, #28]
 8002e9a:	69b9      	ldr	r1, [r7, #24]
 8002e9c:	68f8      	ldr	r0, [r7, #12]
 8002e9e:	f000 f89c 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e02c      	b.n	8002f06 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002eac:	88fb      	ldrh	r3, [r7, #6]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d105      	bne.n	8002ebe <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	893a      	ldrh	r2, [r7, #8]
 8002eb8:	b2d2      	uxtb	r2, r2
 8002eba:	629a      	str	r2, [r3, #40]	; 0x28
 8002ebc:	e015      	b.n	8002eea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	893a      	ldrh	r2, [r7, #8]
 8002ec4:	0a12      	lsrs	r2, r2, #8
 8002ec6:	b292      	uxth	r2, r2
 8002ec8:	b2d2      	uxtb	r2, r2
 8002eca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ecc:	69fa      	ldr	r2, [r7, #28]
 8002ece:	69b9      	ldr	r1, [r7, #24]
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f000 f882 	bl	8002fda <I2C_WaitOnTXISFlagUntilTimeout>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d001      	beq.n	8002ee0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e012      	b.n	8002f06 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	893a      	ldrh	r2, [r7, #8]
 8002ee6:	b2d2      	uxtb	r2, r2
 8002ee8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	2140      	movs	r1, #64	; 0x40
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 f830 	bl	8002f5a <I2C_WaitOnFlagUntilTimeout>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d001      	beq.n	8002f04 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e000      	b.n	8002f06 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	80002000 	.word	0x80002000

08002f14 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	699b      	ldr	r3, [r3, #24]
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	2b02      	cmp	r3, #2
 8002f28:	d103      	bne.n	8002f32 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d007      	beq.n	8002f50 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	6812      	ldr	r2, [r2, #0]
 8002f48:	6992      	ldr	r2, [r2, #24]
 8002f4a:	f042 0201 	orr.w	r2, r2, #1
 8002f4e:	619a      	str	r2, [r3, #24]
  }
}
 8002f50:	bf00      	nop
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bc80      	pop	{r7}
 8002f58:	4770      	bx	lr

08002f5a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f5a:	b580      	push	{r7, lr}
 8002f5c:	b084      	sub	sp, #16
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	60f8      	str	r0, [r7, #12]
 8002f62:	60b9      	str	r1, [r7, #8]
 8002f64:	603b      	str	r3, [r7, #0]
 8002f66:	4613      	mov	r3, r2
 8002f68:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f6a:	e022      	b.n	8002fb2 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f72:	d01e      	beq.n	8002fb2 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f74:	f7fe fb5c 	bl	8001630 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	1ad2      	subs	r2, r2, r3
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d802      	bhi.n	8002f8a <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d113      	bne.n	8002fb2 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f8e:	f043 0220 	orr.w	r2, r3, #32
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2220      	movs	r2, #32
 8002f9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e00f      	b.n	8002fd2 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	699a      	ldr	r2, [r3, #24]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	401a      	ands	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	bf0c      	ite	eq
 8002fc2:	2301      	moveq	r3, #1
 8002fc4:	2300      	movne	r3, #0
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	461a      	mov	r2, r3
 8002fca:	79fb      	ldrb	r3, [r7, #7]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d0cd      	beq.n	8002f6c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002fd0:	2300      	movs	r3, #0
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	3710      	adds	r7, #16
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b084      	sub	sp, #16
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	60f8      	str	r0, [r7, #12]
 8002fe2:	60b9      	str	r1, [r7, #8]
 8002fe4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002fe6:	e02c      	b.n	8003042 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	68b9      	ldr	r1, [r7, #8]
 8002fec:	68f8      	ldr	r0, [r7, #12]
 8002fee:	f000 f871 	bl	80030d4 <I2C_IsAcknowledgeFailed>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d001      	beq.n	8002ffc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e02a      	b.n	8003052 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003002:	d01e      	beq.n	8003042 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003004:	f7fe fb14 	bl	8001630 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	1ad2      	subs	r2, r2, r3
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	429a      	cmp	r2, r3
 8003012:	d802      	bhi.n	800301a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d113      	bne.n	8003042 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800301e:	f043 0220 	orr.w	r2, r3, #32
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2220      	movs	r2, #32
 800302a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e007      	b.n	8003052 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	699b      	ldr	r3, [r3, #24]
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b02      	cmp	r3, #2
 800304e:	d1cb      	bne.n	8002fe8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	3710      	adds	r7, #16
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}

0800305a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800305a:	b580      	push	{r7, lr}
 800305c:	b084      	sub	sp, #16
 800305e:	af00      	add	r7, sp, #0
 8003060:	60f8      	str	r0, [r7, #12]
 8003062:	60b9      	str	r1, [r7, #8]
 8003064:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003066:	e028      	b.n	80030ba <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	68b9      	ldr	r1, [r7, #8]
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f000 f831 	bl	80030d4 <I2C_IsAcknowledgeFailed>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e026      	b.n	80030ca <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800307c:	f7fe fad8 	bl	8001630 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	1ad2      	subs	r2, r2, r3
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	429a      	cmp	r2, r3
 800308a:	d802      	bhi.n	8003092 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d113      	bne.n	80030ba <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003096:	f043 0220 	orr.w	r2, r3, #32
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2220      	movs	r2, #32
 80030a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e007      	b.n	80030ca <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	f003 0320 	and.w	r3, r3, #32
 80030c4:	2b20      	cmp	r3, #32
 80030c6:	d1cf      	bne.n	8003068 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
	...

080030d4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	f003 0310 	and.w	r3, r3, #16
 80030ea:	2b10      	cmp	r3, #16
 80030ec:	d151      	bne.n	8003192 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030ee:	e022      	b.n	8003136 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f6:	d01e      	beq.n	8003136 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030f8:	f7fe fa9a 	bl	8001630 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	1ad2      	subs	r2, r2, r3
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	429a      	cmp	r2, r3
 8003106:	d802      	bhi.n	800310e <I2C_IsAcknowledgeFailed+0x3a>
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d113      	bne.n	8003136 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003112:	f043 0220 	orr.w	r2, r3, #32
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2220      	movs	r2, #32
 800311e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e02e      	b.n	8003194 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	f003 0320 	and.w	r3, r3, #32
 8003140:	2b20      	cmp	r3, #32
 8003142:	d1d5      	bne.n	80030f0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2210      	movs	r2, #16
 800314a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2220      	movs	r2, #32
 8003152:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003154:	68f8      	ldr	r0, [r7, #12]
 8003156:	f7ff fedd 	bl	8002f14 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6859      	ldr	r1, [r3, #4]
 8003164:	4b0d      	ldr	r3, [pc, #52]	; (800319c <I2C_IsAcknowledgeFailed+0xc8>)
 8003166:	400b      	ands	r3, r1
 8003168:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800316e:	f043 0204 	orr.w	r2, r3, #4
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2220      	movs	r2, #32
 800317a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3710      	adds	r7, #16
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	fe00e800 	.word	0xfe00e800

080031a0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	607b      	str	r3, [r7, #4]
 80031aa:	460b      	mov	r3, r1
 80031ac:	817b      	strh	r3, [r7, #10]
 80031ae:	4613      	mov	r3, r2
 80031b0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6859      	ldr	r1, [r3, #4]
 80031bc:	69bb      	ldr	r3, [r7, #24]
 80031be:	0d5b      	lsrs	r3, r3, #21
 80031c0:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 80031c4:	4b0b      	ldr	r3, [pc, #44]	; (80031f4 <I2C_TransferConfig+0x54>)
 80031c6:	4303      	orrs	r3, r0
 80031c8:	43db      	mvns	r3, r3
 80031ca:	4019      	ands	r1, r3
 80031cc:	897b      	ldrh	r3, [r7, #10]
 80031ce:	f3c3 0009 	ubfx	r0, r3, #0, #10
 80031d2:	7a7b      	ldrb	r3, [r7, #9]
 80031d4:	041b      	lsls	r3, r3, #16
 80031d6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80031da:	4318      	orrs	r0, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	4318      	orrs	r0, r3
 80031e0:	69bb      	ldr	r3, [r7, #24]
 80031e2:	4303      	orrs	r3, r0
 80031e4:	430b      	orrs	r3, r1
 80031e6:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80031e8:	bf00      	nop
 80031ea:	3714      	adds	r7, #20
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bc80      	pop	{r7}
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	03ff63ff 	.word	0x03ff63ff

080031f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b20      	cmp	r3, #32
 800320c:	d138      	bne.n	8003280 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003214:	2b01      	cmp	r3, #1
 8003216:	d101      	bne.n	800321c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003218:	2302      	movs	r3, #2
 800321a:	e032      	b.n	8003282 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2224      	movs	r2, #36	; 0x24
 8003228:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	687a      	ldr	r2, [r7, #4]
 8003232:	6812      	ldr	r2, [r2, #0]
 8003234:	6812      	ldr	r2, [r2, #0]
 8003236:	f022 0201 	bic.w	r2, r2, #1
 800323a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	6812      	ldr	r2, [r2, #0]
 8003244:	6812      	ldr	r2, [r2, #0]
 8003246:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800324a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6812      	ldr	r2, [r2, #0]
 8003254:	6811      	ldr	r1, [r2, #0]
 8003256:	683a      	ldr	r2, [r7, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	6812      	ldr	r2, [r2, #0]
 8003264:	6812      	ldr	r2, [r2, #0]
 8003266:	f042 0201 	orr.w	r2, r2, #1
 800326a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2220      	movs	r2, #32
 8003270:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	e000      	b.n	8003282 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003280:	2302      	movs	r3, #2
  }
}
 8003282:	4618      	mov	r0, r3
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	bc80      	pop	{r7}
 800328a:	4770      	bx	lr

0800328c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b20      	cmp	r3, #32
 80032a0:	d139      	bne.n	8003316 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d101      	bne.n	80032b0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80032ac:	2302      	movs	r3, #2
 80032ae:	e033      	b.n	8003318 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2224      	movs	r2, #36	; 0x24
 80032bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	6812      	ldr	r2, [r2, #0]
 80032c8:	6812      	ldr	r2, [r2, #0]
 80032ca:	f022 0201 	bic.w	r2, r2, #1
 80032ce:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80032de:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	021b      	lsls	r3, r3, #8
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	6812      	ldr	r2, [r2, #0]
 80032fa:	6812      	ldr	r2, [r2, #0]
 80032fc:	f042 0201 	orr.w	r2, r2, #1
 8003300:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2220      	movs	r2, #32
 8003306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003312:	2300      	movs	r3, #0
 8003314:	e000      	b.n	8003318 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003316:	2302      	movs	r3, #2
  }
}
 8003318:	4618      	mov	r0, r3
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	bc80      	pop	{r7}
 8003320:	4770      	bx	lr
	...

08003324 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003328:	4a04      	ldr	r2, [pc, #16]	; (800333c <HAL_PWR_EnableBkUpAccess+0x18>)
 800332a:	4b04      	ldr	r3, [pc, #16]	; (800333c <HAL_PWR_EnableBkUpAccess+0x18>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003332:	6013      	str	r3, [r2, #0]
}
 8003334:	bf00      	nop
 8003336:	46bd      	mov	sp, r7
 8003338:	bc80      	pop	{r7}
 800333a:	4770      	bx	lr
 800333c:	40007000 	.word	0x40007000

08003340 <HAL_PWR_DisableBkUpAccess>:
  * @brief Disable access to the backup domain
  *        (RTC registers, RTC backup data registers).
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003340:	b480      	push	{r7}
 8003342:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 8003344:	4a04      	ldr	r2, [pc, #16]	; (8003358 <HAL_PWR_DisableBkUpAccess+0x18>)
 8003346:	4b04      	ldr	r3, [pc, #16]	; (8003358 <HAL_PWR_DisableBkUpAccess+0x18>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800334e:	6013      	str	r3, [r2, #0]
}
 8003350:	bf00      	nop
 8003352:	46bd      	mov	sp, r7
 8003354:	bc80      	pop	{r7}
 8003356:	4770      	bx	lr
 8003358:	40007000 	.word	0x40007000

0800335c <HAL_PWR_EnableWakeUpPin>:
  *           @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW
  * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 8003364:	490c      	ldr	r1, [pc, #48]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003366:	4b0c      	ldr	r3, [pc, #48]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003368:	68da      	ldr	r2, [r3, #12]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	f003 031f 	and.w	r3, r3, #31
 8003370:	43db      	mvns	r3, r3
 8003372:	401a      	ands	r2, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	095b      	lsrs	r3, r3, #5
 8003378:	4313      	orrs	r3, r2
 800337a:	60cb      	str	r3, [r1, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 800337c:	4906      	ldr	r1, [pc, #24]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 800337e:	4b06      	ldr	r3, [pc, #24]	; (8003398 <HAL_PWR_EnableWakeUpPin+0x3c>)
 8003380:	689a      	ldr	r2, [r3, #8]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f003 031f 	and.w	r3, r3, #31
 8003388:	4313      	orrs	r3, r2
 800338a:	608b      	str	r3, [r1, #8]


}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	bc80      	pop	{r7}
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	40007000 	.word	0x40007000

0800339c <HAL_PWR_DisableWakeUpPin>:
  *         This parameter can be one of the following values:
  *           @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));
 80033a4:	4906      	ldr	r1, [pc, #24]	; (80033c0 <HAL_PWR_DisableWakeUpPin+0x24>)
 80033a6:	4b06      	ldr	r3, [pc, #24]	; (80033c0 <HAL_PWR_DisableWakeUpPin+0x24>)
 80033a8:	689a      	ldr	r2, [r3, #8]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f003 031f 	and.w	r3, r3, #31
 80033b0:	43db      	mvns	r3, r3
 80033b2:	4013      	ands	r3, r2
 80033b4:	608b      	str	r3, [r1, #8]
}
 80033b6:	bf00      	nop
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bc80      	pop	{r7}
 80033be:	4770      	bx	lr
 80033c0:	40007000 	.word	0x40007000

080033c4 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 80033c8:	4a09      	ldr	r2, [pc, #36]	; (80033f0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80033ca:	4b09      	ldr	r3, [pc, #36]	; (80033f0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f023 0307 	bic.w	r3, r3, #7
 80033d2:	f043 0303 	orr.w	r3, r3, #3
 80033d6:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80033d8:	4a06      	ldr	r2, [pc, #24]	; (80033f4 <HAL_PWR_EnterSTANDBYMode+0x30>)
 80033da:	4b06      	ldr	r3, [pc, #24]	; (80033f4 <HAL_PWR_EnterSTANDBYMode+0x30>)
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	f043 0304 	orr.w	r3, r3, #4
 80033e2:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfi");
 80033e4:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 80033e6:	bf00      	nop
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bc80      	pop	{r7}
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	40007000 	.word	0x40007000
 80033f4:	e000ed00 	.word	0xe000ed00

080033f8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80033fc:	4b03      	ldr	r3, [pc, #12]	; (800340c <HAL_PWREx_GetVoltageRange+0x14>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003404:	4618      	mov	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	bc80      	pop	{r7}
 800340a:	4770      	bx	lr
 800340c:	40007000 	.word	0x40007000

08003410 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800341e:	d130      	bne.n	8003482 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003420:	4b22      	ldr	r3, [pc, #136]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003428:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800342c:	d038      	beq.n	80034a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800342e:	4a1f      	ldr	r2, [pc, #124]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003430:	4b1e      	ldr	r3, [pc, #120]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003438:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800343c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800343e:	4b1c      	ldr	r3, [pc, #112]	; (80034b0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2232      	movs	r2, #50	; 0x32
 8003444:	fb02 f303 	mul.w	r3, r2, r3
 8003448:	4a1a      	ldr	r2, [pc, #104]	; (80034b4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800344a:	fba2 2303 	umull	r2, r3, r2, r3
 800344e:	0c9b      	lsrs	r3, r3, #18
 8003450:	3301      	adds	r3, #1
 8003452:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003454:	e002      	b.n	800345c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	3b01      	subs	r3, #1
 800345a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800345c:	4b13      	ldr	r3, [pc, #76]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003464:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003468:	d102      	bne.n	8003470 <HAL_PWREx_ControlVoltageScaling+0x60>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1f2      	bne.n	8003456 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003470:	4b0e      	ldr	r3, [pc, #56]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003472:	695b      	ldr	r3, [r3, #20]
 8003474:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003478:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800347c:	d110      	bne.n	80034a0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e00f      	b.n	80034a2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003482:	4b0a      	ldr	r3, [pc, #40]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800348a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800348e:	d007      	beq.n	80034a0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003490:	4a06      	ldr	r2, [pc, #24]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003492:	4b06      	ldr	r3, [pc, #24]	; (80034ac <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800349a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800349e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3714      	adds	r7, #20
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bc80      	pop	{r7}
 80034aa:	4770      	bx	lr
 80034ac:	40007000 	.word	0x40007000
 80034b0:	20000010 	.word	0x20000010
 80034b4:	431bde83 	.word	0x431bde83

080034b8 <HAL_PWREx_EnableInternalWakeUpLine>:
/**
  * @brief Enable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_EnableInternalWakeUpLine(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_EIWF);
 80034bc:	4a04      	ldr	r2, [pc, #16]	; (80034d0 <HAL_PWREx_EnableInternalWakeUpLine+0x18>)
 80034be:	4b04      	ldr	r3, [pc, #16]	; (80034d0 <HAL_PWREx_EnableInternalWakeUpLine+0x18>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80034c6:	6093      	str	r3, [r2, #8]
}
 80034c8:	bf00      	nop
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bc80      	pop	{r7}
 80034ce:	4770      	bx	lr
 80034d0:	40007000 	.word	0x40007000

080034d4 <HAL_PWREx_DisableInternalWakeUpLine>:
/**
  * @brief Disable Internal Wake-up Line.
  * @retval None
  */
void HAL_PWREx_DisableInternalWakeUpLine(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);
 80034d8:	4a04      	ldr	r2, [pc, #16]	; (80034ec <HAL_PWREx_DisableInternalWakeUpLine+0x18>)
 80034da:	4b04      	ldr	r3, [pc, #16]	; (80034ec <HAL_PWREx_DisableInternalWakeUpLine+0x18>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80034e2:	6093      	str	r3, [r2, #8]
}
 80034e4:	bf00      	nop
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bc80      	pop	{r7}
 80034ea:	4770      	bx	lr
 80034ec:	40007000 	.word	0x40007000

080034f0 <HAL_PWREx_EnableGPIOPullDown>:
  *         I/O pins are available) or the logical OR of several of them to set
  *         several bits for a given port in a single API call.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b085      	sub	sp, #20
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034fa:	2300      	movs	r3, #0
 80034fc:	73fb      	strb	r3, [r7, #15]

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b07      	cmp	r3, #7
 8003502:	f200 808d 	bhi.w	8003620 <HAL_PWREx_EnableGPIOPullDown+0x130>
 8003506:	a201      	add	r2, pc, #4	; (adr r2, 800350c <HAL_PWREx_EnableGPIOPullDown+0x1c>)
 8003508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800350c:	0800352d 	.word	0x0800352d
 8003510:	08003551 	.word	0x08003551
 8003514:	08003571 	.word	0x08003571
 8003518:	0800358d 	.word	0x0800358d
 800351c:	080035a9 	.word	0x080035a9
 8003520:	080035c5 	.word	0x080035c5
 8003524:	080035e1 	.word	0x080035e1
 8003528:	080035fd 	.word	0x080035fd
  {
    case PWR_GPIO_A:
       SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));
 800352c:	4941      	ldr	r1, [pc, #260]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800352e:	4b41      	ldr	r3, [pc, #260]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003530:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003538:	4313      	orrs	r3, r2
 800353a:	624b      	str	r3, [r1, #36]	; 0x24
       CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 800353c:	493d      	ldr	r1, [pc, #244]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800353e:	4b3d      	ldr	r3, [pc, #244]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003540:	6a1a      	ldr	r2, [r3, #32]
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003548:	43db      	mvns	r3, r3
 800354a:	4013      	ands	r3, r2
 800354c:	620b      	str	r3, [r1, #32]
       break;
 800354e:	e06a      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
    case PWR_GPIO_B:
       SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 8003550:	4938      	ldr	r1, [pc, #224]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003552:	4b38      	ldr	r3, [pc, #224]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	f023 0310 	bic.w	r3, r3, #16
 800355c:	4313      	orrs	r3, r2
 800355e:	62cb      	str	r3, [r1, #44]	; 0x2c
       CLEAR_BIT(PWR->PUCRB, GPIONumber);
 8003560:	4934      	ldr	r1, [pc, #208]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003562:	4b34      	ldr	r3, [pc, #208]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003564:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	43db      	mvns	r3, r3
 800356a:	4013      	ands	r3, r2
 800356c:	628b      	str	r3, [r1, #40]	; 0x28
       break;
 800356e:	e05a      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
    case PWR_GPIO_C:
       SET_BIT(PWR->PDCRC, GPIONumber);
 8003570:	4930      	ldr	r1, [pc, #192]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003572:	4b30      	ldr	r3, [pc, #192]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003574:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	4313      	orrs	r3, r2
 800357a:	634b      	str	r3, [r1, #52]	; 0x34
       CLEAR_BIT(PWR->PUCRC, GPIONumber);
 800357c:	492d      	ldr	r1, [pc, #180]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800357e:	4b2d      	ldr	r3, [pc, #180]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003580:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	43db      	mvns	r3, r3
 8003586:	4013      	ands	r3, r2
 8003588:	630b      	str	r3, [r1, #48]	; 0x30
       break;
 800358a:	e04c      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#if defined(GPIOD)
    case PWR_GPIO_D:
       SET_BIT(PWR->PDCRD, GPIONumber);
 800358c:	4929      	ldr	r1, [pc, #164]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800358e:	4b29      	ldr	r3, [pc, #164]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003590:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	4313      	orrs	r3, r2
 8003596:	63cb      	str	r3, [r1, #60]	; 0x3c
       CLEAR_BIT(PWR->PUCRD, GPIONumber);
 8003598:	4926      	ldr	r1, [pc, #152]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800359a:	4b26      	ldr	r3, [pc, #152]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800359c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	43db      	mvns	r3, r3
 80035a2:	4013      	ands	r3, r2
 80035a4:	638b      	str	r3, [r1, #56]	; 0x38
       break;
 80035a6:	e03e      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOE)
    case PWR_GPIO_E:
       SET_BIT(PWR->PDCRE, GPIONumber);
 80035a8:	4922      	ldr	r1, [pc, #136]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035aa:	4b22      	ldr	r3, [pc, #136]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	644b      	str	r3, [r1, #68]	; 0x44
       CLEAR_BIT(PWR->PUCRE, GPIONumber);
 80035b4:	491f      	ldr	r1, [pc, #124]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035b6:	4b1f      	ldr	r3, [pc, #124]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	43db      	mvns	r3, r3
 80035be:	4013      	ands	r3, r2
 80035c0:	640b      	str	r3, [r1, #64]	; 0x40
       break;
 80035c2:	e030      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOF)
    case PWR_GPIO_F:
       SET_BIT(PWR->PDCRF, GPIONumber);
 80035c4:	491b      	ldr	r1, [pc, #108]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035c6:	4b1b      	ldr	r3, [pc, #108]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035c8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	64cb      	str	r3, [r1, #76]	; 0x4c
       CLEAR_BIT(PWR->PUCRF, GPIONumber);
 80035d0:	4918      	ldr	r1, [pc, #96]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035d2:	4b18      	ldr	r3, [pc, #96]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	43db      	mvns	r3, r3
 80035da:	4013      	ands	r3, r2
 80035dc:	648b      	str	r3, [r1, #72]	; 0x48
       break;
 80035de:	e022      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
#if defined(GPIOG)
    case PWR_GPIO_G:
       SET_BIT(PWR->PDCRG, GPIONumber);
 80035e0:	4914      	ldr	r1, [pc, #80]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035e2:	4b14      	ldr	r3, [pc, #80]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	654b      	str	r3, [r1, #84]	; 0x54
       CLEAR_BIT(PWR->PUCRG, GPIONumber);
 80035ec:	4911      	ldr	r1, [pc, #68]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035ee:	4b11      	ldr	r3, [pc, #68]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	43db      	mvns	r3, r3
 80035f6:	4013      	ands	r3, r2
 80035f8:	650b      	str	r3, [r1, #80]	; 0x50
       break;
 80035fa:	e014      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
#endif
    case PWR_GPIO_H:
#if defined (STM32L496xx) || defined (STM32L4A6xx)
       SET_BIT(PWR->PDCRH, ((GPIONumber & PWR_PORTH_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_3))));
#else
       SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 80035fc:	490d      	ldr	r1, [pc, #52]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 80035fe:	4b0d      	ldr	r3, [pc, #52]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003600:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	f003 0303 	and.w	r3, r3, #3
 8003608:	4313      	orrs	r3, r2
 800360a:	65cb      	str	r3, [r1, #92]	; 0x5c
#endif
       CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 800360c:	4909      	ldr	r1, [pc, #36]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 800360e:	4b09      	ldr	r3, [pc, #36]	; (8003634 <HAL_PWREx_EnableGPIOPullDown+0x144>)
 8003610:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	43db      	mvns	r3, r3
 800361a:	4013      	ands	r3, r2
 800361c:	658b      	str	r3, [r1, #88]	; 0x58
       break;
 800361e:	e002      	b.n	8003626 <HAL_PWREx_EnableGPIOPullDown+0x136>
       SET_BIT(PWR->PDCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       CLEAR_BIT(PWR->PUCRI, (GPIONumber & PWR_PORTI_AVAILABLE_PINS));
       break;
#endif
    default:
      status = HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	73fb      	strb	r3, [r7, #15]
      break;
 8003624:	bf00      	nop
  }

  return status;
 8003626:	7bfb      	ldrb	r3, [r7, #15]
}
 8003628:	4618      	mov	r0, r3
 800362a:	3714      	adds	r7, #20
 800362c:	46bd      	mov	sp, r7
 800362e:	bc80      	pop	{r7}
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	40007000 	.word	0x40007000

08003638 <HAL_PWREx_EnablePullUpPullDownConfig>:
  *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there
  *        is no conflict when setting PUy or PDy bit.
  * @retval None
  */
void HAL_PWREx_EnablePullUpPullDownConfig(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_APC);
 800363c:	4a04      	ldr	r2, [pc, #16]	; (8003650 <HAL_PWREx_EnablePullUpPullDownConfig+0x18>)
 800363e:	4b04      	ldr	r3, [pc, #16]	; (8003650 <HAL_PWREx_EnablePullUpPullDownConfig+0x18>)
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003646:	6093      	str	r3, [r2, #8]
}
 8003648:	bf00      	nop
 800364a:	46bd      	mov	sp, r7
 800364c:	bc80      	pop	{r7}
 800364e:	4770      	bx	lr
 8003650:	40007000 	.word	0x40007000

08003654 <HAL_PWREx_EnterSHUTDOWNMode>:
  *        The BOR is not available.
  * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state.
  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0

  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 8003658:	4a09      	ldr	r2, [pc, #36]	; (8003680 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 800365a:	4b09      	ldr	r3, [pc, #36]	; (8003680 <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f023 0307 	bic.w	r3, r3, #7
 8003662:	f043 0304 	orr.w	r3, r3, #4
 8003666:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003668:	4a06      	ldr	r2, [pc, #24]	; (8003684 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 800366a:	4b06      	ldr	r3, [pc, #24]	; (8003684 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	f043 0304 	orr.w	r3, r3, #4
 8003672:	6113      	str	r3, [r2, #16]
 8003674:	bf30      	wfi
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 8003676:	bf00      	nop
 8003678:	46bd      	mov	sp, r7
 800367a:	bc80      	pop	{r7}
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	40007000 	.word	0x40007000
 8003684:	e000ed00 	.word	0xe000ed00

08003688 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b088      	sub	sp, #32
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d101      	bne.n	800369a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e3d4      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800369a:	4ba1      	ldr	r3, [pc, #644]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f003 030c 	and.w	r3, r3, #12
 80036a2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036a4:	4b9e      	ldr	r3, [pc, #632]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	f003 0303 	and.w	r3, r3, #3
 80036ac:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0310 	and.w	r3, r3, #16
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	f000 80e4 	beq.w	8003884 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d007      	beq.n	80036d2 <HAL_RCC_OscConfig+0x4a>
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	2b0c      	cmp	r3, #12
 80036c6:	f040 808b 	bne.w	80037e0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	f040 8087 	bne.w	80037e0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80036d2:	4b93      	ldr	r3, [pc, #588]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d005      	beq.n	80036ea <HAL_RCC_OscConfig+0x62>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e3ac      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6a1a      	ldr	r2, [r3, #32]
 80036ee:	4b8c      	ldr	r3, [pc, #560]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d004      	beq.n	8003704 <HAL_RCC_OscConfig+0x7c>
 80036fa:	4b89      	ldr	r3, [pc, #548]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003702:	e005      	b.n	8003710 <HAL_RCC_OscConfig+0x88>
 8003704:	4b86      	ldr	r3, [pc, #536]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 8003706:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800370a:	091b      	lsrs	r3, r3, #4
 800370c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003710:	429a      	cmp	r2, r3
 8003712:	d923      	bls.n	800375c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a1b      	ldr	r3, [r3, #32]
 8003718:	4618      	mov	r0, r3
 800371a:	f000 fd71 	bl	8004200 <RCC_SetFlashLatencyFromMSIRange>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d001      	beq.n	8003728 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e38d      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003728:	4a7d      	ldr	r2, [pc, #500]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 800372a:	4b7d      	ldr	r3, [pc, #500]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f043 0308 	orr.w	r3, r3, #8
 8003732:	6013      	str	r3, [r2, #0]
 8003734:	497a      	ldr	r1, [pc, #488]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 8003736:	4b7a      	ldr	r3, [pc, #488]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6a1b      	ldr	r3, [r3, #32]
 8003742:	4313      	orrs	r3, r2
 8003744:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003746:	4976      	ldr	r1, [pc, #472]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 8003748:	4b75      	ldr	r3, [pc, #468]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	69db      	ldr	r3, [r3, #28]
 8003754:	021b      	lsls	r3, r3, #8
 8003756:	4313      	orrs	r3, r2
 8003758:	604b      	str	r3, [r1, #4]
 800375a:	e025      	b.n	80037a8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800375c:	4a70      	ldr	r2, [pc, #448]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 800375e:	4b70      	ldr	r3, [pc, #448]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f043 0308 	orr.w	r3, r3, #8
 8003766:	6013      	str	r3, [r2, #0]
 8003768:	496d      	ldr	r1, [pc, #436]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 800376a:	4b6d      	ldr	r3, [pc, #436]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a1b      	ldr	r3, [r3, #32]
 8003776:	4313      	orrs	r3, r2
 8003778:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800377a:	4969      	ldr	r1, [pc, #420]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 800377c:	4b68      	ldr	r3, [pc, #416]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	69db      	ldr	r3, [r3, #28]
 8003788:	021b      	lsls	r3, r3, #8
 800378a:	4313      	orrs	r3, r2
 800378c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d109      	bne.n	80037a8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a1b      	ldr	r3, [r3, #32]
 8003798:	4618      	mov	r0, r3
 800379a:	f000 fd31 	bl	8004200 <RCC_SetFlashLatencyFromMSIRange>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e34d      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80037a8:	f000 fc6a 	bl	8004080 <HAL_RCC_GetSysClockFreq>
 80037ac:	4601      	mov	r1, r0
 80037ae:	4b5c      	ldr	r3, [pc, #368]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	091b      	lsrs	r3, r3, #4
 80037b4:	f003 030f 	and.w	r3, r3, #15
 80037b8:	4a5a      	ldr	r2, [pc, #360]	; (8003924 <HAL_RCC_OscConfig+0x29c>)
 80037ba:	5cd3      	ldrb	r3, [r2, r3]
 80037bc:	f003 031f 	and.w	r3, r3, #31
 80037c0:	fa21 f303 	lsr.w	r3, r1, r3
 80037c4:	4a58      	ldr	r2, [pc, #352]	; (8003928 <HAL_RCC_OscConfig+0x2a0>)
 80037c6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80037c8:	4b58      	ldr	r3, [pc, #352]	; (800392c <HAL_RCC_OscConfig+0x2a4>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7fd fee3 	bl	8001598 <HAL_InitTick>
 80037d2:	4603      	mov	r3, r0
 80037d4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80037d6:	7bfb      	ldrb	r3, [r7, #15]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d052      	beq.n	8003882 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80037dc:	7bfb      	ldrb	r3, [r7, #15]
 80037de:	e331      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d032      	beq.n	800384e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80037e8:	4a4d      	ldr	r2, [pc, #308]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80037ea:	4b4d      	ldr	r3, [pc, #308]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f043 0301 	orr.w	r3, r3, #1
 80037f2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037f4:	f7fd ff1c 	bl	8001630 <HAL_GetTick>
 80037f8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037fa:	e008      	b.n	800380e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037fc:	f7fd ff18 	bl	8001630 <HAL_GetTick>
 8003800:	4602      	mov	r2, r0
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	2b02      	cmp	r3, #2
 8003808:	d901      	bls.n	800380e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	e31a      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800380e:	4b44      	ldr	r3, [pc, #272]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0302 	and.w	r3, r3, #2
 8003816:	2b00      	cmp	r3, #0
 8003818:	d0f0      	beq.n	80037fc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800381a:	4a41      	ldr	r2, [pc, #260]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 800381c:	4b40      	ldr	r3, [pc, #256]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f043 0308 	orr.w	r3, r3, #8
 8003824:	6013      	str	r3, [r2, #0]
 8003826:	493e      	ldr	r1, [pc, #248]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 8003828:	4b3d      	ldr	r3, [pc, #244]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a1b      	ldr	r3, [r3, #32]
 8003834:	4313      	orrs	r3, r2
 8003836:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003838:	4939      	ldr	r1, [pc, #228]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 800383a:	4b39      	ldr	r3, [pc, #228]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	69db      	ldr	r3, [r3, #28]
 8003846:	021b      	lsls	r3, r3, #8
 8003848:	4313      	orrs	r3, r2
 800384a:	604b      	str	r3, [r1, #4]
 800384c:	e01a      	b.n	8003884 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800384e:	4a34      	ldr	r2, [pc, #208]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 8003850:	4b33      	ldr	r3, [pc, #204]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f023 0301 	bic.w	r3, r3, #1
 8003858:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800385a:	f7fd fee9 	bl	8001630 <HAL_GetTick>
 800385e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003860:	e008      	b.n	8003874 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003862:	f7fd fee5 	bl	8001630 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	2b02      	cmp	r3, #2
 800386e:	d901      	bls.n	8003874 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003870:	2303      	movs	r3, #3
 8003872:	e2e7      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003874:	4b2a      	ldr	r3, [pc, #168]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d1f0      	bne.n	8003862 <HAL_RCC_OscConfig+0x1da>
 8003880:	e000      	b.n	8003884 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003882:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b00      	cmp	r3, #0
 800388e:	d074      	beq.n	800397a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	2b08      	cmp	r3, #8
 8003894:	d005      	beq.n	80038a2 <HAL_RCC_OscConfig+0x21a>
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	2b0c      	cmp	r3, #12
 800389a:	d10e      	bne.n	80038ba <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	2b03      	cmp	r3, #3
 80038a0:	d10b      	bne.n	80038ba <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038a2:	4b1f      	ldr	r3, [pc, #124]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d064      	beq.n	8003978 <HAL_RCC_OscConfig+0x2f0>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d160      	bne.n	8003978 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e2c4      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038c2:	d106      	bne.n	80038d2 <HAL_RCC_OscConfig+0x24a>
 80038c4:	4a16      	ldr	r2, [pc, #88]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80038c6:	4b16      	ldr	r3, [pc, #88]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038ce:	6013      	str	r3, [r2, #0]
 80038d0:	e01d      	b.n	800390e <HAL_RCC_OscConfig+0x286>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038da:	d10c      	bne.n	80038f6 <HAL_RCC_OscConfig+0x26e>
 80038dc:	4a10      	ldr	r2, [pc, #64]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80038de:	4b10      	ldr	r3, [pc, #64]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038e6:	6013      	str	r3, [r2, #0]
 80038e8:	4a0d      	ldr	r2, [pc, #52]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80038ea:	4b0d      	ldr	r3, [pc, #52]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038f2:	6013      	str	r3, [r2, #0]
 80038f4:	e00b      	b.n	800390e <HAL_RCC_OscConfig+0x286>
 80038f6:	4a0a      	ldr	r2, [pc, #40]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80038f8:	4b09      	ldr	r3, [pc, #36]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003900:	6013      	str	r3, [r2, #0]
 8003902:	4a07      	ldr	r2, [pc, #28]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 8003904:	4b06      	ldr	r3, [pc, #24]	; (8003920 <HAL_RCC_OscConfig+0x298>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800390c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d01c      	beq.n	8003950 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003916:	f7fd fe8b 	bl	8001630 <HAL_GetTick>
 800391a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800391c:	e011      	b.n	8003942 <HAL_RCC_OscConfig+0x2ba>
 800391e:	bf00      	nop
 8003920:	40021000 	.word	0x40021000
 8003924:	08019824 	.word	0x08019824
 8003928:	20000010 	.word	0x20000010
 800392c:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003930:	f7fd fe7e 	bl	8001630 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b64      	cmp	r3, #100	; 0x64
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e280      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003942:	4baf      	ldr	r3, [pc, #700]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d0f0      	beq.n	8003930 <HAL_RCC_OscConfig+0x2a8>
 800394e:	e014      	b.n	800397a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003950:	f7fd fe6e 	bl	8001630 <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003958:	f7fd fe6a 	bl	8001630 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b64      	cmp	r3, #100	; 0x64
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e26c      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800396a:	4ba5      	ldr	r3, [pc, #660]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d1f0      	bne.n	8003958 <HAL_RCC_OscConfig+0x2d0>
 8003976:	e000      	b.n	800397a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003978:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d060      	beq.n	8003a48 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	2b04      	cmp	r3, #4
 800398a:	d005      	beq.n	8003998 <HAL_RCC_OscConfig+0x310>
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	2b0c      	cmp	r3, #12
 8003990:	d119      	bne.n	80039c6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	2b02      	cmp	r3, #2
 8003996:	d116      	bne.n	80039c6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003998:	4b99      	ldr	r3, [pc, #612]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d005      	beq.n	80039b0 <HAL_RCC_OscConfig+0x328>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d101      	bne.n	80039b0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e249      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039b0:	4993      	ldr	r1, [pc, #588]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 80039b2:	4b93      	ldr	r3, [pc, #588]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	691b      	ldr	r3, [r3, #16]
 80039be:	061b      	lsls	r3, r3, #24
 80039c0:	4313      	orrs	r3, r2
 80039c2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039c4:	e040      	b.n	8003a48 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d023      	beq.n	8003a16 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039ce:	4a8c      	ldr	r2, [pc, #560]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 80039d0:	4b8b      	ldr	r3, [pc, #556]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039da:	f7fd fe29 	bl	8001630 <HAL_GetTick>
 80039de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039e0:	e008      	b.n	80039f4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039e2:	f7fd fe25 	bl	8001630 <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d901      	bls.n	80039f4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e227      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039f4:	4b82      	ldr	r3, [pc, #520]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d0f0      	beq.n	80039e2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a00:	497f      	ldr	r1, [pc, #508]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003a02:	4b7f      	ldr	r3, [pc, #508]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	061b      	lsls	r3, r3, #24
 8003a10:	4313      	orrs	r3, r2
 8003a12:	604b      	str	r3, [r1, #4]
 8003a14:	e018      	b.n	8003a48 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a16:	4a7a      	ldr	r2, [pc, #488]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003a18:	4b79      	ldr	r3, [pc, #484]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a22:	f7fd fe05 	bl	8001630 <HAL_GetTick>
 8003a26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a28:	e008      	b.n	8003a3c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a2a:	f7fd fe01 	bl	8001630 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e203      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a3c:	4b70      	ldr	r3, [pc, #448]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d1f0      	bne.n	8003a2a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0308 	and.w	r3, r3, #8
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d03c      	beq.n	8003ace <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	695b      	ldr	r3, [r3, #20]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d01c      	beq.n	8003a96 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a5c:	4a68      	ldr	r2, [pc, #416]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003a5e:	4b68      	ldr	r3, [pc, #416]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003a60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a64:	f043 0301 	orr.w	r3, r3, #1
 8003a68:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a6c:	f7fd fde0 	bl	8001630 <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a74:	f7fd fddc 	bl	8001630 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e1de      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a86:	4b5e      	ldr	r3, [pc, #376]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a8c:	f003 0302 	and.w	r3, r3, #2
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d0ef      	beq.n	8003a74 <HAL_RCC_OscConfig+0x3ec>
 8003a94:	e01b      	b.n	8003ace <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a96:	4a5a      	ldr	r2, [pc, #360]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003a98:	4b59      	ldr	r3, [pc, #356]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003a9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a9e:	f023 0301 	bic.w	r3, r3, #1
 8003aa2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aa6:	f7fd fdc3 	bl	8001630 <HAL_GetTick>
 8003aaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003aac:	e008      	b.n	8003ac0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aae:	f7fd fdbf 	bl	8001630 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e1c1      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ac0:	4b4f      	ldr	r3, [pc, #316]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003ac2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ac6:	f003 0302 	and.w	r3, r3, #2
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d1ef      	bne.n	8003aae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0304 	and.w	r3, r3, #4
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	f000 80a6 	beq.w	8003c28 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003adc:	2300      	movs	r3, #0
 8003ade:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003ae0:	4b47      	ldr	r3, [pc, #284]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003ae2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ae4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d10d      	bne.n	8003b08 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aec:	4a44      	ldr	r2, [pc, #272]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003aee:	4b44      	ldr	r3, [pc, #272]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003af2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003af6:	6593      	str	r3, [r2, #88]	; 0x58
 8003af8:	4b41      	ldr	r3, [pc, #260]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003afc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b00:	60bb      	str	r3, [r7, #8]
 8003b02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b04:	2301      	movs	r3, #1
 8003b06:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b08:	4b3e      	ldr	r3, [pc, #248]	; (8003c04 <HAL_RCC_OscConfig+0x57c>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d118      	bne.n	8003b46 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b14:	4a3b      	ldr	r2, [pc, #236]	; (8003c04 <HAL_RCC_OscConfig+0x57c>)
 8003b16:	4b3b      	ldr	r3, [pc, #236]	; (8003c04 <HAL_RCC_OscConfig+0x57c>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b20:	f7fd fd86 	bl	8001630 <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b26:	e008      	b.n	8003b3a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b28:	f7fd fd82 	bl	8001630 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d901      	bls.n	8003b3a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e184      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b3a:	4b32      	ldr	r3, [pc, #200]	; (8003c04 <HAL_RCC_OscConfig+0x57c>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d0f0      	beq.n	8003b28 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d108      	bne.n	8003b60 <HAL_RCC_OscConfig+0x4d8>
 8003b4e:	4a2c      	ldr	r2, [pc, #176]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003b50:	4b2b      	ldr	r3, [pc, #172]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b56:	f043 0301 	orr.w	r3, r3, #1
 8003b5a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b5e:	e024      	b.n	8003baa <HAL_RCC_OscConfig+0x522>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	2b05      	cmp	r3, #5
 8003b66:	d110      	bne.n	8003b8a <HAL_RCC_OscConfig+0x502>
 8003b68:	4a25      	ldr	r2, [pc, #148]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003b6a:	4b25      	ldr	r3, [pc, #148]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b70:	f043 0304 	orr.w	r3, r3, #4
 8003b74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b78:	4a21      	ldr	r2, [pc, #132]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003b7a:	4b21      	ldr	r3, [pc, #132]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b80:	f043 0301 	orr.w	r3, r3, #1
 8003b84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b88:	e00f      	b.n	8003baa <HAL_RCC_OscConfig+0x522>
 8003b8a:	4a1d      	ldr	r2, [pc, #116]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003b8c:	4b1c      	ldr	r3, [pc, #112]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b92:	f023 0301 	bic.w	r3, r3, #1
 8003b96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b9a:	4a19      	ldr	r2, [pc, #100]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003b9c:	4b18      	ldr	r3, [pc, #96]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ba2:	f023 0304 	bic.w	r3, r3, #4
 8003ba6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d016      	beq.n	8003be0 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bb2:	f7fd fd3d 	bl	8001630 <HAL_GetTick>
 8003bb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bb8:	e00a      	b.n	8003bd0 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bba:	f7fd fd39 	bl	8001630 <HAL_GetTick>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d901      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	e139      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bd0:	4b0b      	ldr	r3, [pc, #44]	; (8003c00 <HAL_RCC_OscConfig+0x578>)
 8003bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bd6:	f003 0302 	and.w	r3, r3, #2
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d0ed      	beq.n	8003bba <HAL_RCC_OscConfig+0x532>
 8003bde:	e01a      	b.n	8003c16 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be0:	f7fd fd26 	bl	8001630 <HAL_GetTick>
 8003be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003be6:	e00f      	b.n	8003c08 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003be8:	f7fd fd22 	bl	8001630 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d906      	bls.n	8003c08 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e122      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
 8003bfe:	bf00      	nop
 8003c00:	40021000 	.word	0x40021000
 8003c04:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c08:	4b90      	ldr	r3, [pc, #576]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c0e:	f003 0302 	and.w	r3, r3, #2
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1e8      	bne.n	8003be8 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c16:	7ffb      	ldrb	r3, [r7, #31]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d105      	bne.n	8003c28 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c1c:	4a8b      	ldr	r2, [pc, #556]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003c1e:	4b8b      	ldr	r3, [pc, #556]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c26:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f000 8108 	beq.w	8003e42 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	f040 80d0 	bne.w	8003ddc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003c3c:	4b83      	ldr	r3, [pc, #524]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	f003 0203 	and.w	r2, r3, #3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d130      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d127      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c6c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d11f      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c78:	687a      	ldr	r2, [r7, #4]
 8003c7a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003c7c:	2a07      	cmp	r2, #7
 8003c7e:	bf14      	ite	ne
 8003c80:	2201      	movne	r2, #1
 8003c82:	2200      	moveq	r2, #0
 8003c84:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d113      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c94:	085b      	lsrs	r3, r3, #1
 8003c96:	3b01      	subs	r3, #1
 8003c98:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d109      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca8:	085b      	lsrs	r3, r3, #1
 8003caa:	3b01      	subs	r3, #1
 8003cac:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d06e      	beq.n	8003d90 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	2b0c      	cmp	r3, #12
 8003cb6:	d069      	beq.n	8003d8c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003cb8:	4b64      	ldr	r3, [pc, #400]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d105      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003cc4:	4b61      	ldr	r3, [pc, #388]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d001      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e0b7      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003cd4:	4a5d      	ldr	r2, [pc, #372]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003cd6:	4b5d      	ldr	r3, [pc, #372]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003cde:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ce0:	f7fd fca6 	bl	8001630 <HAL_GetTick>
 8003ce4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ce6:	e008      	b.n	8003cfa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ce8:	f7fd fca2 	bl	8001630 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d901      	bls.n	8003cfa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e0a4      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cfa:	4b54      	ldr	r3, [pc, #336]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1f0      	bne.n	8003ce8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d06:	4851      	ldr	r0, [pc, #324]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003d08:	4b50      	ldr	r3, [pc, #320]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003d0a:	68da      	ldr	r2, [r3, #12]
 8003d0c:	4b50      	ldr	r3, [pc, #320]	; (8003e50 <HAL_RCC_OscConfig+0x7c8>)
 8003d0e:	4013      	ands	r3, r2
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003d14:	687a      	ldr	r2, [r7, #4]
 8003d16:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003d18:	3a01      	subs	r2, #1
 8003d1a:	0112      	lsls	r2, r2, #4
 8003d1c:	4311      	orrs	r1, r2
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d22:	0212      	lsls	r2, r2, #8
 8003d24:	4311      	orrs	r1, r2
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003d2a:	0852      	lsrs	r2, r2, #1
 8003d2c:	3a01      	subs	r2, #1
 8003d2e:	0552      	lsls	r2, r2, #21
 8003d30:	4311      	orrs	r1, r2
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003d36:	0852      	lsrs	r2, r2, #1
 8003d38:	3a01      	subs	r2, #1
 8003d3a:	0652      	lsls	r2, r2, #25
 8003d3c:	4311      	orrs	r1, r2
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d42:	0912      	lsrs	r2, r2, #4
 8003d44:	0452      	lsls	r2, r2, #17
 8003d46:	430a      	orrs	r2, r1
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	60c3      	str	r3, [r0, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d4c:	4a3f      	ldr	r2, [pc, #252]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003d4e:	4b3f      	ldr	r3, [pc, #252]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d56:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d58:	4a3c      	ldr	r2, [pc, #240]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003d5a:	4b3c      	ldr	r3, [pc, #240]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d62:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d64:	f7fd fc64 	bl	8001630 <HAL_GetTick>
 8003d68:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d6a:	e008      	b.n	8003d7e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d6c:	f7fd fc60 	bl	8001630 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e062      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d7e:	4b33      	ldr	r3, [pc, #204]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d0f0      	beq.n	8003d6c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d8a:	e05a      	b.n	8003e42 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e059      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d90:	4b2e      	ldr	r3, [pc, #184]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d152      	bne.n	8003e42 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003d9c:	4a2b      	ldr	r2, [pc, #172]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003d9e:	4b2b      	ldr	r3, [pc, #172]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003da6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003da8:	4a28      	ldr	r2, [pc, #160]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003daa:	4b28      	ldr	r3, [pc, #160]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003db2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003db4:	f7fd fc3c 	bl	8001630 <HAL_GetTick>
 8003db8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dba:	e008      	b.n	8003dce <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dbc:	f7fd fc38 	bl	8001630 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d901      	bls.n	8003dce <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e03a      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dce:	4b1f      	ldr	r3, [pc, #124]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d0f0      	beq.n	8003dbc <HAL_RCC_OscConfig+0x734>
 8003dda:	e032      	b.n	8003e42 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ddc:	69bb      	ldr	r3, [r7, #24]
 8003dde:	2b0c      	cmp	r3, #12
 8003de0:	d02d      	beq.n	8003e3e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003de2:	4a1a      	ldr	r2, [pc, #104]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003de4:	4b19      	ldr	r3, [pc, #100]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003dec:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003dee:	4b17      	ldr	r3, [pc, #92]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d105      	bne.n	8003e06 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003dfa:	4a14      	ldr	r2, [pc, #80]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003dfc:	4b13      	ldr	r3, [pc, #76]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	f023 0303 	bic.w	r3, r3, #3
 8003e04:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003e06:	4a11      	ldr	r2, [pc, #68]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003e08:	4b10      	ldr	r3, [pc, #64]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003e0a:	68db      	ldr	r3, [r3, #12]
 8003e0c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003e10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e14:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e16:	f7fd fc0b 	bl	8001630 <HAL_GetTick>
 8003e1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e1c:	e008      	b.n	8003e30 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e1e:	f7fd fc07 	bl	8001630 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d901      	bls.n	8003e30 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e009      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e30:	4b06      	ldr	r3, [pc, #24]	; (8003e4c <HAL_RCC_OscConfig+0x7c4>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d1f0      	bne.n	8003e1e <HAL_RCC_OscConfig+0x796>
 8003e3c:	e001      	b.n	8003e42 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e000      	b.n	8003e44 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3720      	adds	r7, #32
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	f99d808c 	.word	0xf99d808c

08003e54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d101      	bne.n	8003e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e0c8      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e68:	4b66      	ldr	r3, [pc, #408]	; (8004004 <HAL_RCC_ClockConfig+0x1b0>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0207 	and.w	r2, r3, #7
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d210      	bcs.n	8003e98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e76:	4963      	ldr	r1, [pc, #396]	; (8004004 <HAL_RCC_ClockConfig+0x1b0>)
 8003e78:	4b62      	ldr	r3, [pc, #392]	; (8004004 <HAL_RCC_ClockConfig+0x1b0>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f023 0207 	bic.w	r2, r3, #7
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e86:	4b5f      	ldr	r3, [pc, #380]	; (8004004 <HAL_RCC_ClockConfig+0x1b0>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0207 	and.w	r2, r3, #7
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d001      	beq.n	8003e98 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e0b0      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0301 	and.w	r3, r3, #1
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d04c      	beq.n	8003f3e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	2b03      	cmp	r3, #3
 8003eaa:	d107      	bne.n	8003ebc <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eac:	4b56      	ldr	r3, [pc, #344]	; (8004008 <HAL_RCC_ClockConfig+0x1b4>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d121      	bne.n	8003efc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e09e      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d107      	bne.n	8003ed4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ec4:	4b50      	ldr	r3, [pc, #320]	; (8004008 <HAL_RCC_ClockConfig+0x1b4>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d115      	bne.n	8003efc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e092      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d107      	bne.n	8003eec <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003edc:	4b4a      	ldr	r3, [pc, #296]	; (8004008 <HAL_RCC_ClockConfig+0x1b4>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0302 	and.w	r3, r3, #2
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d109      	bne.n	8003efc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e086      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003eec:	4b46      	ldr	r3, [pc, #280]	; (8004008 <HAL_RCC_ClockConfig+0x1b4>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d101      	bne.n	8003efc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e07e      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003efc:	4942      	ldr	r1, [pc, #264]	; (8004008 <HAL_RCC_ClockConfig+0x1b4>)
 8003efe:	4b42      	ldr	r3, [pc, #264]	; (8004008 <HAL_RCC_ClockConfig+0x1b4>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f023 0203 	bic.w	r2, r3, #3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f0e:	f7fd fb8f 	bl	8001630 <HAL_GetTick>
 8003f12:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f14:	e00a      	b.n	8003f2c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f16:	f7fd fb8b 	bl	8001630 <HAL_GetTick>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d901      	bls.n	8003f2c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e066      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f2c:	4b36      	ldr	r3, [pc, #216]	; (8004008 <HAL_RCC_ClockConfig+0x1b4>)
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	f003 020c 	and.w	r2, r3, #12
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d1eb      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d008      	beq.n	8003f5c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f4a:	492f      	ldr	r1, [pc, #188]	; (8004008 <HAL_RCC_ClockConfig+0x1b4>)
 8003f4c:	4b2e      	ldr	r3, [pc, #184]	; (8004008 <HAL_RCC_ClockConfig+0x1b4>)
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f5c:	4b29      	ldr	r3, [pc, #164]	; (8004004 <HAL_RCC_ClockConfig+0x1b0>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0207 	and.w	r2, r3, #7
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d910      	bls.n	8003f8c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f6a:	4926      	ldr	r1, [pc, #152]	; (8004004 <HAL_RCC_ClockConfig+0x1b0>)
 8003f6c:	4b25      	ldr	r3, [pc, #148]	; (8004004 <HAL_RCC_ClockConfig+0x1b0>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f023 0207 	bic.w	r2, r3, #7
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f7a:	4b22      	ldr	r3, [pc, #136]	; (8004004 <HAL_RCC_ClockConfig+0x1b0>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0207 	and.w	r2, r3, #7
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d001      	beq.n	8003f8c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e036      	b.n	8003ffa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0304 	and.w	r3, r3, #4
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d008      	beq.n	8003faa <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f98:	491b      	ldr	r1, [pc, #108]	; (8004008 <HAL_RCC_ClockConfig+0x1b4>)
 8003f9a:	4b1b      	ldr	r3, [pc, #108]	; (8004008 <HAL_RCC_ClockConfig+0x1b4>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0308 	and.w	r3, r3, #8
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d009      	beq.n	8003fca <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fb6:	4914      	ldr	r1, [pc, #80]	; (8004008 <HAL_RCC_ClockConfig+0x1b4>)
 8003fb8:	4b13      	ldr	r3, [pc, #76]	; (8004008 <HAL_RCC_ClockConfig+0x1b4>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	00db      	lsls	r3, r3, #3
 8003fc6:	4313      	orrs	r3, r2
 8003fc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003fca:	f000 f859 	bl	8004080 <HAL_RCC_GetSysClockFreq>
 8003fce:	4601      	mov	r1, r0
 8003fd0:	4b0d      	ldr	r3, [pc, #52]	; (8004008 <HAL_RCC_ClockConfig+0x1b4>)
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	091b      	lsrs	r3, r3, #4
 8003fd6:	f003 030f 	and.w	r3, r3, #15
 8003fda:	4a0c      	ldr	r2, [pc, #48]	; (800400c <HAL_RCC_ClockConfig+0x1b8>)
 8003fdc:	5cd3      	ldrb	r3, [r2, r3]
 8003fde:	f003 031f 	and.w	r3, r3, #31
 8003fe2:	fa21 f303 	lsr.w	r3, r1, r3
 8003fe6:	4a0a      	ldr	r2, [pc, #40]	; (8004010 <HAL_RCC_ClockConfig+0x1bc>)
 8003fe8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003fea:	4b0a      	ldr	r3, [pc, #40]	; (8004014 <HAL_RCC_ClockConfig+0x1c0>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f7fd fad2 	bl	8001598 <HAL_InitTick>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	72fb      	strb	r3, [r7, #11]

  return status;
 8003ff8:	7afb      	ldrb	r3, [r7, #11]
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3710      	adds	r7, #16
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	40022000 	.word	0x40022000
 8004008:	40021000 	.word	0x40021000
 800400c:	08019824 	.word	0x08019824
 8004010:	20000010 	.word	0x20000010
 8004014:	20000000 	.word	0x20000000

08004018 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b08a      	sub	sp, #40	; 0x28
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 8004024:	4a15      	ldr	r2, [pc, #84]	; (800407c <HAL_RCC_MCOConfig+0x64>)
 8004026:	4b15      	ldr	r3, [pc, #84]	; (800407c <HAL_RCC_MCOConfig+0x64>)
 8004028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800402a:	f043 0301 	orr.w	r3, r3, #1
 800402e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004030:	4b12      	ldr	r3, [pc, #72]	; (800407c <HAL_RCC_MCOConfig+0x64>)
 8004032:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004034:	f003 0301 	and.w	r3, r3, #1
 8004038:	613b      	str	r3, [r7, #16]
 800403a:	693b      	ldr	r3, [r7, #16]

  /* Configue the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 800403c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004040:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004042:	2302      	movs	r3, #2
 8004044:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004046:	2302      	movs	r3, #2
 8004048:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800404a:	2300      	movs	r3, #0
 800404c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800404e:	2300      	movs	r3, #0
 8004050:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8004052:	f107 0314 	add.w	r3, r7, #20
 8004056:	4619      	mov	r1, r3
 8004058:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800405c:	f7fd fff6 	bl	800204c <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 8004060:	4806      	ldr	r0, [pc, #24]	; (800407c <HAL_RCC_MCOConfig+0x64>)
 8004062:	4b06      	ldr	r3, [pc, #24]	; (800407c <HAL_RCC_MCOConfig+0x64>)
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f023 42ee 	bic.w	r2, r3, #1996488704	; 0x77000000
 800406a:	68b9      	ldr	r1, [r7, #8]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	430b      	orrs	r3, r1
 8004070:	4313      	orrs	r3, r2
 8004072:	6083      	str	r3, [r0, #8]
}
 8004074:	bf00      	nop
 8004076:	3728      	adds	r7, #40	; 0x28
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}
 800407c:	40021000 	.word	0x40021000

08004080 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004080:	b480      	push	{r7}
 8004082:	b089      	sub	sp, #36	; 0x24
 8004084:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004086:	2300      	movs	r3, #0
 8004088:	61fb      	str	r3, [r7, #28]
 800408a:	2300      	movs	r3, #0
 800408c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800408e:	4b3d      	ldr	r3, [pc, #244]	; (8004184 <HAL_RCC_GetSysClockFreq+0x104>)
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f003 030c 	and.w	r3, r3, #12
 8004096:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004098:	4b3a      	ldr	r3, [pc, #232]	; (8004184 <HAL_RCC_GetSysClockFreq+0x104>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	f003 0303 	and.w	r3, r3, #3
 80040a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d005      	beq.n	80040b4 <HAL_RCC_GetSysClockFreq+0x34>
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	2b0c      	cmp	r3, #12
 80040ac:	d121      	bne.n	80040f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d11e      	bne.n	80040f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80040b4:	4b33      	ldr	r3, [pc, #204]	; (8004184 <HAL_RCC_GetSysClockFreq+0x104>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0308 	and.w	r3, r3, #8
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d107      	bne.n	80040d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80040c0:	4b30      	ldr	r3, [pc, #192]	; (8004184 <HAL_RCC_GetSysClockFreq+0x104>)
 80040c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040c6:	0a1b      	lsrs	r3, r3, #8
 80040c8:	f003 030f 	and.w	r3, r3, #15
 80040cc:	61fb      	str	r3, [r7, #28]
 80040ce:	e005      	b.n	80040dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80040d0:	4b2c      	ldr	r3, [pc, #176]	; (8004184 <HAL_RCC_GetSysClockFreq+0x104>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	091b      	lsrs	r3, r3, #4
 80040d6:	f003 030f 	and.w	r3, r3, #15
 80040da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80040dc:	4a2a      	ldr	r2, [pc, #168]	; (8004188 <HAL_RCC_GetSysClockFreq+0x108>)
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d10d      	bne.n	8004108 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040f0:	e00a      	b.n	8004108 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	2b04      	cmp	r3, #4
 80040f6:	d102      	bne.n	80040fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80040f8:	4b24      	ldr	r3, [pc, #144]	; (800418c <HAL_RCC_GetSysClockFreq+0x10c>)
 80040fa:	61bb      	str	r3, [r7, #24]
 80040fc:	e004      	b.n	8004108 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	2b08      	cmp	r3, #8
 8004102:	d101      	bne.n	8004108 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004104:	4b22      	ldr	r3, [pc, #136]	; (8004190 <HAL_RCC_GetSysClockFreq+0x110>)
 8004106:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	2b0c      	cmp	r3, #12
 800410c:	d133      	bne.n	8004176 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800410e:	4b1d      	ldr	r3, [pc, #116]	; (8004184 <HAL_RCC_GetSysClockFreq+0x104>)
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	f003 0303 	and.w	r3, r3, #3
 8004116:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	2b02      	cmp	r3, #2
 800411c:	d002      	beq.n	8004124 <HAL_RCC_GetSysClockFreq+0xa4>
 800411e:	2b03      	cmp	r3, #3
 8004120:	d003      	beq.n	800412a <HAL_RCC_GetSysClockFreq+0xaa>
 8004122:	e005      	b.n	8004130 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004124:	4b19      	ldr	r3, [pc, #100]	; (800418c <HAL_RCC_GetSysClockFreq+0x10c>)
 8004126:	617b      	str	r3, [r7, #20]
      break;
 8004128:	e005      	b.n	8004136 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800412a:	4b19      	ldr	r3, [pc, #100]	; (8004190 <HAL_RCC_GetSysClockFreq+0x110>)
 800412c:	617b      	str	r3, [r7, #20]
      break;
 800412e:	e002      	b.n	8004136 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	617b      	str	r3, [r7, #20]
      break;
 8004134:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004136:	4b13      	ldr	r3, [pc, #76]	; (8004184 <HAL_RCC_GetSysClockFreq+0x104>)
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	091b      	lsrs	r3, r3, #4
 800413c:	f003 0307 	and.w	r3, r3, #7
 8004140:	3301      	adds	r3, #1
 8004142:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004144:	4b0f      	ldr	r3, [pc, #60]	; (8004184 <HAL_RCC_GetSysClockFreq+0x104>)
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	0a1b      	lsrs	r3, r3, #8
 800414a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800414e:	697a      	ldr	r2, [r7, #20]
 8004150:	fb02 f203 	mul.w	r2, r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	fbb2 f3f3 	udiv	r3, r2, r3
 800415a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800415c:	4b09      	ldr	r3, [pc, #36]	; (8004184 <HAL_RCC_GetSysClockFreq+0x104>)
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	0e5b      	lsrs	r3, r3, #25
 8004162:	f003 0303 	and.w	r3, r3, #3
 8004166:	3301      	adds	r3, #1
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800416c:	697a      	ldr	r2, [r7, #20]
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	fbb2 f3f3 	udiv	r3, r2, r3
 8004174:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004176:	69bb      	ldr	r3, [r7, #24]
}
 8004178:	4618      	mov	r0, r3
 800417a:	3724      	adds	r7, #36	; 0x24
 800417c:	46bd      	mov	sp, r7
 800417e:	bc80      	pop	{r7}
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	40021000 	.word	0x40021000
 8004188:	0801983c 	.word	0x0801983c
 800418c:	00f42400 	.word	0x00f42400
 8004190:	007a1200 	.word	0x007a1200

08004194 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004194:	b480      	push	{r7}
 8004196:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004198:	4b02      	ldr	r3, [pc, #8]	; (80041a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800419a:	681b      	ldr	r3, [r3, #0]
}
 800419c:	4618      	mov	r0, r3
 800419e:	46bd      	mov	sp, r7
 80041a0:	bc80      	pop	{r7}
 80041a2:	4770      	bx	lr
 80041a4:	20000010 	.word	0x20000010

080041a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80041ac:	f7ff fff2 	bl	8004194 <HAL_RCC_GetHCLKFreq>
 80041b0:	4601      	mov	r1, r0
 80041b2:	4b06      	ldr	r3, [pc, #24]	; (80041cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	0a1b      	lsrs	r3, r3, #8
 80041b8:	f003 0307 	and.w	r3, r3, #7
 80041bc:	4a04      	ldr	r2, [pc, #16]	; (80041d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80041be:	5cd3      	ldrb	r3, [r2, r3]
 80041c0:	f003 031f 	and.w	r3, r3, #31
 80041c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	40021000 	.word	0x40021000
 80041d0:	08019834 	.word	0x08019834

080041d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80041d8:	f7ff ffdc 	bl	8004194 <HAL_RCC_GetHCLKFreq>
 80041dc:	4601      	mov	r1, r0
 80041de:	4b06      	ldr	r3, [pc, #24]	; (80041f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	0adb      	lsrs	r3, r3, #11
 80041e4:	f003 0307 	and.w	r3, r3, #7
 80041e8:	4a04      	ldr	r2, [pc, #16]	; (80041fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80041ea:	5cd3      	ldrb	r3, [r2, r3]
 80041ec:	f003 031f 	and.w	r3, r3, #31
 80041f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	40021000 	.word	0x40021000
 80041fc:	08019834 	.word	0x08019834

08004200 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b086      	sub	sp, #24
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004208:	2300      	movs	r3, #0
 800420a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800420c:	4b2a      	ldr	r3, [pc, #168]	; (80042b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800420e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004210:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d003      	beq.n	8004220 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004218:	f7ff f8ee 	bl	80033f8 <HAL_PWREx_GetVoltageRange>
 800421c:	6178      	str	r0, [r7, #20]
 800421e:	e014      	b.n	800424a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004220:	4a25      	ldr	r2, [pc, #148]	; (80042b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004222:	4b25      	ldr	r3, [pc, #148]	; (80042b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004226:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800422a:	6593      	str	r3, [r2, #88]	; 0x58
 800422c:	4b22      	ldr	r3, [pc, #136]	; (80042b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800422e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004230:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004234:	60fb      	str	r3, [r7, #12]
 8004236:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004238:	f7ff f8de 	bl	80033f8 <HAL_PWREx_GetVoltageRange>
 800423c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800423e:	4a1e      	ldr	r2, [pc, #120]	; (80042b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004240:	4b1d      	ldr	r3, [pc, #116]	; (80042b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004242:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004244:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004248:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004250:	d10b      	bne.n	800426a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2b80      	cmp	r3, #128	; 0x80
 8004256:	d919      	bls.n	800428c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2ba0      	cmp	r3, #160	; 0xa0
 800425c:	d902      	bls.n	8004264 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800425e:	2302      	movs	r3, #2
 8004260:	613b      	str	r3, [r7, #16]
 8004262:	e013      	b.n	800428c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004264:	2301      	movs	r3, #1
 8004266:	613b      	str	r3, [r7, #16]
 8004268:	e010      	b.n	800428c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2b80      	cmp	r3, #128	; 0x80
 800426e:	d902      	bls.n	8004276 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004270:	2303      	movs	r3, #3
 8004272:	613b      	str	r3, [r7, #16]
 8004274:	e00a      	b.n	800428c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2b80      	cmp	r3, #128	; 0x80
 800427a:	d102      	bne.n	8004282 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800427c:	2302      	movs	r3, #2
 800427e:	613b      	str	r3, [r7, #16]
 8004280:	e004      	b.n	800428c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2b70      	cmp	r3, #112	; 0x70
 8004286:	d101      	bne.n	800428c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004288:	2301      	movs	r3, #1
 800428a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800428c:	490b      	ldr	r1, [pc, #44]	; (80042bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800428e:	4b0b      	ldr	r3, [pc, #44]	; (80042bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f023 0207 	bic.w	r2, r3, #7
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	4313      	orrs	r3, r2
 800429a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800429c:	4b07      	ldr	r3, [pc, #28]	; (80042bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0207 	and.w	r2, r3, #7
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d001      	beq.n	80042ae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80042aa:	2301      	movs	r3, #1
 80042ac:	e000      	b.n	80042b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80042ae:	2300      	movs	r3, #0
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3718      	adds	r7, #24
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	40021000 	.word	0x40021000
 80042bc:	40022000 	.word	0x40022000

080042c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b086      	sub	sp, #24
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042c8:	2300      	movs	r3, #0
 80042ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042cc:	2300      	movs	r3, #0
 80042ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d03f      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042e4:	d01c      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80042e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042ea:	d802      	bhi.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d00e      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80042f0:	e01f      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80042f2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80042f6:	d003      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80042f8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80042fc:	d01c      	beq.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80042fe:	e018      	b.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004300:	4a85      	ldr	r2, [pc, #532]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004302:	4b85      	ldr	r3, [pc, #532]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800430a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800430c:	e015      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	3304      	adds	r3, #4
 8004312:	2100      	movs	r1, #0
 8004314:	4618      	mov	r0, r3
 8004316:	f000 fac7 	bl	80048a8 <RCCEx_PLLSAI1_Config>
 800431a:	4603      	mov	r3, r0
 800431c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800431e:	e00c      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3320      	adds	r3, #32
 8004324:	2100      	movs	r1, #0
 8004326:	4618      	mov	r0, r3
 8004328:	f000 fbae 	bl	8004a88 <RCCEx_PLLSAI2_Config>
 800432c:	4603      	mov	r3, r0
 800432e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004330:	e003      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	74fb      	strb	r3, [r7, #19]
      break;
 8004336:	e000      	b.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8004338:	bf00      	nop
    }

    if(ret == HAL_OK)
 800433a:	7cfb      	ldrb	r3, [r7, #19]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d10b      	bne.n	8004358 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004340:	4975      	ldr	r1, [pc, #468]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004342:	4b75      	ldr	r3, [pc, #468]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004344:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004348:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004350:	4313      	orrs	r3, r2
 8004352:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004356:	e001      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004358:	7cfb      	ldrb	r3, [r7, #19]
 800435a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004364:	2b00      	cmp	r3, #0
 8004366:	d03f      	beq.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800436c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004370:	d01c      	beq.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004372:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004376:	d802      	bhi.n	800437e <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00e      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0xda>
 800437c:	e01f      	b.n	80043be <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800437e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004382:	d003      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8004384:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004388:	d01c      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800438a:	e018      	b.n	80043be <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800438c:	4a62      	ldr	r2, [pc, #392]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800438e:	4b62      	ldr	r3, [pc, #392]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004396:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004398:	e015      	b.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	3304      	adds	r3, #4
 800439e:	2100      	movs	r1, #0
 80043a0:	4618      	mov	r0, r3
 80043a2:	f000 fa81 	bl	80048a8 <RCCEx_PLLSAI1_Config>
 80043a6:	4603      	mov	r3, r0
 80043a8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043aa:	e00c      	b.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	3320      	adds	r3, #32
 80043b0:	2100      	movs	r1, #0
 80043b2:	4618      	mov	r0, r3
 80043b4:	f000 fb68 	bl	8004a88 <RCCEx_PLLSAI2_Config>
 80043b8:	4603      	mov	r3, r0
 80043ba:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043bc:	e003      	b.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	74fb      	strb	r3, [r7, #19]
      break;
 80043c2:	e000      	b.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80043c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043c6:	7cfb      	ldrb	r3, [r7, #19]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d10b      	bne.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80043cc:	4952      	ldr	r1, [pc, #328]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80043ce:	4b52      	ldr	r3, [pc, #328]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80043d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043d4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80043dc:	4313      	orrs	r3, r2
 80043de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80043e2:	e001      	b.n	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043e4:	7cfb      	ldrb	r3, [r7, #19]
 80043e6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	f000 80a0 	beq.w	8004536 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043f6:	2300      	movs	r3, #0
 80043f8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80043fa:	4b47      	ldr	r3, [pc, #284]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80043fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8004406:	2301      	movs	r3, #1
 8004408:	e000      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800440a:	2300      	movs	r3, #0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d00d      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004410:	4a41      	ldr	r2, [pc, #260]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004412:	4b41      	ldr	r3, [pc, #260]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004416:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800441a:	6593      	str	r3, [r2, #88]	; 0x58
 800441c:	4b3e      	ldr	r3, [pc, #248]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800441e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004420:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004424:	60bb      	str	r3, [r7, #8]
 8004426:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004428:	2301      	movs	r3, #1
 800442a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800442c:	4a3b      	ldr	r2, [pc, #236]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800442e:	4b3b      	ldr	r3, [pc, #236]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004436:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004438:	f7fd f8fa 	bl	8001630 <HAL_GetTick>
 800443c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800443e:	e009      	b.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004440:	f7fd f8f6 	bl	8001630 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b02      	cmp	r3, #2
 800444c:	d902      	bls.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	74fb      	strb	r3, [r7, #19]
        break;
 8004452:	e005      	b.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004454:	4b31      	ldr	r3, [pc, #196]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800445c:	2b00      	cmp	r3, #0
 800445e:	d0ef      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8004460:	7cfb      	ldrb	r3, [r7, #19]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d15c      	bne.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004466:	4b2c      	ldr	r3, [pc, #176]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004468:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800446c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004470:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d01f      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	429a      	cmp	r2, r3
 8004482:	d019      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004484:	4b24      	ldr	r3, [pc, #144]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004486:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800448a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800448e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004490:	4a21      	ldr	r2, [pc, #132]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004492:	4b21      	ldr	r3, [pc, #132]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004494:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800449c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044a0:	4a1d      	ldr	r2, [pc, #116]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044a2:	4b1d      	ldr	r3, [pc, #116]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044b0:	4a19      	ldr	r2, [pc, #100]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	f003 0301 	and.w	r3, r3, #1
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d016      	beq.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c2:	f7fd f8b5 	bl	8001630 <HAL_GetTick>
 80044c6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044c8:	e00b      	b.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044ca:	f7fd f8b1 	bl	8001630 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80044d8:	4293      	cmp	r3, r2
 80044da:	d902      	bls.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	74fb      	strb	r3, [r7, #19]
            break;
 80044e0:	e006      	b.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044e2:	4b0d      	ldr	r3, [pc, #52]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044e8:	f003 0302 	and.w	r3, r3, #2
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d0ec      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80044f0:	7cfb      	ldrb	r3, [r7, #19]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d10c      	bne.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044f6:	4908      	ldr	r1, [pc, #32]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044f8:	4b07      	ldr	r3, [pc, #28]	; (8004518 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80044fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004508:	4313      	orrs	r3, r2
 800450a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800450e:	e009      	b.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004510:	7cfb      	ldrb	r3, [r7, #19]
 8004512:	74bb      	strb	r3, [r7, #18]
 8004514:	e006      	b.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004516:	bf00      	nop
 8004518:	40021000 	.word	0x40021000
 800451c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004520:	7cfb      	ldrb	r3, [r7, #19]
 8004522:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004524:	7c7b      	ldrb	r3, [r7, #17]
 8004526:	2b01      	cmp	r3, #1
 8004528:	d105      	bne.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800452a:	4a9e      	ldr	r2, [pc, #632]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800452c:	4b9d      	ldr	r3, [pc, #628]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800452e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004530:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004534:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0301 	and.w	r3, r3, #1
 800453e:	2b00      	cmp	r3, #0
 8004540:	d00a      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004542:	4998      	ldr	r1, [pc, #608]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004544:	4b97      	ldr	r3, [pc, #604]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800454a:	f023 0203 	bic.w	r2, r3, #3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004552:	4313      	orrs	r3, r2
 8004554:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00a      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004564:	498f      	ldr	r1, [pc, #572]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004566:	4b8f      	ldr	r3, [pc, #572]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004568:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800456c:	f023 020c 	bic.w	r2, r3, #12
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004574:	4313      	orrs	r3, r2
 8004576:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0304 	and.w	r3, r3, #4
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00a      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004586:	4987      	ldr	r1, [pc, #540]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004588:	4b86      	ldr	r3, [pc, #536]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800458a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800458e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004596:	4313      	orrs	r3, r2
 8004598:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0308 	and.w	r3, r3, #8
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d00a      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045a8:	497e      	ldr	r1, [pc, #504]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80045aa:	4b7e      	ldr	r3, [pc, #504]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80045ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045b0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b8:	4313      	orrs	r3, r2
 80045ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0310 	and.w	r3, r3, #16
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00a      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045ca:	4976      	ldr	r1, [pc, #472]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80045cc:	4b75      	ldr	r3, [pc, #468]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80045ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045d2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045da:	4313      	orrs	r3, r2
 80045dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0320 	and.w	r3, r3, #32
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d00a      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045ec:	496d      	ldr	r1, [pc, #436]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80045ee:	4b6d      	ldr	r3, [pc, #436]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80045f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045f4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045fc:	4313      	orrs	r3, r2
 80045fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00a      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800460e:	4965      	ldr	r1, [pc, #404]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004610:	4b64      	ldr	r3, [pc, #400]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004616:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800461e:	4313      	orrs	r3, r2
 8004620:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00a      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004630:	495c      	ldr	r1, [pc, #368]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004632:	4b5c      	ldr	r3, [pc, #368]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004634:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004638:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004640:	4313      	orrs	r3, r2
 8004642:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00a      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004652:	4954      	ldr	r1, [pc, #336]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004654:	4b53      	ldr	r3, [pc, #332]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004656:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800465a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004662:	4313      	orrs	r3, r2
 8004664:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004670:	2b00      	cmp	r3, #0
 8004672:	d00a      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004674:	494b      	ldr	r1, [pc, #300]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004676:	4b4b      	ldr	r3, [pc, #300]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004678:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800467c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004684:	4313      	orrs	r3, r2
 8004686:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00a      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004696:	4943      	ldr	r1, [pc, #268]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004698:	4b42      	ldr	r3, [pc, #264]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800469a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800469e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046a6:	4313      	orrs	r3, r2
 80046a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d028      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046b8:	493a      	ldr	r1, [pc, #232]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046ba:	4b3a      	ldr	r3, [pc, #232]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046c0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046c8:	4313      	orrs	r3, r2
 80046ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046d2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046d6:	d106      	bne.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046d8:	4a32      	ldr	r2, [pc, #200]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046da:	4b32      	ldr	r3, [pc, #200]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046e2:	60d3      	str	r3, [r2, #12]
 80046e4:	e011      	b.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80046ea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80046ee:	d10c      	bne.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	3304      	adds	r3, #4
 80046f4:	2101      	movs	r1, #1
 80046f6:	4618      	mov	r0, r3
 80046f8:	f000 f8d6 	bl	80048a8 <RCCEx_PLLSAI1_Config>
 80046fc:	4603      	mov	r3, r0
 80046fe:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004700:	7cfb      	ldrb	r3, [r7, #19]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004706:	7cfb      	ldrb	r3, [r7, #19]
 8004708:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d028      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004716:	4923      	ldr	r1, [pc, #140]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004718:	4b22      	ldr	r3, [pc, #136]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800471a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800471e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004726:	4313      	orrs	r3, r2
 8004728:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004730:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004734:	d106      	bne.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004736:	4a1b      	ldr	r2, [pc, #108]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004738:	4b1a      	ldr	r3, [pc, #104]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004740:	60d3      	str	r3, [r2, #12]
 8004742:	e011      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004748:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800474c:	d10c      	bne.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	3304      	adds	r3, #4
 8004752:	2101      	movs	r1, #1
 8004754:	4618      	mov	r0, r3
 8004756:	f000 f8a7 	bl	80048a8 <RCCEx_PLLSAI1_Config>
 800475a:	4603      	mov	r3, r0
 800475c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800475e:	7cfb      	ldrb	r3, [r7, #19]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d001      	beq.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004764:	7cfb      	ldrb	r3, [r7, #19]
 8004766:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d02b      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004774:	490b      	ldr	r1, [pc, #44]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004776:	4b0b      	ldr	r3, [pc, #44]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004778:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800477c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004784:	4313      	orrs	r3, r2
 8004786:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800478e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004792:	d109      	bne.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004794:	4a03      	ldr	r2, [pc, #12]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004796:	4b03      	ldr	r3, [pc, #12]	; (80047a4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800479e:	60d3      	str	r3, [r2, #12]
 80047a0:	e014      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80047a2:	bf00      	nop
 80047a4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80047b0:	d10c      	bne.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	3304      	adds	r3, #4
 80047b6:	2101      	movs	r1, #1
 80047b8:	4618      	mov	r0, r3
 80047ba:	f000 f875 	bl	80048a8 <RCCEx_PLLSAI1_Config>
 80047be:	4603      	mov	r3, r0
 80047c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047c2:	7cfb      	ldrb	r3, [r7, #19]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d001      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80047c8:	7cfb      	ldrb	r3, [r7, #19]
 80047ca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d02f      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047d8:	492b      	ldr	r1, [pc, #172]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047da:	4b2b      	ldr	r3, [pc, #172]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80047e8:	4313      	orrs	r3, r2
 80047ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80047f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80047f6:	d10d      	bne.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	3304      	adds	r3, #4
 80047fc:	2102      	movs	r1, #2
 80047fe:	4618      	mov	r0, r3
 8004800:	f000 f852 	bl	80048a8 <RCCEx_PLLSAI1_Config>
 8004804:	4603      	mov	r3, r0
 8004806:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004808:	7cfb      	ldrb	r3, [r7, #19]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d014      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800480e:	7cfb      	ldrb	r3, [r7, #19]
 8004810:	74bb      	strb	r3, [r7, #18]
 8004812:	e011      	b.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004818:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800481c:	d10c      	bne.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	3320      	adds	r3, #32
 8004822:	2102      	movs	r1, #2
 8004824:	4618      	mov	r0, r3
 8004826:	f000 f92f 	bl	8004a88 <RCCEx_PLLSAI2_Config>
 800482a:	4603      	mov	r3, r0
 800482c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800482e:	7cfb      	ldrb	r3, [r7, #19]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d001      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004834:	7cfb      	ldrb	r3, [r7, #19]
 8004836:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00a      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004844:	4910      	ldr	r1, [pc, #64]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004846:	4b10      	ldr	r3, [pc, #64]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004848:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800484c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004854:	4313      	orrs	r3, r2
 8004856:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00b      	beq.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004866:	4908      	ldr	r1, [pc, #32]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004868:	4b07      	ldr	r3, [pc, #28]	; (8004888 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800486a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800486e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004878:	4313      	orrs	r3, r2
 800487a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800487e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004880:	4618      	mov	r0, r3
 8004882:	3718      	adds	r7, #24
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	40021000 	.word	0x40021000

0800488c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800488c:	b480      	push	{r7}
 800488e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8004890:	4a04      	ldr	r2, [pc, #16]	; (80048a4 <HAL_RCCEx_EnableMSIPLLMode+0x18>)
 8004892:	4b04      	ldr	r3, [pc, #16]	; (80048a4 <HAL_RCCEx_EnableMSIPLLMode+0x18>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f043 0304 	orr.w	r3, r3, #4
 800489a:	6013      	str	r3, [r2, #0]
}
 800489c:	bf00      	nop
 800489e:	46bd      	mov	sp, r7
 80048a0:	bc80      	pop	{r7}
 80048a2:	4770      	bx	lr
 80048a4:	40021000 	.word	0x40021000

080048a8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80048b2:	2300      	movs	r3, #0
 80048b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80048b6:	4b73      	ldr	r3, [pc, #460]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	f003 0303 	and.w	r3, r3, #3
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d018      	beq.n	80048f4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80048c2:	4b70      	ldr	r3, [pc, #448]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	f003 0203 	and.w	r2, r3, #3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	429a      	cmp	r2, r3
 80048d0:	d10d      	bne.n	80048ee <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
       ||
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d009      	beq.n	80048ee <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80048da:	4b6a      	ldr	r3, [pc, #424]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 80048dc:	68db      	ldr	r3, [r3, #12]
 80048de:	091b      	lsrs	r3, r3, #4
 80048e0:	f003 0307 	and.w	r3, r3, #7
 80048e4:	1c5a      	adds	r2, r3, #1
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
       ||
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d044      	beq.n	8004978 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	73fb      	strb	r3, [r7, #15]
 80048f2:	e041      	b.n	8004978 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	d00c      	beq.n	8004916 <RCCEx_PLLSAI1_Config+0x6e>
 80048fc:	2b03      	cmp	r3, #3
 80048fe:	d013      	beq.n	8004928 <RCCEx_PLLSAI1_Config+0x80>
 8004900:	2b01      	cmp	r3, #1
 8004902:	d120      	bne.n	8004946 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004904:	4b5f      	ldr	r3, [pc, #380]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0302 	and.w	r3, r3, #2
 800490c:	2b00      	cmp	r3, #0
 800490e:	d11d      	bne.n	800494c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004914:	e01a      	b.n	800494c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004916:	4b5b      	ldr	r3, [pc, #364]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800491e:	2b00      	cmp	r3, #0
 8004920:	d116      	bne.n	8004950 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004926:	e013      	b.n	8004950 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004928:	4b56      	ldr	r3, [pc, #344]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d10f      	bne.n	8004954 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004934:	4b53      	ldr	r3, [pc, #332]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800493c:	2b00      	cmp	r3, #0
 800493e:	d109      	bne.n	8004954 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004944:	e006      	b.n	8004954 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	73fb      	strb	r3, [r7, #15]
      break;
 800494a:	e004      	b.n	8004956 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800494c:	bf00      	nop
 800494e:	e002      	b.n	8004956 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004950:	bf00      	nop
 8004952:	e000      	b.n	8004956 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004954:	bf00      	nop
    }

    if(status == HAL_OK)
 8004956:	7bfb      	ldrb	r3, [r7, #15]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d10d      	bne.n	8004978 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800495c:	4849      	ldr	r0, [pc, #292]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 800495e:	4b49      	ldr	r3, [pc, #292]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6819      	ldr	r1, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	3b01      	subs	r3, #1
 8004970:	011b      	lsls	r3, r3, #4
 8004972:	430b      	orrs	r3, r1
 8004974:	4313      	orrs	r3, r2
 8004976:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004978:	7bfb      	ldrb	r3, [r7, #15]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d17d      	bne.n	8004a7a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800497e:	4a41      	ldr	r2, [pc, #260]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004980:	4b40      	ldr	r3, [pc, #256]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004988:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800498a:	f7fc fe51 	bl	8001630 <HAL_GetTick>
 800498e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004990:	e009      	b.n	80049a6 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004992:	f7fc fe4d 	bl	8001630 <HAL_GetTick>
 8004996:	4602      	mov	r2, r0
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	1ad3      	subs	r3, r2, r3
 800499c:	2b02      	cmp	r3, #2
 800499e:	d902      	bls.n	80049a6 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	73fb      	strb	r3, [r7, #15]
        break;
 80049a4:	e005      	b.n	80049b2 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80049a6:	4b37      	ldr	r3, [pc, #220]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d1ef      	bne.n	8004992 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80049b2:	7bfb      	ldrb	r3, [r7, #15]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d160      	bne.n	8004a7a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d111      	bne.n	80049e2 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049be:	4831      	ldr	r0, [pc, #196]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 80049c0:	4b30      	ldr	r3, [pc, #192]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 80049c2:	691b      	ldr	r3, [r3, #16]
 80049c4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80049c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	6892      	ldr	r2, [r2, #8]
 80049d0:	0211      	lsls	r1, r2, #8
 80049d2:	687a      	ldr	r2, [r7, #4]
 80049d4:	68d2      	ldr	r2, [r2, #12]
 80049d6:	0912      	lsrs	r2, r2, #4
 80049d8:	0452      	lsls	r2, r2, #17
 80049da:	430a      	orrs	r2, r1
 80049dc:	4313      	orrs	r3, r2
 80049de:	6103      	str	r3, [r0, #16]
 80049e0:	e027      	b.n	8004a32 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d112      	bne.n	8004a0e <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049e8:	4826      	ldr	r0, [pc, #152]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 80049ea:	4b26      	ldr	r3, [pc, #152]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80049f2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	6892      	ldr	r2, [r2, #8]
 80049fa:	0211      	lsls	r1, r2, #8
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	6912      	ldr	r2, [r2, #16]
 8004a00:	0852      	lsrs	r2, r2, #1
 8004a02:	3a01      	subs	r2, #1
 8004a04:	0552      	lsls	r2, r2, #21
 8004a06:	430a      	orrs	r2, r1
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	6103      	str	r3, [r0, #16]
 8004a0c:	e011      	b.n	8004a32 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a0e:	481d      	ldr	r0, [pc, #116]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a10:	4b1c      	ldr	r3, [pc, #112]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004a18:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	6892      	ldr	r2, [r2, #8]
 8004a20:	0211      	lsls	r1, r2, #8
 8004a22:	687a      	ldr	r2, [r7, #4]
 8004a24:	6952      	ldr	r2, [r2, #20]
 8004a26:	0852      	lsrs	r2, r2, #1
 8004a28:	3a01      	subs	r2, #1
 8004a2a:	0652      	lsls	r2, r2, #25
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004a32:	4a14      	ldr	r2, [pc, #80]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a34:	4b13      	ldr	r3, [pc, #76]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004a3c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a3e:	f7fc fdf7 	bl	8001630 <HAL_GetTick>
 8004a42:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a44:	e009      	b.n	8004a5a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a46:	f7fc fdf3 	bl	8001630 <HAL_GetTick>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	2b02      	cmp	r3, #2
 8004a52:	d902      	bls.n	8004a5a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8004a54:	2303      	movs	r3, #3
 8004a56:	73fb      	strb	r3, [r7, #15]
          break;
 8004a58:	e005      	b.n	8004a66 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a5a:	4b0a      	ldr	r3, [pc, #40]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d0ef      	beq.n	8004a46 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8004a66:	7bfb      	ldrb	r3, [r7, #15]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d106      	bne.n	8004a7a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004a6c:	4905      	ldr	r1, [pc, #20]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a6e:	4b05      	ldr	r3, [pc, #20]	; (8004a84 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004a70:	691a      	ldr	r2, [r3, #16]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	699b      	ldr	r3, [r3, #24]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3710      	adds	r7, #16
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	40021000 	.word	0x40021000

08004a88 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a92:	2300      	movs	r3, #0
 8004a94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a96:	4b68      	ldr	r3, [pc, #416]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004a98:	68db      	ldr	r3, [r3, #12]
 8004a9a:	f003 0303 	and.w	r3, r3, #3
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d018      	beq.n	8004ad4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004aa2:	4b65      	ldr	r3, [pc, #404]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004aa4:	68db      	ldr	r3, [r3, #12]
 8004aa6:	f003 0203 	and.w	r2, r3, #3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d10d      	bne.n	8004ace <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
       ||
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d009      	beq.n	8004ace <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004aba:	4b5f      	ldr	r3, [pc, #380]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	091b      	lsrs	r3, r3, #4
 8004ac0:	f003 0307 	and.w	r3, r3, #7
 8004ac4:	1c5a      	adds	r2, r3, #1
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
       ||
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d044      	beq.n	8004b58 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	73fb      	strb	r3, [r7, #15]
 8004ad2:	e041      	b.n	8004b58 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2b02      	cmp	r3, #2
 8004ada:	d00c      	beq.n	8004af6 <RCCEx_PLLSAI2_Config+0x6e>
 8004adc:	2b03      	cmp	r3, #3
 8004ade:	d013      	beq.n	8004b08 <RCCEx_PLLSAI2_Config+0x80>
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d120      	bne.n	8004b26 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ae4:	4b54      	ldr	r3, [pc, #336]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0302 	and.w	r3, r3, #2
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d11d      	bne.n	8004b2c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004af4:	e01a      	b.n	8004b2c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004af6:	4b50      	ldr	r3, [pc, #320]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d116      	bne.n	8004b30 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b06:	e013      	b.n	8004b30 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004b08:	4b4b      	ldr	r3, [pc, #300]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d10f      	bne.n	8004b34 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004b14:	4b48      	ldr	r3, [pc, #288]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d109      	bne.n	8004b34 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004b24:	e006      	b.n	8004b34 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	73fb      	strb	r3, [r7, #15]
      break;
 8004b2a:	e004      	b.n	8004b36 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004b2c:	bf00      	nop
 8004b2e:	e002      	b.n	8004b36 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004b30:	bf00      	nop
 8004b32:	e000      	b.n	8004b36 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004b34:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b36:	7bfb      	ldrb	r3, [r7, #15]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d10d      	bne.n	8004b58 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004b3c:	483e      	ldr	r0, [pc, #248]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004b3e:	4b3e      	ldr	r3, [pc, #248]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6819      	ldr	r1, [r3, #0]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	011b      	lsls	r3, r3, #4
 8004b52:	430b      	orrs	r3, r1
 8004b54:	4313      	orrs	r3, r2
 8004b56:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b58:	7bfb      	ldrb	r3, [r7, #15]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d167      	bne.n	8004c2e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004b5e:	4a36      	ldr	r2, [pc, #216]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004b60:	4b35      	ldr	r3, [pc, #212]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b68:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b6a:	f7fc fd61 	bl	8001630 <HAL_GetTick>
 8004b6e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b70:	e009      	b.n	8004b86 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004b72:	f7fc fd5d 	bl	8001630 <HAL_GetTick>
 8004b76:	4602      	mov	r2, r0
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	1ad3      	subs	r3, r2, r3
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d902      	bls.n	8004b86 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	73fb      	strb	r3, [r7, #15]
        break;
 8004b84:	e005      	b.n	8004b92 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004b86:	4b2c      	ldr	r3, [pc, #176]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1ef      	bne.n	8004b72 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004b92:	7bfb      	ldrb	r3, [r7, #15]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d14a      	bne.n	8004c2e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d111      	bne.n	8004bc2 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004b9e:	4826      	ldr	r0, [pc, #152]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ba0:	4b25      	ldr	r3, [pc, #148]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004ba8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	6892      	ldr	r2, [r2, #8]
 8004bb0:	0211      	lsls	r1, r2, #8
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	68d2      	ldr	r2, [r2, #12]
 8004bb6:	0912      	lsrs	r2, r2, #4
 8004bb8:	0452      	lsls	r2, r2, #17
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	6143      	str	r3, [r0, #20]
 8004bc0:	e011      	b.n	8004be6 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004bc2:	481d      	ldr	r0, [pc, #116]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004bc4:	4b1c      	ldr	r3, [pc, #112]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004bc6:	695b      	ldr	r3, [r3, #20]
 8004bc8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004bcc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	6892      	ldr	r2, [r2, #8]
 8004bd4:	0211      	lsls	r1, r2, #8
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	6912      	ldr	r2, [r2, #16]
 8004bda:	0852      	lsrs	r2, r2, #1
 8004bdc:	3a01      	subs	r2, #1
 8004bde:	0652      	lsls	r2, r2, #25
 8004be0:	430a      	orrs	r2, r1
 8004be2:	4313      	orrs	r3, r2
 8004be4:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004be6:	4a14      	ldr	r2, [pc, #80]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004be8:	4b13      	ldr	r3, [pc, #76]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bf0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bf2:	f7fc fd1d 	bl	8001630 <HAL_GetTick>
 8004bf6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004bf8:	e009      	b.n	8004c0e <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004bfa:	f7fc fd19 	bl	8001630 <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d902      	bls.n	8004c0e <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	73fb      	strb	r3, [r7, #15]
          break;
 8004c0c:	e005      	b.n	8004c1a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004c0e:	4b0a      	ldr	r3, [pc, #40]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d0ef      	beq.n	8004bfa <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8004c1a:	7bfb      	ldrb	r3, [r7, #15]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d106      	bne.n	8004c2e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004c20:	4905      	ldr	r1, [pc, #20]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c22:	4b05      	ldr	r3, [pc, #20]	; (8004c38 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004c24:	695a      	ldr	r2, [r3, #20]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	695b      	ldr	r3, [r3, #20]
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3710      	adds	r7, #16
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}
 8004c38:	40021000 	.word	0x40021000

08004c3c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d06c      	beq.n	8004d28 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d106      	bne.n	8004c68 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f00a fc04 	bl	800f470 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	22ca      	movs	r2, #202	; 0xca
 8004c76:	625a      	str	r2, [r3, #36]	; 0x24
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2253      	movs	r2, #83	; 0x53
 8004c7e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 f9a0 	bl	8004fc6 <RTC_EnterInitMode>
 8004c86:	4603      	mov	r3, r0
 8004c88:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004c8a:	7bfb      	ldrb	r3, [r7, #15]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d14b      	bne.n	8004d28 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681a      	ldr	r2, [r3, #0]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004c9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ca2:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	687a      	ldr	r2, [r7, #4]
 8004caa:	6812      	ldr	r2, [r2, #0]
 8004cac:	6891      	ldr	r1, [r2, #8]
 8004cae:	687a      	ldr	r2, [r7, #4]
 8004cb0:	6850      	ldr	r0, [r2, #4]
 8004cb2:	687a      	ldr	r2, [r7, #4]
 8004cb4:	6912      	ldr	r2, [r2, #16]
 8004cb6:	4310      	orrs	r0, r2
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	6992      	ldr	r2, [r2, #24]
 8004cbc:	4302      	orrs	r2, r0
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	687a      	ldr	r2, [r7, #4]
 8004cc8:	68d2      	ldr	r2, [r2, #12]
 8004cca:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	6812      	ldr	r2, [r2, #0]
 8004cd4:	6911      	ldr	r1, [r2, #16]
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	6892      	ldr	r2, [r2, #8]
 8004cda:	0412      	lsls	r2, r2, #16
 8004cdc:	430a      	orrs	r2, r1
 8004cde:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 f9a3 	bl	800502c <RTC_ExitInitMode>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004cea:	7bfb      	ldrb	r3, [r7, #15]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d11b      	bne.n	8004d28 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	687a      	ldr	r2, [r7, #4]
 8004cf6:	6812      	ldr	r2, [r2, #0]
 8004cf8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004cfa:	f022 0203 	bic.w	r2, r2, #3
 8004cfe:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	687a      	ldr	r2, [r7, #4]
 8004d06:	6812      	ldr	r2, [r2, #0]
 8004d08:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	69d0      	ldr	r0, [r2, #28]
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	6952      	ldr	r2, [r2, #20]
 8004d12:	4302      	orrs	r2, r0
 8004d14:	430a      	orrs	r2, r1
 8004d16:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	22ff      	movs	r2, #255	; 0xff
 8004d1e:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8004d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	3710      	adds	r7, #16
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}

08004d32 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004d32:	b590      	push	{r4, r7, lr}
 8004d34:	b087      	sub	sp, #28
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	60f8      	str	r0, [r7, #12]
 8004d3a:	60b9      	str	r1, [r7, #8]
 8004d3c:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d101      	bne.n	8004d4c <HAL_RTC_SetTime+0x1a>
 8004d48:	2302      	movs	r3, #2
 8004d4a:	e08b      	b.n	8004e64 <HAL_RTC_SetTime+0x132>
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2202      	movs	r2, #2
 8004d58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	22ca      	movs	r2, #202	; 0xca
 8004d62:	625a      	str	r2, [r3, #36]	; 0x24
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2253      	movs	r2, #83	; 0x53
 8004d6a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004d6c:	68f8      	ldr	r0, [r7, #12]
 8004d6e:	f000 f92a 	bl	8004fc6 <RTC_EnterInitMode>
 8004d72:	4603      	mov	r3, r0
 8004d74:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004d76:	7cfb      	ldrb	r3, [r7, #19]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d163      	bne.n	8004e44 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d126      	bne.n	8004dd0 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d102      	bne.n	8004d96 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	2200      	movs	r2, #0
 8004d94:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	781b      	ldrb	r3, [r3, #0]
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f000 f984 	bl	80050a8 <RTC_ByteToBcd2>
 8004da0:	4603      	mov	r3, r0
 8004da2:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	785b      	ldrb	r3, [r3, #1]
 8004da8:	4618      	mov	r0, r3
 8004daa:	f000 f97d 	bl	80050a8 <RTC_ByteToBcd2>
 8004dae:	4603      	mov	r3, r0
 8004db0:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004db2:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	789b      	ldrb	r3, [r3, #2]
 8004db8:	4618      	mov	r0, r3
 8004dba:	f000 f975 	bl	80050a8 <RTC_ByteToBcd2>
 8004dbe:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004dc0:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	78db      	ldrb	r3, [r3, #3]
 8004dc8:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	617b      	str	r3, [r7, #20]
 8004dce:	e018      	b.n	8004e02 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d102      	bne.n	8004de4 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004dde:	68bb      	ldr	r3, [r7, #8]
 8004de0:	2200      	movs	r2, #0
 8004de2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	781b      	ldrb	r3, [r3, #0]
 8004de8:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	785b      	ldrb	r3, [r3, #1]
 8004dee:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004df0:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004df2:	68ba      	ldr	r2, [r7, #8]
 8004df4:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004df6:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	78db      	ldrb	r3, [r3, #3]
 8004dfc:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8004e0c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8004e10:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	6812      	ldr	r2, [r2, #0]
 8004e1a:	6892      	ldr	r2, [r2, #8]
 8004e1c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e20:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	6812      	ldr	r2, [r2, #0]
 8004e2a:	6891      	ldr	r1, [r2, #8]
 8004e2c:	68ba      	ldr	r2, [r7, #8]
 8004e2e:	68d0      	ldr	r0, [r2, #12]
 8004e30:	68ba      	ldr	r2, [r7, #8]
 8004e32:	6912      	ldr	r2, [r2, #16]
 8004e34:	4302      	orrs	r2, r0
 8004e36:	430a      	orrs	r2, r1
 8004e38:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004e3a:	68f8      	ldr	r0, [r7, #12]
 8004e3c:	f000 f8f6 	bl	800502c <RTC_ExitInitMode>
 8004e40:	4603      	mov	r3, r0
 8004e42:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	22ff      	movs	r2, #255	; 0xff
 8004e4a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004e4c:	7cfb      	ldrb	r3, [r7, #19]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d103      	bne.n	8004e5a <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2201      	movs	r2, #1
 8004e56:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004e62:	7cfb      	ldrb	r3, [r7, #19]
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	371c      	adds	r7, #28
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd90      	pop	{r4, r7, pc}

08004e6c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004e6c:	b590      	push	{r4, r7, lr}
 8004e6e:	b087      	sub	sp, #28
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d101      	bne.n	8004e86 <HAL_RTC_SetDate+0x1a>
 8004e82:	2302      	movs	r3, #2
 8004e84:	e075      	b.n	8004f72 <HAL_RTC_SetDate+0x106>
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2202      	movs	r2, #2
 8004e92:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d10e      	bne.n	8004eba <HAL_RTC_SetDate+0x4e>
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	785b      	ldrb	r3, [r3, #1]
 8004ea0:	f003 0310 	and.w	r3, r3, #16
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d008      	beq.n	8004eba <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	785b      	ldrb	r3, [r3, #1]
 8004eac:	f023 0310 	bic.w	r3, r3, #16
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	330a      	adds	r3, #10
 8004eb4:	b2da      	uxtb	r2, r3
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d11c      	bne.n	8004efa <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	78db      	ldrb	r3, [r3, #3]
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f000 f8ef 	bl	80050a8 <RTC_ByteToBcd2>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	785b      	ldrb	r3, [r3, #1]
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f000 f8e8 	bl	80050a8 <RTC_ByteToBcd2>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004edc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	789b      	ldrb	r3, [r3, #2]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f000 f8e0 	bl	80050a8 <RTC_ByteToBcd2>
 8004ee8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004eea:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	617b      	str	r3, [r7, #20]
 8004ef8:	e00e      	b.n	8004f18 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	78db      	ldrb	r3, [r3, #3]
 8004efe:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	785b      	ldrb	r3, [r3, #1]
 8004f04:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004f06:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004f0c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004f14:	4313      	orrs	r3, r2
 8004f16:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	22ca      	movs	r2, #202	; 0xca
 8004f1e:	625a      	str	r2, [r3, #36]	; 0x24
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	2253      	movs	r2, #83	; 0x53
 8004f26:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f000 f84c 	bl	8004fc6 <RTC_EnterInitMode>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004f32:	7cfb      	ldrb	r3, [r7, #19]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d10c      	bne.n	8004f52 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004f42:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004f46:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004f48:	68f8      	ldr	r0, [r7, #12]
 8004f4a:	f000 f86f 	bl	800502c <RTC_ExitInitMode>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	22ff      	movs	r2, #255	; 0xff
 8004f58:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004f5a:	7cfb      	ldrb	r3, [r7, #19]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d103      	bne.n	8004f68 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004f70:	7cfb      	ldrb	r3, [r7, #19]
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	371c      	adds	r7, #28
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd90      	pop	{r4, r7, pc}

08004f7a <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004f7a:	b580      	push	{r7, lr}
 8004f7c:	b084      	sub	sp, #16
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	687a      	ldr	r2, [r7, #4]
 8004f88:	6812      	ldr	r2, [r2, #0]
 8004f8a:	68d2      	ldr	r2, [r2, #12]
 8004f8c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004f90:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8004f92:	f7fc fb4d 	bl	8001630 <HAL_GetTick>
 8004f96:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004f98:	e009      	b.n	8004fae <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004f9a:	f7fc fb49 	bl	8001630 <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004fa8:	d901      	bls.n	8004fae <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8004faa:	2303      	movs	r3, #3
 8004fac:	e007      	b.n	8004fbe <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	f003 0320 	and.w	r3, r3, #32
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d0ee      	beq.n	8004f9a <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8004fbc:	2300      	movs	r3, #0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3710      	adds	r7, #16
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004fc6:	b580      	push	{r7, lr}
 8004fc8:	b084      	sub	sp, #16
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d120      	bne.n	8005022 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f04f 32ff 	mov.w	r2, #4294967295
 8004fe8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004fea:	f7fc fb21 	bl	8001630 <HAL_GetTick>
 8004fee:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004ff0:	e00d      	b.n	800500e <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004ff2:	f7fc fb1d 	bl	8001630 <HAL_GetTick>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	1ad3      	subs	r3, r2, r3
 8004ffc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005000:	d905      	bls.n	800500e <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2203      	movs	r2, #3
 800500a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005018:	2b00      	cmp	r3, #0
 800501a:	d102      	bne.n	8005022 <RTC_EnterInitMode+0x5c>
 800501c:	7bfb      	ldrb	r3, [r7, #15]
 800501e:	2b03      	cmp	r3, #3
 8005020:	d1e7      	bne.n	8004ff2 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8005022:	7bfb      	ldrb	r3, [r7, #15]
}
 8005024:	4618      	mov	r0, r3
 8005026:	3710      	adds	r7, #16
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}

0800502c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005034:	2300      	movs	r3, #0
 8005036:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8005038:	4a1a      	ldr	r2, [pc, #104]	; (80050a4 <RTC_ExitInitMode+0x78>)
 800503a:	4b1a      	ldr	r3, [pc, #104]	; (80050a4 <RTC_ExitInitMode+0x78>)
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005042:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005044:	4b17      	ldr	r3, [pc, #92]	; (80050a4 <RTC_ExitInitMode+0x78>)
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f003 0320 	and.w	r3, r3, #32
 800504c:	2b00      	cmp	r3, #0
 800504e:	d10c      	bne.n	800506a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f7ff ff92 	bl	8004f7a <HAL_RTC_WaitForSynchro>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d01e      	beq.n	800509a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2203      	movs	r2, #3
 8005060:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	73fb      	strb	r3, [r7, #15]
 8005068:	e017      	b.n	800509a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800506a:	4a0e      	ldr	r2, [pc, #56]	; (80050a4 <RTC_ExitInitMode+0x78>)
 800506c:	4b0d      	ldr	r3, [pc, #52]	; (80050a4 <RTC_ExitInitMode+0x78>)
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f023 0320 	bic.w	r3, r3, #32
 8005074:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f7ff ff7f 	bl	8004f7a <HAL_RTC_WaitForSynchro>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d005      	beq.n	800508e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2203      	movs	r2, #3
 8005086:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800508e:	4a05      	ldr	r2, [pc, #20]	; (80050a4 <RTC_ExitInitMode+0x78>)
 8005090:	4b04      	ldr	r3, [pc, #16]	; (80050a4 <RTC_ExitInitMode+0x78>)
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	f043 0320 	orr.w	r3, r3, #32
 8005098:	6093      	str	r3, [r2, #8]
  }

  return status;
 800509a:	7bfb      	ldrb	r3, [r7, #15]
}
 800509c:	4618      	mov	r0, r3
 800509e:	3710      	adds	r7, #16
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	40002800 	.word	0x40002800

080050a8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	4603      	mov	r3, r0
 80050b0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80050b2:	2300      	movs	r3, #0
 80050b4:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 80050b6:	79fb      	ldrb	r3, [r7, #7]
 80050b8:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 80050ba:	e005      	b.n	80050c8 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	3301      	adds	r3, #1
 80050c0:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80050c2:	7afb      	ldrb	r3, [r7, #11]
 80050c4:	3b0a      	subs	r3, #10
 80050c6:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80050c8:	7afb      	ldrb	r3, [r7, #11]
 80050ca:	2b09      	cmp	r3, #9
 80050cc:	d8f6      	bhi.n	80050bc <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	011b      	lsls	r3, r3, #4
 80050d4:	b2da      	uxtb	r2, r3
 80050d6:	7afb      	ldrb	r3, [r7, #11]
 80050d8:	4313      	orrs	r3, r2
 80050da:	b2db      	uxtb	r3, r3
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3714      	adds	r7, #20
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bc80      	pop	{r7}
 80050e4:	4770      	bx	lr
	...

080050e8 <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d101      	bne.n	8005102 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 80050fe:	2302      	movs	r3, #2
 8005100:	e07f      	b.n	8005202 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2201      	movs	r2, #1
 8005106:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2202      	movs	r2, #2
 800510e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	22ca      	movs	r2, #202	; 0xca
 8005118:	625a      	str	r2, [r3, #36]	; 0x24
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2253      	movs	r2, #83	; 0x53
 8005120:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68fa      	ldr	r2, [r7, #12]
 8005128:	6812      	ldr	r2, [r2, #0]
 800512a:	6892      	ldr	r2, [r2, #8]
 800512c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005130:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68fa      	ldr	r2, [r7, #12]
 8005138:	6812      	ldr	r2, [r2, #0]
 800513a:	68d2      	ldr	r2, [r2, #12]
 800513c:	b2d2      	uxtb	r2, r2
 800513e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8005142:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800514e:	2b00      	cmp	r3, #0
 8005150:	d120      	bne.n	8005194 <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 8005152:	f7fc fa6d 	bl	8001630 <HAL_GetTick>
 8005156:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8005158:	e015      	b.n	8005186 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800515a:	f7fc fa69 	bl	8001630 <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005168:	d90d      	bls.n	8005186 <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	22ff      	movs	r2, #255	; 0xff
 8005170:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2203      	movs	r2, #3
 8005176:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e03d      	b.n	8005202 <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	68db      	ldr	r3, [r3, #12]
 800518c:	f003 0304 	and.w	r3, r3, #4
 8005190:	2b00      	cmp	r3, #0
 8005192:	d0e2      	beq.n	800515a <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68ba      	ldr	r2, [r7, #8]
 800519a:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	6812      	ldr	r2, [r2, #0]
 80051a4:	6892      	ldr	r2, [r2, #8]
 80051a6:	f022 0107 	bic.w	r1, r2, #7
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	430a      	orrs	r2, r1
 80051ae:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80051b0:	4a16      	ldr	r2, [pc, #88]	; (800520c <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80051b2:	4b16      	ldr	r3, [pc, #88]	; (800520c <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80051ba:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80051bc:	4a13      	ldr	r2, [pc, #76]	; (800520c <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80051be:	4b13      	ldr	r3, [pc, #76]	; (800520c <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80051c6:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	68fa      	ldr	r2, [r7, #12]
 80051ce:	6812      	ldr	r2, [r2, #0]
 80051d0:	6892      	ldr	r2, [r2, #8]
 80051d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051d6:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68fa      	ldr	r2, [r7, #12]
 80051de:	6812      	ldr	r2, [r2, #0]
 80051e0:	6892      	ldr	r2, [r2, #8]
 80051e2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80051e6:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	22ff      	movs	r2, #255	; 0xff
 80051ee:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8005200:	2300      	movs	r3, #0
}
 8005202:	4618      	mov	r0, r3
 8005204:	3718      	adds	r7, #24
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	40010400 	.word	0x40010400

08005210 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8005218:	4b0f      	ldr	r3, [pc, #60]	; (8005258 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 800521a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800521e:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00b      	beq.n	8005246 <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	687a      	ldr	r2, [r7, #4]
 8005234:	6812      	ldr	r2, [r2, #0]
 8005236:	68d2      	ldr	r2, [r2, #12]
 8005238:	b2d2      	uxtb	r2, r2
 800523a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800523e:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	f000 f80b 	bl	800525c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2201      	movs	r2, #1
 800524a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 800524e:	bf00      	nop
 8005250:	3708      	adds	r7, #8
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	40010400 	.word	0x40010400

0800525c <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8005264:	bf00      	nop
 8005266:	370c      	adds	r7, #12
 8005268:	46bd      	mov	sp, r7
 800526a:	bc80      	pop	{r7}
 800526c:	4770      	bx	lr

0800526e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800526e:	b580      	push	{r7, lr}
 8005270:	b084      	sub	sp, #16
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d101      	bne.n	8005280 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e07a      	b.n	8005376 <HAL_SPI_Init+0x108>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b00      	cmp	r3, #0
 8005290:	d106      	bne.n	80052a0 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f00a fb66 	bl	800f96c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2202      	movs	r2, #2
 80052a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	687a      	ldr	r2, [r7, #4]
 80052ae:	6812      	ldr	r2, [r2, #0]
 80052b0:	6812      	ldr	r2, [r2, #0]
 80052b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80052c0:	d902      	bls.n	80052c8 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80052c2:	2300      	movs	r3, #0
 80052c4:	60fb      	str	r3, [r7, #12]
 80052c6:	e002      	b.n	80052ce <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80052c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80052cc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80052d6:	d007      	beq.n	80052e8 <HAL_SPI_Init+0x7a>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80052e0:	d002      	beq.n	80052e8 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d10b      	bne.n	8005308 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	68db      	ldr	r3, [r3, #12]
 80052f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80052f8:	d903      	bls.n	8005302 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2202      	movs	r2, #2
 80052fe:	631a      	str	r2, [r3, #48]	; 0x30
 8005300:	e002      	b.n	8005308 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2201      	movs	r2, #1
 8005306:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	6851      	ldr	r1, [r2, #4]
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	6892      	ldr	r2, [r2, #8]
 8005314:	4311      	orrs	r1, r2
 8005316:	687a      	ldr	r2, [r7, #4]
 8005318:	6912      	ldr	r2, [r2, #16]
 800531a:	4311      	orrs	r1, r2
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	6952      	ldr	r2, [r2, #20]
 8005320:	4311      	orrs	r1, r2
 8005322:	687a      	ldr	r2, [r7, #4]
 8005324:	6992      	ldr	r2, [r2, #24]
 8005326:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800532a:	4311      	orrs	r1, r2
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	69d2      	ldr	r2, [r2, #28]
 8005330:	4311      	orrs	r1, r2
 8005332:	687a      	ldr	r2, [r7, #4]
 8005334:	6a12      	ldr	r2, [r2, #32]
 8005336:	4311      	orrs	r1, r2
 8005338:	687a      	ldr	r2, [r7, #4]
 800533a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800533c:	430a      	orrs	r2, r1
 800533e:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	687a      	ldr	r2, [r7, #4]
 8005346:	6992      	ldr	r2, [r2, #24]
 8005348:	0c12      	lsrs	r2, r2, #16
 800534a:	f002 0104 	and.w	r1, r2, #4
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005352:	4311      	orrs	r1, r2
 8005354:	687a      	ldr	r2, [r7, #4]
 8005356:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005358:	4311      	orrs	r1, r2
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	68d2      	ldr	r2, [r2, #12]
 800535e:	4311      	orrs	r1, r2
 8005360:	68fa      	ldr	r2, [r7, #12]
 8005362:	430a      	orrs	r2, r1
 8005364:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3710      	adds	r7, #16
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}

0800537e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800537e:	b580      	push	{r7, lr}
 8005380:	b088      	sub	sp, #32
 8005382:	af00      	add	r7, sp, #0
 8005384:	60f8      	str	r0, [r7, #12]
 8005386:	60b9      	str	r1, [r7, #8]
 8005388:	603b      	str	r3, [r7, #0]
 800538a:	4613      	mov	r3, r2
 800538c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800538e:	2300      	movs	r3, #0
 8005390:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005398:	2b01      	cmp	r3, #1
 800539a:	d101      	bne.n	80053a0 <HAL_SPI_Transmit+0x22>
 800539c:	2302      	movs	r3, #2
 800539e:	e14e      	b.n	800563e <HAL_SPI_Transmit+0x2c0>
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053a8:	f7fc f942 	bl	8001630 <HAL_GetTick>
 80053ac:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80053ae:	88fb      	ldrh	r3, [r7, #6]
 80053b0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d002      	beq.n	80053c4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80053be:	2302      	movs	r3, #2
 80053c0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80053c2:	e133      	b.n	800562c <HAL_SPI_Transmit+0x2ae>
  }

  if ((pData == NULL) || (Size == 0U))
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d002      	beq.n	80053d0 <HAL_SPI_Transmit+0x52>
 80053ca:	88fb      	ldrh	r3, [r7, #6]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d102      	bne.n	80053d6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80053d4:	e12a      	b.n	800562c <HAL_SPI_Transmit+0x2ae>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2203      	movs	r2, #3
 80053da:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2200      	movs	r2, #0
 80053e2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	68ba      	ldr	r2, [r7, #8]
 80053e8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	88fa      	ldrh	r2, [r7, #6]
 80053ee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	88fa      	ldrh	r2, [r7, #6]
 80053f4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2200      	movs	r2, #0
 80053fa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2200      	movs	r2, #0
 8005400:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2200      	movs	r2, #0
 8005408:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005420:	d107      	bne.n	8005432 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	6812      	ldr	r2, [r2, #0]
 800542a:	6812      	ldr	r2, [r2, #0]
 800542c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005430:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800543c:	2b40      	cmp	r3, #64	; 0x40
 800543e:	d007      	beq.n	8005450 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68fa      	ldr	r2, [r7, #12]
 8005446:	6812      	ldr	r2, [r2, #0]
 8005448:	6812      	ldr	r2, [r2, #0]
 800544a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800544e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005458:	d94b      	bls.n	80054f2 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d002      	beq.n	8005468 <HAL_SPI_Transmit+0xea>
 8005462:	8afb      	ldrh	r3, [r7, #22]
 8005464:	2b01      	cmp	r3, #1
 8005466:	d13e      	bne.n	80054e6 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68fa      	ldr	r2, [r7, #12]
 800546e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005470:	8812      	ldrh	r2, [r2, #0]
 8005472:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005478:	1c9a      	adds	r2, r3, #2
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005482:	b29b      	uxth	r3, r3
 8005484:	3b01      	subs	r3, #1
 8005486:	b29a      	uxth	r2, r3
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800548c:	e02b      	b.n	80054e6 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	f003 0302 	and.w	r3, r3, #2
 8005498:	2b02      	cmp	r3, #2
 800549a:	d112      	bne.n	80054c2 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68fa      	ldr	r2, [r7, #12]
 80054a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80054a4:	8812      	ldrh	r2, [r2, #0]
 80054a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ac:	1c9a      	adds	r2, r3, #2
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054b6:	b29b      	uxth	r3, r3
 80054b8:	3b01      	subs	r3, #1
 80054ba:	b29a      	uxth	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	87da      	strh	r2, [r3, #62]	; 0x3e
 80054c0:	e011      	b.n	80054e6 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80054c2:	f7fc f8b5 	bl	8001630 <HAL_GetTick>
 80054c6:	4602      	mov	r2, r0
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	1ad2      	subs	r2, r2, r3
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d303      	bcc.n	80054da <HAL_SPI_Transmit+0x15c>
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054d8:	d102      	bne.n	80054e0 <HAL_SPI_Transmit+0x162>
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d102      	bne.n	80054e6 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80054e4:	e0a2      	b.n	800562c <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d1ce      	bne.n	800548e <HAL_SPI_Transmit+0x110>
 80054f0:	e07c      	b.n	80055ec <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d002      	beq.n	8005500 <HAL_SPI_Transmit+0x182>
 80054fa:	8afb      	ldrh	r3, [r7, #22]
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d170      	bne.n	80055e2 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005504:	b29b      	uxth	r3, r3
 8005506:	2b01      	cmp	r3, #1
 8005508:	d912      	bls.n	8005530 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	68fa      	ldr	r2, [r7, #12]
 8005510:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005512:	8812      	ldrh	r2, [r2, #0]
 8005514:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800551a:	1c9a      	adds	r2, r3, #2
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005524:	b29b      	uxth	r3, r3
 8005526:	3b02      	subs	r3, #2
 8005528:	b29a      	uxth	r2, r3
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800552e:	e058      	b.n	80055e2 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	330c      	adds	r3, #12
 8005536:	68fa      	ldr	r2, [r7, #12]
 8005538:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800553a:	7812      	ldrb	r2, [r2, #0]
 800553c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005542:	1c5a      	adds	r2, r3, #1
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800554c:	b29b      	uxth	r3, r3
 800554e:	3b01      	subs	r3, #1
 8005550:	b29a      	uxth	r2, r3
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005556:	e044      	b.n	80055e2 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	f003 0302 	and.w	r3, r3, #2
 8005562:	2b02      	cmp	r3, #2
 8005564:	d12b      	bne.n	80055be <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800556a:	b29b      	uxth	r3, r3
 800556c:	2b01      	cmp	r3, #1
 800556e:	d912      	bls.n	8005596 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68fa      	ldr	r2, [r7, #12]
 8005576:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005578:	8812      	ldrh	r2, [r2, #0]
 800557a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005580:	1c9a      	adds	r2, r3, #2
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800558a:	b29b      	uxth	r3, r3
 800558c:	3b02      	subs	r3, #2
 800558e:	b29a      	uxth	r2, r3
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005594:	e025      	b.n	80055e2 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	330c      	adds	r3, #12
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80055a0:	7812      	ldrb	r2, [r2, #0]
 80055a2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a8:	1c5a      	adds	r2, r3, #1
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055b2:	b29b      	uxth	r3, r3
 80055b4:	3b01      	subs	r3, #1
 80055b6:	b29a      	uxth	r2, r3
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055bc:	e011      	b.n	80055e2 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055be:	f7fc f837 	bl	8001630 <HAL_GetTick>
 80055c2:	4602      	mov	r2, r0
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	1ad2      	subs	r2, r2, r3
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d303      	bcc.n	80055d6 <HAL_SPI_Transmit+0x258>
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d4:	d102      	bne.n	80055dc <HAL_SPI_Transmit+0x25e>
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d102      	bne.n	80055e2 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	77fb      	strb	r3, [r7, #31]
          goto error;
 80055e0:	e024      	b.n	800562c <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d1b5      	bne.n	8005558 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80055ec:	69ba      	ldr	r2, [r7, #24]
 80055ee:	6839      	ldr	r1, [r7, #0]
 80055f0:	68f8      	ldr	r0, [r7, #12]
 80055f2:	f000 fc8c 	bl	8005f0e <SPI_EndRxTxTransaction>
 80055f6:	4603      	mov	r3, r0
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d002      	beq.n	8005602 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2220      	movs	r2, #32
 8005600:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d10a      	bne.n	8005620 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800560a:	2300      	movs	r3, #0
 800560c:	613b      	str	r3, [r7, #16]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	613b      	str	r3, [r7, #16]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	613b      	str	r3, [r7, #16]
 800561e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005624:	2b00      	cmp	r3, #0
 8005626:	d001      	beq.n	800562c <HAL_SPI_Transmit+0x2ae>
  {
    errorcode = HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2201      	movs	r2, #1
 8005630:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800563c:	7ffb      	ldrb	r3, [r7, #31]
}
 800563e:	4618      	mov	r0, r3
 8005640:	3720      	adds	r7, #32
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}

08005646 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005646:	b580      	push	{r7, lr}
 8005648:	b088      	sub	sp, #32
 800564a:	af02      	add	r7, sp, #8
 800564c:	60f8      	str	r0, [r7, #12]
 800564e:	60b9      	str	r1, [r7, #8]
 8005650:	603b      	str	r3, [r7, #0]
 8005652:	4613      	mov	r3, r2
 8005654:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005656:	2300      	movs	r3, #0
 8005658:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005662:	d112      	bne.n	800568a <HAL_SPI_Receive+0x44>
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d10e      	bne.n	800568a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2204      	movs	r2, #4
 8005670:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005674:	88fa      	ldrh	r2, [r7, #6]
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	9300      	str	r3, [sp, #0]
 800567a:	4613      	mov	r3, r2
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	68b9      	ldr	r1, [r7, #8]
 8005680:	68f8      	ldr	r0, [r7, #12]
 8005682:	f000 f905 	bl	8005890 <HAL_SPI_TransmitReceive>
 8005686:	4603      	mov	r3, r0
 8005688:	e0fe      	b.n	8005888 <HAL_SPI_Receive+0x242>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005690:	2b01      	cmp	r3, #1
 8005692:	d101      	bne.n	8005698 <HAL_SPI_Receive+0x52>
 8005694:	2302      	movs	r3, #2
 8005696:	e0f7      	b.n	8005888 <HAL_SPI_Receive+0x242>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056a0:	f7fb ffc6 	bl	8001630 <HAL_GetTick>
 80056a4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d002      	beq.n	80056b8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80056b2:	2302      	movs	r3, #2
 80056b4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80056b6:	e0de      	b.n	8005876 <HAL_SPI_Receive+0x230>
  }

  if ((pData == NULL) || (Size == 0U))
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d002      	beq.n	80056c4 <HAL_SPI_Receive+0x7e>
 80056be:	88fb      	ldrh	r3, [r7, #6]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d102      	bne.n	80056ca <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80056c8:	e0d5      	b.n	8005876 <HAL_SPI_Receive+0x230>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2204      	movs	r2, #4
 80056ce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	68ba      	ldr	r2, [r7, #8]
 80056dc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	88fa      	ldrh	r2, [r7, #6]
 80056e2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	88fa      	ldrh	r2, [r7, #6]
 80056ea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2200      	movs	r2, #0
 80056f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2200      	movs	r2, #0
 80056fe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2200      	movs	r2, #0
 8005704:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2200      	movs	r2, #0
 800570a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005714:	d908      	bls.n	8005728 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	6812      	ldr	r2, [r2, #0]
 800571e:	6852      	ldr	r2, [r2, #4]
 8005720:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005724:	605a      	str	r2, [r3, #4]
 8005726:	e007      	b.n	8005738 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68fa      	ldr	r2, [r7, #12]
 800572e:	6812      	ldr	r2, [r2, #0]
 8005730:	6852      	ldr	r2, [r2, #4]
 8005732:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005736:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005740:	d107      	bne.n	8005752 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68fa      	ldr	r2, [r7, #12]
 8005748:	6812      	ldr	r2, [r2, #0]
 800574a:	6812      	ldr	r2, [r2, #0]
 800574c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005750:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800575c:	2b40      	cmp	r3, #64	; 0x40
 800575e:	d007      	beq.n	8005770 <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	6812      	ldr	r2, [r2, #0]
 8005768:	6812      	ldr	r2, [r2, #0]
 800576a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800576e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005778:	d866      	bhi.n	8005848 <HAL_SPI_Receive+0x202>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800577a:	e02f      	b.n	80057dc <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f003 0301 	and.w	r3, r3, #1
 8005786:	2b01      	cmp	r3, #1
 8005788:	d116      	bne.n	80057b8 <HAL_SPI_Receive+0x172>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	6812      	ldr	r2, [r2, #0]
 8005792:	320c      	adds	r2, #12
 8005794:	7812      	ldrb	r2, [r2, #0]
 8005796:	b2d2      	uxtb	r2, r2
 8005798:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800579e:	1c5a      	adds	r2, r3, #1
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	3b01      	subs	r3, #1
 80057ae:	b29a      	uxth	r2, r3
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80057b6:	e011      	b.n	80057dc <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057b8:	f7fb ff3a 	bl	8001630 <HAL_GetTick>
 80057bc:	4602      	mov	r2, r0
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	1ad2      	subs	r2, r2, r3
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	429a      	cmp	r2, r3
 80057c6:	d303      	bcc.n	80057d0 <HAL_SPI_Receive+0x18a>
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ce:	d102      	bne.n	80057d6 <HAL_SPI_Receive+0x190>
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d102      	bne.n	80057dc <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 80057d6:	2303      	movs	r3, #3
 80057d8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80057da:	e04c      	b.n	8005876 <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d1c9      	bne.n	800577c <HAL_SPI_Receive+0x136>
 80057e8:	e034      	b.n	8005854 <HAL_SPI_Receive+0x20e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	f003 0301 	and.w	r3, r3, #1
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d115      	bne.n	8005824 <HAL_SPI_Receive+0x1de>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	6812      	ldr	r2, [r2, #0]
 8005800:	68d2      	ldr	r2, [r2, #12]
 8005802:	b292      	uxth	r2, r2
 8005804:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580a:	1c9a      	adds	r2, r3, #2
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005816:	b29b      	uxth	r3, r3
 8005818:	3b01      	subs	r3, #1
 800581a:	b29a      	uxth	r2, r3
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005822:	e011      	b.n	8005848 <HAL_SPI_Receive+0x202>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005824:	f7fb ff04 	bl	8001630 <HAL_GetTick>
 8005828:	4602      	mov	r2, r0
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	1ad2      	subs	r2, r2, r3
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	429a      	cmp	r2, r3
 8005832:	d303      	bcc.n	800583c <HAL_SPI_Receive+0x1f6>
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800583a:	d102      	bne.n	8005842 <HAL_SPI_Receive+0x1fc>
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d102      	bne.n	8005848 <HAL_SPI_Receive+0x202>
        {
          errorcode = HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005846:	e016      	b.n	8005876 <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800584e:	b29b      	uxth	r3, r3
 8005850:	2b00      	cmp	r3, #0
 8005852:	d1ca      	bne.n	80057ea <HAL_SPI_Receive+0x1a4>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005854:	693a      	ldr	r2, [r7, #16]
 8005856:	6839      	ldr	r1, [r7, #0]
 8005858:	68f8      	ldr	r0, [r7, #12]
 800585a:	f000 fb00 	bl	8005e5e <SPI_EndRxTransaction>
 800585e:	4603      	mov	r3, r0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d002      	beq.n	800586a <HAL_SPI_Receive+0x224>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2220      	movs	r2, #32
 8005868:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <HAL_SPI_Receive+0x230>
  {
    errorcode = HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2201      	movs	r2, #1
 800587a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005886:	7dfb      	ldrb	r3, [r7, #23]
}
 8005888:	4618      	mov	r0, r3
 800588a:	3718      	adds	r7, #24
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b08a      	sub	sp, #40	; 0x28
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
 800589c:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800589e:	2301      	movs	r3, #1
 80058a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80058a2:	2300      	movs	r3, #0
 80058a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d101      	bne.n	80058b6 <HAL_SPI_TransmitReceive+0x26>
 80058b2:	2302      	movs	r3, #2
 80058b4:	e1f8      	b.n	8005ca8 <HAL_SPI_TransmitReceive+0x418>
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2201      	movs	r2, #1
 80058ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058be:	f7fb feb7 	bl	8001630 <HAL_GetTick>
 80058c2:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80058ca:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80058d2:	887b      	ldrh	r3, [r7, #2]
 80058d4:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80058d6:	887b      	ldrh	r3, [r7, #2]
 80058d8:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80058da:	7efb      	ldrb	r3, [r7, #27]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d00e      	beq.n	80058fe <HAL_SPI_TransmitReceive+0x6e>
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058e6:	d106      	bne.n	80058f6 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d102      	bne.n	80058f6 <HAL_SPI_TransmitReceive+0x66>
 80058f0:	7efb      	ldrb	r3, [r7, #27]
 80058f2:	2b04      	cmp	r3, #4
 80058f4:	d003      	beq.n	80058fe <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80058f6:	2302      	movs	r3, #2
 80058f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80058fc:	e1ca      	b.n	8005c94 <HAL_SPI_TransmitReceive+0x404>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d005      	beq.n	8005910 <HAL_SPI_TransmitReceive+0x80>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d002      	beq.n	8005910 <HAL_SPI_TransmitReceive+0x80>
 800590a:	887b      	ldrh	r3, [r7, #2]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d103      	bne.n	8005918 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005916:	e1bd      	b.n	8005c94 <HAL_SPI_TransmitReceive+0x404>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800591e:	b2db      	uxtb	r3, r3
 8005920:	2b04      	cmp	r3, #4
 8005922:	d003      	beq.n	800592c <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2205      	movs	r2, #5
 8005928:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2200      	movs	r2, #0
 8005930:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	887a      	ldrh	r2, [r7, #2]
 800593c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	887a      	ldrh	r2, [r7, #2]
 8005944:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	68ba      	ldr	r2, [r7, #8]
 800594c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	887a      	ldrh	r2, [r7, #2]
 8005952:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	887a      	ldrh	r2, [r7, #2]
 8005958:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2200      	movs	r2, #0
 800595e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2200      	movs	r2, #0
 8005964:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800596e:	d802      	bhi.n	8005976 <HAL_SPI_TransmitReceive+0xe6>
 8005970:	8a3b      	ldrh	r3, [r7, #16]
 8005972:	2b01      	cmp	r3, #1
 8005974:	d908      	bls.n	8005988 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	6812      	ldr	r2, [r2, #0]
 800597e:	6852      	ldr	r2, [r2, #4]
 8005980:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005984:	605a      	str	r2, [r3, #4]
 8005986:	e007      	b.n	8005998 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	6812      	ldr	r2, [r2, #0]
 8005990:	6852      	ldr	r2, [r2, #4]
 8005992:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005996:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a2:	2b40      	cmp	r3, #64	; 0x40
 80059a4:	d007      	beq.n	80059b6 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68fa      	ldr	r2, [r7, #12]
 80059ac:	6812      	ldr	r2, [r2, #0]
 80059ae:	6812      	ldr	r2, [r2, #0]
 80059b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	68db      	ldr	r3, [r3, #12]
 80059ba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059be:	d97c      	bls.n	8005aba <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d002      	beq.n	80059ce <HAL_SPI_TransmitReceive+0x13e>
 80059c8:	8a7b      	ldrh	r3, [r7, #18]
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d169      	bne.n	8005aa2 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	68fa      	ldr	r2, [r7, #12]
 80059d4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059d6:	8812      	ldrh	r2, [r2, #0]
 80059d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059de:	1c9a      	adds	r2, r3, #2
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	3b01      	subs	r3, #1
 80059ec:	b29a      	uxth	r2, r3
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059f2:	e056      	b.n	8005aa2 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	f003 0302 	and.w	r3, r3, #2
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d11b      	bne.n	8005a3a <HAL_SPI_TransmitReceive+0x1aa>
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d016      	beq.n	8005a3a <HAL_SPI_TransmitReceive+0x1aa>
 8005a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d113      	bne.n	8005a3a <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005a1a:	8812      	ldrh	r2, [r2, #0]
 8005a1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a22:	1c9a      	adds	r2, r3, #2
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	b29a      	uxth	r2, r3
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005a36:	2300      	movs	r3, #0
 8005a38:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	f003 0301 	and.w	r3, r3, #1
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d11c      	bne.n	8005a82 <HAL_SPI_TransmitReceive+0x1f2>
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d016      	beq.n	8005a82 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a58:	68fa      	ldr	r2, [r7, #12]
 8005a5a:	6812      	ldr	r2, [r2, #0]
 8005a5c:	68d2      	ldr	r2, [r2, #12]
 8005a5e:	b292      	uxth	r2, r2
 8005a60:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a66:	1c9a      	adds	r2, r3, #2
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	3b01      	subs	r3, #1
 8005a76:	b29a      	uxth	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005a82:	f7fb fdd5 	bl	8001630 <HAL_GetTick>
 8005a86:	4602      	mov	r2, r0
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	1ad2      	subs	r2, r2, r3
 8005a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d307      	bcc.n	8005aa2 <HAL_SPI_TransmitReceive+0x212>
 8005a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a98:	d003      	beq.n	8005aa2 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005aa0:	e0f8      	b.n	8005c94 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d1a3      	bne.n	80059f4 <HAL_SPI_TransmitReceive+0x164>
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ab2:	b29b      	uxth	r3, r3
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d19d      	bne.n	80059f4 <HAL_SPI_TransmitReceive+0x164>
 8005ab8:	e0de      	b.n	8005c78 <HAL_SPI_TransmitReceive+0x3e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d003      	beq.n	8005aca <HAL_SPI_TransmitReceive+0x23a>
 8005ac2:	8a7b      	ldrh	r3, [r7, #18]
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	f040 80ca 	bne.w	8005c5e <HAL_SPI_TransmitReceive+0x3ce>
    {
      if (hspi->TxXferCount > 1U)
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d912      	bls.n	8005afa <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68fa      	ldr	r2, [r7, #12]
 8005ada:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005adc:	8812      	ldrh	r2, [r2, #0]
 8005ade:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ae4:	1c9a      	adds	r2, r3, #2
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	3b02      	subs	r3, #2
 8005af2:	b29a      	uxth	r2, r3
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005af8:	e0b1      	b.n	8005c5e <HAL_SPI_TransmitReceive+0x3ce>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	330c      	adds	r3, #12
 8005b00:	68fa      	ldr	r2, [r7, #12]
 8005b02:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b04:	7812      	ldrb	r2, [r2, #0]
 8005b06:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b0c:	1c5a      	adds	r2, r3, #1
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	3b01      	subs	r3, #1
 8005b1a:	b29a      	uxth	r2, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b20:	e09d      	b.n	8005c5e <HAL_SPI_TransmitReceive+0x3ce>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	f003 0302 	and.w	r3, r3, #2
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d134      	bne.n	8005b9a <HAL_SPI_TransmitReceive+0x30a>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b34:	b29b      	uxth	r3, r3
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d02f      	beq.n	8005b9a <HAL_SPI_TransmitReceive+0x30a>
 8005b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d12c      	bne.n	8005b9a <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d912      	bls.n	8005b70 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b52:	8812      	ldrh	r2, [r2, #0]
 8005b54:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b5a:	1c9a      	adds	r2, r3, #2
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b64:	b29b      	uxth	r3, r3
 8005b66:	3b02      	subs	r3, #2
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005b6e:	e012      	b.n	8005b96 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	330c      	adds	r3, #12
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b7a:	7812      	ldrb	r2, [r2, #0]
 8005b7c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b82:	1c5a      	adds	r2, r3, #1
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b8c:	b29b      	uxth	r3, r3
 8005b8e:	3b01      	subs	r3, #1
 8005b90:	b29a      	uxth	r2, r3
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b96:	2300      	movs	r3, #0
 8005b98:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	689b      	ldr	r3, [r3, #8]
 8005ba0:	f003 0301 	and.w	r3, r3, #1
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d147      	bne.n	8005c38 <HAL_SPI_TransmitReceive+0x3a8>
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d041      	beq.n	8005c38 <HAL_SPI_TransmitReceive+0x3a8>
      {
        if (hspi->RxXferCount > 1U)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d923      	bls.n	8005c08 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	6812      	ldr	r2, [r2, #0]
 8005bc8:	68d2      	ldr	r2, [r2, #12]
 8005bca:	b292      	uxth	r2, r2
 8005bcc:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd2:	1c9a      	adds	r2, r3, #2
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	3b02      	subs	r3, #2
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d81e      	bhi.n	8005c34 <HAL_SPI_TransmitReceive+0x3a4>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	68fa      	ldr	r2, [r7, #12]
 8005bfc:	6812      	ldr	r2, [r2, #0]
 8005bfe:	6852      	ldr	r2, [r2, #4]
 8005c00:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005c04:	605a      	str	r2, [r3, #4]
 8005c06:	e015      	b.n	8005c34 <HAL_SPI_TransmitReceive+0x3a4>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	6812      	ldr	r2, [r2, #0]
 8005c10:	320c      	adds	r2, #12
 8005c12:	7812      	ldrb	r2, [r2, #0]
 8005c14:	b2d2      	uxtb	r2, r2
 8005c16:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c1c:	1c5a      	adds	r2, r3, #1
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c28:	b29b      	uxth	r3, r3
 8005c2a:	3b01      	subs	r3, #1
 8005c2c:	b29a      	uxth	r2, r3
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c34:	2301      	movs	r3, #1
 8005c36:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005c38:	f7fb fcfa 	bl	8001630 <HAL_GetTick>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	1ad2      	subs	r2, r2, r3
 8005c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d303      	bcc.n	8005c50 <HAL_SPI_TransmitReceive+0x3c0>
 8005c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c4e:	d102      	bne.n	8005c56 <HAL_SPI_TransmitReceive+0x3c6>
 8005c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d103      	bne.n	8005c5e <HAL_SPI_TransmitReceive+0x3ce>
      {
        errorcode = HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005c5c:	e01a      	b.n	8005c94 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	f47f af5c 	bne.w	8005b22 <HAL_SPI_TransmitReceive+0x292>
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c70:	b29b      	uxth	r3, r3
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	f47f af55 	bne.w	8005b22 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c78:	69fa      	ldr	r2, [r7, #28]
 8005c7a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f000 f946 	bl	8005f0e <SPI_EndRxTxTransaction>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d005      	beq.n	8005c94 <HAL_SPI_TransmitReceive+0x404>
  {
    errorcode = HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2220      	movs	r2, #32
 8005c92:	661a      	str	r2, [r3, #96]	; 0x60
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2201      	movs	r2, #1
 8005c98:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005ca4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3728      	adds	r7, #40	; 0x28
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	603b      	str	r3, [r7, #0]
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cc0:	e04c      	b.n	8005d5c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cc8:	d048      	beq.n	8005d5c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005cca:	f7fb fcb1 	bl	8001630 <HAL_GetTick>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	69bb      	ldr	r3, [r7, #24]
 8005cd2:	1ad2      	subs	r2, r2, r3
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d202      	bcs.n	8005ce0 <SPI_WaitFlagStateUntilTimeout+0x30>
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d13d      	bne.n	8005d5c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	68fa      	ldr	r2, [r7, #12]
 8005ce6:	6812      	ldr	r2, [r2, #0]
 8005ce8:	6852      	ldr	r2, [r2, #4]
 8005cea:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005cee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005cf8:	d111      	bne.n	8005d1e <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d02:	d004      	beq.n	8005d0e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d0c:	d107      	bne.n	8005d1e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68fa      	ldr	r2, [r7, #12]
 8005d14:	6812      	ldr	r2, [r2, #0]
 8005d16:	6812      	ldr	r2, [r2, #0]
 8005d18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d1c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d26:	d10f      	bne.n	8005d48 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	68fa      	ldr	r2, [r7, #12]
 8005d2e:	6812      	ldr	r2, [r2, #0]
 8005d30:	6812      	ldr	r2, [r2, #0]
 8005d32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d36:	601a      	str	r2, [r3, #0]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68fa      	ldr	r2, [r7, #12]
 8005d3e:	6812      	ldr	r2, [r2, #0]
 8005d40:	6812      	ldr	r2, [r2, #0]
 8005d42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d46:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005d58:	2303      	movs	r3, #3
 8005d5a:	e00f      	b.n	8005d7c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	689a      	ldr	r2, [r3, #8]
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	401a      	ands	r2, r3
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	bf0c      	ite	eq
 8005d6c:	2301      	moveq	r3, #1
 8005d6e:	2300      	movne	r3, #0
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	461a      	mov	r2, r3
 8005d74:	79fb      	ldrb	r3, [r7, #7]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d1a3      	bne.n	8005cc2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005d7a:	2300      	movs	r3, #0
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3710      	adds	r7, #16
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b084      	sub	sp, #16
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
 8005d90:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8005d92:	e057      	b.n	8005e44 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005d94:	68bb      	ldr	r3, [r7, #8]
 8005d96:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005d9a:	d106      	bne.n	8005daa <SPI_WaitFifoStateUntilTimeout+0x26>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d103      	bne.n	8005daa <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	330c      	adds	r3, #12
 8005da8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005db0:	d048      	beq.n	8005e44 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005db2:	f7fb fc3d 	bl	8001630 <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	69bb      	ldr	r3, [r7, #24]
 8005dba:	1ad2      	subs	r2, r2, r3
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d202      	bcs.n	8005dc8 <SPI_WaitFifoStateUntilTimeout+0x44>
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d13d      	bne.n	8005e44 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	68fa      	ldr	r2, [r7, #12]
 8005dce:	6812      	ldr	r2, [r2, #0]
 8005dd0:	6852      	ldr	r2, [r2, #4]
 8005dd2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005dd6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005de0:	d111      	bne.n	8005e06 <SPI_WaitFifoStateUntilTimeout+0x82>
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dea:	d004      	beq.n	8005df6 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005df4:	d107      	bne.n	8005e06 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	6812      	ldr	r2, [r2, #0]
 8005dfe:	6812      	ldr	r2, [r2, #0]
 8005e00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e04:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e0e:	d10f      	bne.n	8005e30 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	6812      	ldr	r2, [r2, #0]
 8005e18:	6812      	ldr	r2, [r2, #0]
 8005e1a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e1e:	601a      	str	r2, [r3, #0]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68fa      	ldr	r2, [r7, #12]
 8005e26:	6812      	ldr	r2, [r2, #0]
 8005e28:	6812      	ldr	r2, [r2, #0]
 8005e2a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e2e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2201      	movs	r2, #1
 8005e34:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005e40:	2303      	movs	r3, #3
 8005e42:	e008      	b.n	8005e56 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	689a      	ldr	r2, [r3, #8]
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	401a      	ands	r2, r3
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d19f      	bne.n	8005d94 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8005e54:	2300      	movs	r3, #0
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3710      	adds	r7, #16
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}

08005e5e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005e5e:	b580      	push	{r7, lr}
 8005e60:	b086      	sub	sp, #24
 8005e62:	af02      	add	r7, sp, #8
 8005e64:	60f8      	str	r0, [r7, #12]
 8005e66:	60b9      	str	r1, [r7, #8]
 8005e68:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e72:	d111      	bne.n	8005e98 <SPI_EndRxTransaction+0x3a>
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e7c:	d004      	beq.n	8005e88 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e86:	d107      	bne.n	8005e98 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	6812      	ldr	r2, [r2, #0]
 8005e90:	6812      	ldr	r2, [r2, #0]
 8005e92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e96:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	9300      	str	r3, [sp, #0]
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	2180      	movs	r1, #128	; 0x80
 8005ea2:	68f8      	ldr	r0, [r7, #12]
 8005ea4:	f7ff ff04 	bl	8005cb0 <SPI_WaitFlagStateUntilTimeout>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d007      	beq.n	8005ebe <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005eb2:	f043 0220 	orr.w	r2, r3, #32
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e023      	b.n	8005f06 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ec6:	d11d      	bne.n	8005f04 <SPI_EndRxTransaction+0xa6>
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ed0:	d004      	beq.n	8005edc <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005eda:	d113      	bne.n	8005f04 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	9300      	str	r3, [sp, #0]
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005ee8:	68f8      	ldr	r0, [r7, #12]
 8005eea:	f7ff ff4b 	bl	8005d84 <SPI_WaitFifoStateUntilTimeout>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d007      	beq.n	8005f04 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ef8:	f043 0220 	orr.w	r2, r3, #32
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005f00:	2303      	movs	r3, #3
 8005f02:	e000      	b.n	8005f06 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005f04:	2300      	movs	r3, #0
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b086      	sub	sp, #24
 8005f12:	af02      	add	r7, sp, #8
 8005f14:	60f8      	str	r0, [r7, #12]
 8005f16:	60b9      	str	r1, [r7, #8]
 8005f18:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	9300      	str	r3, [sp, #0]
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005f26:	68f8      	ldr	r0, [r7, #12]
 8005f28:	f7ff ff2c 	bl	8005d84 <SPI_WaitFifoStateUntilTimeout>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d007      	beq.n	8005f42 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f36:	f043 0220 	orr.w	r2, r3, #32
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005f3e:	2303      	movs	r3, #3
 8005f40:	e027      	b.n	8005f92 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	9300      	str	r3, [sp, #0]
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	2180      	movs	r1, #128	; 0x80
 8005f4c:	68f8      	ldr	r0, [r7, #12]
 8005f4e:	f7ff feaf 	bl	8005cb0 <SPI_WaitFlagStateUntilTimeout>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d007      	beq.n	8005f68 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f5c:	f043 0220 	orr.w	r2, r3, #32
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005f64:	2303      	movs	r3, #3
 8005f66:	e014      	b.n	8005f92 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	9300      	str	r3, [sp, #0]
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005f74:	68f8      	ldr	r0, [r7, #12]
 8005f76:	f7ff ff05 	bl	8005d84 <SPI_WaitFifoStateUntilTimeout>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d007      	beq.n	8005f90 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f84:	f043 0220 	orr.w	r2, r3, #32
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005f8c:	2303      	movs	r3, #3
 8005f8e:	e000      	b.n	8005f92 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3710      	adds	r7, #16
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}

08005f9a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f9a:	b580      	push	{r7, lr}
 8005f9c:	b082      	sub	sp, #8
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d101      	bne.n	8005fac <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	e01d      	b.n	8005fe8 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d106      	bne.n	8005fc6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f009 fc3f 	bl	800f844 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2202      	movs	r2, #2
 8005fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	3304      	adds	r3, #4
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	4610      	mov	r0, r2
 8005fda:	f000 fdcf 	bl	8006b7c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3708      	adds	r7, #8
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}

08005ff0 <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b082      	sub	sp, #8
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	6a1a      	ldr	r2, [r3, #32]
 8006006:	f241 1311 	movw	r3, #4369	; 0x1111
 800600a:	4013      	ands	r3, r2
 800600c:	2b00      	cmp	r3, #0
 800600e:	d10f      	bne.n	8006030 <HAL_TIM_Base_DeInit+0x40>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	6a1a      	ldr	r2, [r3, #32]
 8006016:	f240 4344 	movw	r3, #1092	; 0x444
 800601a:	4013      	ands	r3, r2
 800601c:	2b00      	cmp	r3, #0
 800601e:	d107      	bne.n	8006030 <HAL_TIM_Base_DeInit+0x40>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	6812      	ldr	r2, [r2, #0]
 8006028:	6812      	ldr	r2, [r2, #0]
 800602a:	f022 0201 	bic.w	r2, r2, #1
 800602e:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f009 fc6b 	bl	800f90c <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006046:	2300      	movs	r3, #0
}
 8006048:	4618      	mov	r0, r3
 800604a:	3708      	adds	r7, #8
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}

08006050 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2202      	movs	r2, #2
 800605c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	6a1a      	ldr	r2, [r3, #32]
 8006066:	f241 1311 	movw	r3, #4369	; 0x1111
 800606a:	4013      	ands	r3, r2
 800606c:	2b00      	cmp	r3, #0
 800606e:	d10f      	bne.n	8006090 <HAL_TIM_Base_Stop+0x40>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	6a1a      	ldr	r2, [r3, #32]
 8006076:	f240 4344 	movw	r3, #1092	; 0x444
 800607a:	4013      	ands	r3, r2
 800607c:	2b00      	cmp	r3, #0
 800607e:	d107      	bne.n	8006090 <HAL_TIM_Base_Stop+0x40>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	6812      	ldr	r2, [r2, #0]
 8006088:	6812      	ldr	r2, [r2, #0]
 800608a:	f022 0201 	bic.w	r2, r2, #1
 800608e:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	370c      	adds	r7, #12
 800609e:	46bd      	mov	sp, r7
 80060a0:	bc80      	pop	{r7}
 80060a2:	4770      	bx	lr

080060a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	6812      	ldr	r2, [r2, #0]
 80060b4:	68d2      	ldr	r2, [r2, #12]
 80060b6:	f042 0201 	orr.w	r2, r2, #1
 80060ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	689a      	ldr	r2, [r3, #8]
 80060c2:	4b0c      	ldr	r3, [pc, #48]	; (80060f4 <HAL_TIM_Base_Start_IT+0x50>)
 80060c4:	4013      	ands	r3, r2
 80060c6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2b06      	cmp	r3, #6
 80060cc:	d00b      	beq.n	80060e6 <HAL_TIM_Base_Start_IT+0x42>
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060d4:	d007      	beq.n	80060e6 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	6812      	ldr	r2, [r2, #0]
 80060de:	6812      	ldr	r2, [r2, #0]
 80060e0:	f042 0201 	orr.w	r2, r2, #1
 80060e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3714      	adds	r7, #20
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bc80      	pop	{r7}
 80060f0:	4770      	bx	lr
 80060f2:	bf00      	nop
 80060f4:	00010007 	.word	0x00010007

080060f8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	687a      	ldr	r2, [r7, #4]
 8006106:	6812      	ldr	r2, [r2, #0]
 8006108:	68d2      	ldr	r2, [r2, #12]
 800610a:	f022 0201 	bic.w	r2, r2, #1
 800610e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	6a1a      	ldr	r2, [r3, #32]
 8006116:	f241 1311 	movw	r3, #4369	; 0x1111
 800611a:	4013      	ands	r3, r2
 800611c:	2b00      	cmp	r3, #0
 800611e:	d10f      	bne.n	8006140 <HAL_TIM_Base_Stop_IT+0x48>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	6a1a      	ldr	r2, [r3, #32]
 8006126:	f240 4344 	movw	r3, #1092	; 0x444
 800612a:	4013      	ands	r3, r2
 800612c:	2b00      	cmp	r3, #0
 800612e:	d107      	bne.n	8006140 <HAL_TIM_Base_Stop_IT+0x48>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	6812      	ldr	r2, [r2, #0]
 8006138:	6812      	ldr	r2, [r2, #0]
 800613a:	f022 0201 	bic.w	r2, r2, #1
 800613e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006140:	2300      	movs	r3, #0
}
 8006142:	4618      	mov	r0, r3
 8006144:	370c      	adds	r7, #12
 8006146:	46bd      	mov	sp, r7
 8006148:	bc80      	pop	{r7}
 800614a:	4770      	bx	lr

0800614c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b082      	sub	sp, #8
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d101      	bne.n	800615e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e01d      	b.n	800619a <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006164:	b2db      	uxtb	r3, r3
 8006166:	2b00      	cmp	r3, #0
 8006168:	d106      	bne.n	8006178 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f000 f815 	bl	80061a2 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2202      	movs	r2, #2
 800617c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681a      	ldr	r2, [r3, #0]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	3304      	adds	r3, #4
 8006188:	4619      	mov	r1, r3
 800618a:	4610      	mov	r0, r2
 800618c:	f000 fcf6 	bl	8006b7c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006198:	2300      	movs	r3, #0
}
 800619a:	4618      	mov	r0, r3
 800619c:	3708      	adds	r7, #8
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}

080061a2 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80061a2:	b480      	push	{r7}
 80061a4:	b083      	sub	sp, #12
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80061aa:	bf00      	nop
 80061ac:	370c      	adds	r7, #12
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bc80      	pop	{r7}
 80061b2:	4770      	bx	lr

080061b4 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b084      	sub	sp, #16
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	2b0c      	cmp	r3, #12
 80061c2:	d841      	bhi.n	8006248 <HAL_TIM_OC_Start_IT+0x94>
 80061c4:	a201      	add	r2, pc, #4	; (adr r2, 80061cc <HAL_TIM_OC_Start_IT+0x18>)
 80061c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ca:	bf00      	nop
 80061cc:	08006201 	.word	0x08006201
 80061d0:	08006249 	.word	0x08006249
 80061d4:	08006249 	.word	0x08006249
 80061d8:	08006249 	.word	0x08006249
 80061dc:	08006213 	.word	0x08006213
 80061e0:	08006249 	.word	0x08006249
 80061e4:	08006249 	.word	0x08006249
 80061e8:	08006249 	.word	0x08006249
 80061ec:	08006225 	.word	0x08006225
 80061f0:	08006249 	.word	0x08006249
 80061f4:	08006249 	.word	0x08006249
 80061f8:	08006249 	.word	0x08006249
 80061fc:	08006237 	.word	0x08006237
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	687a      	ldr	r2, [r7, #4]
 8006206:	6812      	ldr	r2, [r2, #0]
 8006208:	68d2      	ldr	r2, [r2, #12]
 800620a:	f042 0202 	orr.w	r2, r2, #2
 800620e:	60da      	str	r2, [r3, #12]
      break;
 8006210:	e01b      	b.n	800624a <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	687a      	ldr	r2, [r7, #4]
 8006218:	6812      	ldr	r2, [r2, #0]
 800621a:	68d2      	ldr	r2, [r2, #12]
 800621c:	f042 0204 	orr.w	r2, r2, #4
 8006220:	60da      	str	r2, [r3, #12]
      break;
 8006222:	e012      	b.n	800624a <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	6812      	ldr	r2, [r2, #0]
 800622c:	68d2      	ldr	r2, [r2, #12]
 800622e:	f042 0208 	orr.w	r2, r2, #8
 8006232:	60da      	str	r2, [r3, #12]
      break;
 8006234:	e009      	b.n	800624a <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	687a      	ldr	r2, [r7, #4]
 800623c:	6812      	ldr	r2, [r2, #0]
 800623e:	68d2      	ldr	r2, [r2, #12]
 8006240:	f042 0210 	orr.w	r2, r2, #16
 8006244:	60da      	str	r2, [r3, #12]
      break;
 8006246:	e000      	b.n	800624a <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8006248:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2201      	movs	r2, #1
 8006250:	6839      	ldr	r1, [r7, #0]
 8006252:	4618      	mov	r0, r3
 8006254:	f001 fa37 	bl	80076c6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a1e      	ldr	r2, [pc, #120]	; (80062d8 <HAL_TIM_OC_Start_IT+0x124>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d013      	beq.n	800628a <HAL_TIM_OC_Start_IT+0xd6>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a1d      	ldr	r2, [pc, #116]	; (80062dc <HAL_TIM_OC_Start_IT+0x128>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d00e      	beq.n	800628a <HAL_TIM_OC_Start_IT+0xd6>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a1b      	ldr	r2, [pc, #108]	; (80062e0 <HAL_TIM_OC_Start_IT+0x12c>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d009      	beq.n	800628a <HAL_TIM_OC_Start_IT+0xd6>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a1a      	ldr	r2, [pc, #104]	; (80062e4 <HAL_TIM_OC_Start_IT+0x130>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d004      	beq.n	800628a <HAL_TIM_OC_Start_IT+0xd6>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a18      	ldr	r2, [pc, #96]	; (80062e8 <HAL_TIM_OC_Start_IT+0x134>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d101      	bne.n	800628e <HAL_TIM_OC_Start_IT+0xda>
 800628a:	2301      	movs	r3, #1
 800628c:	e000      	b.n	8006290 <HAL_TIM_OC_Start_IT+0xdc>
 800628e:	2300      	movs	r3, #0
 8006290:	2b00      	cmp	r3, #0
 8006292:	d007      	beq.n	80062a4 <HAL_TIM_OC_Start_IT+0xf0>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	6812      	ldr	r2, [r2, #0]
 800629c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800629e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80062a2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	689a      	ldr	r2, [r3, #8]
 80062aa:	4b10      	ldr	r3, [pc, #64]	; (80062ec <HAL_TIM_OC_Start_IT+0x138>)
 80062ac:	4013      	ands	r3, r2
 80062ae:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2b06      	cmp	r3, #6
 80062b4:	d00b      	beq.n	80062ce <HAL_TIM_OC_Start_IT+0x11a>
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062bc:	d007      	beq.n	80062ce <HAL_TIM_OC_Start_IT+0x11a>
  {
    __HAL_TIM_ENABLE(htim);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	687a      	ldr	r2, [r7, #4]
 80062c4:	6812      	ldr	r2, [r2, #0]
 80062c6:	6812      	ldr	r2, [r2, #0]
 80062c8:	f042 0201 	orr.w	r2, r2, #1
 80062cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062ce:	2300      	movs	r3, #0
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3710      	adds	r7, #16
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	40012c00 	.word	0x40012c00
 80062dc:	40013400 	.word	0x40013400
 80062e0:	40014000 	.word	0x40014000
 80062e4:	40014400 	.word	0x40014400
 80062e8:	40014800 	.word	0x40014800
 80062ec:	00010007 	.word	0x00010007

080062f0 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b082      	sub	sp, #8
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	2b0c      	cmp	r3, #12
 80062fe:	d841      	bhi.n	8006384 <HAL_TIM_OC_Stop_IT+0x94>
 8006300:	a201      	add	r2, pc, #4	; (adr r2, 8006308 <HAL_TIM_OC_Stop_IT+0x18>)
 8006302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006306:	bf00      	nop
 8006308:	0800633d 	.word	0x0800633d
 800630c:	08006385 	.word	0x08006385
 8006310:	08006385 	.word	0x08006385
 8006314:	08006385 	.word	0x08006385
 8006318:	0800634f 	.word	0x0800634f
 800631c:	08006385 	.word	0x08006385
 8006320:	08006385 	.word	0x08006385
 8006324:	08006385 	.word	0x08006385
 8006328:	08006361 	.word	0x08006361
 800632c:	08006385 	.word	0x08006385
 8006330:	08006385 	.word	0x08006385
 8006334:	08006385 	.word	0x08006385
 8006338:	08006373 	.word	0x08006373
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	6812      	ldr	r2, [r2, #0]
 8006344:	68d2      	ldr	r2, [r2, #12]
 8006346:	f022 0202 	bic.w	r2, r2, #2
 800634a:	60da      	str	r2, [r3, #12]
      break;
 800634c:	e01b      	b.n	8006386 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	6812      	ldr	r2, [r2, #0]
 8006356:	68d2      	ldr	r2, [r2, #12]
 8006358:	f022 0204 	bic.w	r2, r2, #4
 800635c:	60da      	str	r2, [r3, #12]
      break;
 800635e:	e012      	b.n	8006386 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	6812      	ldr	r2, [r2, #0]
 8006368:	68d2      	ldr	r2, [r2, #12]
 800636a:	f022 0208 	bic.w	r2, r2, #8
 800636e:	60da      	str	r2, [r3, #12]
      break;
 8006370:	e009      	b.n	8006386 <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	687a      	ldr	r2, [r7, #4]
 8006378:	6812      	ldr	r2, [r2, #0]
 800637a:	68d2      	ldr	r2, [r2, #12]
 800637c:	f022 0210 	bic.w	r2, r2, #16
 8006380:	60da      	str	r2, [r3, #12]
      break;
 8006382:	e000      	b.n	8006386 <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8006384:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	2200      	movs	r2, #0
 800638c:	6839      	ldr	r1, [r7, #0]
 800638e:	4618      	mov	r0, r3
 8006390:	f001 f999 	bl	80076c6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a28      	ldr	r2, [pc, #160]	; (800643c <HAL_TIM_OC_Stop_IT+0x14c>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d013      	beq.n	80063c6 <HAL_TIM_OC_Stop_IT+0xd6>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a27      	ldr	r2, [pc, #156]	; (8006440 <HAL_TIM_OC_Stop_IT+0x150>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d00e      	beq.n	80063c6 <HAL_TIM_OC_Stop_IT+0xd6>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a25      	ldr	r2, [pc, #148]	; (8006444 <HAL_TIM_OC_Stop_IT+0x154>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d009      	beq.n	80063c6 <HAL_TIM_OC_Stop_IT+0xd6>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4a24      	ldr	r2, [pc, #144]	; (8006448 <HAL_TIM_OC_Stop_IT+0x158>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d004      	beq.n	80063c6 <HAL_TIM_OC_Stop_IT+0xd6>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	4a22      	ldr	r2, [pc, #136]	; (800644c <HAL_TIM_OC_Stop_IT+0x15c>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d101      	bne.n	80063ca <HAL_TIM_OC_Stop_IT+0xda>
 80063c6:	2301      	movs	r3, #1
 80063c8:	e000      	b.n	80063cc <HAL_TIM_OC_Stop_IT+0xdc>
 80063ca:	2300      	movs	r3, #0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d017      	beq.n	8006400 <HAL_TIM_OC_Stop_IT+0x110>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	6a1a      	ldr	r2, [r3, #32]
 80063d6:	f241 1311 	movw	r3, #4369	; 0x1111
 80063da:	4013      	ands	r3, r2
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d10f      	bne.n	8006400 <HAL_TIM_OC_Stop_IT+0x110>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	6a1a      	ldr	r2, [r3, #32]
 80063e6:	f240 4344 	movw	r3, #1092	; 0x444
 80063ea:	4013      	ands	r3, r2
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d107      	bne.n	8006400 <HAL_TIM_OC_Stop_IT+0x110>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	687a      	ldr	r2, [r7, #4]
 80063f6:	6812      	ldr	r2, [r2, #0]
 80063f8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80063fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80063fe:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	6a1a      	ldr	r2, [r3, #32]
 8006406:	f241 1311 	movw	r3, #4369	; 0x1111
 800640a:	4013      	ands	r3, r2
 800640c:	2b00      	cmp	r3, #0
 800640e:	d10f      	bne.n	8006430 <HAL_TIM_OC_Stop_IT+0x140>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	6a1a      	ldr	r2, [r3, #32]
 8006416:	f240 4344 	movw	r3, #1092	; 0x444
 800641a:	4013      	ands	r3, r2
 800641c:	2b00      	cmp	r3, #0
 800641e:	d107      	bne.n	8006430 <HAL_TIM_OC_Stop_IT+0x140>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	6812      	ldr	r2, [r2, #0]
 8006428:	6812      	ldr	r2, [r2, #0]
 800642a:	f022 0201 	bic.w	r2, r2, #1
 800642e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006430:	2300      	movs	r3, #0
}
 8006432:	4618      	mov	r0, r3
 8006434:	3708      	adds	r7, #8
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
 800643a:	bf00      	nop
 800643c:	40012c00 	.word	0x40012c00
 8006440:	40013400 	.word	0x40013400
 8006444:	40014000 	.word	0x40014000
 8006448:	40014400 	.word	0x40014400
 800644c:	40014800 	.word	0x40014800

08006450 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b082      	sub	sp, #8
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d101      	bne.n	8006462 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e01d      	b.n	800649e <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006468:	b2db      	uxtb	r3, r3
 800646a:	2b00      	cmp	r3, #0
 800646c:	d106      	bne.n	800647c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	2200      	movs	r2, #0
 8006472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 f815 	bl	80064a6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	2202      	movs	r2, #2
 8006480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	3304      	adds	r3, #4
 800648c:	4619      	mov	r1, r3
 800648e:	4610      	mov	r0, r2
 8006490:	f000 fb74 	bl	8006b7c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2201      	movs	r2, #1
 8006498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800649c:	2300      	movs	r3, #0
}
 800649e:	4618      	mov	r0, r3
 80064a0:	3708      	adds	r7, #8
 80064a2:	46bd      	mov	sp, r7
 80064a4:	bd80      	pop	{r7, pc}

080064a6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80064a6:	b480      	push	{r7}
 80064a8:	b083      	sub	sp, #12
 80064aa:	af00      	add	r7, sp, #0
 80064ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80064ae:	bf00      	nop
 80064b0:	370c      	adds	r7, #12
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bc80      	pop	{r7}
 80064b6:	4770      	bx	lr

080064b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	691b      	ldr	r3, [r3, #16]
 80064c6:	f003 0302 	and.w	r3, r3, #2
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d122      	bne.n	8006514 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	f003 0302 	and.w	r3, r3, #2
 80064d8:	2b02      	cmp	r3, #2
 80064da:	d11b      	bne.n	8006514 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f06f 0202 	mvn.w	r2, #2
 80064e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2201      	movs	r2, #1
 80064ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	699b      	ldr	r3, [r3, #24]
 80064f2:	f003 0303 	and.w	r3, r3, #3
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d003      	beq.n	8006502 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 fb23 	bl	8006b46 <HAL_TIM_IC_CaptureCallback>
 8006500:	e005      	b.n	800650e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	f000 fb16 	bl	8006b34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f000 fb25 	bl	8006b58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2200      	movs	r2, #0
 8006512:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	691b      	ldr	r3, [r3, #16]
 800651a:	f003 0304 	and.w	r3, r3, #4
 800651e:	2b04      	cmp	r3, #4
 8006520:	d122      	bne.n	8006568 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	f003 0304 	and.w	r3, r3, #4
 800652c:	2b04      	cmp	r3, #4
 800652e:	d11b      	bne.n	8006568 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f06f 0204 	mvn.w	r2, #4
 8006538:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2202      	movs	r2, #2
 800653e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	699b      	ldr	r3, [r3, #24]
 8006546:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800654a:	2b00      	cmp	r3, #0
 800654c:	d003      	beq.n	8006556 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 faf9 	bl	8006b46 <HAL_TIM_IC_CaptureCallback>
 8006554:	e005      	b.n	8006562 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f000 faec 	bl	8006b34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800655c:	6878      	ldr	r0, [r7, #4]
 800655e:	f000 fafb 	bl	8006b58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2200      	movs	r2, #0
 8006566:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	f003 0308 	and.w	r3, r3, #8
 8006572:	2b08      	cmp	r3, #8
 8006574:	d122      	bne.n	80065bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	68db      	ldr	r3, [r3, #12]
 800657c:	f003 0308 	and.w	r3, r3, #8
 8006580:	2b08      	cmp	r3, #8
 8006582:	d11b      	bne.n	80065bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f06f 0208 	mvn.w	r2, #8
 800658c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2204      	movs	r2, #4
 8006592:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	69db      	ldr	r3, [r3, #28]
 800659a:	f003 0303 	and.w	r3, r3, #3
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d003      	beq.n	80065aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f000 facf 	bl	8006b46 <HAL_TIM_IC_CaptureCallback>
 80065a8:	e005      	b.n	80065b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f000 fac2 	bl	8006b34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f000 fad1 	bl	8006b58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	691b      	ldr	r3, [r3, #16]
 80065c2:	f003 0310 	and.w	r3, r3, #16
 80065c6:	2b10      	cmp	r3, #16
 80065c8:	d122      	bne.n	8006610 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	68db      	ldr	r3, [r3, #12]
 80065d0:	f003 0310 	and.w	r3, r3, #16
 80065d4:	2b10      	cmp	r3, #16
 80065d6:	d11b      	bne.n	8006610 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f06f 0210 	mvn.w	r2, #16
 80065e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2208      	movs	r2, #8
 80065e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	69db      	ldr	r3, [r3, #28]
 80065ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d003      	beq.n	80065fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f000 faa5 	bl	8006b46 <HAL_TIM_IC_CaptureCallback>
 80065fc:	e005      	b.n	800660a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f000 fa98 	bl	8006b34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f000 faa7 	bl	8006b58 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2200      	movs	r2, #0
 800660e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	691b      	ldr	r3, [r3, #16]
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b01      	cmp	r3, #1
 800661c:	d10e      	bne.n	800663c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	f003 0301 	and.w	r3, r3, #1
 8006628:	2b01      	cmp	r3, #1
 800662a:	d107      	bne.n	800663c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f06f 0201 	mvn.w	r2, #1
 8006634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f000 fa73 	bl	8006b22 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	691b      	ldr	r3, [r3, #16]
 8006642:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006646:	2b80      	cmp	r3, #128	; 0x80
 8006648:	d10e      	bne.n	8006668 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	68db      	ldr	r3, [r3, #12]
 8006650:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006654:	2b80      	cmp	r3, #128	; 0x80
 8006656:	d107      	bne.n	8006668 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f001 f937 	bl	80078d6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006672:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006676:	d10e      	bne.n	8006696 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68db      	ldr	r3, [r3, #12]
 800667e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006682:	2b80      	cmp	r3, #128	; 0x80
 8006684:	d107      	bne.n	8006696 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800668e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f001 f929 	bl	80078e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	691b      	ldr	r3, [r3, #16]
 800669c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066a0:	2b40      	cmp	r3, #64	; 0x40
 80066a2:	d10e      	bne.n	80066c2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	68db      	ldr	r3, [r3, #12]
 80066aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ae:	2b40      	cmp	r3, #64	; 0x40
 80066b0:	d107      	bne.n	80066c2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80066ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f000 fa54 	bl	8006b6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	691b      	ldr	r3, [r3, #16]
 80066c8:	f003 0320 	and.w	r3, r3, #32
 80066cc:	2b20      	cmp	r3, #32
 80066ce:	d10e      	bne.n	80066ee <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	68db      	ldr	r3, [r3, #12]
 80066d6:	f003 0320 	and.w	r3, r3, #32
 80066da:	2b20      	cmp	r3, #32
 80066dc:	d107      	bne.n	80066ee <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f06f 0220 	mvn.w	r2, #32
 80066e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f001 f8eb 	bl	80078c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066ee:	bf00      	nop
 80066f0:	3708      	adds	r7, #8
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}
	...

080066f8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b084      	sub	sp, #16
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	60b9      	str	r1, [r7, #8]
 8006702:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800670a:	2b01      	cmp	r3, #1
 800670c:	d101      	bne.n	8006712 <HAL_TIM_OC_ConfigChannel+0x1a>
 800670e:	2302      	movs	r3, #2
 8006710:	e06c      	b.n	80067ec <HAL_TIM_OC_ConfigChannel+0xf4>
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2201      	movs	r2, #1
 8006716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2202      	movs	r2, #2
 800671e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2b14      	cmp	r3, #20
 8006726:	d857      	bhi.n	80067d8 <HAL_TIM_OC_ConfigChannel+0xe0>
 8006728:	a201      	add	r2, pc, #4	; (adr r2, 8006730 <HAL_TIM_OC_ConfigChannel+0x38>)
 800672a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800672e:	bf00      	nop
 8006730:	08006785 	.word	0x08006785
 8006734:	080067d9 	.word	0x080067d9
 8006738:	080067d9 	.word	0x080067d9
 800673c:	080067d9 	.word	0x080067d9
 8006740:	08006793 	.word	0x08006793
 8006744:	080067d9 	.word	0x080067d9
 8006748:	080067d9 	.word	0x080067d9
 800674c:	080067d9 	.word	0x080067d9
 8006750:	080067a1 	.word	0x080067a1
 8006754:	080067d9 	.word	0x080067d9
 8006758:	080067d9 	.word	0x080067d9
 800675c:	080067d9 	.word	0x080067d9
 8006760:	080067af 	.word	0x080067af
 8006764:	080067d9 	.word	0x080067d9
 8006768:	080067d9 	.word	0x080067d9
 800676c:	080067d9 	.word	0x080067d9
 8006770:	080067bd 	.word	0x080067bd
 8006774:	080067d9 	.word	0x080067d9
 8006778:	080067d9 	.word	0x080067d9
 800677c:	080067d9 	.word	0x080067d9
 8006780:	080067cb 	.word	0x080067cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	68b9      	ldr	r1, [r7, #8]
 800678a:	4618      	mov	r0, r3
 800678c:	f000 fa8e 	bl	8006cac <TIM_OC1_SetConfig>
      break;
 8006790:	e023      	b.n	80067da <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	68b9      	ldr	r1, [r7, #8]
 8006798:	4618      	mov	r0, r3
 800679a:	f000 fb17 	bl	8006dcc <TIM_OC2_SetConfig>
      break;
 800679e:	e01c      	b.n	80067da <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	68b9      	ldr	r1, [r7, #8]
 80067a6:	4618      	mov	r0, r3
 80067a8:	f000 fb98 	bl	8006edc <TIM_OC3_SetConfig>
      break;
 80067ac:	e015      	b.n	80067da <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	68b9      	ldr	r1, [r7, #8]
 80067b4:	4618      	mov	r0, r3
 80067b6:	f000 fc19 	bl	8006fec <TIM_OC4_SetConfig>
      break;
 80067ba:	e00e      	b.n	80067da <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	68b9      	ldr	r1, [r7, #8]
 80067c2:	4618      	mov	r0, r3
 80067c4:	f000 fc7a 	bl	80070bc <TIM_OC5_SetConfig>
      break;
 80067c8:	e007      	b.n	80067da <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	68b9      	ldr	r1, [r7, #8]
 80067d0:	4618      	mov	r0, r3
 80067d2:	f000 fcd7 	bl	8007184 <TIM_OC6_SetConfig>
      break;
 80067d6:	e000      	b.n	80067da <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      break;
 80067d8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2201      	movs	r2, #1
 80067de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	2200      	movs	r2, #0
 80067e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80067ea:	2300      	movs	r3, #0
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3710      	adds	r7, #16
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b084      	sub	sp, #16
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	60f8      	str	r0, [r7, #12]
 80067fc:	60b9      	str	r1, [r7, #8]
 80067fe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006806:	2b01      	cmp	r3, #1
 8006808:	d101      	bne.n	800680e <HAL_TIM_IC_ConfigChannel+0x1a>
 800680a:	2302      	movs	r3, #2
 800680c:	e08a      	b.n	8006924 <HAL_TIM_IC_ConfigChannel+0x130>
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2201      	movs	r2, #1
 8006812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2202      	movs	r2, #2
 800681a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d11b      	bne.n	800685c <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6818      	ldr	r0, [r3, #0]
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	6819      	ldr	r1, [r3, #0]
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	685a      	ldr	r2, [r3, #4]
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	f000 fd92 	bl	800735c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68fa      	ldr	r2, [r7, #12]
 800683e:	6812      	ldr	r2, [r2, #0]
 8006840:	6992      	ldr	r2, [r2, #24]
 8006842:	f022 020c 	bic.w	r2, r2, #12
 8006846:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68fa      	ldr	r2, [r7, #12]
 800684e:	6812      	ldr	r2, [r2, #0]
 8006850:	6991      	ldr	r1, [r2, #24]
 8006852:	68ba      	ldr	r2, [r7, #8]
 8006854:	6892      	ldr	r2, [r2, #8]
 8006856:	430a      	orrs	r2, r1
 8006858:	619a      	str	r2, [r3, #24]
 800685a:	e05a      	b.n	8006912 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2b04      	cmp	r3, #4
 8006860:	d11c      	bne.n	800689c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	6818      	ldr	r0, [r3, #0]
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	6819      	ldr	r1, [r3, #0]
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	685a      	ldr	r2, [r3, #4]
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	68db      	ldr	r3, [r3, #12]
 8006872:	f000 fe0d 	bl	8007490 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	6812      	ldr	r2, [r2, #0]
 800687e:	6992      	ldr	r2, [r2, #24]
 8006880:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006884:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	68fa      	ldr	r2, [r7, #12]
 800688c:	6812      	ldr	r2, [r2, #0]
 800688e:	6991      	ldr	r1, [r2, #24]
 8006890:	68ba      	ldr	r2, [r7, #8]
 8006892:	6892      	ldr	r2, [r2, #8]
 8006894:	0212      	lsls	r2, r2, #8
 8006896:	430a      	orrs	r2, r1
 8006898:	619a      	str	r2, [r3, #24]
 800689a:	e03a      	b.n	8006912 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2b08      	cmp	r3, #8
 80068a0:	d11b      	bne.n	80068da <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6818      	ldr	r0, [r3, #0]
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	6819      	ldr	r1, [r3, #0]
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	685a      	ldr	r2, [r3, #4]
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	68db      	ldr	r3, [r3, #12]
 80068b2:	f000 fe58 	bl	8007566 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	68fa      	ldr	r2, [r7, #12]
 80068bc:	6812      	ldr	r2, [r2, #0]
 80068be:	69d2      	ldr	r2, [r2, #28]
 80068c0:	f022 020c 	bic.w	r2, r2, #12
 80068c4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	6812      	ldr	r2, [r2, #0]
 80068ce:	69d1      	ldr	r1, [r2, #28]
 80068d0:	68ba      	ldr	r2, [r7, #8]
 80068d2:	6892      	ldr	r2, [r2, #8]
 80068d4:	430a      	orrs	r2, r1
 80068d6:	61da      	str	r2, [r3, #28]
 80068d8:	e01b      	b.n	8006912 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6818      	ldr	r0, [r3, #0]
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	6819      	ldr	r1, [r3, #0]
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	685a      	ldr	r2, [r3, #4]
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	f000 fe77 	bl	80075dc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	68fa      	ldr	r2, [r7, #12]
 80068f4:	6812      	ldr	r2, [r2, #0]
 80068f6:	69d2      	ldr	r2, [r2, #28]
 80068f8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80068fc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68fa      	ldr	r2, [r7, #12]
 8006904:	6812      	ldr	r2, [r2, #0]
 8006906:	69d1      	ldr	r1, [r2, #28]
 8006908:	68ba      	ldr	r2, [r7, #8]
 800690a:	6892      	ldr	r2, [r2, #8]
 800690c:	0212      	lsls	r2, r2, #8
 800690e:	430a      	orrs	r2, r1
 8006910:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2201      	movs	r2, #1
 8006916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2200      	movs	r2, #0
 800691e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006922:	2300      	movs	r3, #0
}
 8006924:	4618      	mov	r0, r3
 8006926:	3710      	adds	r7, #16
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800693c:	2b01      	cmp	r3, #1
 800693e:	d101      	bne.n	8006944 <HAL_TIM_ConfigClockSource+0x18>
 8006940:	2302      	movs	r3, #2
 8006942:	e0a8      	b.n	8006a96 <HAL_TIM_ConfigClockSource+0x16a>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2202      	movs	r2, #2
 8006950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006962:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006966:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800696e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	68fa      	ldr	r2, [r7, #12]
 8006976:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2b40      	cmp	r3, #64	; 0x40
 800697e:	d067      	beq.n	8006a50 <HAL_TIM_ConfigClockSource+0x124>
 8006980:	2b40      	cmp	r3, #64	; 0x40
 8006982:	d80b      	bhi.n	800699c <HAL_TIM_ConfigClockSource+0x70>
 8006984:	2b10      	cmp	r3, #16
 8006986:	d073      	beq.n	8006a70 <HAL_TIM_ConfigClockSource+0x144>
 8006988:	2b10      	cmp	r3, #16
 800698a:	d802      	bhi.n	8006992 <HAL_TIM_ConfigClockSource+0x66>
 800698c:	2b00      	cmp	r3, #0
 800698e:	d06f      	beq.n	8006a70 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006990:	e078      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8006992:	2b20      	cmp	r3, #32
 8006994:	d06c      	beq.n	8006a70 <HAL_TIM_ConfigClockSource+0x144>
 8006996:	2b30      	cmp	r3, #48	; 0x30
 8006998:	d06a      	beq.n	8006a70 <HAL_TIM_ConfigClockSource+0x144>
      break;
 800699a:	e073      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800699c:	2b70      	cmp	r3, #112	; 0x70
 800699e:	d00d      	beq.n	80069bc <HAL_TIM_ConfigClockSource+0x90>
 80069a0:	2b70      	cmp	r3, #112	; 0x70
 80069a2:	d804      	bhi.n	80069ae <HAL_TIM_ConfigClockSource+0x82>
 80069a4:	2b50      	cmp	r3, #80	; 0x50
 80069a6:	d033      	beq.n	8006a10 <HAL_TIM_ConfigClockSource+0xe4>
 80069a8:	2b60      	cmp	r3, #96	; 0x60
 80069aa:	d041      	beq.n	8006a30 <HAL_TIM_ConfigClockSource+0x104>
      break;
 80069ac:	e06a      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80069ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069b2:	d066      	beq.n	8006a82 <HAL_TIM_ConfigClockSource+0x156>
 80069b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069b8:	d017      	beq.n	80069ea <HAL_TIM_ConfigClockSource+0xbe>
      break;
 80069ba:	e063      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	6818      	ldr	r0, [r3, #0]
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	6899      	ldr	r1, [r3, #8]
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	685a      	ldr	r2, [r3, #4]
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	f000 fe5c 	bl	8007688 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80069de:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	68fa      	ldr	r2, [r7, #12]
 80069e6:	609a      	str	r2, [r3, #8]
      break;
 80069e8:	e04c      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6818      	ldr	r0, [r3, #0]
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	6899      	ldr	r1, [r3, #8]
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	685a      	ldr	r2, [r3, #4]
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	f000 fe45 	bl	8007688 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	687a      	ldr	r2, [r7, #4]
 8006a04:	6812      	ldr	r2, [r2, #0]
 8006a06:	6892      	ldr	r2, [r2, #8]
 8006a08:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a0c:	609a      	str	r2, [r3, #8]
      break;
 8006a0e:	e039      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6818      	ldr	r0, [r3, #0]
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	6859      	ldr	r1, [r3, #4]
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	68db      	ldr	r3, [r3, #12]
 8006a1c:	461a      	mov	r2, r3
 8006a1e:	f000 fd09 	bl	8007434 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	2150      	movs	r1, #80	; 0x50
 8006a28:	4618      	mov	r0, r3
 8006a2a:	f000 fe13 	bl	8007654 <TIM_ITRx_SetConfig>
      break;
 8006a2e:	e029      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6818      	ldr	r0, [r3, #0]
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	6859      	ldr	r1, [r3, #4]
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	f000 fd63 	bl	8007508 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	2160      	movs	r1, #96	; 0x60
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f000 fe03 	bl	8007654 <TIM_ITRx_SetConfig>
      break;
 8006a4e:	e019      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6818      	ldr	r0, [r3, #0]
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	6859      	ldr	r1, [r3, #4]
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	f000 fce9 	bl	8007434 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2140      	movs	r1, #64	; 0x40
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f000 fdf3 	bl	8007654 <TIM_ITRx_SetConfig>
      break;
 8006a6e:	e009      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681a      	ldr	r2, [r3, #0]
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4619      	mov	r1, r3
 8006a7a:	4610      	mov	r0, r2
 8006a7c:	f000 fdea 	bl	8007654 <TIM_ITRx_SetConfig>
      break;
 8006a80:	e000      	b.n	8006a84 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8006a82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2201      	movs	r2, #1
 8006a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3710      	adds	r7, #16
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}

08006a9e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006a9e:	b580      	push	{r7, lr}
 8006aa0:	b082      	sub	sp, #8
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	6078      	str	r0, [r7, #4]
 8006aa6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d101      	bne.n	8006ab6 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006ab2:	2302      	movs	r3, #2
 8006ab4:	e031      	b.n	8006b1a <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2201      	movs	r2, #1
 8006aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2202      	movs	r2, #2
 8006ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006ac6:	6839      	ldr	r1, [r7, #0]
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f000 fbbf 	bl	800724c <TIM_SlaveTimer_SetConfig>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d009      	beq.n	8006ae8 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e018      	b.n	8006b1a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	6812      	ldr	r2, [r2, #0]
 8006af0:	68d2      	ldr	r2, [r2, #12]
 8006af2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006af6:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	687a      	ldr	r2, [r7, #4]
 8006afe:	6812      	ldr	r2, [r2, #0]
 8006b00:	68d2      	ldr	r2, [r2, #12]
 8006b02:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006b06:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2200      	movs	r2, #0
 8006b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b18:	2300      	movs	r3, #0
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3708      	adds	r7, #8
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}

08006b22 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b22:	b480      	push	{r7}
 8006b24:	b083      	sub	sp, #12
 8006b26:	af00      	add	r7, sp, #0
 8006b28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006b2a:	bf00      	nop
 8006b2c:	370c      	adds	r7, #12
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bc80      	pop	{r7}
 8006b32:	4770      	bx	lr

08006b34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b083      	sub	sp, #12
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b3c:	bf00      	nop
 8006b3e:	370c      	adds	r7, #12
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bc80      	pop	{r7}
 8006b44:	4770      	bx	lr

08006b46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b46:	b480      	push	{r7}
 8006b48:	b083      	sub	sp, #12
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b4e:	bf00      	nop
 8006b50:	370c      	adds	r7, #12
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bc80      	pop	{r7}
 8006b56:	4770      	bx	lr

08006b58 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b60:	bf00      	nop
 8006b62:	370c      	adds	r7, #12
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bc80      	pop	{r7}
 8006b68:	4770      	bx	lr

08006b6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b6a:	b480      	push	{r7}
 8006b6c:	b083      	sub	sp, #12
 8006b6e:	af00      	add	r7, sp, #0
 8006b70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b72:	bf00      	nop
 8006b74:	370c      	adds	r7, #12
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bc80      	pop	{r7}
 8006b7a:	4770      	bx	lr

08006b7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b085      	sub	sp, #20
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a3f      	ldr	r2, [pc, #252]	; (8006c8c <TIM_Base_SetConfig+0x110>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d013      	beq.n	8006bbc <TIM_Base_SetConfig+0x40>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b9a:	d00f      	beq.n	8006bbc <TIM_Base_SetConfig+0x40>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	4a3c      	ldr	r2, [pc, #240]	; (8006c90 <TIM_Base_SetConfig+0x114>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d00b      	beq.n	8006bbc <TIM_Base_SetConfig+0x40>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	4a3b      	ldr	r2, [pc, #236]	; (8006c94 <TIM_Base_SetConfig+0x118>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d007      	beq.n	8006bbc <TIM_Base_SetConfig+0x40>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	4a3a      	ldr	r2, [pc, #232]	; (8006c98 <TIM_Base_SetConfig+0x11c>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d003      	beq.n	8006bbc <TIM_Base_SetConfig+0x40>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	4a39      	ldr	r2, [pc, #228]	; (8006c9c <TIM_Base_SetConfig+0x120>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d108      	bne.n	8006bce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	68fa      	ldr	r2, [r7, #12]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4a2e      	ldr	r2, [pc, #184]	; (8006c8c <TIM_Base_SetConfig+0x110>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d01f      	beq.n	8006c16 <TIM_Base_SetConfig+0x9a>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bdc:	d01b      	beq.n	8006c16 <TIM_Base_SetConfig+0x9a>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4a2b      	ldr	r2, [pc, #172]	; (8006c90 <TIM_Base_SetConfig+0x114>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d017      	beq.n	8006c16 <TIM_Base_SetConfig+0x9a>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a2a      	ldr	r2, [pc, #168]	; (8006c94 <TIM_Base_SetConfig+0x118>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d013      	beq.n	8006c16 <TIM_Base_SetConfig+0x9a>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	4a29      	ldr	r2, [pc, #164]	; (8006c98 <TIM_Base_SetConfig+0x11c>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d00f      	beq.n	8006c16 <TIM_Base_SetConfig+0x9a>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a28      	ldr	r2, [pc, #160]	; (8006c9c <TIM_Base_SetConfig+0x120>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d00b      	beq.n	8006c16 <TIM_Base_SetConfig+0x9a>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	4a27      	ldr	r2, [pc, #156]	; (8006ca0 <TIM_Base_SetConfig+0x124>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d007      	beq.n	8006c16 <TIM_Base_SetConfig+0x9a>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4a26      	ldr	r2, [pc, #152]	; (8006ca4 <TIM_Base_SetConfig+0x128>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d003      	beq.n	8006c16 <TIM_Base_SetConfig+0x9a>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	4a25      	ldr	r2, [pc, #148]	; (8006ca8 <TIM_Base_SetConfig+0x12c>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d108      	bne.n	8006c28 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	68db      	ldr	r3, [r3, #12]
 8006c22:	68fa      	ldr	r2, [r7, #12]
 8006c24:	4313      	orrs	r3, r2
 8006c26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	695b      	ldr	r3, [r3, #20]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	68fa      	ldr	r2, [r7, #12]
 8006c3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	689a      	ldr	r2, [r3, #8]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	4a0f      	ldr	r2, [pc, #60]	; (8006c8c <TIM_Base_SetConfig+0x110>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d00f      	beq.n	8006c74 <TIM_Base_SetConfig+0xf8>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	4a11      	ldr	r2, [pc, #68]	; (8006c9c <TIM_Base_SetConfig+0x120>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d00b      	beq.n	8006c74 <TIM_Base_SetConfig+0xf8>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	4a10      	ldr	r2, [pc, #64]	; (8006ca0 <TIM_Base_SetConfig+0x124>)
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d007      	beq.n	8006c74 <TIM_Base_SetConfig+0xf8>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a0f      	ldr	r2, [pc, #60]	; (8006ca4 <TIM_Base_SetConfig+0x128>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d003      	beq.n	8006c74 <TIM_Base_SetConfig+0xf8>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	4a0e      	ldr	r2, [pc, #56]	; (8006ca8 <TIM_Base_SetConfig+0x12c>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d103      	bne.n	8006c7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	691a      	ldr	r2, [r3, #16]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	615a      	str	r2, [r3, #20]
}
 8006c82:	bf00      	nop
 8006c84:	3714      	adds	r7, #20
 8006c86:	46bd      	mov	sp, r7
 8006c88:	bc80      	pop	{r7}
 8006c8a:	4770      	bx	lr
 8006c8c:	40012c00 	.word	0x40012c00
 8006c90:	40000400 	.word	0x40000400
 8006c94:	40000800 	.word	0x40000800
 8006c98:	40000c00 	.word	0x40000c00
 8006c9c:	40013400 	.word	0x40013400
 8006ca0:	40014000 	.word	0x40014000
 8006ca4:	40014400 	.word	0x40014400
 8006ca8:	40014800 	.word	0x40014800

08006cac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b087      	sub	sp, #28
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6a1b      	ldr	r3, [r3, #32]
 8006cba:	f023 0201 	bic.w	r2, r3, #1
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6a1b      	ldr	r3, [r3, #32]
 8006cc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	699b      	ldr	r3, [r3, #24]
 8006cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006cda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f023 0303 	bic.w	r3, r3, #3
 8006ce6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68fa      	ldr	r2, [r7, #12]
 8006cee:	4313      	orrs	r3, r2
 8006cf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006cf2:	697b      	ldr	r3, [r7, #20]
 8006cf4:	f023 0302 	bic.w	r3, r3, #2
 8006cf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	697a      	ldr	r2, [r7, #20]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a2c      	ldr	r2, [pc, #176]	; (8006db8 <TIM_OC1_SetConfig+0x10c>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d00f      	beq.n	8006d2c <TIM_OC1_SetConfig+0x80>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a2b      	ldr	r2, [pc, #172]	; (8006dbc <TIM_OC1_SetConfig+0x110>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d00b      	beq.n	8006d2c <TIM_OC1_SetConfig+0x80>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a2a      	ldr	r2, [pc, #168]	; (8006dc0 <TIM_OC1_SetConfig+0x114>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d007      	beq.n	8006d2c <TIM_OC1_SetConfig+0x80>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	4a29      	ldr	r2, [pc, #164]	; (8006dc4 <TIM_OC1_SetConfig+0x118>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d003      	beq.n	8006d2c <TIM_OC1_SetConfig+0x80>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	4a28      	ldr	r2, [pc, #160]	; (8006dc8 <TIM_OC1_SetConfig+0x11c>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d10c      	bne.n	8006d46 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	f023 0308 	bic.w	r3, r3, #8
 8006d32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	68db      	ldr	r3, [r3, #12]
 8006d38:	697a      	ldr	r2, [r7, #20]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	f023 0304 	bic.w	r3, r3, #4
 8006d44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a1b      	ldr	r2, [pc, #108]	; (8006db8 <TIM_OC1_SetConfig+0x10c>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d00f      	beq.n	8006d6e <TIM_OC1_SetConfig+0xc2>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a1a      	ldr	r2, [pc, #104]	; (8006dbc <TIM_OC1_SetConfig+0x110>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d00b      	beq.n	8006d6e <TIM_OC1_SetConfig+0xc2>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a19      	ldr	r2, [pc, #100]	; (8006dc0 <TIM_OC1_SetConfig+0x114>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d007      	beq.n	8006d6e <TIM_OC1_SetConfig+0xc2>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a18      	ldr	r2, [pc, #96]	; (8006dc4 <TIM_OC1_SetConfig+0x118>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d003      	beq.n	8006d6e <TIM_OC1_SetConfig+0xc2>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	4a17      	ldr	r2, [pc, #92]	; (8006dc8 <TIM_OC1_SetConfig+0x11c>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d111      	bne.n	8006d92 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006d6e:	693b      	ldr	r3, [r7, #16]
 8006d70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	695b      	ldr	r3, [r3, #20]
 8006d82:	693a      	ldr	r2, [r7, #16]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	699b      	ldr	r3, [r3, #24]
 8006d8c:	693a      	ldr	r2, [r7, #16]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	693a      	ldr	r2, [r7, #16]
 8006d96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	68fa      	ldr	r2, [r7, #12]
 8006d9c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	685a      	ldr	r2, [r3, #4]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	697a      	ldr	r2, [r7, #20]
 8006daa:	621a      	str	r2, [r3, #32]
}
 8006dac:	bf00      	nop
 8006dae:	371c      	adds	r7, #28
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bc80      	pop	{r7}
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop
 8006db8:	40012c00 	.word	0x40012c00
 8006dbc:	40013400 	.word	0x40013400
 8006dc0:	40014000 	.word	0x40014000
 8006dc4:	40014400 	.word	0x40014400
 8006dc8:	40014800 	.word	0x40014800

08006dcc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b087      	sub	sp, #28
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
 8006dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6a1b      	ldr	r3, [r3, #32]
 8006dda:	f023 0210 	bic.w	r2, r3, #16
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6a1b      	ldr	r3, [r3, #32]
 8006de6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006dfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006dfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	021b      	lsls	r3, r3, #8
 8006e0e:	68fa      	ldr	r2, [r7, #12]
 8006e10:	4313      	orrs	r3, r2
 8006e12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	f023 0320 	bic.w	r3, r3, #32
 8006e1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	011b      	lsls	r3, r3, #4
 8006e22:	697a      	ldr	r2, [r7, #20]
 8006e24:	4313      	orrs	r3, r2
 8006e26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a27      	ldr	r2, [pc, #156]	; (8006ec8 <TIM_OC2_SetConfig+0xfc>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d003      	beq.n	8006e38 <TIM_OC2_SetConfig+0x6c>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	4a26      	ldr	r2, [pc, #152]	; (8006ecc <TIM_OC2_SetConfig+0x100>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d10d      	bne.n	8006e54 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	011b      	lsls	r3, r3, #4
 8006e46:	697a      	ldr	r2, [r7, #20]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e52:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4a1c      	ldr	r2, [pc, #112]	; (8006ec8 <TIM_OC2_SetConfig+0xfc>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d00f      	beq.n	8006e7c <TIM_OC2_SetConfig+0xb0>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	4a1b      	ldr	r2, [pc, #108]	; (8006ecc <TIM_OC2_SetConfig+0x100>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d00b      	beq.n	8006e7c <TIM_OC2_SetConfig+0xb0>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	4a1a      	ldr	r2, [pc, #104]	; (8006ed0 <TIM_OC2_SetConfig+0x104>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d007      	beq.n	8006e7c <TIM_OC2_SetConfig+0xb0>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	4a19      	ldr	r2, [pc, #100]	; (8006ed4 <TIM_OC2_SetConfig+0x108>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d003      	beq.n	8006e7c <TIM_OC2_SetConfig+0xb0>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	4a18      	ldr	r2, [pc, #96]	; (8006ed8 <TIM_OC2_SetConfig+0x10c>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d113      	bne.n	8006ea4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e7c:	693b      	ldr	r3, [r7, #16]
 8006e7e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e84:	693b      	ldr	r3, [r7, #16]
 8006e86:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	695b      	ldr	r3, [r3, #20]
 8006e90:	009b      	lsls	r3, r3, #2
 8006e92:	693a      	ldr	r2, [r7, #16]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	699b      	ldr	r3, [r3, #24]
 8006e9c:	009b      	lsls	r3, r3, #2
 8006e9e:	693a      	ldr	r2, [r7, #16]
 8006ea0:	4313      	orrs	r3, r2
 8006ea2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	693a      	ldr	r2, [r7, #16]
 8006ea8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	68fa      	ldr	r2, [r7, #12]
 8006eae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	685a      	ldr	r2, [r3, #4]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	697a      	ldr	r2, [r7, #20]
 8006ebc:	621a      	str	r2, [r3, #32]
}
 8006ebe:	bf00      	nop
 8006ec0:	371c      	adds	r7, #28
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bc80      	pop	{r7}
 8006ec6:	4770      	bx	lr
 8006ec8:	40012c00 	.word	0x40012c00
 8006ecc:	40013400 	.word	0x40013400
 8006ed0:	40014000 	.word	0x40014000
 8006ed4:	40014400 	.word	0x40014400
 8006ed8:	40014800 	.word	0x40014800

08006edc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b087      	sub	sp, #28
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6a1b      	ldr	r3, [r3, #32]
 8006eea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6a1b      	ldr	r3, [r3, #32]
 8006ef6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	685b      	ldr	r3, [r3, #4]
 8006efc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	69db      	ldr	r3, [r3, #28]
 8006f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f023 0303 	bic.w	r3, r3, #3
 8006f16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	68fa      	ldr	r2, [r7, #12]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	021b      	lsls	r3, r3, #8
 8006f30:	697a      	ldr	r2, [r7, #20]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a27      	ldr	r2, [pc, #156]	; (8006fd8 <TIM_OC3_SetConfig+0xfc>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d003      	beq.n	8006f46 <TIM_OC3_SetConfig+0x6a>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	4a26      	ldr	r2, [pc, #152]	; (8006fdc <TIM_OC3_SetConfig+0x100>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d10d      	bne.n	8006f62 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	68db      	ldr	r3, [r3, #12]
 8006f52:	021b      	lsls	r3, r3, #8
 8006f54:	697a      	ldr	r2, [r7, #20]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	4a1c      	ldr	r2, [pc, #112]	; (8006fd8 <TIM_OC3_SetConfig+0xfc>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d00f      	beq.n	8006f8a <TIM_OC3_SetConfig+0xae>
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	4a1b      	ldr	r2, [pc, #108]	; (8006fdc <TIM_OC3_SetConfig+0x100>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d00b      	beq.n	8006f8a <TIM_OC3_SetConfig+0xae>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	4a1a      	ldr	r2, [pc, #104]	; (8006fe0 <TIM_OC3_SetConfig+0x104>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d007      	beq.n	8006f8a <TIM_OC3_SetConfig+0xae>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	4a19      	ldr	r2, [pc, #100]	; (8006fe4 <TIM_OC3_SetConfig+0x108>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d003      	beq.n	8006f8a <TIM_OC3_SetConfig+0xae>
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	4a18      	ldr	r2, [pc, #96]	; (8006fe8 <TIM_OC3_SetConfig+0x10c>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d113      	bne.n	8006fb2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	695b      	ldr	r3, [r3, #20]
 8006f9e:	011b      	lsls	r3, r3, #4
 8006fa0:	693a      	ldr	r2, [r7, #16]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	699b      	ldr	r3, [r3, #24]
 8006faa:	011b      	lsls	r3, r3, #4
 8006fac:	693a      	ldr	r2, [r7, #16]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	693a      	ldr	r2, [r7, #16]
 8006fb6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	68fa      	ldr	r2, [r7, #12]
 8006fbc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	685a      	ldr	r2, [r3, #4]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	697a      	ldr	r2, [r7, #20]
 8006fca:	621a      	str	r2, [r3, #32]
}
 8006fcc:	bf00      	nop
 8006fce:	371c      	adds	r7, #28
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bc80      	pop	{r7}
 8006fd4:	4770      	bx	lr
 8006fd6:	bf00      	nop
 8006fd8:	40012c00 	.word	0x40012c00
 8006fdc:	40013400 	.word	0x40013400
 8006fe0:	40014000 	.word	0x40014000
 8006fe4:	40014400 	.word	0x40014400
 8006fe8:	40014800 	.word	0x40014800

08006fec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b087      	sub	sp, #28
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a1b      	ldr	r3, [r3, #32]
 8006ffa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6a1b      	ldr	r3, [r3, #32]
 8007006:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	69db      	ldr	r3, [r3, #28]
 8007012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800701a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800701e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007026:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	021b      	lsls	r3, r3, #8
 800702e:	68fa      	ldr	r2, [r7, #12]
 8007030:	4313      	orrs	r3, r2
 8007032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007034:	693b      	ldr	r3, [r7, #16]
 8007036:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800703a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	031b      	lsls	r3, r3, #12
 8007042:	693a      	ldr	r2, [r7, #16]
 8007044:	4313      	orrs	r3, r2
 8007046:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	4a17      	ldr	r2, [pc, #92]	; (80070a8 <TIM_OC4_SetConfig+0xbc>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d00f      	beq.n	8007070 <TIM_OC4_SetConfig+0x84>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a16      	ldr	r2, [pc, #88]	; (80070ac <TIM_OC4_SetConfig+0xc0>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d00b      	beq.n	8007070 <TIM_OC4_SetConfig+0x84>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a15      	ldr	r2, [pc, #84]	; (80070b0 <TIM_OC4_SetConfig+0xc4>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d007      	beq.n	8007070 <TIM_OC4_SetConfig+0x84>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	4a14      	ldr	r2, [pc, #80]	; (80070b4 <TIM_OC4_SetConfig+0xc8>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d003      	beq.n	8007070 <TIM_OC4_SetConfig+0x84>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a13      	ldr	r2, [pc, #76]	; (80070b8 <TIM_OC4_SetConfig+0xcc>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d109      	bne.n	8007084 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007076:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	695b      	ldr	r3, [r3, #20]
 800707c:	019b      	lsls	r3, r3, #6
 800707e:	697a      	ldr	r2, [r7, #20]
 8007080:	4313      	orrs	r3, r2
 8007082:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	697a      	ldr	r2, [r7, #20]
 8007088:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	68fa      	ldr	r2, [r7, #12]
 800708e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	685a      	ldr	r2, [r3, #4]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	693a      	ldr	r2, [r7, #16]
 800709c:	621a      	str	r2, [r3, #32]
}
 800709e:	bf00      	nop
 80070a0:	371c      	adds	r7, #28
 80070a2:	46bd      	mov	sp, r7
 80070a4:	bc80      	pop	{r7}
 80070a6:	4770      	bx	lr
 80070a8:	40012c00 	.word	0x40012c00
 80070ac:	40013400 	.word	0x40013400
 80070b0:	40014000 	.word	0x40014000
 80070b4:	40014400 	.word	0x40014400
 80070b8:	40014800 	.word	0x40014800

080070bc <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80070bc:	b480      	push	{r7}
 80070be:	b087      	sub	sp, #28
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
 80070c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6a1b      	ldr	r3, [r3, #32]
 80070ca:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6a1b      	ldr	r3, [r3, #32]
 80070d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80070ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007100:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	041b      	lsls	r3, r3, #16
 8007108:	693a      	ldr	r2, [r7, #16]
 800710a:	4313      	orrs	r3, r2
 800710c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	4a17      	ldr	r2, [pc, #92]	; (8007170 <TIM_OC5_SetConfig+0xb4>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d00f      	beq.n	8007136 <TIM_OC5_SetConfig+0x7a>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	4a16      	ldr	r2, [pc, #88]	; (8007174 <TIM_OC5_SetConfig+0xb8>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d00b      	beq.n	8007136 <TIM_OC5_SetConfig+0x7a>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	4a15      	ldr	r2, [pc, #84]	; (8007178 <TIM_OC5_SetConfig+0xbc>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d007      	beq.n	8007136 <TIM_OC5_SetConfig+0x7a>
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	4a14      	ldr	r2, [pc, #80]	; (800717c <TIM_OC5_SetConfig+0xc0>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d003      	beq.n	8007136 <TIM_OC5_SetConfig+0x7a>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	4a13      	ldr	r2, [pc, #76]	; (8007180 <TIM_OC5_SetConfig+0xc4>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d109      	bne.n	800714a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800713c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	695b      	ldr	r3, [r3, #20]
 8007142:	021b      	lsls	r3, r3, #8
 8007144:	697a      	ldr	r2, [r7, #20]
 8007146:	4313      	orrs	r3, r2
 8007148:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	697a      	ldr	r2, [r7, #20]
 800714e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	68fa      	ldr	r2, [r7, #12]
 8007154:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	685a      	ldr	r2, [r3, #4]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	693a      	ldr	r2, [r7, #16]
 8007162:	621a      	str	r2, [r3, #32]
}
 8007164:	bf00      	nop
 8007166:	371c      	adds	r7, #28
 8007168:	46bd      	mov	sp, r7
 800716a:	bc80      	pop	{r7}
 800716c:	4770      	bx	lr
 800716e:	bf00      	nop
 8007170:	40012c00 	.word	0x40012c00
 8007174:	40013400 	.word	0x40013400
 8007178:	40014000 	.word	0x40014000
 800717c:	40014400 	.word	0x40014400
 8007180:	40014800 	.word	0x40014800

08007184 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007184:	b480      	push	{r7}
 8007186:	b087      	sub	sp, #28
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6a1b      	ldr	r3, [r3, #32]
 8007192:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6a1b      	ldr	r3, [r3, #32]
 800719e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	021b      	lsls	r3, r3, #8
 80071be:	68fa      	ldr	r2, [r7, #12]
 80071c0:	4313      	orrs	r3, r2
 80071c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80071c4:	693b      	ldr	r3, [r7, #16]
 80071c6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80071ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	051b      	lsls	r3, r3, #20
 80071d2:	693a      	ldr	r2, [r7, #16]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a17      	ldr	r2, [pc, #92]	; (8007238 <TIM_OC6_SetConfig+0xb4>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d00f      	beq.n	8007200 <TIM_OC6_SetConfig+0x7c>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	4a16      	ldr	r2, [pc, #88]	; (800723c <TIM_OC6_SetConfig+0xb8>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d00b      	beq.n	8007200 <TIM_OC6_SetConfig+0x7c>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4a15      	ldr	r2, [pc, #84]	; (8007240 <TIM_OC6_SetConfig+0xbc>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d007      	beq.n	8007200 <TIM_OC6_SetConfig+0x7c>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	4a14      	ldr	r2, [pc, #80]	; (8007244 <TIM_OC6_SetConfig+0xc0>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d003      	beq.n	8007200 <TIM_OC6_SetConfig+0x7c>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	4a13      	ldr	r2, [pc, #76]	; (8007248 <TIM_OC6_SetConfig+0xc4>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d109      	bne.n	8007214 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007206:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	695b      	ldr	r3, [r3, #20]
 800720c:	029b      	lsls	r3, r3, #10
 800720e:	697a      	ldr	r2, [r7, #20]
 8007210:	4313      	orrs	r3, r2
 8007212:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	697a      	ldr	r2, [r7, #20]
 8007218:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	68fa      	ldr	r2, [r7, #12]
 800721e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	685a      	ldr	r2, [r3, #4]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	693a      	ldr	r2, [r7, #16]
 800722c:	621a      	str	r2, [r3, #32]
}
 800722e:	bf00      	nop
 8007230:	371c      	adds	r7, #28
 8007232:	46bd      	mov	sp, r7
 8007234:	bc80      	pop	{r7}
 8007236:	4770      	bx	lr
 8007238:	40012c00 	.word	0x40012c00
 800723c:	40013400 	.word	0x40013400
 8007240:	40014000 	.word	0x40014000
 8007244:	40014400 	.word	0x40014400
 8007248:	40014800 	.word	0x40014800

0800724c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b086      	sub	sp, #24
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007264:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	697a      	ldr	r2, [r7, #20]
 800726c:	4313      	orrs	r3, r2
 800726e:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007276:	f023 0307 	bic.w	r3, r3, #7
 800727a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	697a      	ldr	r2, [r7, #20]
 8007282:	4313      	orrs	r3, r2
 8007284:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	697a      	ldr	r2, [r7, #20]
 800728c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	2b30      	cmp	r3, #48	; 0x30
 8007294:	d05c      	beq.n	8007350 <TIM_SlaveTimer_SetConfig+0x104>
 8007296:	2b30      	cmp	r3, #48	; 0x30
 8007298:	d806      	bhi.n	80072a8 <TIM_SlaveTimer_SetConfig+0x5c>
 800729a:	2b10      	cmp	r3, #16
 800729c:	d058      	beq.n	8007350 <TIM_SlaveTimer_SetConfig+0x104>
 800729e:	2b20      	cmp	r3, #32
 80072a0:	d056      	beq.n	8007350 <TIM_SlaveTimer_SetConfig+0x104>
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d054      	beq.n	8007350 <TIM_SlaveTimer_SetConfig+0x104>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 80072a6:	e054      	b.n	8007352 <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 80072a8:	2b50      	cmp	r3, #80	; 0x50
 80072aa:	d03d      	beq.n	8007328 <TIM_SlaveTimer_SetConfig+0xdc>
 80072ac:	2b50      	cmp	r3, #80	; 0x50
 80072ae:	d802      	bhi.n	80072b6 <TIM_SlaveTimer_SetConfig+0x6a>
 80072b0:	2b40      	cmp	r3, #64	; 0x40
 80072b2:	d010      	beq.n	80072d6 <TIM_SlaveTimer_SetConfig+0x8a>
      break;
 80072b4:	e04d      	b.n	8007352 <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 80072b6:	2b60      	cmp	r3, #96	; 0x60
 80072b8:	d040      	beq.n	800733c <TIM_SlaveTimer_SetConfig+0xf0>
 80072ba:	2b70      	cmp	r3, #112	; 0x70
 80072bc:	d000      	beq.n	80072c0 <TIM_SlaveTimer_SetConfig+0x74>
      break;
 80072be:	e048      	b.n	8007352 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_ETR_SetConfig(htim->Instance,
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6818      	ldr	r0, [r3, #0]
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	68d9      	ldr	r1, [r3, #12]
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	689a      	ldr	r2, [r3, #8]
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	f000 f9da 	bl	8007688 <TIM_ETR_SetConfig>
      break;
 80072d4:	e03d      	b.n	8007352 <TIM_SlaveTimer_SetConfig+0x106>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	2b05      	cmp	r3, #5
 80072dc:	d101      	bne.n	80072e2 <TIM_SlaveTimer_SetConfig+0x96>
        return HAL_ERROR;
 80072de:	2301      	movs	r3, #1
 80072e0:	e038      	b.n	8007354 <TIM_SlaveTimer_SetConfig+0x108>
      tmpccer = htim->Instance->CCER;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	6a1b      	ldr	r3, [r3, #32]
 80072e8:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	687a      	ldr	r2, [r7, #4]
 80072f0:	6812      	ldr	r2, [r2, #0]
 80072f2:	6a12      	ldr	r2, [r2, #32]
 80072f4:	f022 0201 	bic.w	r2, r2, #1
 80072f8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	699b      	ldr	r3, [r3, #24]
 8007300:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007308:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	691b      	ldr	r3, [r3, #16]
 800730e:	011b      	lsls	r3, r3, #4
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	4313      	orrs	r3, r2
 8007314:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	68fa      	ldr	r2, [r7, #12]
 800731c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	693a      	ldr	r2, [r7, #16]
 8007324:	621a      	str	r2, [r3, #32]
      break;
 8007326:	e014      	b.n	8007352 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6818      	ldr	r0, [r3, #0]
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	6899      	ldr	r1, [r3, #8]
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	691b      	ldr	r3, [r3, #16]
 8007334:	461a      	mov	r2, r3
 8007336:	f000 f87d 	bl	8007434 <TIM_TI1_ConfigInputStage>
      break;
 800733a:	e00a      	b.n	8007352 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6818      	ldr	r0, [r3, #0]
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	6899      	ldr	r1, [r3, #8]
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	691b      	ldr	r3, [r3, #16]
 8007348:	461a      	mov	r2, r3
 800734a:	f000 f8dd 	bl	8007508 <TIM_TI2_ConfigInputStage>
      break;
 800734e:	e000      	b.n	8007352 <TIM_SlaveTimer_SetConfig+0x106>
      break;
 8007350:	bf00      	nop
  }
  return HAL_OK;
 8007352:	2300      	movs	r3, #0
}
 8007354:	4618      	mov	r0, r3
 8007356:	3718      	adds	r7, #24
 8007358:	46bd      	mov	sp, r7
 800735a:	bd80      	pop	{r7, pc}

0800735c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800735c:	b480      	push	{r7}
 800735e:	b087      	sub	sp, #28
 8007360:	af00      	add	r7, sp, #0
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	60b9      	str	r1, [r7, #8]
 8007366:	607a      	str	r2, [r7, #4]
 8007368:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	6a1b      	ldr	r3, [r3, #32]
 800736e:	f023 0201 	bic.w	r2, r3, #1
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	699b      	ldr	r3, [r3, #24]
 800737a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	6a1b      	ldr	r3, [r3, #32]
 8007380:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	4a25      	ldr	r2, [pc, #148]	; (800741c <TIM_TI1_SetConfig+0xc0>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d017      	beq.n	80073ba <TIM_TI1_SetConfig+0x5e>
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007390:	d013      	beq.n	80073ba <TIM_TI1_SetConfig+0x5e>
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	4a22      	ldr	r2, [pc, #136]	; (8007420 <TIM_TI1_SetConfig+0xc4>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d00f      	beq.n	80073ba <TIM_TI1_SetConfig+0x5e>
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	4a21      	ldr	r2, [pc, #132]	; (8007424 <TIM_TI1_SetConfig+0xc8>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d00b      	beq.n	80073ba <TIM_TI1_SetConfig+0x5e>
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	4a20      	ldr	r2, [pc, #128]	; (8007428 <TIM_TI1_SetConfig+0xcc>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d007      	beq.n	80073ba <TIM_TI1_SetConfig+0x5e>
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	4a1f      	ldr	r2, [pc, #124]	; (800742c <TIM_TI1_SetConfig+0xd0>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d003      	beq.n	80073ba <TIM_TI1_SetConfig+0x5e>
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	4a1e      	ldr	r2, [pc, #120]	; (8007430 <TIM_TI1_SetConfig+0xd4>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d101      	bne.n	80073be <TIM_TI1_SetConfig+0x62>
 80073ba:	2301      	movs	r3, #1
 80073bc:	e000      	b.n	80073c0 <TIM_TI1_SetConfig+0x64>
 80073be:	2300      	movs	r3, #0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d008      	beq.n	80073d6 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	f023 0303 	bic.w	r3, r3, #3
 80073ca:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80073cc:	697a      	ldr	r2, [r7, #20]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	4313      	orrs	r3, r2
 80073d2:	617b      	str	r3, [r7, #20]
 80073d4:	e003      	b.n	80073de <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	f043 0301 	orr.w	r3, r3, #1
 80073dc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	011b      	lsls	r3, r3, #4
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	697a      	ldr	r2, [r7, #20]
 80073ee:	4313      	orrs	r3, r2
 80073f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	f023 030a 	bic.w	r3, r3, #10
 80073f8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	f003 030a 	and.w	r3, r3, #10
 8007400:	693a      	ldr	r2, [r7, #16]
 8007402:	4313      	orrs	r3, r2
 8007404:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	697a      	ldr	r2, [r7, #20]
 800740a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	693a      	ldr	r2, [r7, #16]
 8007410:	621a      	str	r2, [r3, #32]
}
 8007412:	bf00      	nop
 8007414:	371c      	adds	r7, #28
 8007416:	46bd      	mov	sp, r7
 8007418:	bc80      	pop	{r7}
 800741a:	4770      	bx	lr
 800741c:	40012c00 	.word	0x40012c00
 8007420:	40000400 	.word	0x40000400
 8007424:	40000800 	.word	0x40000800
 8007428:	40000c00 	.word	0x40000c00
 800742c:	40013400 	.word	0x40013400
 8007430:	40014000 	.word	0x40014000

08007434 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007434:	b480      	push	{r7}
 8007436:	b087      	sub	sp, #28
 8007438:	af00      	add	r7, sp, #0
 800743a:	60f8      	str	r0, [r7, #12]
 800743c:	60b9      	str	r1, [r7, #8]
 800743e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	6a1b      	ldr	r3, [r3, #32]
 8007444:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	6a1b      	ldr	r3, [r3, #32]
 800744a:	f023 0201 	bic.w	r2, r3, #1
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	699b      	ldr	r3, [r3, #24]
 8007456:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800745e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	011b      	lsls	r3, r3, #4
 8007464:	693a      	ldr	r2, [r7, #16]
 8007466:	4313      	orrs	r3, r2
 8007468:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	f023 030a 	bic.w	r3, r3, #10
 8007470:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007472:	697a      	ldr	r2, [r7, #20]
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	4313      	orrs	r3, r2
 8007478:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	693a      	ldr	r2, [r7, #16]
 800747e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	697a      	ldr	r2, [r7, #20]
 8007484:	621a      	str	r2, [r3, #32]
}
 8007486:	bf00      	nop
 8007488:	371c      	adds	r7, #28
 800748a:	46bd      	mov	sp, r7
 800748c:	bc80      	pop	{r7}
 800748e:	4770      	bx	lr

08007490 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007490:	b480      	push	{r7}
 8007492:	b087      	sub	sp, #28
 8007494:	af00      	add	r7, sp, #0
 8007496:	60f8      	str	r0, [r7, #12]
 8007498:	60b9      	str	r1, [r7, #8]
 800749a:	607a      	str	r2, [r7, #4]
 800749c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	6a1b      	ldr	r3, [r3, #32]
 80074a2:	f023 0210 	bic.w	r2, r3, #16
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	699b      	ldr	r3, [r3, #24]
 80074ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	6a1b      	ldr	r3, [r3, #32]
 80074b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074bc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	021b      	lsls	r3, r3, #8
 80074c2:	697a      	ldr	r2, [r7, #20]
 80074c4:	4313      	orrs	r3, r2
 80074c6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80074ce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	031b      	lsls	r3, r3, #12
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	697a      	ldr	r2, [r7, #20]
 80074d8:	4313      	orrs	r3, r2
 80074da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80074e2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	011b      	lsls	r3, r3, #4
 80074e8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80074ec:	693a      	ldr	r2, [r7, #16]
 80074ee:	4313      	orrs	r3, r2
 80074f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	697a      	ldr	r2, [r7, #20]
 80074f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	693a      	ldr	r2, [r7, #16]
 80074fc:	621a      	str	r2, [r3, #32]
}
 80074fe:	bf00      	nop
 8007500:	371c      	adds	r7, #28
 8007502:	46bd      	mov	sp, r7
 8007504:	bc80      	pop	{r7}
 8007506:	4770      	bx	lr

08007508 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007508:	b480      	push	{r7}
 800750a:	b087      	sub	sp, #28
 800750c:	af00      	add	r7, sp, #0
 800750e:	60f8      	str	r0, [r7, #12]
 8007510:	60b9      	str	r1, [r7, #8]
 8007512:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6a1b      	ldr	r3, [r3, #32]
 8007518:	f023 0210 	bic.w	r2, r3, #16
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	699b      	ldr	r3, [r3, #24]
 8007524:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	6a1b      	ldr	r3, [r3, #32]
 800752a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007532:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	031b      	lsls	r3, r3, #12
 8007538:	697a      	ldr	r2, [r7, #20]
 800753a:	4313      	orrs	r3, r2
 800753c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800753e:	693b      	ldr	r3, [r7, #16]
 8007540:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007544:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	011b      	lsls	r3, r3, #4
 800754a:	693a      	ldr	r2, [r7, #16]
 800754c:	4313      	orrs	r3, r2
 800754e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	697a      	ldr	r2, [r7, #20]
 8007554:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	693a      	ldr	r2, [r7, #16]
 800755a:	621a      	str	r2, [r3, #32]
}
 800755c:	bf00      	nop
 800755e:	371c      	adds	r7, #28
 8007560:	46bd      	mov	sp, r7
 8007562:	bc80      	pop	{r7}
 8007564:	4770      	bx	lr

08007566 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007566:	b480      	push	{r7}
 8007568:	b087      	sub	sp, #28
 800756a:	af00      	add	r7, sp, #0
 800756c:	60f8      	str	r0, [r7, #12]
 800756e:	60b9      	str	r1, [r7, #8]
 8007570:	607a      	str	r2, [r7, #4]
 8007572:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6a1b      	ldr	r3, [r3, #32]
 8007578:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	69db      	ldr	r3, [r3, #28]
 8007584:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	6a1b      	ldr	r3, [r3, #32]
 800758a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800758c:	697b      	ldr	r3, [r7, #20]
 800758e:	f023 0303 	bic.w	r3, r3, #3
 8007592:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007594:	697a      	ldr	r2, [r7, #20]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	4313      	orrs	r3, r2
 800759a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80075a2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	011b      	lsls	r3, r3, #4
 80075a8:	b2db      	uxtb	r3, r3
 80075aa:	697a      	ldr	r2, [r7, #20]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80075b6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	021b      	lsls	r3, r3, #8
 80075bc:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80075c0:	693a      	ldr	r2, [r7, #16]
 80075c2:	4313      	orrs	r3, r2
 80075c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	697a      	ldr	r2, [r7, #20]
 80075ca:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	693a      	ldr	r2, [r7, #16]
 80075d0:	621a      	str	r2, [r3, #32]
}
 80075d2:	bf00      	nop
 80075d4:	371c      	adds	r7, #28
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bc80      	pop	{r7}
 80075da:	4770      	bx	lr

080075dc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80075dc:	b480      	push	{r7}
 80075de:	b087      	sub	sp, #28
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	60f8      	str	r0, [r7, #12]
 80075e4:	60b9      	str	r1, [r7, #8]
 80075e6:	607a      	str	r2, [r7, #4]
 80075e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	6a1b      	ldr	r3, [r3, #32]
 80075ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	69db      	ldr	r3, [r3, #28]
 80075fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	6a1b      	ldr	r3, [r3, #32]
 8007600:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007608:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	021b      	lsls	r3, r3, #8
 800760e:	697a      	ldr	r2, [r7, #20]
 8007610:	4313      	orrs	r3, r2
 8007612:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007614:	697b      	ldr	r3, [r7, #20]
 8007616:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800761a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	031b      	lsls	r3, r3, #12
 8007620:	b29b      	uxth	r3, r3
 8007622:	697a      	ldr	r2, [r7, #20]
 8007624:	4313      	orrs	r3, r2
 8007626:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800762e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	031b      	lsls	r3, r3, #12
 8007634:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007638:	693a      	ldr	r2, [r7, #16]
 800763a:	4313      	orrs	r3, r2
 800763c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	697a      	ldr	r2, [r7, #20]
 8007642:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	693a      	ldr	r2, [r7, #16]
 8007648:	621a      	str	r2, [r3, #32]
}
 800764a:	bf00      	nop
 800764c:	371c      	adds	r7, #28
 800764e:	46bd      	mov	sp, r7
 8007650:	bc80      	pop	{r7}
 8007652:	4770      	bx	lr

08007654 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007654:	b480      	push	{r7}
 8007656:	b085      	sub	sp, #20
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800766a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800766c:	683a      	ldr	r2, [r7, #0]
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	4313      	orrs	r3, r2
 8007672:	f043 0307 	orr.w	r3, r3, #7
 8007676:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	68fa      	ldr	r2, [r7, #12]
 800767c:	609a      	str	r2, [r3, #8]
}
 800767e:	bf00      	nop
 8007680:	3714      	adds	r7, #20
 8007682:	46bd      	mov	sp, r7
 8007684:	bc80      	pop	{r7}
 8007686:	4770      	bx	lr

08007688 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007688:	b480      	push	{r7}
 800768a:	b087      	sub	sp, #28
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	607a      	str	r2, [r7, #4]
 8007694:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80076a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	021a      	lsls	r2, r3, #8
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	431a      	orrs	r2, r3
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	4313      	orrs	r3, r2
 80076b0:	697a      	ldr	r2, [r7, #20]
 80076b2:	4313      	orrs	r3, r2
 80076b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	697a      	ldr	r2, [r7, #20]
 80076ba:	609a      	str	r2, [r3, #8]
}
 80076bc:	bf00      	nop
 80076be:	371c      	adds	r7, #28
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bc80      	pop	{r7}
 80076c4:	4770      	bx	lr

080076c6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80076c6:	b480      	push	{r7}
 80076c8:	b087      	sub	sp, #28
 80076ca:	af00      	add	r7, sp, #0
 80076cc:	60f8      	str	r0, [r7, #12]
 80076ce:	60b9      	str	r1, [r7, #8]
 80076d0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	f003 031f 	and.w	r3, r3, #31
 80076d8:	2201      	movs	r2, #1
 80076da:	fa02 f303 	lsl.w	r3, r2, r3
 80076de:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	6a1a      	ldr	r2, [r3, #32]
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	43db      	mvns	r3, r3
 80076e8:	401a      	ands	r2, r3
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6a1a      	ldr	r2, [r3, #32]
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	f003 031f 	and.w	r3, r3, #31
 80076f8:	6879      	ldr	r1, [r7, #4]
 80076fa:	fa01 f303 	lsl.w	r3, r1, r3
 80076fe:	431a      	orrs	r2, r3
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	621a      	str	r2, [r3, #32]
}
 8007704:	bf00      	nop
 8007706:	371c      	adds	r7, #28
 8007708:	46bd      	mov	sp, r7
 800770a:	bc80      	pop	{r7}
 800770c:	4770      	bx	lr
	...

08007710 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007710:	b480      	push	{r7}
 8007712:	b085      	sub	sp, #20
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
 8007718:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007720:	2b01      	cmp	r3, #1
 8007722:	d101      	bne.n	8007728 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007724:	2302      	movs	r3, #2
 8007726:	e068      	b.n	80077fa <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2201      	movs	r2, #1
 800772c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2202      	movs	r2, #2
 8007734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	4a2d      	ldr	r2, [pc, #180]	; (8007804 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d004      	beq.n	800775c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	4a2c      	ldr	r2, [pc, #176]	; (8007808 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d108      	bne.n	800776e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007762:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	685b      	ldr	r3, [r3, #4]
 8007768:	68fa      	ldr	r2, [r7, #12]
 800776a:	4313      	orrs	r3, r2
 800776c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007774:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	68fa      	ldr	r2, [r7, #12]
 800777c:	4313      	orrs	r3, r2
 800777e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a1d      	ldr	r2, [pc, #116]	; (8007804 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d01d      	beq.n	80077ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800779a:	d018      	beq.n	80077ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	4a1a      	ldr	r2, [pc, #104]	; (800780c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d013      	beq.n	80077ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	4a19      	ldr	r2, [pc, #100]	; (8007810 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80077ac:	4293      	cmp	r3, r2
 80077ae:	d00e      	beq.n	80077ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4a17      	ldr	r2, [pc, #92]	; (8007814 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d009      	beq.n	80077ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	4a12      	ldr	r2, [pc, #72]	; (8007808 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d004      	beq.n	80077ce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a13      	ldr	r2, [pc, #76]	; (8007818 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d10c      	bne.n	80077e8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80077d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80077d6:	683b      	ldr	r3, [r7, #0]
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	68ba      	ldr	r2, [r7, #8]
 80077dc:	4313      	orrs	r3, r2
 80077de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	68ba      	ldr	r2, [r7, #8]
 80077e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2201      	movs	r2, #1
 80077ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2200      	movs	r2, #0
 80077f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80077f8:	2300      	movs	r3, #0
}
 80077fa:	4618      	mov	r0, r3
 80077fc:	3714      	adds	r7, #20
 80077fe:	46bd      	mov	sp, r7
 8007800:	bc80      	pop	{r7}
 8007802:	4770      	bx	lr
 8007804:	40012c00 	.word	0x40012c00
 8007808:	40013400 	.word	0x40013400
 800780c:	40000400 	.word	0x40000400
 8007810:	40000800 	.word	0x40000800
 8007814:	40000c00 	.word	0x40000c00
 8007818:	40014000 	.word	0x40014000

0800781c <HAL_TIMEx_RemapConfig>:
  @endif
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 800781c:	b480      	push	{r7}
 800781e:	b085      	sub	sp, #20
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
  uint32_t tmpor1 = 0U;
 8007826:	2300      	movs	r3, #0
 8007828:	60fb      	str	r3, [r7, #12]
  uint32_t tmpor2 = 0U;
 800782a:	2300      	movs	r3, #0
 800782c:	60bb      	str	r3, [r7, #8]

  __HAL_LOCK(htim);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007834:	2b01      	cmp	r3, #1
 8007836:	d101      	bne.n	800783c <HAL_TIMEx_RemapConfig+0x20>
 8007838:	2302      	movs	r3, #2
 800783a:	e038      	b.n	80078ae <HAL_TIMEx_RemapConfig+0x92>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2201      	movs	r2, #1
 8007840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Check parameters */
  assert_param(IS_TIM_REMAP_INSTANCE(htim->Instance));
  assert_param(IS_TIM_REMAP(Remap));

  /* Set ETR_SEL bit field (if required) */
  if (IS_TIM_ETRSEL_INSTANCE(htim->Instance))
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a1b      	ldr	r2, [pc, #108]	; (80078b8 <HAL_TIMEx_RemapConfig+0x9c>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d00e      	beq.n	800786c <HAL_TIMEx_RemapConfig+0x50>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007856:	d009      	beq.n	800786c <HAL_TIMEx_RemapConfig+0x50>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4a17      	ldr	r2, [pc, #92]	; (80078bc <HAL_TIMEx_RemapConfig+0xa0>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d004      	beq.n	800786c <HAL_TIMEx_RemapConfig+0x50>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	4a16      	ldr	r2, [pc, #88]	; (80078c0 <HAL_TIMEx_RemapConfig+0xa4>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d111      	bne.n	8007890 <HAL_TIMEx_RemapConfig+0x74>
  {
    tmpor2 = htim->Instance->OR2;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007872:	60bb      	str	r3, [r7, #8]
    tmpor2 &= ~TIM1_OR2_ETRSEL_Msk;
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	f423 33e0 	bic.w	r3, r3, #114688	; 0x1c000
 800787a:	60bb      	str	r3, [r7, #8]
    tmpor2 |= (Remap & TIM1_OR2_ETRSEL_Msk);
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	f403 33e0 	and.w	r3, r3, #114688	; 0x1c000
 8007882:	68ba      	ldr	r2, [r7, #8]
 8007884:	4313      	orrs	r3, r2
 8007886:	60bb      	str	r3, [r7, #8]

    /* Set TIMx_OR2 */
    htim->Instance->OR2 = tmpor2;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	68ba      	ldr	r2, [r7, #8]
 800788e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Set other remapping capabilities */
  tmpor1 = Remap;
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	60fb      	str	r3, [r7, #12]
  tmpor1 &= ~TIM1_OR2_ETRSEL_Msk;
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f423 33e0 	bic.w	r3, r3, #114688	; 0x1c000
 800789a:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_OR1 */
  htim->Instance->OR1 = tmpor1;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	68fa      	ldr	r2, [r7, #12]
 80078a2:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2200      	movs	r2, #0
 80078a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80078ac:	2300      	movs	r3, #0
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3714      	adds	r7, #20
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bc80      	pop	{r7}
 80078b6:	4770      	bx	lr
 80078b8:	40012c00 	.word	0x40012c00
 80078bc:	40000400 	.word	0x40000400
 80078c0:	40013400 	.word	0x40013400

080078c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80078cc:	bf00      	nop
 80078ce:	370c      	adds	r7, #12
 80078d0:	46bd      	mov	sp, r7
 80078d2:	bc80      	pop	{r7}
 80078d4:	4770      	bx	lr

080078d6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80078d6:	b480      	push	{r7}
 80078d8:	b083      	sub	sp, #12
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80078de:	bf00      	nop
 80078e0:	370c      	adds	r7, #12
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bc80      	pop	{r7}
 80078e6:	4770      	bx	lr

080078e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80078f0:	bf00      	nop
 80078f2:	370c      	adds	r7, #12
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bc80      	pop	{r7}
 80078f8:	4770      	bx	lr

080078fa <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80078fa:	b580      	push	{r7, lr}
 80078fc:	b082      	sub	sp, #8
 80078fe:	af00      	add	r7, sp, #0
 8007900:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d101      	bne.n	800790c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007908:	2301      	movs	r3, #1
 800790a:	e040      	b.n	800798e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007910:	2b00      	cmp	r3, #0
 8007912:	d106      	bne.n	8007922 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2200      	movs	r2, #0
 8007918:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f007 fdc9 	bl	800f4b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2224      	movs	r2, #36	; 0x24
 8007926:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	687a      	ldr	r2, [r7, #4]
 800792e:	6812      	ldr	r2, [r2, #0]
 8007930:	6812      	ldr	r2, [r2, #0]
 8007932:	f022 0201 	bic.w	r2, r2, #1
 8007936:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 fd97 	bl	800846c <UART_SetConfig>
 800793e:	4603      	mov	r3, r0
 8007940:	2b01      	cmp	r3, #1
 8007942:	d101      	bne.n	8007948 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007944:	2301      	movs	r3, #1
 8007946:	e022      	b.n	800798e <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800794c:	2b00      	cmp	r3, #0
 800794e:	d002      	beq.n	8007956 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f001 f8ef 	bl	8008b34 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	687a      	ldr	r2, [r7, #4]
 800795c:	6812      	ldr	r2, [r2, #0]
 800795e:	6852      	ldr	r2, [r2, #4]
 8007960:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007964:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	687a      	ldr	r2, [r7, #4]
 800796c:	6812      	ldr	r2, [r2, #0]
 800796e:	6892      	ldr	r2, [r2, #8]
 8007970:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007974:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	687a      	ldr	r2, [r7, #4]
 800797c:	6812      	ldr	r2, [r2, #0]
 800797e:	6812      	ldr	r2, [r2, #0]
 8007980:	f042 0201 	orr.w	r2, r2, #1
 8007984:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f001 f975 	bl	8008c76 <UART_CheckIdleState>
 800798c:	4603      	mov	r3, r0
}
 800798e:	4618      	mov	r0, r3
 8007990:	3708      	adds	r7, #8
 8007992:	46bd      	mov	sp, r7
 8007994:	bd80      	pop	{r7, pc}

08007996 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8007996:	b580      	push	{r7, lr}
 8007998:	b082      	sub	sp, #8
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d101      	bne.n	80079a8 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80079a4:	2301      	movs	r3, #1
 80079a6:	e027      	b.n	80079f8 <HAL_UART_DeInit+0x62>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2224      	movs	r2, #36	; 0x24
 80079ac:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	687a      	ldr	r2, [r7, #4]
 80079b4:	6812      	ldr	r2, [r2, #0]
 80079b6:	6812      	ldr	r2, [r2, #0]
 80079b8:	f022 0201 	bic.w	r2, r2, #1
 80079bc:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	2200      	movs	r2, #0
 80079c4:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	2200      	movs	r2, #0
 80079cc:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	2200      	movs	r2, #0
 80079d4:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f007 fed4 	bl	800f784 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2200      	movs	r2, #0
 80079e6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2200      	movs	r2, #0
 80079ec:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2200      	movs	r2, #0
 80079f2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80079f6:	2300      	movs	r3, #0
}
 80079f8:	4618      	mov	r0, r3
 80079fa:	3708      	adds	r7, #8
 80079fc:	46bd      	mov	sp, r7
 80079fe:	bd80      	pop	{r7, pc}

08007a00 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b08a      	sub	sp, #40	; 0x28
 8007a04:	af02      	add	r7, sp, #8
 8007a06:	60f8      	str	r0, [r7, #12]
 8007a08:	60b9      	str	r1, [r7, #8]
 8007a0a:	603b      	str	r3, [r7, #0]
 8007a0c:	4613      	mov	r3, r2
 8007a0e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a14:	2b20      	cmp	r3, #32
 8007a16:	f040 8081 	bne.w	8007b1c <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d002      	beq.n	8007a26 <HAL_UART_Transmit+0x26>
 8007a20:	88fb      	ldrh	r3, [r7, #6]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d101      	bne.n	8007a2a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	e079      	b.n	8007b1e <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007a30:	2b01      	cmp	r3, #1
 8007a32:	d101      	bne.n	8007a38 <HAL_UART_Transmit+0x38>
 8007a34:	2302      	movs	r3, #2
 8007a36:	e072      	b.n	8007b1e <HAL_UART_Transmit+0x11e>
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2200      	movs	r2, #0
 8007a44:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2221      	movs	r2, #33	; 0x21
 8007a4a:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007a4c:	f7f9 fdf0 	bl	8001630 <HAL_GetTick>
 8007a50:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	88fa      	ldrh	r2, [r7, #6]
 8007a56:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	88fa      	ldrh	r2, [r7, #6]
 8007a5e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a6a:	d108      	bne.n	8007a7e <HAL_UART_Transmit+0x7e>
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	691b      	ldr	r3, [r3, #16]
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d104      	bne.n	8007a7e <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8007a74:	2300      	movs	r3, #0
 8007a76:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	61bb      	str	r3, [r7, #24]
 8007a7c:	e003      	b.n	8007a86 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007a82:	2300      	movs	r3, #0
 8007a84:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8007a8e:	e02d      	b.n	8007aec <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	9300      	str	r3, [sp, #0]
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	2200      	movs	r2, #0
 8007a98:	2180      	movs	r1, #128	; 0x80
 8007a9a:	68f8      	ldr	r0, [r7, #12]
 8007a9c:	f001 f930 	bl	8008d00 <UART_WaitOnFlagUntilTimeout>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d001      	beq.n	8007aaa <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8007aa6:	2303      	movs	r3, #3
 8007aa8:	e039      	b.n	8007b1e <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007aaa:	69fb      	ldr	r3, [r7, #28]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d10b      	bne.n	8007ac8 <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	69ba      	ldr	r2, [r7, #24]
 8007ab6:	8812      	ldrh	r2, [r2, #0]
 8007ab8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007abc:	b292      	uxth	r2, r2
 8007abe:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007ac0:	69bb      	ldr	r3, [r7, #24]
 8007ac2:	3302      	adds	r3, #2
 8007ac4:	61bb      	str	r3, [r7, #24]
 8007ac6:	e008      	b.n	8007ada <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	69fa      	ldr	r2, [r7, #28]
 8007ace:	7812      	ldrb	r2, [r2, #0]
 8007ad0:	b292      	uxth	r2, r2
 8007ad2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007ad4:	69fb      	ldr	r3, [r7, #28]
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007ae0:	b29b      	uxth	r3, r3
 8007ae2:	3b01      	subs	r3, #1
 8007ae4:	b29a      	uxth	r2, r3
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d1cb      	bne.n	8007a90 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	9300      	str	r3, [sp, #0]
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	2200      	movs	r2, #0
 8007b00:	2140      	movs	r1, #64	; 0x40
 8007b02:	68f8      	ldr	r0, [r7, #12]
 8007b04:	f001 f8fc 	bl	8008d00 <UART_WaitOnFlagUntilTimeout>
 8007b08:	4603      	mov	r3, r0
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d001      	beq.n	8007b12 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8007b0e:	2303      	movs	r3, #3
 8007b10:	e005      	b.n	8007b1e <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	2220      	movs	r2, #32
 8007b16:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	e000      	b.n	8007b1e <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007b1c:	2302      	movs	r3, #2
  }
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	3720      	adds	r7, #32
 8007b22:	46bd      	mov	sp, r7
 8007b24:	bd80      	pop	{r7, pc}

08007b26 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b26:	b580      	push	{r7, lr}
 8007b28:	b08a      	sub	sp, #40	; 0x28
 8007b2a:	af02      	add	r7, sp, #8
 8007b2c:	60f8      	str	r0, [r7, #12]
 8007b2e:	60b9      	str	r1, [r7, #8]
 8007b30:	603b      	str	r3, [r7, #0]
 8007b32:	4613      	mov	r3, r2
 8007b34:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b3a:	2b20      	cmp	r3, #32
 8007b3c:	f040 80bb 	bne.w	8007cb6 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d002      	beq.n	8007b4c <HAL_UART_Receive+0x26>
 8007b46:	88fb      	ldrh	r3, [r7, #6]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d101      	bne.n	8007b50 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	e0b3      	b.n	8007cb8 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d101      	bne.n	8007b5e <HAL_UART_Receive+0x38>
 8007b5a:	2302      	movs	r3, #2
 8007b5c:	e0ac      	b.n	8007cb8 <HAL_UART_Receive+0x192>
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2201      	movs	r2, #1
 8007b62:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	2200      	movs	r2, #0
 8007b6a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	2222      	movs	r2, #34	; 0x22
 8007b70:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007b72:	f7f9 fd5d 	bl	8001630 <HAL_GetTick>
 8007b76:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	88fa      	ldrh	r2, [r7, #6]
 8007b7c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	88fa      	ldrh	r2, [r7, #6]
 8007b84:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	689b      	ldr	r3, [r3, #8]
 8007b8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b90:	d10e      	bne.n	8007bb0 <HAL_UART_Receive+0x8a>
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	691b      	ldr	r3, [r3, #16]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d105      	bne.n	8007ba6 <HAL_UART_Receive+0x80>
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007ba0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007ba4:	e02d      	b.n	8007c02 <HAL_UART_Receive+0xdc>
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	22ff      	movs	r2, #255	; 0xff
 8007baa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007bae:	e028      	b.n	8007c02 <HAL_UART_Receive+0xdc>
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d10d      	bne.n	8007bd4 <HAL_UART_Receive+0xae>
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	691b      	ldr	r3, [r3, #16]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d104      	bne.n	8007bca <HAL_UART_Receive+0xa4>
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	22ff      	movs	r2, #255	; 0xff
 8007bc4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007bc8:	e01b      	b.n	8007c02 <HAL_UART_Receive+0xdc>
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	227f      	movs	r2, #127	; 0x7f
 8007bce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007bd2:	e016      	b.n	8007c02 <HAL_UART_Receive+0xdc>
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007bdc:	d10d      	bne.n	8007bfa <HAL_UART_Receive+0xd4>
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	691b      	ldr	r3, [r3, #16]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d104      	bne.n	8007bf0 <HAL_UART_Receive+0xca>
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	227f      	movs	r2, #127	; 0x7f
 8007bea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007bee:	e008      	b.n	8007c02 <HAL_UART_Receive+0xdc>
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	223f      	movs	r2, #63	; 0x3f
 8007bf4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007bf8:	e003      	b.n	8007c02 <HAL_UART_Receive+0xdc>
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007c08:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c12:	d108      	bne.n	8007c26 <HAL_UART_Receive+0x100>
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	691b      	ldr	r3, [r3, #16]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d104      	bne.n	8007c26 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	61bb      	str	r3, [r7, #24]
 8007c24:	e003      	b.n	8007c2e <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2200      	movs	r2, #0
 8007c32:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007c36:	e033      	b.n	8007ca0 <HAL_UART_Receive+0x17a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	9300      	str	r3, [sp, #0]
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	2120      	movs	r1, #32
 8007c42:	68f8      	ldr	r0, [r7, #12]
 8007c44:	f001 f85c 	bl	8008d00 <UART_WaitOnFlagUntilTimeout>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d001      	beq.n	8007c52 <HAL_UART_Receive+0x12c>
      {
        return HAL_TIMEOUT;
 8007c4e:	2303      	movs	r3, #3
 8007c50:	e032      	b.n	8007cb8 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8007c52:	69fb      	ldr	r3, [r7, #28]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d10c      	bne.n	8007c72 <HAL_UART_Receive+0x14c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007c5e:	b29a      	uxth	r2, r3
 8007c60:	8a7b      	ldrh	r3, [r7, #18]
 8007c62:	4013      	ands	r3, r2
 8007c64:	b29a      	uxth	r2, r3
 8007c66:	69bb      	ldr	r3, [r7, #24]
 8007c68:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007c6a:	69bb      	ldr	r3, [r7, #24]
 8007c6c:	3302      	adds	r3, #2
 8007c6e:	61bb      	str	r3, [r7, #24]
 8007c70:	e00d      	b.n	8007c8e <HAL_UART_Receive+0x168>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	b2da      	uxtb	r2, r3
 8007c7c:	8a7b      	ldrh	r3, [r7, #18]
 8007c7e:	b2db      	uxtb	r3, r3
 8007c80:	4013      	ands	r3, r2
 8007c82:	b2da      	uxtb	r2, r3
 8007c84:	69fb      	ldr	r3, [r7, #28]
 8007c86:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007c88:	69fb      	ldr	r3, [r7, #28]
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	3b01      	subs	r3, #1
 8007c98:	b29a      	uxth	r2, r3
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d1c5      	bne.n	8007c38 <HAL_UART_Receive+0x112>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2220      	movs	r2, #32
 8007cb0:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	e000      	b.n	8007cb8 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 8007cb6:	2302      	movs	r3, #2
  }
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	3720      	adds	r7, #32
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}

08007cc0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b084      	sub	sp, #16
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	60f8      	str	r0, [r7, #12]
 8007cc8:	60b9      	str	r1, [r7, #8]
 8007cca:	4613      	mov	r3, r2
 8007ccc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007cd2:	2b20      	cmp	r3, #32
 8007cd4:	d164      	bne.n	8007da0 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d002      	beq.n	8007ce2 <HAL_UART_Transmit_DMA+0x22>
 8007cdc:	88fb      	ldrh	r3, [r7, #6]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d101      	bne.n	8007ce6 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e05d      	b.n	8007da2 <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d101      	bne.n	8007cf4 <HAL_UART_Transmit_DMA+0x34>
 8007cf0:	2302      	movs	r3, #2
 8007cf2:	e056      	b.n	8007da2 <HAL_UART_Transmit_DMA+0xe2>
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	68ba      	ldr	r2, [r7, #8]
 8007d00:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	88fa      	ldrh	r2, [r7, #6]
 8007d06:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	88fa      	ldrh	r2, [r7, #6]
 8007d0e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	2200      	movs	r2, #0
 8007d16:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	2221      	movs	r2, #33	; 0x21
 8007d1c:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d02a      	beq.n	8007d7c <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d2a:	4a20      	ldr	r2, [pc, #128]	; (8007dac <HAL_UART_Transmit_DMA+0xec>)
 8007d2c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d32:	4a1f      	ldr	r2, [pc, #124]	; (8007db0 <HAL_UART_Transmit_DMA+0xf0>)
 8007d34:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d3a:	4a1e      	ldr	r2, [pc, #120]	; (8007db4 <HAL_UART_Transmit_DMA+0xf4>)
 8007d3c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d42:	2200      	movs	r2, #0
 8007d44:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007d4e:	4619      	mov	r1, r3
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	3328      	adds	r3, #40	; 0x28
 8007d56:	461a      	mov	r2, r3
 8007d58:	88fb      	ldrh	r3, [r7, #6]
 8007d5a:	f7f9 ffb0 	bl	8001cbe <HAL_DMA_Start_IT>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d00b      	beq.n	8007d7c <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2210      	movs	r2, #16
 8007d68:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2220      	movs	r2, #32
 8007d76:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8007d78:	2301      	movs	r3, #1
 8007d7a:	e012      	b.n	8007da2 <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	2240      	movs	r2, #64	; 0x40
 8007d82:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	2200      	movs	r2, #0
 8007d88:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	6812      	ldr	r2, [r2, #0]
 8007d94:	6892      	ldr	r2, [r2, #8]
 8007d96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007d9a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	e000      	b.n	8007da2 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8007da0:	2302      	movs	r3, #2
  }
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3710      	adds	r7, #16
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}
 8007daa:	bf00      	nop
 8007dac:	08008e5d 	.word	0x08008e5d
 8007db0:	08008eb1 	.word	0x08008eb1
 8007db4:	08008f51 	.word	0x08008f51

08007db8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	60f8      	str	r0, [r7, #12]
 8007dc0:	60b9      	str	r1, [r7, #8]
 8007dc2:	4613      	mov	r3, r2
 8007dc4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007dca:	2b20      	cmp	r3, #32
 8007dcc:	d16c      	bne.n	8007ea8 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d002      	beq.n	8007dda <HAL_UART_Receive_DMA+0x22>
 8007dd4:	88fb      	ldrh	r3, [r7, #6]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d101      	bne.n	8007dde <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	e065      	b.n	8007eaa <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	d101      	bne.n	8007dec <HAL_UART_Receive_DMA+0x34>
 8007de8:	2302      	movs	r3, #2
 8007dea:	e05e      	b.n	8007eaa <HAL_UART_Receive_DMA+0xf2>
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	2201      	movs	r2, #1
 8007df0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	68ba      	ldr	r2, [r7, #8]
 8007df8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	88fa      	ldrh	r2, [r7, #6]
 8007dfe:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	2200      	movs	r2, #0
 8007e06:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2222      	movs	r2, #34	; 0x22
 8007e0c:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d02a      	beq.n	8007e6c <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e1a:	4a26      	ldr	r2, [pc, #152]	; (8007eb4 <HAL_UART_Receive_DMA+0xfc>)
 8007e1c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e22:	4a25      	ldr	r2, [pc, #148]	; (8007eb8 <HAL_UART_Receive_DMA+0x100>)
 8007e24:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e2a:	4a24      	ldr	r2, [pc, #144]	; (8007ebc <HAL_UART_Receive_DMA+0x104>)
 8007e2c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e32:	2200      	movs	r2, #0
 8007e34:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	3324      	adds	r3, #36	; 0x24
 8007e40:	4619      	mov	r1, r3
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e46:	461a      	mov	r2, r3
 8007e48:	88fb      	ldrh	r3, [r7, #6]
 8007e4a:	f7f9 ff38 	bl	8001cbe <HAL_DMA_Start_IT>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d00b      	beq.n	8007e6c <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	2210      	movs	r2, #16
 8007e58:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2220      	movs	r2, #32
 8007e66:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	e01e      	b.n	8007eaa <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2200      	movs	r2, #0
 8007e70:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	68fa      	ldr	r2, [r7, #12]
 8007e7a:	6812      	ldr	r2, [r2, #0]
 8007e7c:	6812      	ldr	r2, [r2, #0]
 8007e7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e82:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	6812      	ldr	r2, [r2, #0]
 8007e8c:	6892      	ldr	r2, [r2, #8]
 8007e8e:	f042 0201 	orr.w	r2, r2, #1
 8007e92:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68fa      	ldr	r2, [r7, #12]
 8007e9a:	6812      	ldr	r2, [r2, #0]
 8007e9c:	6892      	ldr	r2, [r2, #8]
 8007e9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ea2:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	e000      	b.n	8007eaa <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8007ea8:	2302      	movs	r3, #2
  }
}
 8007eaa:	4618      	mov	r0, r3
 8007eac:	3710      	adds	r7, #16
 8007eae:	46bd      	mov	sp, r7
 8007eb0:	bd80      	pop	{r7, pc}
 8007eb2:	bf00      	nop
 8007eb4:	08008ecd 	.word	0x08008ecd
 8007eb8:	08008f35 	.word	0x08008f35
 8007ebc:	08008f51 	.word	0x08008f51

08007ec0 <HAL_UART_DMAPause>:
  * @brief Pause the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b085      	sub	sp, #20
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ecc:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007ed2:	60bb      	str	r3, [r7, #8]

  __HAL_LOCK(huart);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d101      	bne.n	8007ee2 <HAL_UART_DMAPause+0x22>
 8007ede:	2302      	movs	r3, #2
 8007ee0:	e03c      	b.n	8007f5c <HAL_UART_DMAPause+0x9c>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2201      	movs	r2, #1
 8007ee6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	689b      	ldr	r3, [r3, #8]
 8007ef0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ef4:	2b80      	cmp	r3, #128	; 0x80
 8007ef6:	d10a      	bne.n	8007f0e <HAL_UART_DMAPause+0x4e>
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2b21      	cmp	r3, #33	; 0x21
 8007efc:	d107      	bne.n	8007f0e <HAL_UART_DMAPause+0x4e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    /* Disable the UART DMA Tx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	687a      	ldr	r2, [r7, #4]
 8007f04:	6812      	ldr	r2, [r2, #0]
 8007f06:	6892      	ldr	r2, [r2, #8]
 8007f08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007f0c:	609a      	str	r2, [r3, #8]
  }
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f18:	2b40      	cmp	r3, #64	; 0x40
 8007f1a:	d11a      	bne.n	8007f52 <HAL_UART_DMAPause+0x92>
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	2b22      	cmp	r3, #34	; 0x22
 8007f20:	d117      	bne.n	8007f52 <HAL_UART_DMAPause+0x92>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	687a      	ldr	r2, [r7, #4]
 8007f28:	6812      	ldr	r2, [r2, #0]
 8007f2a:	6812      	ldr	r2, [r2, #0]
 8007f2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007f30:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	687a      	ldr	r2, [r7, #4]
 8007f38:	6812      	ldr	r2, [r2, #0]
 8007f3a:	6892      	ldr	r2, [r2, #8]
 8007f3c:	f022 0201 	bic.w	r2, r2, #1
 8007f40:	609a      	str	r2, [r3, #8]

    /* Disable the UART DMA Rx request */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	687a      	ldr	r2, [r7, #4]
 8007f48:	6812      	ldr	r2, [r2, #0]
 8007f4a:	6892      	ldr	r2, [r2, #8]
 8007f4c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f50:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2200      	movs	r2, #0
 8007f56:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007f5a:	2300      	movs	r3, #0
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3714      	adds	r7, #20
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bc80      	pop	{r7}
 8007f64:	4770      	bx	lr

08007f66 <HAL_UART_DMAResume>:
  * @brief Resume the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
{
 8007f66:	b480      	push	{r7}
 8007f68:	b083      	sub	sp, #12
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007f74:	2b01      	cmp	r3, #1
 8007f76:	d101      	bne.n	8007f7c <HAL_UART_DMAResume+0x16>
 8007f78:	2302      	movs	r3, #2
 8007f7a:	e034      	b.n	8007fe6 <HAL_UART_DMAResume+0x80>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f88:	2b21      	cmp	r3, #33	; 0x21
 8007f8a:	d107      	bne.n	8007f9c <HAL_UART_DMAResume+0x36>
  {
    /* Enable the UART DMA Tx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	687a      	ldr	r2, [r7, #4]
 8007f92:	6812      	ldr	r2, [r2, #0]
 8007f94:	6892      	ldr	r2, [r2, #8]
 8007f96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007f9a:	609a      	str	r2, [r3, #8]
  }
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007fa0:	2b22      	cmp	r3, #34	; 0x22
 8007fa2:	d11b      	bne.n	8007fdc <HAL_UART_DMAResume+0x76>
  {
    /* Clear the Overrun flag before resuming the Rx transfer */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	2208      	movs	r2, #8
 8007faa:	621a      	str	r2, [r3, #32]

    /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	687a      	ldr	r2, [r7, #4]
 8007fb2:	6812      	ldr	r2, [r2, #0]
 8007fb4:	6812      	ldr	r2, [r2, #0]
 8007fb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007fba:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	6812      	ldr	r2, [r2, #0]
 8007fc4:	6892      	ldr	r2, [r2, #8]
 8007fc6:	f042 0201 	orr.w	r2, r2, #1
 8007fca:	609a      	str	r2, [r3, #8]

    /* Enable the UART DMA Rx request */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	687a      	ldr	r2, [r7, #4]
 8007fd2:	6812      	ldr	r2, [r2, #0]
 8007fd4:	6892      	ldr	r2, [r2, #8]
 8007fd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007fda:	609a      	str	r2, [r3, #8]
  }

  __HAL_UNLOCK(huart);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007fe4:	2300      	movs	r3, #0
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	370c      	adds	r7, #12
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bc80      	pop	{r7}
 8007fee:	4770      	bx	lr

08007ff0 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b084      	sub	sp, #16
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ffc:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008002:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800800e:	2b80      	cmp	r3, #128	; 0x80
 8008010:	d126      	bne.n	8008060 <HAL_UART_DMAStop+0x70>
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2b21      	cmp	r3, #33	; 0x21
 8008016:	d123      	bne.n	8008060 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	6812      	ldr	r2, [r2, #0]
 8008020:	6892      	ldr	r2, [r2, #8]
 8008022:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008026:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800802c:	2b00      	cmp	r3, #0
 800802e:	d014      	beq.n	800805a <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008034:	4618      	mov	r0, r3
 8008036:	f7f9 fea2 	bl	8001d7e <HAL_DMA_Abort>
 800803a:	4603      	mov	r3, r0
 800803c:	2b00      	cmp	r3, #0
 800803e:	d00c      	beq.n	800805a <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008044:	4618      	mov	r0, r3
 8008046:	f7f9 ffc7 	bl	8001fd8 <HAL_DMA_GetError>
 800804a:	4603      	mov	r3, r0
 800804c:	2b20      	cmp	r3, #32
 800804e:	d104      	bne.n	800805a <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2210      	movs	r2, #16
 8008054:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8008056:	2303      	movs	r3, #3
 8008058:	e031      	b.n	80080be <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f000 fecb 	bl	8008df6 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	689b      	ldr	r3, [r3, #8]
 8008066:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800806a:	2b40      	cmp	r3, #64	; 0x40
 800806c:	d126      	bne.n	80080bc <HAL_UART_DMAStop+0xcc>
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	2b22      	cmp	r3, #34	; 0x22
 8008072:	d123      	bne.n	80080bc <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	687a      	ldr	r2, [r7, #4]
 800807a:	6812      	ldr	r2, [r2, #0]
 800807c:	6892      	ldr	r2, [r2, #8]
 800807e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008082:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008088:	2b00      	cmp	r3, #0
 800808a:	d014      	beq.n	80080b6 <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008090:	4618      	mov	r0, r3
 8008092:	f7f9 fe74 	bl	8001d7e <HAL_DMA_Abort>
 8008096:	4603      	mov	r3, r0
 8008098:	2b00      	cmp	r3, #0
 800809a:	d00c      	beq.n	80080b6 <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080a0:	4618      	mov	r0, r3
 80080a2:	f7f9 ff99 	bl	8001fd8 <HAL_DMA_GetError>
 80080a6:	4603      	mov	r3, r0
 80080a8:	2b20      	cmp	r3, #32
 80080aa:	d104      	bne.n	80080b6 <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2210      	movs	r2, #16
 80080b0:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80080b2:	2303      	movs	r3, #3
 80080b4:	e003      	b.n	80080be <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f000 feb1 	bl	8008e1e <UART_EndRxTransfer>
  }

  return HAL_OK;
 80080bc:	2300      	movs	r3, #0
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3710      	adds	r7, #16
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}
	...

080080c8 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b082      	sub	sp, #8
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
  /* Disable interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	687a      	ldr	r2, [r7, #4]
 80080d6:	6812      	ldr	r2, [r2, #0]
 80080d8:	6812      	ldr	r2, [r2, #0]
 80080da:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80080de:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080ea:	2b80      	cmp	r3, #128	; 0x80
 80080ec:	d12d      	bne.n	800814a <HAL_UART_AbortTransmit_IT+0x82>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	687a      	ldr	r2, [r7, #4]
 80080f4:	6812      	ldr	r2, [r2, #0]
 80080f6:	6892      	ldr	r2, [r2, #8]
 80080f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80080fc:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008102:	2b00      	cmp	r3, #0
 8008104:	d013      	beq.n	800812e <HAL_UART_AbortTransmit_IT+0x66>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800810a:	4a19      	ldr	r2, [pc, #100]	; (8008170 <HAL_UART_AbortTransmit_IT+0xa8>)
 800810c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008112:	4618      	mov	r0, r3
 8008114:	f7f9 fe70 	bl	8001df8 <HAL_DMA_Abort_IT>
 8008118:	4603      	mov	r3, r0
 800811a:	2b00      	cmp	r3, #0
 800811c:	d022      	beq.n	8008164 <HAL_UART_AbortTransmit_IT+0x9c>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8008128:	4610      	mov	r0, r2
 800812a:	4798      	blx	r3
 800812c:	e01a      	b.n	8008164 <HAL_UART_AbortTransmit_IT+0x9c>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0U;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2200      	movs	r2, #0
 8008132:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      /* Clear TxISR function pointers */
      huart->TxISR = NULL;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2220      	movs	r2, #32
 8008140:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 f989 	bl	800845a <HAL_UART_AbortTransmitCpltCallback>
 8008148:	e00c      	b.n	8008164 <HAL_UART_AbortTransmit_IT+0x9c>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0U;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2200      	movs	r2, #0
 800814e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Clear TxISR function pointers */
    huart->TxISR = NULL;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2200      	movs	r2, #0
 8008156:	665a      	str	r2, [r3, #100]	; 0x64
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
    }
#endif /* USART_CR1_FIFOEN */

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2220      	movs	r2, #32
 800815c:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 800815e:	6878      	ldr	r0, [r7, #4]
 8008160:	f000 f97b 	bl	800845a <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8008164:	2300      	movs	r3, #0
}
 8008166:	4618      	mov	r0, r3
 8008168:	3708      	adds	r7, #8
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}
 800816e:	bf00      	nop
 8008170:	08008ff5 	.word	0x08008ff5

08008174 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b088      	sub	sp, #32
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	69db      	ldr	r3, [r3, #28]
 8008182:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	689b      	ldr	r3, [r3, #8]
 8008192:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008194:	69fa      	ldr	r2, [r7, #28]
 8008196:	f640 030f 	movw	r3, #2063	; 0x80f
 800819a:	4013      	ands	r3, r2
 800819c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800819e:	693b      	ldr	r3, [r7, #16]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d113      	bne.n	80081cc <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80081a4:	69fb      	ldr	r3, [r7, #28]
 80081a6:	f003 0320 	and.w	r3, r3, #32
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d00e      	beq.n	80081cc <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80081ae:	69bb      	ldr	r3, [r7, #24]
 80081b0:	f003 0320 	and.w	r3, r3, #32
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d009      	beq.n	80081cc <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081bc:	2b00      	cmp	r3, #0
 80081be:	f000 8114 	beq.w	80083ea <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	4798      	blx	r3
      }
      return;
 80081ca:	e10e      	b.n	80083ea <HAL_UART_IRQHandler+0x276>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	f000 80d6 	beq.w	8008380 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	f003 0301 	and.w	r3, r3, #1
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d105      	bne.n	80081ea <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80081de:	69bb      	ldr	r3, [r7, #24]
 80081e0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	f000 80cb 	beq.w	8008380 <HAL_UART_IRQHandler+0x20c>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80081ea:	69fb      	ldr	r3, [r7, #28]
 80081ec:	f003 0301 	and.w	r3, r3, #1
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d00e      	beq.n	8008212 <HAL_UART_IRQHandler+0x9e>
 80081f4:	69bb      	ldr	r3, [r7, #24]
 80081f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d009      	beq.n	8008212 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	2201      	movs	r2, #1
 8008204:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800820a:	f043 0201 	orr.w	r2, r3, #1
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008212:	69fb      	ldr	r3, [r7, #28]
 8008214:	f003 0302 	and.w	r3, r3, #2
 8008218:	2b00      	cmp	r3, #0
 800821a:	d00e      	beq.n	800823a <HAL_UART_IRQHandler+0xc6>
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	f003 0301 	and.w	r3, r3, #1
 8008222:	2b00      	cmp	r3, #0
 8008224:	d009      	beq.n	800823a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	2202      	movs	r2, #2
 800822c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008232:	f043 0204 	orr.w	r2, r3, #4
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800823a:	69fb      	ldr	r3, [r7, #28]
 800823c:	f003 0304 	and.w	r3, r3, #4
 8008240:	2b00      	cmp	r3, #0
 8008242:	d00e      	beq.n	8008262 <HAL_UART_IRQHandler+0xee>
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	f003 0301 	and.w	r3, r3, #1
 800824a:	2b00      	cmp	r3, #0
 800824c:	d009      	beq.n	8008262 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	2204      	movs	r2, #4
 8008254:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800825a:	f043 0202 	orr.w	r2, r3, #2
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008262:	69fb      	ldr	r3, [r7, #28]
 8008264:	f003 0308 	and.w	r3, r3, #8
 8008268:	2b00      	cmp	r3, #0
 800826a:	d013      	beq.n	8008294 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800826c:	69bb      	ldr	r3, [r7, #24]
 800826e:	f003 0320 	and.w	r3, r3, #32
 8008272:	2b00      	cmp	r3, #0
 8008274:	d104      	bne.n	8008280 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800827c:	2b00      	cmp	r3, #0
 800827e:	d009      	beq.n	8008294 <HAL_UART_IRQHandler+0x120>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	2208      	movs	r2, #8
 8008286:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800828c:	f043 0208 	orr.w	r2, r3, #8
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008294:	69fb      	ldr	r3, [r7, #28]
 8008296:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800829a:	2b00      	cmp	r3, #0
 800829c:	d00f      	beq.n	80082be <HAL_UART_IRQHandler+0x14a>
 800829e:	69bb      	ldr	r3, [r7, #24]
 80082a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d00a      	beq.n	80082be <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80082b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80082b6:	f043 0220 	orr.w	r2, r3, #32
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	f000 8093 	beq.w	80083ee <HAL_UART_IRQHandler+0x27a>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80082c8:	69fb      	ldr	r3, [r7, #28]
 80082ca:	f003 0320 	and.w	r3, r3, #32
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d00c      	beq.n	80082ec <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80082d2:	69bb      	ldr	r3, [r7, #24]
 80082d4:	f003 0320 	and.w	r3, r3, #32
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d007      	beq.n	80082ec <HAL_UART_IRQHandler+0x178>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d003      	beq.n	80082ec <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80082f0:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	689b      	ldr	r3, [r3, #8]
 80082f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082fc:	2b40      	cmp	r3, #64	; 0x40
 80082fe:	d004      	beq.n	800830a <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008306:	2b00      	cmp	r3, #0
 8008308:	d031      	beq.n	800836e <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f000 fd87 	bl	8008e1e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	689b      	ldr	r3, [r3, #8]
 8008316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800831a:	2b40      	cmp	r3, #64	; 0x40
 800831c:	d123      	bne.n	8008366 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	687a      	ldr	r2, [r7, #4]
 8008324:	6812      	ldr	r2, [r2, #0]
 8008326:	6892      	ldr	r2, [r2, #8]
 8008328:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800832c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008332:	2b00      	cmp	r3, #0
 8008334:	d013      	beq.n	800835e <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800833a:	4a30      	ldr	r2, [pc, #192]	; (80083fc <HAL_UART_IRQHandler+0x288>)
 800833c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008342:	4618      	mov	r0, r3
 8008344:	f7f9 fd58 	bl	8001df8 <HAL_DMA_Abort_IT>
 8008348:	4603      	mov	r3, r0
 800834a:	2b00      	cmp	r3, #0
 800834c:	d016      	beq.n	800837c <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008352:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008358:	4610      	mov	r0, r2
 800835a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800835c:	e00e      	b.n	800837c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f000 f872 	bl	8008448 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008364:	e00a      	b.n	800837c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 f86e 	bl	8008448 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800836c:	e006      	b.n	800837c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800836e:	6878      	ldr	r0, [r7, #4]
 8008370:	f000 f86a 	bl	8008448 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2200      	movs	r2, #0
 8008378:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800837a:	e038      	b.n	80083ee <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800837c:	bf00      	nop
    return;
 800837e:	e036      	b.n	80083ee <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008380:	69fb      	ldr	r3, [r7, #28]
 8008382:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00d      	beq.n	80083a6 <HAL_UART_IRQHandler+0x232>
 800838a:	697b      	ldr	r3, [r7, #20]
 800838c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008390:	2b00      	cmp	r3, #0
 8008392:	d008      	beq.n	80083a6 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800839c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 fe56 	bl	8009050 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80083a4:	e026      	b.n	80083f4 <HAL_UART_IRQHandler+0x280>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80083a6:	69fb      	ldr	r3, [r7, #28]
 80083a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d00d      	beq.n	80083cc <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80083b0:	69bb      	ldr	r3, [r7, #24]
 80083b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d008      	beq.n	80083cc <HAL_UART_IRQHandler+0x258>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d017      	beq.n	80083f2 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	4798      	blx	r3
    }
    return;
 80083ca:	e012      	b.n	80083f2 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80083cc:	69fb      	ldr	r3, [r7, #28]
 80083ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d00e      	beq.n	80083f4 <HAL_UART_IRQHandler+0x280>
 80083d6:	69bb      	ldr	r3, [r7, #24]
 80083d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d009      	beq.n	80083f4 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 80083e0:	6878      	ldr	r0, [r7, #4]
 80083e2:	f000 fe1c 	bl	800901e <UART_EndTransmit_IT>
    return;
 80083e6:	bf00      	nop
 80083e8:	e004      	b.n	80083f4 <HAL_UART_IRQHandler+0x280>
      return;
 80083ea:	bf00      	nop
 80083ec:	e002      	b.n	80083f4 <HAL_UART_IRQHandler+0x280>
    return;
 80083ee:	bf00      	nop
 80083f0:	e000      	b.n	80083f4 <HAL_UART_IRQHandler+0x280>
    return;
 80083f2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80083f4:	3720      	adds	r7, #32
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}
 80083fa:	bf00      	nop
 80083fc:	08008fc9 	.word	0x08008fc9

08008400 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008400:	b480      	push	{r7}
 8008402:	b083      	sub	sp, #12
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008408:	bf00      	nop
 800840a:	370c      	adds	r7, #12
 800840c:	46bd      	mov	sp, r7
 800840e:	bc80      	pop	{r7}
 8008410:	4770      	bx	lr

08008412 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008412:	b480      	push	{r7}
 8008414:	b083      	sub	sp, #12
 8008416:	af00      	add	r7, sp, #0
 8008418:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800841a:	bf00      	nop
 800841c:	370c      	adds	r7, #12
 800841e:	46bd      	mov	sp, r7
 8008420:	bc80      	pop	{r7}
 8008422:	4770      	bx	lr

08008424 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008424:	b480      	push	{r7}
 8008426:	b083      	sub	sp, #12
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800842c:	bf00      	nop
 800842e:	370c      	adds	r7, #12
 8008430:	46bd      	mov	sp, r7
 8008432:	bc80      	pop	{r7}
 8008434:	4770      	bx	lr

08008436 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008436:	b480      	push	{r7}
 8008438:	b083      	sub	sp, #12
 800843a:	af00      	add	r7, sp, #0
 800843c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800843e:	bf00      	nop
 8008440:	370c      	adds	r7, #12
 8008442:	46bd      	mov	sp, r7
 8008444:	bc80      	pop	{r7}
 8008446:	4770      	bx	lr

08008448 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008448:	b480      	push	{r7}
 800844a:	b083      	sub	sp, #12
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008450:	bf00      	nop
 8008452:	370c      	adds	r7, #12
 8008454:	46bd      	mov	sp, r7
 8008456:	bc80      	pop	{r7}
 8008458:	4770      	bx	lr

0800845a <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800845a:	b480      	push	{r7}
 800845c:	b083      	sub	sp, #12
 800845e:	af00      	add	r7, sp, #0
 8008460:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8008462:	bf00      	nop
 8008464:	370c      	adds	r7, #12
 8008466:	46bd      	mov	sp, r7
 8008468:	bc80      	pop	{r7}
 800846a:	4770      	bx	lr

0800846c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800846c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008470:	b08a      	sub	sp, #40	; 0x28
 8008472:	af00      	add	r7, sp, #0
 8008474:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008476:	2300      	movs	r3, #0
 8008478:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 800847a:	2300      	movs	r3, #0
 800847c:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800847e:	2300      	movs	r3, #0
 8008480:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	689a      	ldr	r2, [r3, #8]
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	691b      	ldr	r3, [r3, #16]
 800848a:	431a      	orrs	r2, r3
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	695b      	ldr	r3, [r3, #20]
 8008490:	431a      	orrs	r2, r3
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	69db      	ldr	r3, [r3, #28]
 8008496:	4313      	orrs	r3, r2
 8008498:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681a      	ldr	r2, [r3, #0]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	6819      	ldr	r1, [r3, #0]
 80084a4:	4bb7      	ldr	r3, [pc, #732]	; (8008784 <UART_SetConfig+0x318>)
 80084a6:	400b      	ands	r3, r1
 80084a8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80084aa:	430b      	orrs	r3, r1
 80084ac:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	687a      	ldr	r2, [r7, #4]
 80084b4:	6812      	ldr	r2, [r2, #0]
 80084b6:	6852      	ldr	r2, [r2, #4]
 80084b8:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80084bc:	687a      	ldr	r2, [r7, #4]
 80084be:	68d2      	ldr	r2, [r2, #12]
 80084c0:	430a      	orrs	r2, r1
 80084c2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	699b      	ldr	r3, [r3, #24]
 80084c8:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4aae      	ldr	r2, [pc, #696]	; (8008788 <UART_SetConfig+0x31c>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d004      	beq.n	80084de <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6a1b      	ldr	r3, [r3, #32]
 80084d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084da:	4313      	orrs	r3, r2
 80084dc:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	687a      	ldr	r2, [r7, #4]
 80084e4:	6812      	ldr	r2, [r2, #0]
 80084e6:	6892      	ldr	r2, [r2, #8]
 80084e8:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 80084ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084ee:	430a      	orrs	r2, r1
 80084f0:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4aa5      	ldr	r2, [pc, #660]	; (800878c <UART_SetConfig+0x320>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d126      	bne.n	800854a <UART_SetConfig+0xde>
 80084fc:	4ba4      	ldr	r3, [pc, #656]	; (8008790 <UART_SetConfig+0x324>)
 80084fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008502:	f003 0303 	and.w	r3, r3, #3
 8008506:	2b03      	cmp	r3, #3
 8008508:	d81a      	bhi.n	8008540 <UART_SetConfig+0xd4>
 800850a:	a201      	add	r2, pc, #4	; (adr r2, 8008510 <UART_SetConfig+0xa4>)
 800850c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008510:	08008521 	.word	0x08008521
 8008514:	08008531 	.word	0x08008531
 8008518:	08008529 	.word	0x08008529
 800851c:	08008539 	.word	0x08008539
 8008520:	2301      	movs	r3, #1
 8008522:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008526:	e105      	b.n	8008734 <UART_SetConfig+0x2c8>
 8008528:	2302      	movs	r3, #2
 800852a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800852e:	e101      	b.n	8008734 <UART_SetConfig+0x2c8>
 8008530:	2304      	movs	r3, #4
 8008532:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008536:	e0fd      	b.n	8008734 <UART_SetConfig+0x2c8>
 8008538:	2308      	movs	r3, #8
 800853a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800853e:	e0f9      	b.n	8008734 <UART_SetConfig+0x2c8>
 8008540:	2310      	movs	r3, #16
 8008542:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008546:	bf00      	nop
 8008548:	e0f4      	b.n	8008734 <UART_SetConfig+0x2c8>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a91      	ldr	r2, [pc, #580]	; (8008794 <UART_SetConfig+0x328>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d138      	bne.n	80085c6 <UART_SetConfig+0x15a>
 8008554:	4b8e      	ldr	r3, [pc, #568]	; (8008790 <UART_SetConfig+0x324>)
 8008556:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800855a:	f003 030c 	and.w	r3, r3, #12
 800855e:	2b0c      	cmp	r3, #12
 8008560:	d82c      	bhi.n	80085bc <UART_SetConfig+0x150>
 8008562:	a201      	add	r2, pc, #4	; (adr r2, 8008568 <UART_SetConfig+0xfc>)
 8008564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008568:	0800859d 	.word	0x0800859d
 800856c:	080085bd 	.word	0x080085bd
 8008570:	080085bd 	.word	0x080085bd
 8008574:	080085bd 	.word	0x080085bd
 8008578:	080085ad 	.word	0x080085ad
 800857c:	080085bd 	.word	0x080085bd
 8008580:	080085bd 	.word	0x080085bd
 8008584:	080085bd 	.word	0x080085bd
 8008588:	080085a5 	.word	0x080085a5
 800858c:	080085bd 	.word	0x080085bd
 8008590:	080085bd 	.word	0x080085bd
 8008594:	080085bd 	.word	0x080085bd
 8008598:	080085b5 	.word	0x080085b5
 800859c:	2300      	movs	r3, #0
 800859e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80085a2:	e0c7      	b.n	8008734 <UART_SetConfig+0x2c8>
 80085a4:	2302      	movs	r3, #2
 80085a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80085aa:	e0c3      	b.n	8008734 <UART_SetConfig+0x2c8>
 80085ac:	2304      	movs	r3, #4
 80085ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80085b2:	e0bf      	b.n	8008734 <UART_SetConfig+0x2c8>
 80085b4:	2308      	movs	r3, #8
 80085b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80085ba:	e0bb      	b.n	8008734 <UART_SetConfig+0x2c8>
 80085bc:	2310      	movs	r3, #16
 80085be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80085c2:	bf00      	nop
 80085c4:	e0b6      	b.n	8008734 <UART_SetConfig+0x2c8>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a73      	ldr	r2, [pc, #460]	; (8008798 <UART_SetConfig+0x32c>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d125      	bne.n	800861c <UART_SetConfig+0x1b0>
 80085d0:	4b6f      	ldr	r3, [pc, #444]	; (8008790 <UART_SetConfig+0x324>)
 80085d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085d6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80085da:	2b10      	cmp	r3, #16
 80085dc:	d011      	beq.n	8008602 <UART_SetConfig+0x196>
 80085de:	2b10      	cmp	r3, #16
 80085e0:	d802      	bhi.n	80085e8 <UART_SetConfig+0x17c>
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d005      	beq.n	80085f2 <UART_SetConfig+0x186>
 80085e6:	e014      	b.n	8008612 <UART_SetConfig+0x1a6>
 80085e8:	2b20      	cmp	r3, #32
 80085ea:	d006      	beq.n	80085fa <UART_SetConfig+0x18e>
 80085ec:	2b30      	cmp	r3, #48	; 0x30
 80085ee:	d00c      	beq.n	800860a <UART_SetConfig+0x19e>
 80085f0:	e00f      	b.n	8008612 <UART_SetConfig+0x1a6>
 80085f2:	2300      	movs	r3, #0
 80085f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80085f8:	e09c      	b.n	8008734 <UART_SetConfig+0x2c8>
 80085fa:	2302      	movs	r3, #2
 80085fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008600:	e098      	b.n	8008734 <UART_SetConfig+0x2c8>
 8008602:	2304      	movs	r3, #4
 8008604:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008608:	e094      	b.n	8008734 <UART_SetConfig+0x2c8>
 800860a:	2308      	movs	r3, #8
 800860c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008610:	e090      	b.n	8008734 <UART_SetConfig+0x2c8>
 8008612:	2310      	movs	r3, #16
 8008614:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008618:	bf00      	nop
 800861a:	e08b      	b.n	8008734 <UART_SetConfig+0x2c8>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a5e      	ldr	r2, [pc, #376]	; (800879c <UART_SetConfig+0x330>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d125      	bne.n	8008672 <UART_SetConfig+0x206>
 8008626:	4b5a      	ldr	r3, [pc, #360]	; (8008790 <UART_SetConfig+0x324>)
 8008628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800862c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008630:	2b40      	cmp	r3, #64	; 0x40
 8008632:	d011      	beq.n	8008658 <UART_SetConfig+0x1ec>
 8008634:	2b40      	cmp	r3, #64	; 0x40
 8008636:	d802      	bhi.n	800863e <UART_SetConfig+0x1d2>
 8008638:	2b00      	cmp	r3, #0
 800863a:	d005      	beq.n	8008648 <UART_SetConfig+0x1dc>
 800863c:	e014      	b.n	8008668 <UART_SetConfig+0x1fc>
 800863e:	2b80      	cmp	r3, #128	; 0x80
 8008640:	d006      	beq.n	8008650 <UART_SetConfig+0x1e4>
 8008642:	2bc0      	cmp	r3, #192	; 0xc0
 8008644:	d00c      	beq.n	8008660 <UART_SetConfig+0x1f4>
 8008646:	e00f      	b.n	8008668 <UART_SetConfig+0x1fc>
 8008648:	2300      	movs	r3, #0
 800864a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800864e:	e071      	b.n	8008734 <UART_SetConfig+0x2c8>
 8008650:	2302      	movs	r3, #2
 8008652:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008656:	e06d      	b.n	8008734 <UART_SetConfig+0x2c8>
 8008658:	2304      	movs	r3, #4
 800865a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800865e:	e069      	b.n	8008734 <UART_SetConfig+0x2c8>
 8008660:	2308      	movs	r3, #8
 8008662:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008666:	e065      	b.n	8008734 <UART_SetConfig+0x2c8>
 8008668:	2310      	movs	r3, #16
 800866a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800866e:	bf00      	nop
 8008670:	e060      	b.n	8008734 <UART_SetConfig+0x2c8>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a4a      	ldr	r2, [pc, #296]	; (80087a0 <UART_SetConfig+0x334>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d129      	bne.n	80086d0 <UART_SetConfig+0x264>
 800867c:	4b44      	ldr	r3, [pc, #272]	; (8008790 <UART_SetConfig+0x324>)
 800867e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008682:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008686:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800868a:	d014      	beq.n	80086b6 <UART_SetConfig+0x24a>
 800868c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008690:	d802      	bhi.n	8008698 <UART_SetConfig+0x22c>
 8008692:	2b00      	cmp	r3, #0
 8008694:	d007      	beq.n	80086a6 <UART_SetConfig+0x23a>
 8008696:	e016      	b.n	80086c6 <UART_SetConfig+0x25a>
 8008698:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800869c:	d007      	beq.n	80086ae <UART_SetConfig+0x242>
 800869e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80086a2:	d00c      	beq.n	80086be <UART_SetConfig+0x252>
 80086a4:	e00f      	b.n	80086c6 <UART_SetConfig+0x25a>
 80086a6:	2300      	movs	r3, #0
 80086a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086ac:	e042      	b.n	8008734 <UART_SetConfig+0x2c8>
 80086ae:	2302      	movs	r3, #2
 80086b0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086b4:	e03e      	b.n	8008734 <UART_SetConfig+0x2c8>
 80086b6:	2304      	movs	r3, #4
 80086b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086bc:	e03a      	b.n	8008734 <UART_SetConfig+0x2c8>
 80086be:	2308      	movs	r3, #8
 80086c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086c4:	e036      	b.n	8008734 <UART_SetConfig+0x2c8>
 80086c6:	2310      	movs	r3, #16
 80086c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80086cc:	bf00      	nop
 80086ce:	e031      	b.n	8008734 <UART_SetConfig+0x2c8>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a2c      	ldr	r2, [pc, #176]	; (8008788 <UART_SetConfig+0x31c>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d129      	bne.n	800872e <UART_SetConfig+0x2c2>
 80086da:	4b2d      	ldr	r3, [pc, #180]	; (8008790 <UART_SetConfig+0x324>)
 80086dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086e0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80086e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086e8:	d014      	beq.n	8008714 <UART_SetConfig+0x2a8>
 80086ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086ee:	d802      	bhi.n	80086f6 <UART_SetConfig+0x28a>
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d007      	beq.n	8008704 <UART_SetConfig+0x298>
 80086f4:	e016      	b.n	8008724 <UART_SetConfig+0x2b8>
 80086f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086fa:	d007      	beq.n	800870c <UART_SetConfig+0x2a0>
 80086fc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008700:	d00c      	beq.n	800871c <UART_SetConfig+0x2b0>
 8008702:	e00f      	b.n	8008724 <UART_SetConfig+0x2b8>
 8008704:	2300      	movs	r3, #0
 8008706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800870a:	e013      	b.n	8008734 <UART_SetConfig+0x2c8>
 800870c:	2302      	movs	r3, #2
 800870e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008712:	e00f      	b.n	8008734 <UART_SetConfig+0x2c8>
 8008714:	2304      	movs	r3, #4
 8008716:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800871a:	e00b      	b.n	8008734 <UART_SetConfig+0x2c8>
 800871c:	2308      	movs	r3, #8
 800871e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008722:	e007      	b.n	8008734 <UART_SetConfig+0x2c8>
 8008724:	2310      	movs	r3, #16
 8008726:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800872a:	bf00      	nop
 800872c:	e002      	b.n	8008734 <UART_SetConfig+0x2c8>
 800872e:	2310      	movs	r3, #16
 8008730:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	4a13      	ldr	r2, [pc, #76]	; (8008788 <UART_SetConfig+0x31c>)
 800873a:	4293      	cmp	r3, r2
 800873c:	f040 80f1 	bne.w	8008922 <UART_SetConfig+0x4b6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008740:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008744:	2b08      	cmp	r3, #8
 8008746:	d837      	bhi.n	80087b8 <UART_SetConfig+0x34c>
 8008748:	a201      	add	r2, pc, #4	; (adr r2, 8008750 <UART_SetConfig+0x2e4>)
 800874a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800874e:	bf00      	nop
 8008750:	08008775 	.word	0x08008775
 8008754:	080087b9 	.word	0x080087b9
 8008758:	0800877d 	.word	0x0800877d
 800875c:	080087b9 	.word	0x080087b9
 8008760:	080087a9 	.word	0x080087a9
 8008764:	080087b9 	.word	0x080087b9
 8008768:	080087b9 	.word	0x080087b9
 800876c:	080087b9 	.word	0x080087b9
 8008770:	080087b1 	.word	0x080087b1
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8008774:	f7fb fd18 	bl	80041a8 <HAL_RCC_GetPCLK1Freq>
 8008778:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800877a:	e020      	b.n	80087be <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800877c:	4b09      	ldr	r3, [pc, #36]	; (80087a4 <UART_SetConfig+0x338>)
 800877e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008780:	e01d      	b.n	80087be <UART_SetConfig+0x352>
 8008782:	bf00      	nop
 8008784:	efff69f3 	.word	0xefff69f3
 8008788:	40008000 	.word	0x40008000
 800878c:	40013800 	.word	0x40013800
 8008790:	40021000 	.word	0x40021000
 8008794:	40004400 	.word	0x40004400
 8008798:	40004800 	.word	0x40004800
 800879c:	40004c00 	.word	0x40004c00
 80087a0:	40005000 	.word	0x40005000
 80087a4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80087a8:	f7fb fc6a 	bl	8004080 <HAL_RCC_GetSysClockFreq>
 80087ac:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80087ae:	e006      	b.n	80087be <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80087b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80087b4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80087b6:	e002      	b.n	80087be <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 80087b8:	2301      	movs	r3, #1
 80087ba:	76fb      	strb	r3, [r7, #27]
        break;
 80087bc:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	f000 81ab 	beq.w	8008b1c <UART_SetConfig+0x6b0>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	685a      	ldr	r2, [r3, #4]
 80087ca:	4613      	mov	r3, r2
 80087cc:	005b      	lsls	r3, r3, #1
 80087ce:	441a      	add	r2, r3
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	429a      	cmp	r2, r3
 80087d4:	d805      	bhi.n	80087e2 <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	685b      	ldr	r3, [r3, #4]
 80087da:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d202      	bcs.n	80087e8 <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 80087e2:	2301      	movs	r3, #1
 80087e4:	76fb      	strb	r3, [r7, #27]
 80087e6:	e199      	b.n	8008b1c <UART_SetConfig+0x6b0>
      }
      else
      {
        switch (clocksource)
 80087e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80087ec:	2b08      	cmp	r3, #8
 80087ee:	f200 8085 	bhi.w	80088fc <UART_SetConfig+0x490>
 80087f2:	a201      	add	r2, pc, #4	; (adr r2, 80087f8 <UART_SetConfig+0x38c>)
 80087f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087f8:	0800881d 	.word	0x0800881d
 80087fc:	080088fd 	.word	0x080088fd
 8008800:	0800885f 	.word	0x0800885f
 8008804:	080088fd 	.word	0x080088fd
 8008808:	08008893 	.word	0x08008893
 800880c:	080088fd 	.word	0x080088fd
 8008810:	080088fd 	.word	0x080088fd
 8008814:	080088fd 	.word	0x080088fd
 8008818:	080088d3 	.word	0x080088d3
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 800881c:	f7fb fcc4 	bl	80041a8 <HAL_RCC_GetPCLK1Freq>
 8008820:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008822:	693b      	ldr	r3, [r7, #16]
 8008824:	f04f 0400 	mov.w	r4, #0
 8008828:	ea4f 2904 	mov.w	r9, r4, lsl #8
 800882c:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 8008830:	ea4f 2803 	mov.w	r8, r3, lsl #8
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	685b      	ldr	r3, [r3, #4]
 8008838:	085b      	lsrs	r3, r3, #1
 800883a:	f04f 0400 	mov.w	r4, #0
 800883e:	eb18 0003 	adds.w	r0, r8, r3
 8008842:	eb49 0104 	adc.w	r1, r9, r4
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	f04f 0400 	mov.w	r4, #0
 800884e:	461a      	mov	r2, r3
 8008850:	4623      	mov	r3, r4
 8008852:	f7f8 fcf9 	bl	8001248 <__aeabi_uldivmod>
 8008856:	4603      	mov	r3, r0
 8008858:	460c      	mov	r4, r1
 800885a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800885c:	e051      	b.n	8008902 <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	685b      	ldr	r3, [r3, #4]
 8008862:	085b      	lsrs	r3, r3, #1
 8008864:	f04f 0400 	mov.w	r4, #0
 8008868:	49aa      	ldr	r1, [pc, #680]	; (8008b14 <UART_SetConfig+0x6a8>)
 800886a:	f04f 0200 	mov.w	r2, #0
 800886e:	eb13 0801 	adds.w	r8, r3, r1
 8008872:	eb44 0902 	adc.w	r9, r4, r2
 8008876:	4640      	mov	r0, r8
 8008878:	4649      	mov	r1, r9
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	f04f 0400 	mov.w	r4, #0
 8008882:	461a      	mov	r2, r3
 8008884:	4623      	mov	r3, r4
 8008886:	f7f8 fcdf 	bl	8001248 <__aeabi_uldivmod>
 800888a:	4603      	mov	r3, r0
 800888c:	460c      	mov	r4, r1
 800888e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008890:	e037      	b.n	8008902 <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8008892:	f7fb fbf5 	bl	8004080 <HAL_RCC_GetSysClockFreq>
 8008896:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	461a      	mov	r2, r3
 800889c:	f04f 0300 	mov.w	r3, #0
 80088a0:	021d      	lsls	r5, r3, #8
 80088a2:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 80088a6:	0214      	lsls	r4, r2, #8
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	085b      	lsrs	r3, r3, #1
 80088ae:	461a      	mov	r2, r3
 80088b0:	f04f 0300 	mov.w	r3, #0
 80088b4:	18a0      	adds	r0, r4, r2
 80088b6:	eb45 0103 	adc.w	r1, r5, r3
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	f04f 0400 	mov.w	r4, #0
 80088c2:	461a      	mov	r2, r3
 80088c4:	4623      	mov	r3, r4
 80088c6:	f7f8 fcbf 	bl	8001248 <__aeabi_uldivmod>
 80088ca:	4603      	mov	r3, r0
 80088cc:	460c      	mov	r4, r1
 80088ce:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80088d0:	e017      	b.n	8008902 <UART_SetConfig+0x496>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	685b      	ldr	r3, [r3, #4]
 80088d6:	085b      	lsrs	r3, r3, #1
 80088d8:	f04f 0400 	mov.w	r4, #0
 80088dc:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80088e0:	f144 0100 	adc.w	r1, r4, #0
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	f04f 0400 	mov.w	r4, #0
 80088ec:	461a      	mov	r2, r3
 80088ee:	4623      	mov	r3, r4
 80088f0:	f7f8 fcaa 	bl	8001248 <__aeabi_uldivmod>
 80088f4:	4603      	mov	r3, r0
 80088f6:	460c      	mov	r4, r1
 80088f8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 80088fa:	e002      	b.n	8008902 <UART_SetConfig+0x496>
          default:
            ret = HAL_ERROR;
 80088fc:	2301      	movs	r3, #1
 80088fe:	76fb      	strb	r3, [r7, #27]
            break;
 8008900:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008902:	69fb      	ldr	r3, [r7, #28]
 8008904:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008908:	d308      	bcc.n	800891c <UART_SetConfig+0x4b0>
 800890a:	69fb      	ldr	r3, [r7, #28]
 800890c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008910:	d204      	bcs.n	800891c <UART_SetConfig+0x4b0>
        {
          huart->Instance->BRR = usartdiv;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	69fa      	ldr	r2, [r7, #28]
 8008918:	60da      	str	r2, [r3, #12]
 800891a:	e0ff      	b.n	8008b1c <UART_SetConfig+0x6b0>
        }
        else
        {
          ret = HAL_ERROR;
 800891c:	2301      	movs	r3, #1
 800891e:	76fb      	strb	r3, [r7, #27]
 8008920:	e0fc      	b.n	8008b1c <UART_SetConfig+0x6b0>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	69db      	ldr	r3, [r3, #28]
 8008926:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800892a:	f040 8083 	bne.w	8008a34 <UART_SetConfig+0x5c8>
  {
    switch (clocksource)
 800892e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008932:	2b08      	cmp	r3, #8
 8008934:	d85e      	bhi.n	80089f4 <UART_SetConfig+0x588>
 8008936:	a201      	add	r2, pc, #4	; (adr r2, 800893c <UART_SetConfig+0x4d0>)
 8008938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800893c:	08008961 	.word	0x08008961
 8008940:	08008981 	.word	0x08008981
 8008944:	080089a1 	.word	0x080089a1
 8008948:	080089f5 	.word	0x080089f5
 800894c:	080089bd 	.word	0x080089bd
 8008950:	080089f5 	.word	0x080089f5
 8008954:	080089f5 	.word	0x080089f5
 8008958:	080089f5 	.word	0x080089f5
 800895c:	080089dd 	.word	0x080089dd
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008960:	f7fb fc22 	bl	80041a8 <HAL_RCC_GetPCLK1Freq>
 8008964:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	005a      	lsls	r2, r3, #1
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	085b      	lsrs	r3, r3, #1
 8008970:	441a      	add	r2, r3
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	fbb2 f3f3 	udiv	r3, r2, r3
 800897a:	b29b      	uxth	r3, r3
 800897c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800897e:	e03c      	b.n	80089fa <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008980:	f7fb fc28 	bl	80041d4 <HAL_RCC_GetPCLK2Freq>
 8008984:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	005a      	lsls	r2, r3, #1
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	085b      	lsrs	r3, r3, #1
 8008990:	441a      	add	r2, r3
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	685b      	ldr	r3, [r3, #4]
 8008996:	fbb2 f3f3 	udiv	r3, r2, r3
 800899a:	b29b      	uxth	r3, r3
 800899c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800899e:	e02c      	b.n	80089fa <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	085b      	lsrs	r3, r3, #1
 80089a6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80089aa:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80089ae:	687a      	ldr	r2, [r7, #4]
 80089b0:	6852      	ldr	r2, [r2, #4]
 80089b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80089b6:	b29b      	uxth	r3, r3
 80089b8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80089ba:	e01e      	b.n	80089fa <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089bc:	f7fb fb60 	bl	8004080 <HAL_RCC_GetSysClockFreq>
 80089c0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	005a      	lsls	r2, r3, #1
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	685b      	ldr	r3, [r3, #4]
 80089ca:	085b      	lsrs	r3, r3, #1
 80089cc:	441a      	add	r2, r3
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	685b      	ldr	r3, [r3, #4]
 80089d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80089d6:	b29b      	uxth	r3, r3
 80089d8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80089da:	e00e      	b.n	80089fa <UART_SetConfig+0x58e>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	085b      	lsrs	r3, r3, #1
 80089e2:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 80089f2:	e002      	b.n	80089fa <UART_SetConfig+0x58e>
      default:
        ret = HAL_ERROR;
 80089f4:	2301      	movs	r3, #1
 80089f6:	76fb      	strb	r3, [r7, #27]
        break;
 80089f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80089fa:	69fb      	ldr	r3, [r7, #28]
 80089fc:	2b0f      	cmp	r3, #15
 80089fe:	d916      	bls.n	8008a2e <UART_SetConfig+0x5c2>
 8008a00:	69fb      	ldr	r3, [r7, #28]
 8008a02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a06:	d212      	bcs.n	8008a2e <UART_SetConfig+0x5c2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008a08:	69fb      	ldr	r3, [r7, #28]
 8008a0a:	b29b      	uxth	r3, r3
 8008a0c:	f023 030f 	bic.w	r3, r3, #15
 8008a10:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008a12:	69fb      	ldr	r3, [r7, #28]
 8008a14:	085b      	lsrs	r3, r3, #1
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	f003 0307 	and.w	r3, r3, #7
 8008a1c:	b29a      	uxth	r2, r3
 8008a1e:	89fb      	ldrh	r3, [r7, #14]
 8008a20:	4313      	orrs	r3, r2
 8008a22:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	89fa      	ldrh	r2, [r7, #14]
 8008a2a:	60da      	str	r2, [r3, #12]
 8008a2c:	e076      	b.n	8008b1c <UART_SetConfig+0x6b0>
    }
    else
    {
      ret = HAL_ERROR;
 8008a2e:	2301      	movs	r3, #1
 8008a30:	76fb      	strb	r3, [r7, #27]
 8008a32:	e073      	b.n	8008b1c <UART_SetConfig+0x6b0>
    }
  }
  else
  {
    switch (clocksource)
 8008a34:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008a38:	2b08      	cmp	r3, #8
 8008a3a:	d85c      	bhi.n	8008af6 <UART_SetConfig+0x68a>
 8008a3c:	a201      	add	r2, pc, #4	; (adr r2, 8008a44 <UART_SetConfig+0x5d8>)
 8008a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a42:	bf00      	nop
 8008a44:	08008a69 	.word	0x08008a69
 8008a48:	08008a87 	.word	0x08008a87
 8008a4c:	08008aa5 	.word	0x08008aa5
 8008a50:	08008af7 	.word	0x08008af7
 8008a54:	08008ac1 	.word	0x08008ac1
 8008a58:	08008af7 	.word	0x08008af7
 8008a5c:	08008af7 	.word	0x08008af7
 8008a60:	08008af7 	.word	0x08008af7
 8008a64:	08008adf 	.word	0x08008adf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a68:	f7fb fb9e 	bl	80041a8 <HAL_RCC_GetPCLK1Freq>
 8008a6c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	085a      	lsrs	r2, r3, #1
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	441a      	add	r2, r3
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	685b      	ldr	r3, [r3, #4]
 8008a7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008a84:	e03a      	b.n	8008afc <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a86:	f7fb fba5 	bl	80041d4 <HAL_RCC_GetPCLK2Freq>
 8008a8a:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	085a      	lsrs	r2, r3, #1
 8008a92:	693b      	ldr	r3, [r7, #16]
 8008a94:	441a      	add	r2, r3
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	685b      	ldr	r3, [r3, #4]
 8008a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a9e:	b29b      	uxth	r3, r3
 8008aa0:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008aa2:	e02b      	b.n	8008afc <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	085b      	lsrs	r3, r3, #1
 8008aaa:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8008aae:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8008ab2:	687a      	ldr	r2, [r7, #4]
 8008ab4:	6852      	ldr	r2, [r2, #4]
 8008ab6:	fbb3 f3f2 	udiv	r3, r3, r2
 8008aba:	b29b      	uxth	r3, r3
 8008abc:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008abe:	e01d      	b.n	8008afc <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008ac0:	f7fb fade 	bl	8004080 <HAL_RCC_GetSysClockFreq>
 8008ac4:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	085a      	lsrs	r2, r3, #1
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	441a      	add	r2, r3
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ad8:	b29b      	uxth	r3, r3
 8008ada:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008adc:	e00e      	b.n	8008afc <UART_SetConfig+0x690>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	685b      	ldr	r3, [r3, #4]
 8008ae2:	085b      	lsrs	r3, r3, #1
 8008ae4:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8008af0:	b29b      	uxth	r3, r3
 8008af2:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008af4:	e002      	b.n	8008afc <UART_SetConfig+0x690>
      default:
        ret = HAL_ERROR;
 8008af6:	2301      	movs	r3, #1
 8008af8:	76fb      	strb	r3, [r7, #27]
        break;
 8008afa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008afc:	69fb      	ldr	r3, [r7, #28]
 8008afe:	2b0f      	cmp	r3, #15
 8008b00:	d90a      	bls.n	8008b18 <UART_SetConfig+0x6ac>
 8008b02:	69fb      	ldr	r3, [r7, #28]
 8008b04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b08:	d206      	bcs.n	8008b18 <UART_SetConfig+0x6ac>
    {
      huart->Instance->BRR = usartdiv;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	69fa      	ldr	r2, [r7, #28]
 8008b10:	60da      	str	r2, [r3, #12]
 8008b12:	e003      	b.n	8008b1c <UART_SetConfig+0x6b0>
 8008b14:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8008b18:	2301      	movs	r3, #1
 8008b1a:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2200      	movs	r2, #0
 8008b20:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008b28:	7efb      	ldrb	r3, [r7, #27]
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3728      	adds	r7, #40	; 0x28
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08008b34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b40:	f003 0301 	and.w	r3, r3, #1
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d00a      	beq.n	8008b5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	687a      	ldr	r2, [r7, #4]
 8008b4e:	6812      	ldr	r2, [r2, #0]
 8008b50:	6852      	ldr	r2, [r2, #4]
 8008b52:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8008b56:	687a      	ldr	r2, [r7, #4]
 8008b58:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008b5a:	430a      	orrs	r2, r1
 8008b5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b62:	f003 0302 	and.w	r3, r3, #2
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d00a      	beq.n	8008b80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	687a      	ldr	r2, [r7, #4]
 8008b70:	6812      	ldr	r2, [r2, #0]
 8008b72:	6852      	ldr	r2, [r2, #4]
 8008b74:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8008b78:	687a      	ldr	r2, [r7, #4]
 8008b7a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008b7c:	430a      	orrs	r2, r1
 8008b7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b84:	f003 0304 	and.w	r3, r3, #4
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d00a      	beq.n	8008ba2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	687a      	ldr	r2, [r7, #4]
 8008b92:	6812      	ldr	r2, [r2, #0]
 8008b94:	6852      	ldr	r2, [r2, #4]
 8008b96:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8008b9a:	687a      	ldr	r2, [r7, #4]
 8008b9c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008b9e:	430a      	orrs	r2, r1
 8008ba0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ba6:	f003 0308 	and.w	r3, r3, #8
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d00a      	beq.n	8008bc4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	687a      	ldr	r2, [r7, #4]
 8008bb4:	6812      	ldr	r2, [r2, #0]
 8008bb6:	6852      	ldr	r2, [r2, #4]
 8008bb8:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8008bbc:	687a      	ldr	r2, [r7, #4]
 8008bbe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008bc0:	430a      	orrs	r2, r1
 8008bc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bc8:	f003 0310 	and.w	r3, r3, #16
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d00a      	beq.n	8008be6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	687a      	ldr	r2, [r7, #4]
 8008bd6:	6812      	ldr	r2, [r2, #0]
 8008bd8:	6892      	ldr	r2, [r2, #8]
 8008bda:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8008bde:	687a      	ldr	r2, [r7, #4]
 8008be0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008be2:	430a      	orrs	r2, r1
 8008be4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bea:	f003 0320 	and.w	r3, r3, #32
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d00a      	beq.n	8008c08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	687a      	ldr	r2, [r7, #4]
 8008bf8:	6812      	ldr	r2, [r2, #0]
 8008bfa:	6892      	ldr	r2, [r2, #8]
 8008bfc:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8008c00:	687a      	ldr	r2, [r7, #4]
 8008c02:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008c04:	430a      	orrs	r2, r1
 8008c06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d01a      	beq.n	8008c4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	687a      	ldr	r2, [r7, #4]
 8008c1a:	6812      	ldr	r2, [r2, #0]
 8008c1c:	6852      	ldr	r2, [r2, #4]
 8008c1e:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8008c22:	687a      	ldr	r2, [r7, #4]
 8008c24:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008c26:	430a      	orrs	r2, r1
 8008c28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c32:	d10a      	bne.n	8008c4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	687a      	ldr	r2, [r7, #4]
 8008c3a:	6812      	ldr	r2, [r2, #0]
 8008c3c:	6852      	ldr	r2, [r2, #4]
 8008c3e:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8008c42:	687a      	ldr	r2, [r7, #4]
 8008c44:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008c46:	430a      	orrs	r2, r1
 8008c48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d00a      	beq.n	8008c6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	687a      	ldr	r2, [r7, #4]
 8008c5c:	6812      	ldr	r2, [r2, #0]
 8008c5e:	6852      	ldr	r2, [r2, #4]
 8008c60:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008c68:	430a      	orrs	r2, r1
 8008c6a:	605a      	str	r2, [r3, #4]
  }
}
 8008c6c:	bf00      	nop
 8008c6e:	370c      	adds	r7, #12
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bc80      	pop	{r7}
 8008c74:	4770      	bx	lr

08008c76 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c76:	b580      	push	{r7, lr}
 8008c78:	b086      	sub	sp, #24
 8008c7a:	af02      	add	r7, sp, #8
 8008c7c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2200      	movs	r2, #0
 8008c82:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008c84:	f7f8 fcd4 	bl	8001630 <HAL_GetTick>
 8008c88:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f003 0308 	and.w	r3, r3, #8
 8008c94:	2b08      	cmp	r3, #8
 8008c96:	d10e      	bne.n	8008cb6 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008c9c:	9300      	str	r3, [sp, #0]
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2200      	movs	r2, #0
 8008ca2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f000 f82a 	bl	8008d00 <UART_WaitOnFlagUntilTimeout>
 8008cac:	4603      	mov	r3, r0
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d001      	beq.n	8008cb6 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cb2:	2303      	movs	r3, #3
 8008cb4:	e020      	b.n	8008cf8 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f003 0304 	and.w	r3, r3, #4
 8008cc0:	2b04      	cmp	r3, #4
 8008cc2:	d10e      	bne.n	8008ce2 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cc4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008cc8:	9300      	str	r3, [sp, #0]
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f000 f814 	bl	8008d00 <UART_WaitOnFlagUntilTimeout>
 8008cd8:	4603      	mov	r3, r0
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d001      	beq.n	8008ce2 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cde:	2303      	movs	r3, #3
 8008ce0:	e00a      	b.n	8008cf8 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2220      	movs	r2, #32
 8008ce6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2220      	movs	r2, #32
 8008cec:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008cf6:	2300      	movs	r3, #0
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3710      	adds	r7, #16
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b084      	sub	sp, #16
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	60f8      	str	r0, [r7, #12]
 8008d08:	60b9      	str	r1, [r7, #8]
 8008d0a:	603b      	str	r3, [r7, #0]
 8008d0c:	4613      	mov	r3, r2
 8008d0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d10:	e05d      	b.n	8008dce <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d12:	69bb      	ldr	r3, [r7, #24]
 8008d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d18:	d059      	beq.n	8008dce <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d1a:	f7f8 fc89 	bl	8001630 <HAL_GetTick>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	1ad2      	subs	r2, r2, r3
 8008d24:	69bb      	ldr	r3, [r7, #24]
 8008d26:	429a      	cmp	r2, r3
 8008d28:	d802      	bhi.n	8008d30 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d2a:	69bb      	ldr	r3, [r7, #24]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d11b      	bne.n	8008d68 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	68fa      	ldr	r2, [r7, #12]
 8008d36:	6812      	ldr	r2, [r2, #0]
 8008d38:	6812      	ldr	r2, [r2, #0]
 8008d3a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008d3e:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	68fa      	ldr	r2, [r7, #12]
 8008d46:	6812      	ldr	r2, [r2, #0]
 8008d48:	6892      	ldr	r2, [r2, #8]
 8008d4a:	f022 0201 	bic.w	r2, r2, #1
 8008d4e:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	2220      	movs	r2, #32
 8008d54:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	2220      	movs	r2, #32
 8008d5a:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	2200      	movs	r2, #0
 8008d60:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008d64:	2303      	movs	r3, #3
 8008d66:	e042      	b.n	8008dee <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f003 0304 	and.w	r3, r3, #4
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d02b      	beq.n	8008dce <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	69db      	ldr	r3, [r3, #28]
 8008d7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008d80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d84:	d123      	bne.n	8008dce <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008d8e:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	68fa      	ldr	r2, [r7, #12]
 8008d96:	6812      	ldr	r2, [r2, #0]
 8008d98:	6812      	ldr	r2, [r2, #0]
 8008d9a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008d9e:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	68fa      	ldr	r2, [r7, #12]
 8008da6:	6812      	ldr	r2, [r2, #0]
 8008da8:	6892      	ldr	r2, [r2, #8]
 8008daa:	f022 0201 	bic.w	r2, r2, #1
 8008dae:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	2220      	movs	r2, #32
 8008db4:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2220      	movs	r2, #32
 8008dba:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	2220      	movs	r2, #32
 8008dc0:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8008dca:	2303      	movs	r3, #3
 8008dcc:	e00f      	b.n	8008dee <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	69da      	ldr	r2, [r3, #28]
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	401a      	ands	r2, r3
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	429a      	cmp	r2, r3
 8008ddc:	bf0c      	ite	eq
 8008dde:	2301      	moveq	r3, #1
 8008de0:	2300      	movne	r3, #0
 8008de2:	b2db      	uxtb	r3, r3
 8008de4:	461a      	mov	r2, r3
 8008de6:	79fb      	ldrb	r3, [r7, #7]
 8008de8:	429a      	cmp	r2, r3
 8008dea:	d092      	beq.n	8008d12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008dec:	2300      	movs	r3, #0
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3710      	adds	r7, #16
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}

08008df6 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008df6:	b480      	push	{r7}
 8008df8:	b083      	sub	sp, #12
 8008dfa:	af00      	add	r7, sp, #0
 8008dfc:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	687a      	ldr	r2, [r7, #4]
 8008e04:	6812      	ldr	r2, [r2, #0]
 8008e06:	6812      	ldr	r2, [r2, #0]
 8008e08:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008e0c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	2220      	movs	r2, #32
 8008e12:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008e14:	bf00      	nop
 8008e16:	370c      	adds	r7, #12
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bc80      	pop	{r7}
 8008e1c:	4770      	bx	lr

08008e1e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e1e:	b480      	push	{r7}
 8008e20:	b083      	sub	sp, #12
 8008e22:	af00      	add	r7, sp, #0
 8008e24:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	687a      	ldr	r2, [r7, #4]
 8008e2c:	6812      	ldr	r2, [r2, #0]
 8008e2e:	6812      	ldr	r2, [r2, #0]
 8008e30:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008e34:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	687a      	ldr	r2, [r7, #4]
 8008e3c:	6812      	ldr	r2, [r2, #0]
 8008e3e:	6892      	ldr	r2, [r2, #8]
 8008e40:	f022 0201 	bic.w	r2, r2, #1
 8008e44:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2220      	movs	r2, #32
 8008e4a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	661a      	str	r2, [r3, #96]	; 0x60
}
 8008e52:	bf00      	nop
 8008e54:	370c      	adds	r7, #12
 8008e56:	46bd      	mov	sp, r7
 8008e58:	bc80      	pop	{r7}
 8008e5a:	4770      	bx	lr

08008e5c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b084      	sub	sp, #16
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e68:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	f003 0320 	and.w	r3, r3, #32
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d114      	bne.n	8008ea2 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	68fa      	ldr	r2, [r7, #12]
 8008e86:	6812      	ldr	r2, [r2, #0]
 8008e88:	6892      	ldr	r2, [r2, #8]
 8008e8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e8e:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	68fa      	ldr	r2, [r7, #12]
 8008e96:	6812      	ldr	r2, [r2, #0]
 8008e98:	6812      	ldr	r2, [r2, #0]
 8008e9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e9e:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008ea0:	e002      	b.n	8008ea8 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8008ea2:	68f8      	ldr	r0, [r7, #12]
 8008ea4:	f7ff faac 	bl	8008400 <HAL_UART_TxCpltCallback>
}
 8008ea8:	bf00      	nop
 8008eaa:	3710      	adds	r7, #16
 8008eac:	46bd      	mov	sp, r7
 8008eae:	bd80      	pop	{r7, pc}

08008eb0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b084      	sub	sp, #16
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ebc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008ebe:	68f8      	ldr	r0, [r7, #12]
 8008ec0:	f7ff faa7 	bl	8008412 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ec4:	bf00      	nop
 8008ec6:	3710      	adds	r7, #16
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}

08008ecc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b084      	sub	sp, #16
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ed8:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	f003 0320 	and.w	r3, r3, #32
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d11e      	bne.n	8008f26 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	2200      	movs	r2, #0
 8008eec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	68fa      	ldr	r2, [r7, #12]
 8008ef6:	6812      	ldr	r2, [r2, #0]
 8008ef8:	6812      	ldr	r2, [r2, #0]
 8008efa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008efe:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	68fa      	ldr	r2, [r7, #12]
 8008f06:	6812      	ldr	r2, [r2, #0]
 8008f08:	6892      	ldr	r2, [r2, #8]
 8008f0a:	f022 0201 	bic.w	r2, r2, #1
 8008f0e:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	68fa      	ldr	r2, [r7, #12]
 8008f16:	6812      	ldr	r2, [r2, #0]
 8008f18:	6892      	ldr	r2, [r2, #8]
 8008f1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f1e:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2220      	movs	r2, #32
 8008f24:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8008f26:	68f8      	ldr	r0, [r7, #12]
 8008f28:	f7ff fa7c 	bl	8008424 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f2c:	bf00      	nop
 8008f2e:	3710      	adds	r7, #16
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b084      	sub	sp, #16
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f40:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8008f42:	68f8      	ldr	r0, [r7, #12]
 8008f44:	f7ff fa77 	bl	8008436 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008f48:	bf00      	nop
 8008f4a:	3710      	adds	r7, #16
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}

08008f50 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b086      	sub	sp, #24
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f5c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f62:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008f68:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f74:	2b80      	cmp	r3, #128	; 0x80
 8008f76:	d109      	bne.n	8008f8c <UART_DMAError+0x3c>
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	2b21      	cmp	r3, #33	; 0x21
 8008f7c:	d106      	bne.n	8008f8c <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	2200      	movs	r2, #0
 8008f82:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8008f86:	6978      	ldr	r0, [r7, #20]
 8008f88:	f7ff ff35 	bl	8008df6 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	689b      	ldr	r3, [r3, #8]
 8008f92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f96:	2b40      	cmp	r3, #64	; 0x40
 8008f98:	d109      	bne.n	8008fae <UART_DMAError+0x5e>
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2b22      	cmp	r3, #34	; 0x22
 8008f9e:	d106      	bne.n	8008fae <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008fa0:	697b      	ldr	r3, [r7, #20]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8008fa8:	6978      	ldr	r0, [r7, #20]
 8008faa:	f7ff ff38 	bl	8008e1e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008fb2:	f043 0210 	orr.w	r2, r3, #16
 8008fb6:	697b      	ldr	r3, [r7, #20]
 8008fb8:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008fba:	6978      	ldr	r0, [r7, #20]
 8008fbc:	f7ff fa44 	bl	8008448 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008fc0:	bf00      	nop
 8008fc2:	3718      	adds	r7, #24
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b084      	sub	sp, #16
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fd4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	2200      	movs	r2, #0
 8008fda:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008fe6:	68f8      	ldr	r0, [r7, #12]
 8008fe8:	f7ff fa2e 	bl	8008448 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008fec:	bf00      	nop
 8008fee:	3710      	adds	r7, #16
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}

08008ff4 <UART_DMATxOnlyAbortCallback>:
  *         and leads to user Tx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b084      	sub	sp, #16
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009000:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0U;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2200      	movs	r2, #0
 8009006:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	2220      	movs	r2, #32
 800900e:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 8009010:	68f8      	ldr	r0, [r7, #12]
 8009012:	f7ff fa22 	bl	800845a <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009016:	bf00      	nop
 8009018:	3710      	adds	r7, #16
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}

0800901e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800901e:	b580      	push	{r7, lr}
 8009020:	b082      	sub	sp, #8
 8009022:	af00      	add	r7, sp, #0
 8009024:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	687a      	ldr	r2, [r7, #4]
 800902c:	6812      	ldr	r2, [r2, #0]
 800902e:	6812      	ldr	r2, [r2, #0]
 8009030:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009034:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2220      	movs	r2, #32
 800903a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2200      	movs	r2, #0
 8009040:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f7ff f9dc 	bl	8008400 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009048:	bf00      	nop
 800904a:	3708      	adds	r7, #8
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}

08009050 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009050:	b480      	push	{r7}
 8009052:	b083      	sub	sp, #12
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009058:	bf00      	nop
 800905a:	370c      	adds	r7, #12
 800905c:	46bd      	mov	sp, r7
 800905e:	bc80      	pop	{r7}
 8009060:	4770      	bx	lr
	...

08009064 <Init_Flash_Chips>:
 *
 * @return: HA_StatusTypeDef - Status of function
 */

HAL_StatusTypeDef Init_Flash_Chips(uint8_t* chipstatus)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b084      	sub	sp, #16
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
	//control Pin init
	MX_GPIO_Init();
 800906c:	f000 fb28 	bl	80096c0 <MX_GPIO_Init>
	//SPI int
	if(MX_SPI_Init(SPI2,&hspi2)		!= HAL_OK) return HAL_ERROR;
 8009070:	4915      	ldr	r1, [pc, #84]	; (80090c8 <Init_Flash_Chips+0x64>)
 8009072:	4816      	ldr	r0, [pc, #88]	; (80090cc <Init_Flash_Chips+0x68>)
 8009074:	f000 fae4 	bl	8009640 <MX_SPI_Init>
 8009078:	4603      	mov	r3, r0
 800907a:	2b00      	cmp	r3, #0
 800907c:	d001      	beq.n	8009082 <Init_Flash_Chips+0x1e>
 800907e:	2301      	movs	r3, #1
 8009080:	e01d      	b.n	80090be <Init_Flash_Chips+0x5a>
	//check the status of each chip
	for (int chipnumber = 1; chipnumber < 5; ++chipnumber)
 8009082:	2301      	movs	r3, #1
 8009084:	60fb      	str	r3, [r7, #12]
 8009086:	e016      	b.n	80090b6 <Init_Flash_Chips+0x52>
	{
		if(FLASH_Is_Online(chipnumber))
 8009088:	68f8      	ldr	r0, [r7, #12]
 800908a:	f000 f843 	bl	8009114 <FLASH_Is_Online>
 800908e:	4603      	mov	r3, r0
 8009090:	2b00      	cmp	r3, #0
 8009092:	d00d      	beq.n	80090b0 <Init_Flash_Chips+0x4c>
		{
			//set bit at position to show chip is online
			*chipstatus |=0b1<<(chipnumber-1);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	781b      	ldrb	r3, [r3, #0]
 8009098:	b25a      	sxtb	r2, r3
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	3b01      	subs	r3, #1
 800909e:	2101      	movs	r1, #1
 80090a0:	fa01 f303 	lsl.w	r3, r1, r3
 80090a4:	b25b      	sxtb	r3, r3
 80090a6:	4313      	orrs	r3, r2
 80090a8:	b25b      	sxtb	r3, r3
 80090aa:	b2da      	uxtb	r2, r3
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	701a      	strb	r2, [r3, #0]
	for (int chipnumber = 1; chipnumber < 5; ++chipnumber)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	3301      	adds	r3, #1
 80090b4:	60fb      	str	r3, [r7, #12]
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2b04      	cmp	r3, #4
 80090ba:	dde5      	ble.n	8009088 <Init_Flash_Chips+0x24>
		}

	}
	return HAL_OK;
 80090bc:	2300      	movs	r3, #0
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3710      	adds	r7, #16
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
 80090c6:	bf00      	nop
 80090c8:	2000098c 	.word	0x2000098c
 80090cc:	40003800 	.word	0x40003800

080090d0 <FLASH_Get_ID>:
}
/*
 * @Description: Reads the Chip ID
 */
void FLASH_Get_ID(int ChipNumber,uint8_t* id)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b084      	sub	sp, #16
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
 80090d8:	6039      	str	r1, [r7, #0]

	uint8_t cmd = 0x9F;
 80090da:	239f      	movs	r3, #159	; 0x9f
 80090dc:	73fb      	strb	r3, [r7, #15]
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80090de:	2100      	movs	r1, #0
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f000 f83d 	bl	8009160 <FLASH_ChipSelect_setState>
	HAL_SPI_Transmit(&hspi2,&cmd,1,100);
 80090e6:	f107 010f 	add.w	r1, r7, #15
 80090ea:	2364      	movs	r3, #100	; 0x64
 80090ec:	2201      	movs	r2, #1
 80090ee:	4808      	ldr	r0, [pc, #32]	; (8009110 <FLASH_Get_ID+0x40>)
 80090f0:	f7fc f945 	bl	800537e <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2,id,5,100);
 80090f4:	2364      	movs	r3, #100	; 0x64
 80090f6:	2205      	movs	r2, #5
 80090f8:	6839      	ldr	r1, [r7, #0]
 80090fa:	4805      	ldr	r0, [pc, #20]	; (8009110 <FLASH_Get_ID+0x40>)
 80090fc:	f7fc faa3 	bl	8005646 <HAL_SPI_Receive>
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8009100:	2101      	movs	r1, #1
 8009102:	6878      	ldr	r0, [r7, #4]
 8009104:	f000 f82c 	bl	8009160 <FLASH_ChipSelect_setState>
}
 8009108:	bf00      	nop
 800910a:	3710      	adds	r7, #16
 800910c:	46bd      	mov	sp, r7
 800910e:	bd80      	pop	{r7, pc}
 8009110:	2000098c 	.word	0x2000098c

08009114 <FLASH_Is_Online>:
 * Byte 4 = 0x00
 * If the sequence is not valid, the function returns a 0 otherwise, the function
 * returns a 1
 */
uint8_t FLASH_Is_Online(int ChipNumber)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b084      	sub	sp, #16
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
	uint8_t id[5] = {0};
 800911c:	f107 0308 	add.w	r3, r7, #8
 8009120:	2200      	movs	r2, #0
 8009122:	601a      	str	r2, [r3, #0]
 8009124:	711a      	strb	r2, [r3, #4]
	FLASH_Get_ID(ChipNumber,id);
 8009126:	f107 0308 	add.w	r3, r7, #8
 800912a:	4619      	mov	r1, r3
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f7ff ffcf 	bl	80090d0 <FLASH_Get_ID>
	return (id[0] == 0x1f)&&(id[1] == 0x28)&&(id[2] == 0)&&(id[3] == 1)&&(id[4] == 0);
 8009132:	7a3b      	ldrb	r3, [r7, #8]
 8009134:	2b1f      	cmp	r3, #31
 8009136:	d10d      	bne.n	8009154 <FLASH_Is_Online+0x40>
 8009138:	7a7b      	ldrb	r3, [r7, #9]
 800913a:	2b28      	cmp	r3, #40	; 0x28
 800913c:	d10a      	bne.n	8009154 <FLASH_Is_Online+0x40>
 800913e:	7abb      	ldrb	r3, [r7, #10]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d107      	bne.n	8009154 <FLASH_Is_Online+0x40>
 8009144:	7afb      	ldrb	r3, [r7, #11]
 8009146:	2b01      	cmp	r3, #1
 8009148:	d104      	bne.n	8009154 <FLASH_Is_Online+0x40>
 800914a:	7b3b      	ldrb	r3, [r7, #12]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d101      	bne.n	8009154 <FLASH_Is_Online+0x40>
 8009150:	2301      	movs	r3, #1
 8009152:	e000      	b.n	8009156 <FLASH_Is_Online+0x42>
 8009154:	2300      	movs	r3, #0
 8009156:	b2db      	uxtb	r3, r3

}
 8009158:	4618      	mov	r0, r3
 800915a:	3710      	adds	r7, #16
 800915c:	46bd      	mov	sp, r7
 800915e:	bd80      	pop	{r7, pc}

08009160 <FLASH_ChipSelect_setState>:
  * If more chips are added this function needs to be expanded to include
  * those chips. Just Copy one of cases and change the GPIO settings to
  * match the GPIO pin and port used for the new chip.
  */
void FLASH_ChipSelect_setState(int ChipNumber, CS_State_t state)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b082      	sub	sp, #8
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
 8009168:	460b      	mov	r3, r1
 800916a:	70fb      	strb	r3, [r7, #3]
	/*If more Dataflash chips are added
	 * this needs to be expanded to include their respective NSS pins*/
	switch (ChipNumber)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	3b01      	subs	r3, #1
 8009170:	2b03      	cmp	r3, #3
 8009172:	d828      	bhi.n	80091c6 <FLASH_ChipSelect_setState+0x66>
 8009174:	a201      	add	r2, pc, #4	; (adr r2, 800917c <FLASH_ChipSelect_setState+0x1c>)
 8009176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800917a:	bf00      	nop
 800917c:	0800918d 	.word	0x0800918d
 8009180:	0800919b 	.word	0x0800919b
 8009184:	080091a9 	.word	0x080091a9
 8009188:	080091b7 	.word	0x080091b7
	{
		case 1:
	    	HAL_GPIO_WritePin(GPIO_CHIP_1_CS_PORT, GPIO_CHIP_1_CS, state);
 800918c:	78fb      	ldrb	r3, [r7, #3]
 800918e:	461a      	mov	r2, r3
 8009190:	2101      	movs	r1, #1
 8009192:	480f      	ldr	r0, [pc, #60]	; (80091d0 <FLASH_ChipSelect_setState+0x70>)
 8009194:	f7f9 f9f4 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 8009198:	e015      	b.n	80091c6 <FLASH_ChipSelect_setState+0x66>
	    case 2:
	    	HAL_GPIO_WritePin(GPIO_CHIP_2_CS_PORT, GPIO_CHIP_2_CS, state);
 800919a:	78fb      	ldrb	r3, [r7, #3]
 800919c:	461a      	mov	r2, r3
 800919e:	2102      	movs	r1, #2
 80091a0:	480b      	ldr	r0, [pc, #44]	; (80091d0 <FLASH_ChipSelect_setState+0x70>)
 80091a2:	f7f9 f9ed 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 80091a6:	e00e      	b.n	80091c6 <FLASH_ChipSelect_setState+0x66>
	    case 3:
	    	HAL_GPIO_WritePin(GPIO_CHIP_3_CS_PORT, GPIO_CHIP_3_CS, state);
 80091a8:	78fb      	ldrb	r3, [r7, #3]
 80091aa:	461a      	mov	r2, r3
 80091ac:	2101      	movs	r1, #1
 80091ae:	4809      	ldr	r0, [pc, #36]	; (80091d4 <FLASH_ChipSelect_setState+0x74>)
 80091b0:	f7f9 f9e6 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 80091b4:	e007      	b.n	80091c6 <FLASH_ChipSelect_setState+0x66>
	    case 4:
	    	HAL_GPIO_WritePin(GPIO_CHIP_4_CS_PORT, GPIO_CHIP_4_CS, state);
 80091b6:	78fb      	ldrb	r3, [r7, #3]
 80091b8:	461a      	mov	r2, r3
 80091ba:	2110      	movs	r1, #16
 80091bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80091c0:	f7f9 f9de 	bl	8002580 <HAL_GPIO_WritePin>
	      break;
 80091c4:	bf00      	nop
	}
}
 80091c6:	bf00      	nop
 80091c8:	3708      	adds	r7, #8
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bd80      	pop	{r7, pc}
 80091ce:	bf00      	nop
 80091d0:	48000800 	.word	0x48000800
 80091d4:	48000400 	.word	0x48000400

080091d8 <FLASH_GetStatusRegister>:
  * 					  	Bit 5 of Byte 2			-> EPE bit (1 if Erase/Program Error occured in latest ERASE/WRITE operation)
  * 					  	See DataSheet for more information (Page 28-29)
  * 					  	Returns a pointer to FLASH_STATUS_REGISTER
  */
uint8_t* FLASH_GetStatusRegister(int ChipNumber)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b084      	sub	sp, #16
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[1] = {0xD7};
 80091e0:	23d7      	movs	r3, #215	; 0xd7
 80091e2:	733b      	strb	r3, [r7, #12]

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80091e4:	2100      	movs	r1, #0
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f7ff ffba 	bl	8009160 <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 1, 100);
 80091ec:	f107 010c 	add.w	r1, r7, #12
 80091f0:	2364      	movs	r3, #100	; 0x64
 80091f2:	2201      	movs	r2, #1
 80091f4:	4808      	ldr	r0, [pc, #32]	; (8009218 <FLASH_GetStatusRegister+0x40>)
 80091f6:	f7fc f8c2 	bl	800537e <HAL_SPI_Transmit>

	//Update Register
	HAL_SPI_Receive(&hspi2, FLASH_STATUS_REGISTER, 2, 100);
 80091fa:	2364      	movs	r3, #100	; 0x64
 80091fc:	2202      	movs	r2, #2
 80091fe:	4907      	ldr	r1, [pc, #28]	; (800921c <FLASH_GetStatusRegister+0x44>)
 8009200:	4805      	ldr	r0, [pc, #20]	; (8009218 <FLASH_GetStatusRegister+0x40>)
 8009202:	f7fc fa20 	bl	8005646 <HAL_SPI_Receive>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8009206:	2101      	movs	r1, #1
 8009208:	6878      	ldr	r0, [r7, #4]
 800920a:	f7ff ffa9 	bl	8009160 <FLASH_ChipSelect_setState>

	//Return pointer to FLASH_STATUS_REGISTER
	return FLASH_STATUS_REGISTER;
 800920e:	4b03      	ldr	r3, [pc, #12]	; (800921c <FLASH_GetStatusRegister+0x44>)
}
 8009210:	4618      	mov	r0, r3
 8009212:	3710      	adds	r7, #16
 8009214:	46bd      	mov	sp, r7
 8009216:	bd80      	pop	{r7, pc}
 8009218:	2000098c 	.word	0x2000098c
 800921c:	200006f0 	.word	0x200006f0

08009220 <FLASH_Delay>:
/**
  * @DESCRIPTION Constantly calls 1ms delay if the selected chip is bust with an operation
  * This is called in most functions in this library already to ensure no data corruption occurs.
  */
void FLASH_Delay(int ChipNumber)
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b082      	sub	sp, #8
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]

	FLASH_GetStatusRegister(ChipNumber); 					//Sets FLASH_STATUS_REGISTER
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f7ff ffd5 	bl	80091d8 <FLASH_GetStatusRegister>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);	//Turns off OnBoard LED for visual display
 800922e:	2200      	movs	r2, #0
 8009230:	2120      	movs	r1, #32
 8009232:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009236:	f7f9 f9a3 	bl	8002580 <HAL_GPIO_WritePin>
	while((FLASH_STATUS_REGISTER[0])<128){					//Checks if RDY bit is off
 800923a:	e005      	b.n	8009248 <FLASH_Delay+0x28>
		FLASH_GetStatusRegister(ChipNumber);				//Sets FLASH_STATUS_REGISTER for next iteration
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f7ff ffcb 	bl	80091d8 <FLASH_GetStatusRegister>
		HAL_Delay(1);										//1ms Delay while not RDY
 8009242:	2001      	movs	r0, #1
 8009244:	f7f8 f9fe 	bl	8001644 <HAL_Delay>
	while((FLASH_STATUS_REGISTER[0])<128){					//Checks if RDY bit is off
 8009248:	4b07      	ldr	r3, [pc, #28]	; (8009268 <FLASH_Delay+0x48>)
 800924a:	781b      	ldrb	r3, [r3, #0]
 800924c:	b25b      	sxtb	r3, r3
 800924e:	2b00      	cmp	r3, #0
 8009250:	daf4      	bge.n	800923c <FLASH_Delay+0x1c>
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);		//Turns on OnBoard LED to show Delay is finished
 8009252:	2201      	movs	r2, #1
 8009254:	2120      	movs	r1, #32
 8009256:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800925a:	f7f9 f991 	bl	8002580 <HAL_GPIO_WritePin>
}
 800925e:	bf00      	nop
 8009260:	3708      	adds	r7, #8
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}
 8009266:	bf00      	nop
 8009268:	200006f0 	.word	0x200006f0

0800926c <Data_rx>:
  * @DESCRIPTION Returns a pointer to the 264 or 256 Byte buffer depending on current page size.
  * Called in READ functions. The Page size int is changed automatically by
  * FLASH_CONFIG_PageSize(). Static function and so is "hidden" from outside use.
  */
static uint8_t* Data_rx()
{
 800926c:	b480      	push	{r7}
 800926e:	af00      	add	r7, sp, #0
	if (_264or256 == 256){ 	//Checks if Page size is 256
 8009270:	4b05      	ldr	r3, [pc, #20]	; (8009288 <Data_rx+0x1c>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009278:	d101      	bne.n	800927e <Data_rx+0x12>
		return Data_r256;	//Returns the 256 Byte buffer
 800927a:	4b04      	ldr	r3, [pc, #16]	; (800928c <Data_rx+0x20>)
 800927c:	e000      	b.n	8009280 <Data_rx+0x14>
	} else
	{
		return Data_r264;	//Returns the 264 Byte buffer
 800927e:	4b04      	ldr	r3, [pc, #16]	; (8009290 <Data_rx+0x24>)
	}
}
 8009280:	4618      	mov	r0, r3
 8009282:	46bd      	mov	sp, r7
 8009284:	bc80      	pop	{r7}
 8009286:	4770      	bx	lr
 8009288:	20000008 	.word	0x20000008
 800928c:	200006f4 	.word	0x200006f4
 8009290:	200007f4 	.word	0x200007f4

08009294 <FLASH_GetPageSize>:

/**
  * @DESCRIPTION Returns the current page size.
  */
int FLASH_GetPageSize()
{
 8009294:	b480      	push	{r7}
 8009296:	af00      	add	r7, sp, #0
	return _264or256; //Return Page size
 8009298:	4b02      	ldr	r3, [pc, #8]	; (80092a4 <FLASH_GetPageSize+0x10>)
 800929a:	681b      	ldr	r3, [r3, #0]
}
 800929c:	4618      	mov	r0, r3
 800929e:	46bd      	mov	sp, r7
 80092a0:	bc80      	pop	{r7}
 80092a2:	4770      	bx	lr
 80092a4:	20000008 	.word	0x20000008

080092a8 <FLASH_SetAddress>:
  * is Most Significant Byte of the address and the last element is the Least Significant byte of the
  * address. Recommended to set the current address to {0x00, 0x00, 0x00} and then use FLASH_IncAddress
  * function to handle addressing of the chip.
  */
void FLASH_SetAddress(uint8_t MSB,uint8_t MID,uint8_t LSB)
{
 80092a8:	b480      	push	{r7}
 80092aa:	b083      	sub	sp, #12
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	4603      	mov	r3, r0
 80092b0:	71fb      	strb	r3, [r7, #7]
 80092b2:	460b      	mov	r3, r1
 80092b4:	71bb      	strb	r3, [r7, #6]
 80092b6:	4613      	mov	r3, r2
 80092b8:	717b      	strb	r3, [r7, #5]
	Current_Address[0] = MSB;	//Sets the Most Significant Byte of Address
 80092ba:	4a07      	ldr	r2, [pc, #28]	; (80092d8 <FLASH_SetAddress+0x30>)
 80092bc:	79fb      	ldrb	r3, [r7, #7]
 80092be:	7013      	strb	r3, [r2, #0]
	Current_Address[1] = MID;	//Sets the Middle Byte of Address
 80092c0:	4a05      	ldr	r2, [pc, #20]	; (80092d8 <FLASH_SetAddress+0x30>)
 80092c2:	79bb      	ldrb	r3, [r7, #6]
 80092c4:	7053      	strb	r3, [r2, #1]
	Current_Address[2] = LSB;	//Sets the Least Significant Byte of Address
 80092c6:	4a04      	ldr	r2, [pc, #16]	; (80092d8 <FLASH_SetAddress+0x30>)
 80092c8:	797b      	ldrb	r3, [r7, #5]
 80092ca:	7093      	strb	r3, [r2, #2]
}
 80092cc:	bf00      	nop
 80092ce:	370c      	adds	r7, #12
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bc80      	pop	{r7}
 80092d4:	4770      	bx	lr
 80092d6:	bf00      	nop
 80092d8:	200006ec 	.word	0x200006ec

080092dc <FLASH_IncAddress>:
  * address. Recommended to be used after a FLASH READ, WRITE or ERASE operation.
  * E.g. if 256 Bytes is written to the chip then call FLASH_IncAddres(256) to move to the next empty
  * address.
  */
void FLASH_IncAddress(int size)
{
 80092dc:	b480      	push	{r7}
 80092de:	b085      	sub	sp, #20
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
	int address = (Current_Address[0]<<16)+(Current_Address[1]<<8)+(Current_Address[2]); //Turns array into 24 bit int
 80092e4:	4b16      	ldr	r3, [pc, #88]	; (8009340 <FLASH_IncAddress+0x64>)
 80092e6:	781b      	ldrb	r3, [r3, #0]
 80092e8:	041a      	lsls	r2, r3, #16
 80092ea:	4b15      	ldr	r3, [pc, #84]	; (8009340 <FLASH_IncAddress+0x64>)
 80092ec:	785b      	ldrb	r3, [r3, #1]
 80092ee:	021b      	lsls	r3, r3, #8
 80092f0:	4413      	add	r3, r2
 80092f2:	4a13      	ldr	r2, [pc, #76]	; (8009340 <FLASH_IncAddress+0x64>)
 80092f4:	7892      	ldrb	r2, [r2, #2]
 80092f6:	4413      	add	r3, r2
 80092f8:	60bb      	str	r3, [r7, #8]
	int new_address = address + size; //Increments address by number of bytes entered
 80092fa:	68ba      	ldr	r2, [r7, #8]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	4413      	add	r3, r2
 8009300:	60fb      	str	r3, [r7, #12]
	if (new_address >= FLASH_MAX_ADDRESS)	//Checks if  Address has gone over MAX_ADDRESS
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	4a0f      	ldr	r2, [pc, #60]	; (8009344 <FLASH_IncAddress+0x68>)
 8009306:	4293      	cmp	r3, r2
 8009308:	dd06      	ble.n	8009318 <FLASH_IncAddress+0x3c>
	{
		new_address = new_address - FLASH_MAX_ADDRESS;	//Sets the new address to however much it went over by
 800930a:	68fa      	ldr	r2, [r7, #12]
 800930c:	4b0e      	ldr	r3, [pc, #56]	; (8009348 <FLASH_IncAddress+0x6c>)
 800930e:	4413      	add	r3, r2
 8009310:	60fb      	str	r3, [r7, #12]
		FLASH_MAX_ADDRESS_FLAG = 1;						//Sets the address flag to tell user that the MAX_ADDRESS has been passed and data overwrite is possible
 8009312:	4b0e      	ldr	r3, [pc, #56]	; (800934c <FLASH_IncAddress+0x70>)
 8009314:	2201      	movs	r2, #1
 8009316:	601a      	str	r2, [r3, #0]
	}
	Current_Address[0] = (new_address&BYTE_Mask_MSB)>>16; //Reconstructs Address Array
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	141b      	asrs	r3, r3, #16
 800931c:	b2da      	uxtb	r2, r3
 800931e:	4b08      	ldr	r3, [pc, #32]	; (8009340 <FLASH_IncAddress+0x64>)
 8009320:	701a      	strb	r2, [r3, #0]
	Current_Address[1] = (new_address&BYTE_Mask_MID)>>8;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	121b      	asrs	r3, r3, #8
 8009326:	b2da      	uxtb	r2, r3
 8009328:	4b05      	ldr	r3, [pc, #20]	; (8009340 <FLASH_IncAddress+0x64>)
 800932a:	705a      	strb	r2, [r3, #1]
	Current_Address[2] = (new_address&BYTE_Mask_LSB);
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	b2da      	uxtb	r2, r3
 8009330:	4b03      	ldr	r3, [pc, #12]	; (8009340 <FLASH_IncAddress+0x64>)
 8009332:	709a      	strb	r2, [r3, #2]
}
 8009334:	bf00      	nop
 8009336:	3714      	adds	r7, #20
 8009338:	46bd      	mov	sp, r7
 800933a:	bc80      	pop	{r7}
 800933c:	4770      	bx	lr
 800933e:	bf00      	nop
 8009340:	200006ec 	.word	0x200006ec
 8009344:	007ffffe 	.word	0x007ffffe
 8009348:	ff800001 	.word	0xff800001
 800934c:	200008fc 	.word	0x200008fc

08009350 <FLASH_GetAddress>:

/**
  * @DESCRIPTION Returns a pointer to Current_Address array
  */
int FLASH_GetAddress()
{
 8009350:	b480      	push	{r7}
 8009352:	af00      	add	r7, sp, #0
	return (Current_Address[0]<<16)+(Current_Address[1]<<8)+(Current_Address[2]); //Return current Address as 24bit int
 8009354:	4b06      	ldr	r3, [pc, #24]	; (8009370 <FLASH_GetAddress+0x20>)
 8009356:	781b      	ldrb	r3, [r3, #0]
 8009358:	041a      	lsls	r2, r3, #16
 800935a:	4b05      	ldr	r3, [pc, #20]	; (8009370 <FLASH_GetAddress+0x20>)
 800935c:	785b      	ldrb	r3, [r3, #1]
 800935e:	021b      	lsls	r3, r3, #8
 8009360:	4413      	add	r3, r2
 8009362:	4a03      	ldr	r2, [pc, #12]	; (8009370 <FLASH_GetAddress+0x20>)
 8009364:	7892      	ldrb	r2, [r2, #2]
 8009366:	4413      	add	r3, r2
}
 8009368:	4618      	mov	r0, r3
 800936a:	46bd      	mov	sp, r7
 800936c:	bc80      	pop	{r7}
 800936e:	4770      	bx	lr
 8009370:	200006ec 	.word	0x200006ec

08009374 <FLASH_Is_Available>:
  * 		     MAX FLAG has been raised or if the current amount of data results in the
  * 		     max flag being raised. 0 means unavailable, 1 means available
  *
  */
uint8_t FLASH_Is_Available(uint8_t chipnumber,int datasize)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b084      	sub	sp, #16
 8009378:	af00      	add	r7, sp, #0
 800937a:	4603      	mov	r3, r0
 800937c:	6039      	str	r1, [r7, #0]
 800937e:	71fb      	strb	r3, [r7, #7]
	//check to see if chip is already at capacity
	if(FLASH_MAX_ADDRESS_FLAG)
 8009380:	4b0b      	ldr	r3, [pc, #44]	; (80093b0 <FLASH_Is_Available+0x3c>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d001      	beq.n	800938c <FLASH_Is_Available+0x18>
	{
		return 0;
 8009388:	2300      	movs	r3, #0
 800938a:	e00c      	b.n	80093a6 <FLASH_Is_Available+0x32>
	}

	//get the current address and check what the final current address is
	uint32_t address = FLASH_GetAddress() + datasize;
 800938c:	f7ff ffe0 	bl	8009350 <FLASH_GetAddress>
 8009390:	4602      	mov	r2, r0
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	4413      	add	r3, r2
 8009396:	60fb      	str	r3, [r7, #12]
	if(address > FLASH_MAX_ADDRESS)
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800939e:	d301      	bcc.n	80093a4 <FLASH_Is_Available+0x30>
	{
		return 0;
 80093a0:	2300      	movs	r3, #0
 80093a2:	e000      	b.n	80093a6 <FLASH_Is_Available+0x32>
	}
	return 1;
 80093a4:	2301      	movs	r3, #1
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3710      	adds	r7, #16
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}
 80093ae:	bf00      	nop
 80093b0:	200008fc 	.word	0x200008fc

080093b4 <FLASH_READ_Page>:
  * @DESCRIPTION READS one page of data from the Current_Address and stores it in uint8_t Data_rx[256].
  * If the next pages needs to READ then call FLASH_IncAddres(256 or 264) and then FLASH_READ_Page() again.
  * The data in Data_rx will be replaced with the new page data. Returns pointer to correct buffer.
  */
uint8_t* FLASH_READ_Page(int ChipNumber)
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b084      	sub	sp, #16
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[8] = {0xD2, Current_Address[0], Current_Address[1], Current_Address[2], DUMMYBYTE, DUMMYBYTE, DUMMYBYTE, DUMMYBYTE};
 80093bc:	23d2      	movs	r3, #210	; 0xd2
 80093be:	723b      	strb	r3, [r7, #8]
 80093c0:	4b1a      	ldr	r3, [pc, #104]	; (800942c <FLASH_READ_Page+0x78>)
 80093c2:	781b      	ldrb	r3, [r3, #0]
 80093c4:	727b      	strb	r3, [r7, #9]
 80093c6:	4b19      	ldr	r3, [pc, #100]	; (800942c <FLASH_READ_Page+0x78>)
 80093c8:	785b      	ldrb	r3, [r3, #1]
 80093ca:	72bb      	strb	r3, [r7, #10]
 80093cc:	4b17      	ldr	r3, [pc, #92]	; (800942c <FLASH_READ_Page+0x78>)
 80093ce:	789b      	ldrb	r3, [r3, #2]
 80093d0:	72fb      	strb	r3, [r7, #11]
 80093d2:	23ff      	movs	r3, #255	; 0xff
 80093d4:	733b      	strb	r3, [r7, #12]
 80093d6:	23ff      	movs	r3, #255	; 0xff
 80093d8:	737b      	strb	r3, [r7, #13]
 80093da:	23ff      	movs	r3, #255	; 0xff
 80093dc:	73bb      	strb	r3, [r7, #14]
 80093de:	23ff      	movs	r3, #255	; 0xff
 80093e0:	73fb      	strb	r3, [r7, #15]

	//Delay function if chip is busy
	FLASH_Delay(ChipNumber);
 80093e2:	6878      	ldr	r0, [r7, #4]
 80093e4:	f7ff ff1c 	bl	8009220 <FLASH_Delay>

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80093e8:	2100      	movs	r1, #0
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f7ff feb8 	bl	8009160 <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 8, 800);
 80093f0:	f107 0108 	add.w	r1, r7, #8
 80093f4:	f44f 7348 	mov.w	r3, #800	; 0x320
 80093f8:	2208      	movs	r2, #8
 80093fa:	480d      	ldr	r0, [pc, #52]	; (8009430 <FLASH_READ_Page+0x7c>)
 80093fc:	f7fb ffbf 	bl	800537e <HAL_SPI_Transmit>

	//Update Read Buffer
	HAL_SPI_Receive(&hspi2, Data_rx(), _264or256, HAL_MAX_DELAY);
 8009400:	f7ff ff34 	bl	800926c <Data_rx>
 8009404:	4601      	mov	r1, r0
 8009406:	4b0b      	ldr	r3, [pc, #44]	; (8009434 <FLASH_READ_Page+0x80>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	b29a      	uxth	r2, r3
 800940c:	f04f 33ff 	mov.w	r3, #4294967295
 8009410:	4807      	ldr	r0, [pc, #28]	; (8009430 <FLASH_READ_Page+0x7c>)
 8009412:	f7fc f918 	bl	8005646 <HAL_SPI_Receive>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 8009416:	2101      	movs	r1, #1
 8009418:	6878      	ldr	r0, [r7, #4]
 800941a:	f7ff fea1 	bl	8009160 <FLASH_ChipSelect_setState>

	//Return pointer to array using Data_rx() to return correctly sized buffer
	return Data_rx();
 800941e:	f7ff ff25 	bl	800926c <Data_rx>
 8009422:	4603      	mov	r3, r0
}
 8009424:	4618      	mov	r0, r3
 8009426:	3710      	adds	r7, #16
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}
 800942c:	200006ec 	.word	0x200006ec
 8009430:	2000098c 	.word	0x2000098c
 8009434:	20000008 	.word	0x20000008

08009438 <FLASH_READ_BufferHF>:
/**
  * @DESCRIPTION READS one page of data from a buffer of the users choice.
  * HF in function name signifies High Frequency read and supports a SCK of 50 - 85 MHz
  */
uint8_t* FLASH_READ_BufferHF(int ChipNumber, int BUFFERx)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b084      	sub	sp, #16
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
 8009440:	6039      	str	r1, [r7, #0]
	//Define Command to be transmitted
	uint8_t OpCode;
	if (BUFFERx == BUFFER1){
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	2b01      	cmp	r3, #1
 8009446:	d102      	bne.n	800944e <FLASH_READ_BufferHF+0x16>
		OpCode = 0xD4;
 8009448:	23d4      	movs	r3, #212	; 0xd4
 800944a:	73fb      	strb	r3, [r7, #15]
 800944c:	e004      	b.n	8009458 <FLASH_READ_BufferHF+0x20>
	} else if (BUFFERx == BUFFER2){
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	2b02      	cmp	r3, #2
 8009452:	d101      	bne.n	8009458 <FLASH_READ_BufferHF+0x20>
		OpCode = 0xD6;
 8009454:	23d6      	movs	r3, #214	; 0xd6
 8009456:	73fb      	strb	r3, [r7, #15]
	}
	uint8_t AddressByte = 0x00;
 8009458:	2300      	movs	r3, #0
 800945a:	73bb      	strb	r3, [r7, #14]
	uint8_t command[5] = {OpCode, DUMMYBYTE, DUMMYBYTE, AddressByte, DUMMYBYTE};
 800945c:	7bfb      	ldrb	r3, [r7, #15]
 800945e:	723b      	strb	r3, [r7, #8]
 8009460:	23ff      	movs	r3, #255	; 0xff
 8009462:	727b      	strb	r3, [r7, #9]
 8009464:	23ff      	movs	r3, #255	; 0xff
 8009466:	72bb      	strb	r3, [r7, #10]
 8009468:	7bbb      	ldrb	r3, [r7, #14]
 800946a:	72fb      	strb	r3, [r7, #11]
 800946c:	23ff      	movs	r3, #255	; 0xff
 800946e:	733b      	strb	r3, [r7, #12]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f7ff fed5 	bl	8009220 <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8009476:	2100      	movs	r1, #0
 8009478:	6878      	ldr	r0, [r7, #4]
 800947a:	f7ff fe71 	bl	8009160 <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 5, 500);
 800947e:	f107 0108 	add.w	r1, r7, #8
 8009482:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8009486:	2205      	movs	r2, #5
 8009488:	480c      	ldr	r0, [pc, #48]	; (80094bc <FLASH_READ_BufferHF+0x84>)
 800948a:	f7fb ff78 	bl	800537e <HAL_SPI_Transmit>

	//Receive Data
	HAL_SPI_Receive(&hspi2, Data_rx(), _264or256, HAL_MAX_DELAY);
 800948e:	f7ff feed 	bl	800926c <Data_rx>
 8009492:	4601      	mov	r1, r0
 8009494:	4b0a      	ldr	r3, [pc, #40]	; (80094c0 <FLASH_READ_BufferHF+0x88>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	b29a      	uxth	r2, r3
 800949a:	f04f 33ff 	mov.w	r3, #4294967295
 800949e:	4807      	ldr	r0, [pc, #28]	; (80094bc <FLASH_READ_BufferHF+0x84>)
 80094a0:	f7fc f8d1 	bl	8005646 <HAL_SPI_Receive>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber, CS_CLOSED);
 80094a4:	2101      	movs	r1, #1
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f7ff fe5a 	bl	8009160 <FLASH_ChipSelect_setState>

	//Return Correctly sized buffer using Data_rx()
	return Data_rx();
 80094ac:	f7ff fede 	bl	800926c <Data_rx>
 80094b0:	4603      	mov	r3, r0
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	3710      	adds	r7, #16
 80094b6:	46bd      	mov	sp, r7
 80094b8:	bd80      	pop	{r7, pc}
 80094ba:	bf00      	nop
 80094bc:	2000098c 	.word	0x2000098c
 80094c0:	20000008 	.word	0x20000008

080094c4 <FLASH_WRITE_ReadModifyWrite>:
  * @DESCRIPTION WRITES a variable number of bytes through a buffer of the users choice.
  * This function takes in data in the form of a uint8_t array. The size of array needs to be specified
  * and passed into the function.
  */
int FLASH_WRITE_ReadModifyWrite(int ChipNumber, int BUFFERx, uint8_t* Data, int size)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b086      	sub	sp, #24
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	60f8      	str	r0, [r7, #12]
 80094cc:	60b9      	str	r1, [r7, #8]
 80094ce:	607a      	str	r2, [r7, #4]
 80094d0:	603b      	str	r3, [r7, #0]
	//Define Command to be transmitted
	uint8_t OpCode;
	if (BUFFERx == BUFFER1){
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	2b01      	cmp	r3, #1
 80094d6:	d102      	bne.n	80094de <FLASH_WRITE_ReadModifyWrite+0x1a>
		OpCode = 0x58;
 80094d8:	2358      	movs	r3, #88	; 0x58
 80094da:	75fb      	strb	r3, [r7, #23]
 80094dc:	e004      	b.n	80094e8 <FLASH_WRITE_ReadModifyWrite+0x24>
	} else if (BUFFERx == BUFFER2){
 80094de:	68bb      	ldr	r3, [r7, #8]
 80094e0:	2b02      	cmp	r3, #2
 80094e2:	d101      	bne.n	80094e8 <FLASH_WRITE_ReadModifyWrite+0x24>
		OpCode = 0x59;
 80094e4:	2359      	movs	r3, #89	; 0x59
 80094e6:	75fb      	strb	r3, [r7, #23]
	}
	uint8_t command[4] = {OpCode, Current_Address[0], Current_Address[1], Current_Address[2]};
 80094e8:	7dfb      	ldrb	r3, [r7, #23]
 80094ea:	743b      	strb	r3, [r7, #16]
 80094ec:	4b15      	ldr	r3, [pc, #84]	; (8009544 <FLASH_WRITE_ReadModifyWrite+0x80>)
 80094ee:	781b      	ldrb	r3, [r3, #0]
 80094f0:	747b      	strb	r3, [r7, #17]
 80094f2:	4b14      	ldr	r3, [pc, #80]	; (8009544 <FLASH_WRITE_ReadModifyWrite+0x80>)
 80094f4:	785b      	ldrb	r3, [r3, #1]
 80094f6:	74bb      	strb	r3, [r7, #18]
 80094f8:	4b12      	ldr	r3, [pc, #72]	; (8009544 <FLASH_WRITE_ReadModifyWrite+0x80>)
 80094fa:	789b      	ldrb	r3, [r3, #2]
 80094fc:	74fb      	strb	r3, [r7, #19]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 80094fe:	68f8      	ldr	r0, [r7, #12]
 8009500:	f7ff fe8e 	bl	8009220 <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8009504:	2100      	movs	r1, #0
 8009506:	68f8      	ldr	r0, [r7, #12]
 8009508:	f7ff fe2a 	bl	8009160 <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 4, 400);
 800950c:	f107 0110 	add.w	r1, r7, #16
 8009510:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8009514:	2204      	movs	r2, #4
 8009516:	480c      	ldr	r0, [pc, #48]	; (8009548 <FLASH_WRITE_ReadModifyWrite+0x84>)
 8009518:	f7fb ff31 	bl	800537e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, Data, size, HAL_MAX_DELAY);
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	b29a      	uxth	r2, r3
 8009520:	f04f 33ff 	mov.w	r3, #4294967295
 8009524:	6879      	ldr	r1, [r7, #4]
 8009526:	4808      	ldr	r0, [pc, #32]	; (8009548 <FLASH_WRITE_ReadModifyWrite+0x84>)
 8009528:	f7fb ff29 	bl	800537e <HAL_SPI_Transmit>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 800952c:	2101      	movs	r1, #1
 800952e:	68f8      	ldr	r0, [r7, #12]
 8009530:	f7ff fe16 	bl	8009160 <FLASH_ChipSelect_setState>

	//Returns 1 if Write was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 8009534:	68f8      	ldr	r0, [r7, #12]
 8009536:	f000 f86f 	bl	8009618 <FLASH_ADDITIONAL_GetEPEbit>
 800953a:	4603      	mov	r3, r0
}
 800953c:	4618      	mov	r0, r3
 800953e:	3718      	adds	r7, #24
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}
 8009544:	200006ec 	.word	0x200006ec
 8009548:	2000098c 	.word	0x2000098c

0800954c <FLASH_WRITE_PageOrByte_NoErase>:
/**
  * @DESCRIPTION WRITES to a page in main memory through Buffer 1 and can write up to 256 Bytes.
  * The size of the uint8_t data array needs to specified and passed in the function.
  */
int FLASH_WRITE_PageOrByte_NoErase(int ChipNumber,  uint8_t* Data, int size)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b086      	sub	sp, #24
 8009550:	af00      	add	r7, sp, #0
 8009552:	60f8      	str	r0, [r7, #12]
 8009554:	60b9      	str	r1, [r7, #8]
 8009556:	607a      	str	r2, [r7, #4]
	//Only writes through buffer 1
	//Define Command to be transmitted
	uint8_t OpCode = 0x02;
 8009558:	2302      	movs	r3, #2
 800955a:	75fb      	strb	r3, [r7, #23]
	uint8_t command[4] = {OpCode, Current_Address[0], Current_Address[1], 0x00};
 800955c:	7dfb      	ldrb	r3, [r7, #23]
 800955e:	743b      	strb	r3, [r7, #16]
 8009560:	4b15      	ldr	r3, [pc, #84]	; (80095b8 <FLASH_WRITE_PageOrByte_NoErase+0x6c>)
 8009562:	781b      	ldrb	r3, [r3, #0]
 8009564:	747b      	strb	r3, [r7, #17]
 8009566:	4b14      	ldr	r3, [pc, #80]	; (80095b8 <FLASH_WRITE_PageOrByte_NoErase+0x6c>)
 8009568:	785b      	ldrb	r3, [r3, #1]
 800956a:	74bb      	strb	r3, [r7, #18]
 800956c:	2300      	movs	r3, #0
 800956e:	74fb      	strb	r3, [r7, #19]

	//Delays if Flash chip is busy
	FLASH_Delay(ChipNumber);
 8009570:	68f8      	ldr	r0, [r7, #12]
 8009572:	f7ff fe55 	bl	8009220 <FLASH_Delay>

	//Select Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 8009576:	2100      	movs	r1, #0
 8009578:	68f8      	ldr	r0, [r7, #12]
 800957a:	f7ff fdf1 	bl	8009160 <FLASH_ChipSelect_setState>

	//Transmit Command
	HAL_SPI_Transmit(&hspi2, command, 4, 400);
 800957e:	f107 0110 	add.w	r1, r7, #16
 8009582:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8009586:	2204      	movs	r2, #4
 8009588:	480c      	ldr	r0, [pc, #48]	; (80095bc <FLASH_WRITE_PageOrByte_NoErase+0x70>)
 800958a:	f7fb fef8 	bl	800537e <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, Data, size, HAL_MAX_DELAY);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	b29a      	uxth	r2, r3
 8009592:	f04f 33ff 	mov.w	r3, #4294967295
 8009596:	68b9      	ldr	r1, [r7, #8]
 8009598:	4808      	ldr	r0, [pc, #32]	; (80095bc <FLASH_WRITE_PageOrByte_NoErase+0x70>)
 800959a:	f7fb fef0 	bl	800537e <HAL_SPI_Transmit>

	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 800959e:	2101      	movs	r1, #1
 80095a0:	68f8      	ldr	r0, [r7, #12]
 80095a2:	f7ff fddd 	bl	8009160 <FLASH_ChipSelect_setState>

	//Returns 1 if Write was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 80095a6:	68f8      	ldr	r0, [r7, #12]
 80095a8:	f000 f836 	bl	8009618 <FLASH_ADDITIONAL_GetEPEbit>
 80095ac:	4603      	mov	r3, r0
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3718      	adds	r7, #24
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	bf00      	nop
 80095b8:	200006ec 	.word	0x200006ec
 80095bc:	2000098c 	.word	0x2000098c

080095c0 <FLASH_ERASE_Page>:
/**
  * @DESCRIPTION ERASES a page from the currently selected chip at the Current_Address.
  * Default erase value is 1 for each bit. This operation takes approx. 7 - 35ms.
  */
int FLASH_ERASE_Page(int ChipNumber)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b084      	sub	sp, #16
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
	//Define Command
	uint8_t command[4] = {0x81, Current_Address[0], Current_Address[1], DUMMYBYTE};
 80095c8:	2381      	movs	r3, #129	; 0x81
 80095ca:	733b      	strb	r3, [r7, #12]
 80095cc:	4b10      	ldr	r3, [pc, #64]	; (8009610 <FLASH_ERASE_Page+0x50>)
 80095ce:	781b      	ldrb	r3, [r3, #0]
 80095d0:	737b      	strb	r3, [r7, #13]
 80095d2:	4b0f      	ldr	r3, [pc, #60]	; (8009610 <FLASH_ERASE_Page+0x50>)
 80095d4:	785b      	ldrb	r3, [r3, #1]
 80095d6:	73bb      	strb	r3, [r7, #14]
 80095d8:	23ff      	movs	r3, #255	; 0xff
 80095da:	73fb      	strb	r3, [r7, #15]

	//Delay function if chip is busy
	FLASH_Delay(ChipNumber);
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f7ff fe1f 	bl	8009220 <FLASH_Delay>

	//Open line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_OPEN);
 80095e2:	2100      	movs	r1, #0
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f7ff fdbb 	bl	8009160 <FLASH_ChipSelect_setState>

	//Transmit command
	HAL_SPI_Transmit(&hspi2, command, 4, 100);
 80095ea:	f107 010c 	add.w	r1, r7, #12
 80095ee:	2364      	movs	r3, #100	; 0x64
 80095f0:	2204      	movs	r2, #4
 80095f2:	4808      	ldr	r0, [pc, #32]	; (8009614 <FLASH_ERASE_Page+0x54>)
 80095f4:	f7fb fec3 	bl	800537e <HAL_SPI_Transmit>

	//Close line to slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
 80095f8:	2101      	movs	r1, #1
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f7ff fdb0 	bl	8009160 <FLASH_ChipSelect_setState>

	//Returns 1 if ERASE was unsuccessful and 0 if successful. This is determined from EPE bit in the Status Register
	return FLASH_ADDITIONAL_GetEPEbit(ChipNumber);
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f000 f809 	bl	8009618 <FLASH_ADDITIONAL_GetEPEbit>
 8009606:	4603      	mov	r3, r0
}
 8009608:	4618      	mov	r0, r3
 800960a:	3710      	adds	r7, #16
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}
 8009610:	200006ec 	.word	0x200006ec
 8009614:	2000098c 	.word	0x2000098c

08009618 <FLASH_ADDITIONAL_GetEPEbit>:
	//Deselect Slave
	FLASH_ChipSelect_setState(ChipNumber,CS_CLOSED);
}

int FLASH_ADDITIONAL_GetEPEbit(int ChipNumber)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b084      	sub	sp, #16
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
	FLASH_GetStatusRegister(ChipNumber); 			//Update STATUS REGISTER
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f7ff fdd9 	bl	80091d8 <FLASH_GetStatusRegister>
	int EPE = (FLASH_STATUS_REGISTER[1]&0x20)>>5;	//Extract EPE bit
 8009626:	4b05      	ldr	r3, [pc, #20]	; (800963c <FLASH_ADDITIONAL_GetEPEbit+0x24>)
 8009628:	785b      	ldrb	r3, [r3, #1]
 800962a:	115b      	asrs	r3, r3, #5
 800962c:	f003 0301 	and.w	r3, r3, #1
 8009630:	60fb      	str	r3, [r7, #12]
	return EPE;										//Return EPE bit
 8009632:	68fb      	ldr	r3, [r7, #12]

}
 8009634:	4618      	mov	r0, r3
 8009636:	3710      	adds	r7, #16
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}
 800963c:	200006f0 	.word	0x200006f0

08009640 <MX_SPI_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
HAL_StatusTypeDef MX_SPI_Init(SPI_TypeDef *SPIx, SPI_HandleTypeDef *hspi)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b082      	sub	sp, #8
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
 8009648:	6039      	str	r1, [r7, #0]

	//For stm32L4 Nucleo 64 board there are 3 SPI peripherals
		/* SPI1 parameter configuration*/
		hspi->Instance = SPIx;										//Determines Which SPI is being used
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	687a      	ldr	r2, [r7, #4]
 800964e:	601a      	str	r2, [r3, #0]
		hspi->Init.Mode = SPI_MODE;									//Determines if in Master or Slave Mode
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009656:	605a      	str	r2, [r3, #4]
		hspi->Init.Direction = SPI_DIRECTION;						//Determines if Full or Half Duplex is used
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	2200      	movs	r2, #0
 800965c:	609a      	str	r2, [r3, #8]
		hspi->Init.DataSize = SPI_DATASIZE;							//Determines Datasize to be sent across
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8009664:	60da      	str	r2, [r3, #12]
		hspi->Init.CLKPolarity = SPI_CLKPolarity ;					//Determines if Clock idles High or Low
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	2200      	movs	r2, #0
 800966a:	611a      	str	r2, [r3, #16]
		hspi->Init.CLKPhase = SPI_CLKPhase;							//Determines if signal sampled on Rising or falling edge of clock
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	2200      	movs	r2, #0
 8009670:	615a      	str	r2, [r3, #20]
		hspi->Init.NSS = SPI_NSS;									//Determines if Slave select is Hardware or Software enabled
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009678:	619a      	str	r2, [r3, #24]
		hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER;		//Determines the SPI and therefore Slave clock speed
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	2210      	movs	r2, #16
 800967e:	61da      	str	r2, [r3, #28]
		hspi->Init.FirstBit = SPI_FIRSTBIT;							//Determines if LSB or MSB first
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	2200      	movs	r2, #0
 8009684:	621a      	str	r2, [r3, #32]
		hspi->Init.TIMode = SPI_TIMODE;								//Determines if TI mode is used
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	2200      	movs	r2, #0
 800968a:	625a      	str	r2, [r3, #36]	; 0x24
		hspi->Init.CRCCalculation = SPI_CRCCALCULATION;				//Enables CRC Calculation
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	2200      	movs	r2, #0
 8009690:	629a      	str	r2, [r3, #40]	; 0x28
		hspi->Init.CRCPolynomial = SPI_CRCPOLYNOMIAL;				//Sets the CRC Polynomial
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	2207      	movs	r2, #7
 8009696:	62da      	str	r2, [r3, #44]	; 0x2c
		hspi->Init.CRCLength = SPI_CRCLENGTH;						//Sets the CRC length
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	2200      	movs	r2, #0
 800969c:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->Init.NSSPMode = SPI_NSSPMODE;							//Sets the NSSP mode
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	2208      	movs	r2, #8
 80096a2:	635a      	str	r2, [r3, #52]	; 0x34
		if (HAL_SPI_Init(hspi) != HAL_OK)
 80096a4:	6838      	ldr	r0, [r7, #0]
 80096a6:	f7fb fde2 	bl	800526e <HAL_SPI_Init>
 80096aa:	4603      	mov	r3, r0
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d001      	beq.n	80096b4 <MX_SPI_Init+0x74>
		{
			return HAL_ERROR;
 80096b0:	2301      	movs	r3, #1
 80096b2:	e000      	b.n	80096b6 <MX_SPI_Init+0x76>
		}

		return HAL_OK;
 80096b4:	2300      	movs	r3, #0
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3708      	adds	r7, #8
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bd80      	pop	{r7, pc}
	...

080096c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b086      	sub	sp, #24
 80096c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80096c6:	1d3b      	adds	r3, r7, #4
 80096c8:	2200      	movs	r2, #0
 80096ca:	601a      	str	r2, [r3, #0]
 80096cc:	605a      	str	r2, [r3, #4]
 80096ce:	609a      	str	r2, [r3, #8]
 80096d0:	60da      	str	r2, [r3, #12]
 80096d2:	611a      	str	r2, [r3, #16]

  //GPIO Ports Clock Enable
  GPIO_RCC_Init();
 80096d4:	f000 f832 	bl	800973c <GPIO_RCC_Init>

  //SET PIN STATE
  GPIO_PIN_STATE_Init();
 80096d8:	f000 f89a 	bl	8009810 <GPIO_PIN_STATE_Init>
  /*Configure GPIO pins : PC0 PC1 PC3 */
  /*
   * Chips 1,2 have CS lines running to PC0 and PC1
   * All chips have wp on PC3
   */
  GPIO_InitStruct.Pin =  GPIO_CHIP_1_CS|GPIO_CHIP_2_CS|GPIO_CHIP_WP;
 80096dc:	230b      	movs	r3, #11
 80096de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80096e0:	2301      	movs	r3, #1
 80096e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096e4:	2300      	movs	r3, #0
 80096e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096e8:	2300      	movs	r3, #0
 80096ea:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_1_CS_PORT, &GPIO_InitStruct);
 80096ec:	1d3b      	adds	r3, r7, #4
 80096ee:	4619      	mov	r1, r3
 80096f0:	4810      	ldr	r0, [pc, #64]	; (8009734 <MX_GPIO_Init+0x74>)
 80096f2:	f7f8 fcab 	bl	800204c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 */
  //for Chip 4 CS
  GPIO_InitStruct.Pin = GPIO_CHIP_4_CS;
 80096f6:	2310      	movs	r3, #16
 80096f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80096fa:	2301      	movs	r3, #1
 80096fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096fe:	2300      	movs	r3, #0
 8009700:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009702:	2300      	movs	r3, #0
 8009704:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_4_CS_PORT, &GPIO_InitStruct);
 8009706:	1d3b      	adds	r3, r7, #4
 8009708:	4619      	mov	r1, r3
 800970a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800970e:	f7f8 fc9d 	bl	800204c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  //for Chip 3 CS
  GPIO_InitStruct.Pin = GPIO_CHIP_3_CS;
 8009712:	2301      	movs	r3, #1
 8009714:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009716:	2301      	movs	r3, #1
 8009718:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800971a:	2300      	movs	r3, #0
 800971c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800971e:	2300      	movs	r3, #0
 8009720:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_CHIP_3_CS_PORT, &GPIO_InitStruct);
 8009722:	1d3b      	adds	r3, r7, #4
 8009724:	4619      	mov	r1, r3
 8009726:	4804      	ldr	r0, [pc, #16]	; (8009738 <MX_GPIO_Init+0x78>)
 8009728:	f7f8 fc90 	bl	800204c <HAL_GPIO_Init>

}
 800972c:	bf00      	nop
 800972e:	3718      	adds	r7, #24
 8009730:	46bd      	mov	sp, r7
 8009732:	bd80      	pop	{r7, pc}
 8009734:	48000800 	.word	0x48000800
 8009738:	48000400 	.word	0x48000400

0800973c <GPIO_RCC_Init>:

void GPIO_RCC_Init(void)
{
 800973c:	b480      	push	{r7}
 800973e:	b089      	sub	sp, #36	; 0x24
 8009740:	af00      	add	r7, sp, #0
	//GPIOA
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009742:	4a32      	ldr	r2, [pc, #200]	; (800980c <GPIO_RCC_Init+0xd0>)
 8009744:	4b31      	ldr	r3, [pc, #196]	; (800980c <GPIO_RCC_Init+0xd0>)
 8009746:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009748:	f043 0301 	orr.w	r3, r3, #1
 800974c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800974e:	4b2f      	ldr	r3, [pc, #188]	; (800980c <GPIO_RCC_Init+0xd0>)
 8009750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009752:	f003 0301 	and.w	r3, r3, #1
 8009756:	61fb      	str	r3, [r7, #28]
 8009758:	69fb      	ldr	r3, [r7, #28]
		  __HAL_RCC_GPIOA_CLK_DISABLE();
	  }

	  //GPIOB
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOB_CLK_ENABLE();
 800975a:	4a2c      	ldr	r2, [pc, #176]	; (800980c <GPIO_RCC_Init+0xd0>)
 800975c:	4b2b      	ldr	r3, [pc, #172]	; (800980c <GPIO_RCC_Init+0xd0>)
 800975e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009760:	f043 0302 	orr.w	r3, r3, #2
 8009764:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009766:	4b29      	ldr	r3, [pc, #164]	; (800980c <GPIO_RCC_Init+0xd0>)
 8009768:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800976a:	f003 0302 	and.w	r3, r3, #2
 800976e:	61bb      	str	r3, [r7, #24]
 8009770:	69bb      	ldr	r3, [r7, #24]
		  __HAL_RCC_GPIOB_CLK_DISABLE();
	  }

	  //GPIOC
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009772:	4a26      	ldr	r2, [pc, #152]	; (800980c <GPIO_RCC_Init+0xd0>)
 8009774:	4b25      	ldr	r3, [pc, #148]	; (800980c <GPIO_RCC_Init+0xd0>)
 8009776:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009778:	f043 0304 	orr.w	r3, r3, #4
 800977c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800977e:	4b23      	ldr	r3, [pc, #140]	; (800980c <GPIO_RCC_Init+0xd0>)
 8009780:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009782:	f003 0304 	and.w	r3, r3, #4
 8009786:	617b      	str	r3, [r7, #20]
 8009788:	697b      	ldr	r3, [r7, #20]
		  __HAL_RCC_GPIOC_CLK_DISABLE();
	  }

	  //GPIOD
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOD_CLK_ENABLE();
 800978a:	4a20      	ldr	r2, [pc, #128]	; (800980c <GPIO_RCC_Init+0xd0>)
 800978c:	4b1f      	ldr	r3, [pc, #124]	; (800980c <GPIO_RCC_Init+0xd0>)
 800978e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009790:	f043 0308 	orr.w	r3, r3, #8
 8009794:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009796:	4b1d      	ldr	r3, [pc, #116]	; (800980c <GPIO_RCC_Init+0xd0>)
 8009798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800979a:	f003 0308 	and.w	r3, r3, #8
 800979e:	613b      	str	r3, [r7, #16]
 80097a0:	693b      	ldr	r3, [r7, #16]
		  __HAL_RCC_GPIOD_CLK_DISABLE();
	  }

	  //GPIOE
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOE_CLK_ENABLE();
 80097a2:	4a1a      	ldr	r2, [pc, #104]	; (800980c <GPIO_RCC_Init+0xd0>)
 80097a4:	4b19      	ldr	r3, [pc, #100]	; (800980c <GPIO_RCC_Init+0xd0>)
 80097a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097a8:	f043 0310 	orr.w	r3, r3, #16
 80097ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80097ae:	4b17      	ldr	r3, [pc, #92]	; (800980c <GPIO_RCC_Init+0xd0>)
 80097b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097b2:	f003 0310 	and.w	r3, r3, #16
 80097b6:	60fb      	str	r3, [r7, #12]
 80097b8:	68fb      	ldr	r3, [r7, #12]
		  __HAL_RCC_GPIOE_CLK_DISABLE();
	  }

	  //GPIOF
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOF_CLK_ENABLE();
 80097ba:	4a14      	ldr	r2, [pc, #80]	; (800980c <GPIO_RCC_Init+0xd0>)
 80097bc:	4b13      	ldr	r3, [pc, #76]	; (800980c <GPIO_RCC_Init+0xd0>)
 80097be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097c0:	f043 0320 	orr.w	r3, r3, #32
 80097c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80097c6:	4b11      	ldr	r3, [pc, #68]	; (800980c <GPIO_RCC_Init+0xd0>)
 80097c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097ca:	f003 0320 	and.w	r3, r3, #32
 80097ce:	60bb      	str	r3, [r7, #8]
 80097d0:	68bb      	ldr	r3, [r7, #8]
		  __HAL_RCC_GPIOF_CLK_DISABLE();
	  }

	  //GPIOG
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOG_CLK_ENABLE();
 80097d2:	4a0e      	ldr	r2, [pc, #56]	; (800980c <GPIO_RCC_Init+0xd0>)
 80097d4:	4b0d      	ldr	r3, [pc, #52]	; (800980c <GPIO_RCC_Init+0xd0>)
 80097d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80097de:	4b0b      	ldr	r3, [pc, #44]	; (800980c <GPIO_RCC_Init+0xd0>)
 80097e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097e6:	607b      	str	r3, [r7, #4]
 80097e8:	687b      	ldr	r3, [r7, #4]
		  __HAL_RCC_GPIOG_CLK_DISABLE();
	  }

	  //GPIOH
	  if(RCC_GPIOA_CLK_ENABLE){
		  __HAL_RCC_GPIOH_CLK_ENABLE();
 80097ea:	4a08      	ldr	r2, [pc, #32]	; (800980c <GPIO_RCC_Init+0xd0>)
 80097ec:	4b07      	ldr	r3, [pc, #28]	; (800980c <GPIO_RCC_Init+0xd0>)
 80097ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80097f6:	4b05      	ldr	r3, [pc, #20]	; (800980c <GPIO_RCC_Init+0xd0>)
 80097f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80097fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097fe:	603b      	str	r3, [r7, #0]
 8009800:	683b      	ldr	r3, [r7, #0]
	  } else {
		  __HAL_RCC_GPIOH_CLK_DISABLE();
	  }

}
 8009802:	bf00      	nop
 8009804:	3724      	adds	r7, #36	; 0x24
 8009806:	46bd      	mov	sp, r7
 8009808:	bc80      	pop	{r7}
 800980a:	4770      	bx	lr
 800980c:	40021000 	.word	0x40021000

08009810 <GPIO_PIN_STATE_Init>:

void GPIO_PIN_STATE_Init()
{
 8009810:	b580      	push	{r7, lr}
 8009812:	af00      	add	r7, sp, #0
	/*Configure GPIOS pin Output Level */
	  HAL_GPIO_WritePin(GPIOA, GPIOA_PINS, GPIO_PIN_SET);
 8009814:	2201      	movs	r2, #1
 8009816:	2110      	movs	r1, #16
 8009818:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800981c:	f7f8 feb0 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, ~GPIOA_PINS, GPIO_PIN_RESET);
 8009820:	2200      	movs	r2, #0
 8009822:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8009826:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800982a:	f7f8 fea9 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOB pin Output Level */
	  HAL_GPIO_WritePin(GPIOB, GPIOB_PINS, GPIO_PIN_SET);
 800982e:	2201      	movs	r2, #1
 8009830:	2101      	movs	r1, #1
 8009832:	4826      	ldr	r0, [pc, #152]	; (80098cc <GPIO_PIN_STATE_Init+0xbc>)
 8009834:	f7f8 fea4 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, ~GPIOB_PINS, GPIO_PIN_RESET);
 8009838:	2200      	movs	r2, #0
 800983a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 800983e:	4823      	ldr	r0, [pc, #140]	; (80098cc <GPIO_PIN_STATE_Init+0xbc>)
 8009840:	f7f8 fe9e 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOC pin Output Level */
	  HAL_GPIO_WritePin(GPIOC, GPIOC_PINS, GPIO_PIN_SET);
 8009844:	2201      	movs	r2, #1
 8009846:	210b      	movs	r1, #11
 8009848:	4821      	ldr	r0, [pc, #132]	; (80098d0 <GPIO_PIN_STATE_Init+0xc0>)
 800984a:	f7f8 fe99 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, ~GPIOC_PINS, GPIO_PIN_RESET);
 800984e:	2200      	movs	r2, #0
 8009850:	f64f 71f4 	movw	r1, #65524	; 0xfff4
 8009854:	481e      	ldr	r0, [pc, #120]	; (80098d0 <GPIO_PIN_STATE_Init+0xc0>)
 8009856:	f7f8 fe93 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOD pin Output Level */
	  HAL_GPIO_WritePin(GPIOD, GPIOD_PINS, GPIO_PIN_SET);
 800985a:	2201      	movs	r2, #1
 800985c:	2100      	movs	r1, #0
 800985e:	481d      	ldr	r0, [pc, #116]	; (80098d4 <GPIO_PIN_STATE_Init+0xc4>)
 8009860:	f7f8 fe8e 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, ~GPIOD_PINS, GPIO_PIN_RESET);
 8009864:	2200      	movs	r2, #0
 8009866:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800986a:	481a      	ldr	r0, [pc, #104]	; (80098d4 <GPIO_PIN_STATE_Init+0xc4>)
 800986c:	f7f8 fe88 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOE pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIOE_PINS, GPIO_PIN_SET);
 8009870:	2201      	movs	r2, #1
 8009872:	2100      	movs	r1, #0
 8009874:	4818      	ldr	r0, [pc, #96]	; (80098d8 <GPIO_PIN_STATE_Init+0xc8>)
 8009876:	f7f8 fe83 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, ~GPIOE_PINS, GPIO_PIN_RESET);
 800987a:	2200      	movs	r2, #0
 800987c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009880:	4815      	ldr	r0, [pc, #84]	; (80098d8 <GPIO_PIN_STATE_Init+0xc8>)
 8009882:	f7f8 fe7d 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOF pin Output Level */
	  HAL_GPIO_WritePin(GPIOF, GPIOF_PINS, GPIO_PIN_SET);
 8009886:	2201      	movs	r2, #1
 8009888:	2100      	movs	r1, #0
 800988a:	4814      	ldr	r0, [pc, #80]	; (80098dc <GPIO_PIN_STATE_Init+0xcc>)
 800988c:	f7f8 fe78 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, ~GPIOF_PINS, GPIO_PIN_RESET);
 8009890:	2200      	movs	r2, #0
 8009892:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009896:	4811      	ldr	r0, [pc, #68]	; (80098dc <GPIO_PIN_STATE_Init+0xcc>)
 8009898:	f7f8 fe72 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOG pin Output Level */
	  HAL_GPIO_WritePin(GPIOE, GPIOG_PINS, GPIO_PIN_SET);
 800989c:	2201      	movs	r2, #1
 800989e:	2100      	movs	r1, #0
 80098a0:	480d      	ldr	r0, [pc, #52]	; (80098d8 <GPIO_PIN_STATE_Init+0xc8>)
 80098a2:	f7f8 fe6d 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, ~GPIOG_PINS, GPIO_PIN_RESET);
 80098a6:	2200      	movs	r2, #0
 80098a8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80098ac:	480a      	ldr	r0, [pc, #40]	; (80098d8 <GPIO_PIN_STATE_Init+0xc8>)
 80098ae:	f7f8 fe67 	bl	8002580 <HAL_GPIO_WritePin>

	  /*Configure GPIOH pin Output Level */
	  HAL_GPIO_WritePin(GPIOF, GPIOH_PINS, GPIO_PIN_SET);
 80098b2:	2201      	movs	r2, #1
 80098b4:	2100      	movs	r1, #0
 80098b6:	4809      	ldr	r0, [pc, #36]	; (80098dc <GPIO_PIN_STATE_Init+0xcc>)
 80098b8:	f7f8 fe62 	bl	8002580 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOF, ~GPIOH_PINS, GPIO_PIN_RESET);
 80098bc:	2200      	movs	r2, #0
 80098be:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80098c2:	4806      	ldr	r0, [pc, #24]	; (80098dc <GPIO_PIN_STATE_Init+0xcc>)
 80098c4:	f7f8 fe5c 	bl	8002580 <HAL_GPIO_WritePin>

}
 80098c8:	bf00      	nop
 80098ca:	bd80      	pop	{r7, pc}
 80098cc:	48000400 	.word	0x48000400
 80098d0:	48000800 	.word	0x48000800
 80098d4:	48000c00 	.word	0x48000c00
 80098d8:	48001000 	.word	0x48001000
 80098dc:	48001400 	.word	0x48001400

080098e0 <MX_SPI1_Init>:
 * @brief SPI Init Function
 * @param non
 * @retval HAL_StatusTypeDef
 */
static HAL_StatusTypeDef MX_SPI1_Init(void)
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	af00      	add	r7, sp, #0

  /* SPI1 parameter configuration*/
  hspi1.Instance = BMP_SPI_PORT;
 80098e4:	4b1b      	ldr	r3, [pc, #108]	; (8009954 <MX_SPI1_Init+0x74>)
 80098e6:	4a1c      	ldr	r2, [pc, #112]	; (8009958 <MX_SPI1_Init+0x78>)
 80098e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80098ea:	4b1a      	ldr	r3, [pc, #104]	; (8009954 <MX_SPI1_Init+0x74>)
 80098ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80098f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80098f2:	4b18      	ldr	r3, [pc, #96]	; (8009954 <MX_SPI1_Init+0x74>)
 80098f4:	2200      	movs	r2, #0
 80098f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80098f8:	4b16      	ldr	r3, [pc, #88]	; (8009954 <MX_SPI1_Init+0x74>)
 80098fa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80098fe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009900:	4b14      	ldr	r3, [pc, #80]	; (8009954 <MX_SPI1_Init+0x74>)
 8009902:	2200      	movs	r2, #0
 8009904:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009906:	4b13      	ldr	r3, [pc, #76]	; (8009954 <MX_SPI1_Init+0x74>)
 8009908:	2200      	movs	r2, #0
 800990a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800990c:	4b11      	ldr	r3, [pc, #68]	; (8009954 <MX_SPI1_Init+0x74>)
 800990e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009912:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8009914:	4b0f      	ldr	r3, [pc, #60]	; (8009954 <MX_SPI1_Init+0x74>)
 8009916:	2228      	movs	r2, #40	; 0x28
 8009918:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800991a:	4b0e      	ldr	r3, [pc, #56]	; (8009954 <MX_SPI1_Init+0x74>)
 800991c:	2200      	movs	r2, #0
 800991e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8009920:	4b0c      	ldr	r3, [pc, #48]	; (8009954 <MX_SPI1_Init+0x74>)
 8009922:	2200      	movs	r2, #0
 8009924:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009926:	4b0b      	ldr	r3, [pc, #44]	; (8009954 <MX_SPI1_Init+0x74>)
 8009928:	2200      	movs	r2, #0
 800992a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800992c:	4b09      	ldr	r3, [pc, #36]	; (8009954 <MX_SPI1_Init+0x74>)
 800992e:	2207      	movs	r2, #7
 8009930:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009932:	4b08      	ldr	r3, [pc, #32]	; (8009954 <MX_SPI1_Init+0x74>)
 8009934:	2200      	movs	r2, #0
 8009936:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8009938:	4b06      	ldr	r3, [pc, #24]	; (8009954 <MX_SPI1_Init+0x74>)
 800993a:	2208      	movs	r2, #8
 800993c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800993e:	4805      	ldr	r0, [pc, #20]	; (8009954 <MX_SPI1_Init+0x74>)
 8009940:	f7fb fc95 	bl	800526e <HAL_SPI_Init>
 8009944:	4603      	mov	r3, r0
 8009946:	2b00      	cmp	r3, #0
 8009948:	d001      	beq.n	800994e <MX_SPI1_Init+0x6e>
  {
    return HAL_ERROR;
 800994a:	2301      	movs	r3, #1
 800994c:	e000      	b.n	8009950 <MX_SPI1_Init+0x70>
  }
  return HAL_OK;
 800994e:	2300      	movs	r3, #0
}
 8009950:	4618      	mov	r0, r3
 8009952:	bd80      	pop	{r7, pc}
 8009954:	20000a14 	.word	0x20000a14
 8009958:	40013000 	.word	0x40013000

0800995c <Init_Control_Pins>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void Init_Control_Pins(void)
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b086      	sub	sp, #24
 8009960:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009962:	1d3b      	adds	r3, r7, #4
 8009964:	2200      	movs	r2, #0
 8009966:	601a      	str	r2, [r3, #0]
 8009968:	605a      	str	r2, [r3, #4]
 800996a:	609a      	str	r2, [r3, #8]
 800996c:	60da      	str	r2, [r3, #12]
 800996e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009970:	4a12      	ldr	r2, [pc, #72]	; (80099bc <Init_Control_Pins+0x60>)
 8009972:	4b12      	ldr	r3, [pc, #72]	; (80099bc <Init_Control_Pins+0x60>)
 8009974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009976:	f043 0301 	orr.w	r3, r3, #1
 800997a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800997c:	4b0f      	ldr	r3, [pc, #60]	; (80099bc <Init_Control_Pins+0x60>)
 800997e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009980:	f003 0301 	and.w	r3, r3, #1
 8009984:	603b      	str	r3, [r7, #0]
 8009986:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8009988:	2201      	movs	r2, #1
 800998a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800998e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009992:	f7f8 fdf5 	bl	8002580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_CS_PIN_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8009996:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800999a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800999c:	2301      	movs	r3, #1
 800999e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80099a0:	2301      	movs	r3, #1
 80099a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80099a4:	2303      	movs	r3, #3
 80099a6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 80099a8:	1d3b      	adds	r3, r7, #4
 80099aa:	4619      	mov	r1, r3
 80099ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80099b0:	f7f8 fb4c 	bl	800204c <HAL_GPIO_Init>

}
 80099b4:	bf00      	nop
 80099b6:	3718      	adds	r7, #24
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}
 80099bc:	40021000 	.word	0x40021000

080099c0 <BMP280_Init>:
 * 		   BMP280_Init_Preset_Mode(), BMP280_Init_Custom()
 * @param: BMP_InitStruct - struct containing the configuration values for initialising the sensor
 * @retval BMPStatus_t - return value showing the status of the function for error handling
 */
BMPStatus_t BMP280_Init(BMP_Init_Typedef * BMP_InitStruct)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b084      	sub	sp, #16
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
	//initialise SPI peripheral and control pins
	  MX_SPI1_Init();
 80099c8:	f7ff ff8a 	bl	80098e0 <MX_SPI1_Init>
	  Init_Control_Pins();
 80099cc:	f7ff ffc6 	bl	800995c <Init_Control_Pins>
	//first attach an spi handler to the bmp sensor
#ifdef USE_SPI_1
		bmp.bmp_spi = &hspi1;
 80099d0:	4b2f      	ldr	r3, [pc, #188]	; (8009a90 <BMP280_Init+0xd0>)
 80099d2:	4a30      	ldr	r2, [pc, #192]	; (8009a94 <BMP280_Init+0xd4>)
 80099d4:	621a      	str	r2, [r3, #32]
		bmp.bmp_spi = &hspi2;
#elif USE_SPI_3
		bmp.bmp_spi = &hspi3;
#endif
	//read device id to ensure device is online and functioning
		uint8_t dev_id = 0;
 80099d6:	2300      	movs	r3, #0
 80099d8:	73bb      	strb	r3, [r7, #14]
		uint8_t flag = BMP280_Get_ID(&dev_id);
 80099da:	f107 030e 	add.w	r3, r7, #14
 80099de:	4618      	mov	r0, r3
 80099e0:	f000 f982 	bl	8009ce8 <BMP280_Get_ID>
 80099e4:	4603      	mov	r3, r0
 80099e6:	73fb      	strb	r3, [r7, #15]
		if( flag!= BMP_OK)
 80099e8:	7bfb      	ldrb	r3, [r7, #15]
 80099ea:	2b09      	cmp	r3, #9
 80099ec:	d001      	beq.n	80099f2 <BMP280_Init+0x32>
		{
			return flag;
 80099ee:	7bfb      	ldrb	r3, [r7, #15]
 80099f0:	e04a      	b.n	8009a88 <BMP280_Init+0xc8>
		}
		//check device ID matches
		if(dev_id != BMP280_ID)
 80099f2:	7bbb      	ldrb	r3, [r7, #14]
 80099f4:	2b58      	cmp	r3, #88	; 0x58
 80099f6:	d001      	beq.n	80099fc <BMP280_Init+0x3c>
		{
			return BMP_DEVICE_CHECK_ERROR;
 80099f8:	2303      	movs	r3, #3
 80099fa:	e045      	b.n	8009a88 <BMP280_Init+0xc8>
		}
		//soft reset
		BMP280_Reset();
 80099fc:	f000 f891 	bl	8009b22 <BMP280_Reset>
		//read factory trim values
		BMP280_Get_FactoryTrim(&bmp.Factory_Trim);
 8009a00:	4825      	ldr	r0, [pc, #148]	; (8009a98 <BMP280_Init+0xd8>)
 8009a02:	f000 f97f 	bl	8009d04 <BMP280_Get_FactoryTrim>
		//get init data
		bmp.Init = *BMP_InitStruct;
 8009a06:	4b22      	ldr	r3, [pc, #136]	; (8009a90 <BMP280_Init+0xd0>)
 8009a08:	687a      	ldr	r2, [r7, #4]
 8009a0a:	6810      	ldr	r0, [r2, #0]
 8009a0c:	6018      	str	r0, [r3, #0]
 8009a0e:	7912      	ldrb	r2, [r2, #4]
 8009a10:	711a      	strb	r2, [r3, #4]
		//write data to ctrl_meas register
		uint8_t ctrlmeasbyte = bmp.Init.BMP_Pressure_OverSample | bmp.Init.BMP_Temperature_OverSample;
 8009a12:	4b1f      	ldr	r3, [pc, #124]	; (8009a90 <BMP280_Init+0xd0>)
 8009a14:	785a      	ldrb	r2, [r3, #1]
 8009a16:	4b1e      	ldr	r3, [pc, #120]	; (8009a90 <BMP280_Init+0xd0>)
 8009a18:	789b      	ldrb	r3, [r3, #2]
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	b2db      	uxtb	r3, r3
 8009a1e:	737b      	strb	r3, [r7, #13]
		uint8_t configbyte = bmp.Init.BMP_t_Standby | bmp.Init.BMP_IIR_FILTER_COEFFICIENTS;
 8009a20:	4b1b      	ldr	r3, [pc, #108]	; (8009a90 <BMP280_Init+0xd0>)
 8009a22:	78da      	ldrb	r2, [r3, #3]
 8009a24:	4b1a      	ldr	r3, [pc, #104]	; (8009a90 <BMP280_Init+0xd0>)
 8009a26:	791b      	ldrb	r3, [r3, #4]
 8009a28:	4313      	orrs	r3, r2
 8009a2a:	b2db      	uxtb	r3, r3
 8009a2c:	733b      	strb	r3, [r7, #12]
		flag = BMP280_Write_Register(ctrl_meas,1,&ctrlmeasbyte);
 8009a2e:	f107 030d 	add.w	r3, r7, #13
 8009a32:	461a      	mov	r2, r3
 8009a34:	2101      	movs	r1, #1
 8009a36:	20f4      	movs	r0, #244	; 0xf4
 8009a38:	f000 f8ba 	bl	8009bb0 <BMP280_Write_Register>
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	73fb      	strb	r3, [r7, #15]
		if(flag != BMP_OK)
 8009a40:	7bfb      	ldrb	r3, [r7, #15]
 8009a42:	2b09      	cmp	r3, #9
 8009a44:	d001      	beq.n	8009a4a <BMP280_Init+0x8a>
		{
			return flag;
 8009a46:	7bfb      	ldrb	r3, [r7, #15]
 8009a48:	e01e      	b.n	8009a88 <BMP280_Init+0xc8>
		}
		flag = BMP280_Write_Register(config,1,&configbyte);
 8009a4a:	f107 030c 	add.w	r3, r7, #12
 8009a4e:	461a      	mov	r2, r3
 8009a50:	2101      	movs	r1, #1
 8009a52:	20f5      	movs	r0, #245	; 0xf5
 8009a54:	f000 f8ac 	bl	8009bb0 <BMP280_Write_Register>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	73fb      	strb	r3, [r7, #15]
		if(flag != BMP_OK)
 8009a5c:	7bfb      	ldrb	r3, [r7, #15]
 8009a5e:	2b09      	cmp	r3, #9
 8009a60:	d001      	beq.n	8009a66 <BMP280_Init+0xa6>
		{
			return flag;
 8009a62:	7bfb      	ldrb	r3, [r7, #15]
 8009a64:	e010      	b.n	8009a88 <BMP280_Init+0xc8>
		}

		//in a seperate write, configure the power mode
		if(bmp.Init.BMP_Power_Mode != BMP280_CTRLMEAS_MODE_SLEEP)
 8009a66:	4b0a      	ldr	r3, [pc, #40]	; (8009a90 <BMP280_Init+0xd0>)
 8009a68:	781b      	ldrb	r3, [r3, #0]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d00b      	beq.n	8009a86 <BMP280_Init+0xc6>
		{
			flag = BMP280_Set_PowerMode(bmp.Init.BMP_Power_Mode);
 8009a6e:	4b08      	ldr	r3, [pc, #32]	; (8009a90 <BMP280_Init+0xd0>)
 8009a70:	781b      	ldrb	r3, [r3, #0]
 8009a72:	4618      	mov	r0, r3
 8009a74:	f000 f86d 	bl	8009b52 <BMP280_Set_PowerMode>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	73fb      	strb	r3, [r7, #15]
			if(flag != BMP_OK)
 8009a7c:	7bfb      	ldrb	r3, [r7, #15]
 8009a7e:	2b09      	cmp	r3, #9
 8009a80:	d001      	beq.n	8009a86 <BMP280_Init+0xc6>
			{
				return BMP_POWER_CONFIG_ERROR;
 8009a82:	2307      	movs	r3, #7
 8009a84:	e000      	b.n	8009a88 <BMP280_Init+0xc8>
			}
		}
		return BMP_OK;
 8009a86:	2309      	movs	r3, #9
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3710      	adds	r7, #16
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bd80      	pop	{r7, pc}
 8009a90:	200009f0 	.word	0x200009f0
 8009a94:	20000a14 	.word	0x20000a14
 8009a98:	200009f8 	.word	0x200009f8

08009a9c <BMP280_Init_Preset_Mode>:
 * @param BMP_InitStruct
 *
 * @retval none
 */
void BMP280_Init_Preset_Mode(BMP_Opp_Mode_t BMP_MODE, BMP_Init_Typedef* BMP_InitStruct)
{
 8009a9c:	b480      	push	{r7}
 8009a9e:	b083      	sub	sp, #12
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	6039      	str	r1, [r7, #0]
 8009aa6:	71fb      	strb	r3, [r7, #7]
	switch(BMP_MODE)
 8009aa8:	79fb      	ldrb	r3, [r7, #7]
 8009aaa:	2b01      	cmp	r3, #1
 8009aac:	d014      	beq.n	8009ad8 <BMP280_Init_Preset_Mode+0x3c>
 8009aae:	2b02      	cmp	r3, #2
 8009ab0:	d022      	beq.n	8009af8 <BMP280_Init_Preset_Mode+0x5c>
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d000      	beq.n	8009ab8 <BMP280_Init_Preset_Mode+0x1c>
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
			BMP_InitStruct->BMP_t_Standby = 0;
			break;
		default:
			break;
 8009ab6:	e02f      	b.n	8009b18 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_NORMAL;
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	2203      	movs	r2, #3
 8009abc:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_16;
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	2214      	movs	r2, #20
 8009ac2:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_2;
 8009ac4:	683b      	ldr	r3, [r7, #0]
 8009ac6:	2240      	movs	r2, #64	; 0x40
 8009ac8:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_4;
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	2208      	movs	r2, #8
 8009ace:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = BMP280_CONFIG_tsb_62_5;
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	2220      	movs	r2, #32
 8009ad4:	70da      	strb	r2, [r3, #3]
			break;
 8009ad6:	e01f      	b.n	8009b18 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_NORMAL;
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	2203      	movs	r2, #3
 8009adc:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_4;
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	220c      	movs	r2, #12
 8009ae2:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 8009ae4:	683b      	ldr	r3, [r7, #0]
 8009ae6:	2220      	movs	r2, #32
 8009ae8:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_16;
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	2210      	movs	r2, #16
 8009aee:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = BMP280_CONFIG_tsb_0_5;
 8009af0:	683b      	ldr	r3, [r7, #0]
 8009af2:	2200      	movs	r2, #0
 8009af4:	70da      	strb	r2, [r3, #3]
			break;
 8009af6:	e00f      	b.n	8009b18 <BMP280_Init_Preset_Mode+0x7c>
			BMP_InitStruct->BMP_Power_Mode = BMP280_CTRLMEAS_MODE_FORCED;
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	2201      	movs	r2, #1
 8009afc:	701a      	strb	r2, [r3, #0]
			BMP_InitStruct->BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_1;
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	2204      	movs	r2, #4
 8009b02:	705a      	strb	r2, [r3, #1]
			BMP_InitStruct->BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	2220      	movs	r2, #32
 8009b08:	709a      	strb	r2, [r3, #2]
			BMP_InitStruct->BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
 8009b0a:	683b      	ldr	r3, [r7, #0]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	711a      	strb	r2, [r3, #4]
			BMP_InitStruct->BMP_t_Standby = 0;
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	2200      	movs	r2, #0
 8009b14:	70da      	strb	r2, [r3, #3]
			break;
 8009b16:	bf00      	nop
	}
}
 8009b18:	bf00      	nop
 8009b1a:	370c      	adds	r7, #12
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bc80      	pop	{r7}
 8009b20:	4770      	bx	lr

08009b22 <BMP280_Reset>:
 * @param none
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Reset(void)
{
 8009b22:	b580      	push	{r7, lr}
 8009b24:	b082      	sub	sp, #8
 8009b26:	af00      	add	r7, sp, #0
	uint8_t data = BMP280_Soft_Reset&0xFF;
 8009b28:	23b6      	movs	r3, #182	; 0xb6
 8009b2a:	71fb      	strb	r3, [r7, #7]
	if(BMP280_Write_Register(Sreset,1,&data) != BMP_OK)
 8009b2c:	1dfb      	adds	r3, r7, #7
 8009b2e:	461a      	mov	r2, r3
 8009b30:	2101      	movs	r1, #1
 8009b32:	20e0      	movs	r0, #224	; 0xe0
 8009b34:	f000 f83c 	bl	8009bb0 <BMP280_Write_Register>
 8009b38:	4603      	mov	r3, r0
 8009b3a:	2b09      	cmp	r3, #9
 8009b3c:	d001      	beq.n	8009b42 <BMP280_Reset+0x20>
	{
		return BMP_RESET_ERROR;
 8009b3e:	2302      	movs	r3, #2
 8009b40:	e003      	b.n	8009b4a <BMP280_Reset+0x28>
	}
	HAL_Delay(4);
 8009b42:	2004      	movs	r0, #4
 8009b44:	f7f7 fd7e 	bl	8001644 <HAL_Delay>

	return BMP_OK;
 8009b48:	2309      	movs	r3, #9
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3708      	adds	r7, #8
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}

08009b52 <BMP280_Set_PowerMode>:
 * @param mode
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Set_PowerMode(uint8_t mode)
{
 8009b52:	b580      	push	{r7, lr}
 8009b54:	b084      	sub	sp, #16
 8009b56:	af00      	add	r7, sp, #0
 8009b58:	4603      	mov	r3, r0
 8009b5a:	71fb      	strb	r3, [r7, #7]
	uint8_t reg =0;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	73fb      	strb	r3, [r7, #15]
	if(BMP280_Read_Register(ctrl_meas,1,&reg) != BMP_OK)
 8009b60:	f107 030f 	add.w	r3, r7, #15
 8009b64:	461a      	mov	r2, r3
 8009b66:	2101      	movs	r1, #1
 8009b68:	20f4      	movs	r0, #244	; 0xf4
 8009b6a:	f000 f86f 	bl	8009c4c <BMP280_Read_Register>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	2b09      	cmp	r3, #9
 8009b72:	d001      	beq.n	8009b78 <BMP280_Set_PowerMode+0x26>
	{
		return BMP_SPI_READ_ERROR;
 8009b74:	2301      	movs	r3, #1
 8009b76:	e016      	b.n	8009ba6 <BMP280_Set_PowerMode+0x54>
	}
	//clear the old settings
	reg &= 0b11111100;
 8009b78:	7bfb      	ldrb	r3, [r7, #15]
 8009b7a:	f023 0303 	bic.w	r3, r3, #3
 8009b7e:	b2db      	uxtb	r3, r3
 8009b80:	73fb      	strb	r3, [r7, #15]
	//configure the new mode
	reg |= mode;
 8009b82:	7bfa      	ldrb	r2, [r7, #15]
 8009b84:	79fb      	ldrb	r3, [r7, #7]
 8009b86:	4313      	orrs	r3, r2
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	73fb      	strb	r3, [r7, #15]
	if(BMP280_Write_Register(ctrl_meas,1,&reg) != BMP_OK)
 8009b8c:	f107 030f 	add.w	r3, r7, #15
 8009b90:	461a      	mov	r2, r3
 8009b92:	2101      	movs	r1, #1
 8009b94:	20f4      	movs	r0, #244	; 0xf4
 8009b96:	f000 f80b 	bl	8009bb0 <BMP280_Write_Register>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	2b09      	cmp	r3, #9
 8009b9e:	d001      	beq.n	8009ba4 <BMP280_Set_PowerMode+0x52>
	{
		return BMP_Config_Error;
 8009ba0:	2304      	movs	r3, #4
 8009ba2:	e000      	b.n	8009ba6 <BMP280_Set_PowerMode+0x54>
	}
	return BMP_OK;
 8009ba4:	2309      	movs	r3, #9
}
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	3710      	adds	r7, #16
 8009baa:	46bd      	mov	sp, r7
 8009bac:	bd80      	pop	{r7, pc}
	...

08009bb0 <BMP280_Write_Register>:
 * @param data
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Write_Register(uint8_t reg,int32_t size, uint8_t* data)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b086      	sub	sp, #24
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	60b9      	str	r1, [r7, #8]
 8009bba:	607a      	str	r2, [r7, #4]
 8009bbc:	73fb      	strb	r3, [r7, #15]
	uint8_t temp = reg & BMP280_SPI_WRITE;
 8009bbe:	7bfb      	ldrb	r3, [r7, #15]
 8009bc0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009bc4:	b2db      	uxtb	r3, r3
 8009bc6:	75fb      	strb	r3, [r7, #23]
	__SPI_CS_ENABLE();
 8009bc8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009bcc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009bd0:	695b      	ldr	r3, [r3, #20]
 8009bd2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009bd6:	6153      	str	r3, [r2, #20]
	 if(HAL_SPI_Transmit(bmp.bmp_spi,&temp,1,100) != HAL_OK)
 8009bd8:	4b1b      	ldr	r3, [pc, #108]	; (8009c48 <BMP280_Write_Register+0x98>)
 8009bda:	6a18      	ldr	r0, [r3, #32]
 8009bdc:	f107 0117 	add.w	r1, r7, #23
 8009be0:	2364      	movs	r3, #100	; 0x64
 8009be2:	2201      	movs	r2, #1
 8009be4:	f7fb fbcb 	bl	800537e <HAL_SPI_Transmit>
 8009be8:	4603      	mov	r3, r0
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d009      	beq.n	8009c02 <BMP280_Write_Register+0x52>
	{
		 __SPI_CS_DISABLE();
 8009bee:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009bf2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009bf6:	695b      	ldr	r3, [r3, #20]
 8009bf8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009bfc:	6153      	str	r3, [r2, #20]
		 return BMP_SPI_WRITE_ERROR;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	e01d      	b.n	8009c3e <BMP280_Write_Register+0x8e>
	}
	 if(HAL_SPI_Transmit(bmp.bmp_spi,data,size,100) != HAL_OK)
 8009c02:	4b11      	ldr	r3, [pc, #68]	; (8009c48 <BMP280_Write_Register+0x98>)
 8009c04:	6a18      	ldr	r0, [r3, #32]
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	b29a      	uxth	r2, r3
 8009c0a:	2364      	movs	r3, #100	; 0x64
 8009c0c:	6879      	ldr	r1, [r7, #4]
 8009c0e:	f7fb fbb6 	bl	800537e <HAL_SPI_Transmit>
 8009c12:	4603      	mov	r3, r0
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d009      	beq.n	8009c2c <BMP280_Write_Register+0x7c>
	 {	 __SPI_CS_DISABLE();
 8009c18:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009c1c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009c20:	695b      	ldr	r3, [r3, #20]
 8009c22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009c26:	6153      	str	r3, [r2, #20]
		 return BMP_SPI_WRITE_ERROR;
 8009c28:	2300      	movs	r3, #0
 8009c2a:	e008      	b.n	8009c3e <BMP280_Write_Register+0x8e>
	 }
	 __SPI_CS_DISABLE();
 8009c2c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009c30:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009c34:	695b      	ldr	r3, [r3, #20]
 8009c36:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009c3a:	6153      	str	r3, [r2, #20]
	 return BMP_OK;
 8009c3c:	2309      	movs	r3, #9
}
 8009c3e:	4618      	mov	r0, r3
 8009c40:	3718      	adds	r7, #24
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}
 8009c46:	bf00      	nop
 8009c48:	200009f0 	.word	0x200009f0

08009c4c <BMP280_Read_Register>:
 * @param data
 *
 * @retval none
 */
BMPStatus_t BMP280_Read_Register(uint8_t reg,int32_t size, uint8_t* data)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b086      	sub	sp, #24
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	4603      	mov	r3, r0
 8009c54:	60b9      	str	r1, [r7, #8]
 8009c56:	607a      	str	r2, [r7, #4]
 8009c58:	73fb      	strb	r3, [r7, #15]
		uint8_t temp = reg | BMP280_SPI_READ;
 8009c5a:	7bfb      	ldrb	r3, [r7, #15]
 8009c5c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009c60:	b2db      	uxtb	r3, r3
 8009c62:	75fb      	strb	r3, [r7, #23]
  	  __SPI_CS_ENABLE();
 8009c64:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009c68:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009c6c:	695b      	ldr	r3, [r3, #20]
 8009c6e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009c72:	6153      	str	r3, [r2, #20]
	  if(HAL_SPI_Transmit(bmp.bmp_spi,&temp,1,100) == HAL_OK)
 8009c74:	4b1b      	ldr	r3, [pc, #108]	; (8009ce4 <BMP280_Read_Register+0x98>)
 8009c76:	6a18      	ldr	r0, [r3, #32]
 8009c78:	f107 0117 	add.w	r1, r7, #23
 8009c7c:	2364      	movs	r3, #100	; 0x64
 8009c7e:	2201      	movs	r2, #1
 8009c80:	f7fb fb7d 	bl	800537e <HAL_SPI_Transmit>
 8009c84:	4603      	mov	r3, r0
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d114      	bne.n	8009cb4 <BMP280_Read_Register+0x68>
	  {
		  if(HAL_SPI_Receive(bmp.bmp_spi,data,size,100) != HAL_OK)
 8009c8a:	4b16      	ldr	r3, [pc, #88]	; (8009ce4 <BMP280_Read_Register+0x98>)
 8009c8c:	6a18      	ldr	r0, [r3, #32]
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	b29a      	uxth	r2, r3
 8009c92:	2364      	movs	r3, #100	; 0x64
 8009c94:	6879      	ldr	r1, [r7, #4]
 8009c96:	f7fb fcd6 	bl	8005646 <HAL_SPI_Receive>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d013      	beq.n	8009cc8 <BMP280_Read_Register+0x7c>
		  {
			  __SPI_CS_DISABLE();
 8009ca0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009ca4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009ca8:	695b      	ldr	r3, [r3, #20]
 8009caa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009cae:	6153      	str	r3, [r2, #20]
			  return BMP_SPI_READ_ERROR;
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	e012      	b.n	8009cda <BMP280_Read_Register+0x8e>
		  }

	  }else
		  {
		  __SPI_CS_DISABLE();
 8009cb4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009cb8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009cbc:	695b      	ldr	r3, [r3, #20]
 8009cbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009cc2:	6153      	str	r3, [r2, #20]
		  return BMP_SPI_WRITE_ERROR;
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	e008      	b.n	8009cda <BMP280_Read_Register+0x8e>
		  }

	  __SPI_CS_DISABLE();
 8009cc8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8009ccc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009cd0:	695b      	ldr	r3, [r3, #20]
 8009cd2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009cd6:	6153      	str	r3, [r2, #20]
	  return BMP_OK;
 8009cd8:	2309      	movs	r3, #9
}
 8009cda:	4618      	mov	r0, r3
 8009cdc:	3718      	adds	r7, #24
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	bd80      	pop	{r7, pc}
 8009ce2:	bf00      	nop
 8009ce4:	200009f0 	.word	0x200009f0

08009ce8 <BMP280_Get_ID>:
 * @param dev_id
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Get_ID(uint8_t* dev_id)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b082      	sub	sp, #8
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
	 return BMP280_Read_Register(id,1,dev_id);
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	2101      	movs	r1, #1
 8009cf4:	20d0      	movs	r0, #208	; 0xd0
 8009cf6:	f7ff ffa9 	bl	8009c4c <BMP280_Read_Register>
 8009cfa:	4603      	mov	r3, r0
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3708      	adds	r7, #8
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <BMP280_Get_FactoryTrim>:
 * @param bmpt
 *
 * @retval BMPStatus_t
 */
BMPStatus_t BMP280_Get_FactoryTrim( BMP280_trim_t *bmpt)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b088      	sub	sp, #32
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
	uint8_t trim[24]= {0};
 8009d0c:	f107 0308 	add.w	r3, r7, #8
 8009d10:	2200      	movs	r2, #0
 8009d12:	601a      	str	r2, [r3, #0]
 8009d14:	605a      	str	r2, [r3, #4]
 8009d16:	609a      	str	r2, [r3, #8]
 8009d18:	60da      	str	r2, [r3, #12]
 8009d1a:	611a      	str	r2, [r3, #16]
 8009d1c:	615a      	str	r2, [r3, #20]
	BMP280_Read_Register(calib_0,24,trim);
 8009d1e:	f107 0308 	add.w	r3, r7, #8
 8009d22:	461a      	mov	r2, r3
 8009d24:	2118      	movs	r1, #24
 8009d26:	2088      	movs	r0, #136	; 0x88
 8009d28:	f7ff ff90 	bl	8009c4c <BMP280_Read_Register>
	bmpt->dig_T1 = 			((uint8_t)trim[1]<<8) |((uint8_t)trim[0]);
 8009d2c:	7a7b      	ldrb	r3, [r7, #9]
 8009d2e:	021b      	lsls	r3, r3, #8
 8009d30:	b21a      	sxth	r2, r3
 8009d32:	7a3b      	ldrb	r3, [r7, #8]
 8009d34:	b21b      	sxth	r3, r3
 8009d36:	4313      	orrs	r3, r2
 8009d38:	b21b      	sxth	r3, r3
 8009d3a:	b29a      	uxth	r2, r3
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	801a      	strh	r2, [r3, #0]
	bmpt->dig_T2 = (int16_t)((uint8_t)trim[3]<<8) |((uint8_t)trim[2]);
 8009d40:	7afb      	ldrb	r3, [r7, #11]
 8009d42:	021b      	lsls	r3, r3, #8
 8009d44:	b21a      	sxth	r2, r3
 8009d46:	7abb      	ldrb	r3, [r7, #10]
 8009d48:	b21b      	sxth	r3, r3
 8009d4a:	4313      	orrs	r3, r2
 8009d4c:	b21a      	sxth	r2, r3
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	805a      	strh	r2, [r3, #2]
	bmpt->dig_T3 = (int16_t)((int8_t)trim[5]<<8) |((int8_t)trim[4]);
 8009d52:	7b7b      	ldrb	r3, [r7, #13]
 8009d54:	b25b      	sxtb	r3, r3
 8009d56:	021b      	lsls	r3, r3, #8
 8009d58:	b21a      	sxth	r2, r3
 8009d5a:	7b3b      	ldrb	r3, [r7, #12]
 8009d5c:	b25b      	sxtb	r3, r3
 8009d5e:	b21b      	sxth	r3, r3
 8009d60:	4313      	orrs	r3, r2
 8009d62:	b21a      	sxth	r2, r3
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	809a      	strh	r2, [r3, #4]
	/*Preaseure Measurement Readouts */
	bmpt->dig_P1 = 			((uint8_t)trim[7]<<8) |((uint8_t)trim[6]);
 8009d68:	7bfb      	ldrb	r3, [r7, #15]
 8009d6a:	021b      	lsls	r3, r3, #8
 8009d6c:	b21a      	sxth	r2, r3
 8009d6e:	7bbb      	ldrb	r3, [r7, #14]
 8009d70:	b21b      	sxth	r3, r3
 8009d72:	4313      	orrs	r3, r2
 8009d74:	b21b      	sxth	r3, r3
 8009d76:	b29a      	uxth	r2, r3
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	80da      	strh	r2, [r3, #6]
	bmpt->dig_P2 = (int16_t)(((uint8_t)trim[9]<<8) |((uint8_t)trim[8]));
 8009d7c:	7c7b      	ldrb	r3, [r7, #17]
 8009d7e:	021b      	lsls	r3, r3, #8
 8009d80:	b21a      	sxth	r2, r3
 8009d82:	7c3b      	ldrb	r3, [r7, #16]
 8009d84:	b21b      	sxth	r3, r3
 8009d86:	4313      	orrs	r3, r2
 8009d88:	b21a      	sxth	r2, r3
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	811a      	strh	r2, [r3, #8]
	bmpt->dig_P3 = (int16_t)(((uint8_t)trim[11]<<8)|((uint8_t)trim[10]));
 8009d8e:	7cfb      	ldrb	r3, [r7, #19]
 8009d90:	021b      	lsls	r3, r3, #8
 8009d92:	b21a      	sxth	r2, r3
 8009d94:	7cbb      	ldrb	r3, [r7, #18]
 8009d96:	b21b      	sxth	r3, r3
 8009d98:	4313      	orrs	r3, r2
 8009d9a:	b21a      	sxth	r2, r3
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	815a      	strh	r2, [r3, #10]
	bmpt->dig_P4 = (int16_t)(((uint8_t)trim[13]<<8)|((uint8_t)trim[12]));
 8009da0:	7d7b      	ldrb	r3, [r7, #21]
 8009da2:	021b      	lsls	r3, r3, #8
 8009da4:	b21a      	sxth	r2, r3
 8009da6:	7d3b      	ldrb	r3, [r7, #20]
 8009da8:	b21b      	sxth	r3, r3
 8009daa:	4313      	orrs	r3, r2
 8009dac:	b21a      	sxth	r2, r3
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	819a      	strh	r2, [r3, #12]
	bmpt->dig_P5 = (((uint8_t)trim[15]<<8)|((uint8_t)trim[14]));
 8009db2:	7dfb      	ldrb	r3, [r7, #23]
 8009db4:	021b      	lsls	r3, r3, #8
 8009db6:	b21a      	sxth	r2, r3
 8009db8:	7dbb      	ldrb	r3, [r7, #22]
 8009dba:	b21b      	sxth	r3, r3
 8009dbc:	4313      	orrs	r3, r2
 8009dbe:	b21a      	sxth	r2, r3
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	81da      	strh	r2, [r3, #14]
	bmpt->dig_P6 = (int16_t)(((uint8_t)trim[17]<<8)|((uint8_t)trim[16]));
 8009dc4:	7e7b      	ldrb	r3, [r7, #25]
 8009dc6:	021b      	lsls	r3, r3, #8
 8009dc8:	b21a      	sxth	r2, r3
 8009dca:	7e3b      	ldrb	r3, [r7, #24]
 8009dcc:	b21b      	sxth	r3, r3
 8009dce:	4313      	orrs	r3, r2
 8009dd0:	b21a      	sxth	r2, r3
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	821a      	strh	r2, [r3, #16]
	bmpt->dig_P7 = (int16_t)(((uint8_t)trim[19]<<8)|((uint8_t)trim[18]));
 8009dd6:	7efb      	ldrb	r3, [r7, #27]
 8009dd8:	021b      	lsls	r3, r3, #8
 8009dda:	b21a      	sxth	r2, r3
 8009ddc:	7ebb      	ldrb	r3, [r7, #26]
 8009dde:	b21b      	sxth	r3, r3
 8009de0:	4313      	orrs	r3, r2
 8009de2:	b21a      	sxth	r2, r3
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	825a      	strh	r2, [r3, #18]
	bmpt->dig_P8 = (int16_t)(((uint8_t)trim[21]<<8)|((uint8_t)trim[20]));
 8009de8:	7f7b      	ldrb	r3, [r7, #29]
 8009dea:	021b      	lsls	r3, r3, #8
 8009dec:	b21a      	sxth	r2, r3
 8009dee:	7f3b      	ldrb	r3, [r7, #28]
 8009df0:	b21b      	sxth	r3, r3
 8009df2:	4313      	orrs	r3, r2
 8009df4:	b21a      	sxth	r2, r3
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	829a      	strh	r2, [r3, #20]
	bmpt->dig_P9 = (int16_t)(((uint8_t)trim[23]<<8)|((uint8_t)trim[22]));
 8009dfa:	7ffb      	ldrb	r3, [r7, #31]
 8009dfc:	021b      	lsls	r3, r3, #8
 8009dfe:	b21a      	sxth	r2, r3
 8009e00:	7fbb      	ldrb	r3, [r7, #30]
 8009e02:	b21b      	sxth	r3, r3
 8009e04:	4313      	orrs	r3, r2
 8009e06:	b21a      	sxth	r2, r3
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	82da      	strh	r2, [r3, #22]
	return BMP_OK;
 8009e0c:	2309      	movs	r3, #9
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3720      	adds	r7, #32
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}

08009e16 <BMP280_Force_Measure>:
 * @retval BMPStatus_t
 */
//======================== 8. Measurement Function Definitions =========================================

BMPStatus_t BMP280_Force_Measure(uint32_t* temp,uint32_t* pressure)
{
 8009e16:	b580      	push	{r7, lr}
 8009e18:	b084      	sub	sp, #16
 8009e1a:	af00      	add	r7, sp, #0
 8009e1c:	6078      	str	r0, [r7, #4]
 8009e1e:	6039      	str	r1, [r7, #0]
	//write forced mode to register
	BMP280_Set_PowerMode(BMP280_CTRLMEAS_MODE_FORCED);
 8009e20:	2001      	movs	r0, #1
 8009e22:	f7ff fe96 	bl	8009b52 <BMP280_Set_PowerMode>
	//wait for device to finish converting
	uint8_t status;
	BMP280_Read_Register(ctrl_meas,1,&status);
 8009e26:	f107 030f 	add.w	r3, r7, #15
 8009e2a:	461a      	mov	r2, r3
 8009e2c:	2101      	movs	r1, #1
 8009e2e:	20f4      	movs	r0, #244	; 0xf4
 8009e30:	f7ff ff0c 	bl	8009c4c <BMP280_Read_Register>
	while((status&0b11) != 0)
 8009e34:	e006      	b.n	8009e44 <BMP280_Force_Measure+0x2e>
	{
		BMP280_Read_Register(ctrl_meas,1,&status);
 8009e36:	f107 030f 	add.w	r3, r7, #15
 8009e3a:	461a      	mov	r2, r3
 8009e3c:	2101      	movs	r1, #1
 8009e3e:	20f4      	movs	r0, #244	; 0xf4
 8009e40:	f7ff ff04 	bl	8009c4c <BMP280_Read_Register>
	while((status&0b11) != 0)
 8009e44:	7bfb      	ldrb	r3, [r7, #15]
 8009e46:	f003 0303 	and.w	r3, r3, #3
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d1f3      	bne.n	8009e36 <BMP280_Force_Measure+0x20>
	}
	//wait for control register to finish
	BMP280_Get_Measurements(temp,pressure);
 8009e4e:	6839      	ldr	r1, [r7, #0]
 8009e50:	6878      	ldr	r0, [r7, #4]
 8009e52:	f000 f805 	bl	8009e60 <BMP280_Get_Measurements>
	return BMP_OK;
 8009e56:	2309      	movs	r3, #9
}
 8009e58:	4618      	mov	r0, r3
 8009e5a:	3710      	adds	r7, #16
 8009e5c:	46bd      	mov	sp, r7
 8009e5e:	bd80      	pop	{r7, pc}

08009e60 <BMP280_Get_Measurements>:
 *
 * @retval BMPStatus_t
 */

BMPStatus_t BMP280_Get_Measurements(uint32_t* adc_Temp,uint32_t* adc_Press)
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b086      	sub	sp, #24
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
 8009e68:	6039      	str	r1, [r7, #0]
	uint8_t data[6] = {0};
 8009e6a:	f107 030c 	add.w	r3, r7, #12
 8009e6e:	2200      	movs	r2, #0
 8009e70:	601a      	str	r2, [r3, #0]
 8009e72:	809a      	strh	r2, [r3, #4]
	BMP280_Read_Register(press_msb,6,data);
 8009e74:	f107 030c 	add.w	r3, r7, #12
 8009e78:	461a      	mov	r2, r3
 8009e7a:	2106      	movs	r1, #6
 8009e7c:	20f7      	movs	r0, #247	; 0xf7
 8009e7e:	f7ff fee5 	bl	8009c4c <BMP280_Read_Register>
	*adc_Temp = ((data[3]&0xFF)<<16)|((data[4]&0xFF)<<8)|((data[5]&0xF0));
 8009e82:	7bfb      	ldrb	r3, [r7, #15]
 8009e84:	041a      	lsls	r2, r3, #16
 8009e86:	7c3b      	ldrb	r3, [r7, #16]
 8009e88:	021b      	lsls	r3, r3, #8
 8009e8a:	431a      	orrs	r2, r3
 8009e8c:	7c7b      	ldrb	r3, [r7, #17]
 8009e8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009e92:	4313      	orrs	r3, r2
 8009e94:	461a      	mov	r2, r3
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	601a      	str	r2, [r3, #0]
	*adc_Temp= *adc_Temp>> 4;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	091a      	lsrs	r2, r3, #4
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	601a      	str	r2, [r3, #0]
	uint32_t temp= ((data[0]&0xFF)<<16)|((data[1]&0xFF)<<8)|((data[2]&0xFF))/16;
 8009ea4:	7b3b      	ldrb	r3, [r7, #12]
 8009ea6:	041a      	lsls	r2, r3, #16
 8009ea8:	7b7b      	ldrb	r3, [r7, #13]
 8009eaa:	021b      	lsls	r3, r3, #8
 8009eac:	4313      	orrs	r3, r2
 8009eae:	7bba      	ldrb	r2, [r7, #14]
 8009eb0:	0912      	lsrs	r2, r2, #4
 8009eb2:	b2d2      	uxtb	r2, r2
 8009eb4:	4313      	orrs	r3, r2
 8009eb6:	617b      	str	r3, [r7, #20]
	*adc_Press = temp/16;
 8009eb8:	697b      	ldr	r3, [r7, #20]
 8009eba:	091a      	lsrs	r2, r3, #4
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	601a      	str	r2, [r3, #0]
	//convert to 20 bit unsigned integers
	return BMP_OK;
 8009ec0:	2309      	movs	r3, #9
}
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	3718      	adds	r7, #24
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	bd80      	pop	{r7, pc}

08009eca <BMP280_Compensate_Temp>:
 * @param bmp_trim
 *
 * @retval int32_t
 */
int32_t BMP280_Compensate_Temp(int32_t T_val,int32_t* t_fine, BMP280_trim_t bmp_trim)
{
 8009eca:	b082      	sub	sp, #8
 8009ecc:	b480      	push	{r7}
 8009ece:	b087      	sub	sp, #28
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
 8009ed4:	6039      	str	r1, [r7, #0]
 8009ed6:	f107 0120 	add.w	r1, r7, #32
 8009eda:	e881 000c 	stmia.w	r1, {r2, r3}
	//compensate Temperature from datasheet
	int32_t var1 = (((T_val>>3)- ((int32_t)bmp_trim.dig_T1<<1))*((int32_t)bmp_trim.dig_T2))>>11;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	10da      	asrs	r2, r3, #3
 8009ee2:	8c3b      	ldrh	r3, [r7, #32]
 8009ee4:	005b      	lsls	r3, r3, #1
 8009ee6:	1ad3      	subs	r3, r2, r3
 8009ee8:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8009eec:	fb02 f303 	mul.w	r3, r2, r3
 8009ef0:	12db      	asrs	r3, r3, #11
 8009ef2:	617b      	str	r3, [r7, #20]
	int32_t var2 =  (((((T_val>>4) - ((int32_t)bmp_trim.dig_T1)) * ((T_val>>4) - ((int32_t)bmp_trim.dig_T1))) >> 12)*((int32_t)bmp_trim.dig_T3)) >> 14;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	111b      	asrs	r3, r3, #4
 8009ef8:	8c3a      	ldrh	r2, [r7, #32]
 8009efa:	1a9b      	subs	r3, r3, r2
 8009efc:	687a      	ldr	r2, [r7, #4]
 8009efe:	1112      	asrs	r2, r2, #4
 8009f00:	8c39      	ldrh	r1, [r7, #32]
 8009f02:	1a52      	subs	r2, r2, r1
 8009f04:	fb02 f303 	mul.w	r3, r2, r3
 8009f08:	131b      	asrs	r3, r3, #12
 8009f0a:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8009f0e:	fb02 f303 	mul.w	r3, r2, r3
 8009f12:	139b      	asrs	r3, r3, #14
 8009f14:	613b      	str	r3, [r7, #16]
	int32_t temp = var1+var2; //for storage in global variable
 8009f16:	697a      	ldr	r2, [r7, #20]
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	4413      	add	r3, r2
 8009f1c:	60fb      	str	r3, [r7, #12]
	*t_fine = temp;
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	68fa      	ldr	r2, [r7, #12]
 8009f22:	601a      	str	r2, [r3, #0]
	return (temp*5 +128)/256;
 8009f24:	68fa      	ldr	r2, [r7, #12]
 8009f26:	4613      	mov	r3, r2
 8009f28:	009b      	lsls	r3, r3, #2
 8009f2a:	4413      	add	r3, r2
 8009f2c:	3380      	adds	r3, #128	; 0x80
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	da00      	bge.n	8009f34 <BMP280_Compensate_Temp+0x6a>
 8009f32:	33ff      	adds	r3, #255	; 0xff
 8009f34:	121b      	asrs	r3, r3, #8
}
 8009f36:	4618      	mov	r0, r3
 8009f38:	371c      	adds	r7, #28
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bc80      	pop	{r7}
 8009f3e:	b002      	add	sp, #8
 8009f40:	4770      	bx	lr

08009f42 <BMP280_Compensate_Pressure>:
 * @param bmp_trim
 *
 * @retval uint32_t
 */
uint32_t BMP280_Compensate_Pressure(uint32_t P_val,int32_t t_fine,BMP280_trim_t bmp_trim)
{
 8009f42:	b082      	sub	sp, #8
 8009f44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009f48:	b09e      	sub	sp, #120	; 0x78
 8009f4a:	af00      	add	r7, sp, #0
 8009f4c:	65f8      	str	r0, [r7, #92]	; 0x5c
 8009f4e:	65b9      	str	r1, [r7, #88]	; 0x58
 8009f50:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8009f54:	e881 000c 	stmia.w	r1, {r2, r3}
	//Compensation formula
	int32_t var1 = (int64_t)t_fine - 128000;
 8009f58:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009f5a:	f5a3 33fa 	sub.w	r3, r3, #128000	; 0x1f400
 8009f5e:	677b      	str	r3, [r7, #116]	; 0x74
	int64_t var2 = var1*var1*((int64_t)(bmp_trim.dig_P6));
 8009f60:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009f62:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009f64:	fb03 f302 	mul.w	r3, r3, r2
 8009f68:	4619      	mov	r1, r3
 8009f6a:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8009f6e:	f9b7 30a8 	ldrsh.w	r3, [r7, #168]	; 0xa8
 8009f72:	b21b      	sxth	r3, r3
 8009f74:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009f78:	fb03 f502 	mul.w	r5, r3, r2
 8009f7c:	fb01 f004 	mul.w	r0, r1, r4
 8009f80:	4428      	add	r0, r5
 8009f82:	fba1 3403 	umull	r3, r4, r1, r3
 8009f86:	1902      	adds	r2, r0, r4
 8009f88:	4614      	mov	r4, r2
 8009f8a:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
 8009f8e:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	var2 = var2 + (((int64_t)bmp_trim.dig_P4)<<35);
 8009f92:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	; 0xa4
 8009f96:	b21b      	sxth	r3, r3
 8009f98:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009f9c:	00db      	lsls	r3, r3, #3
 8009f9e:	60fb      	str	r3, [r7, #12]
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	60bb      	str	r3, [r7, #8]
 8009fa4:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8009fa8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8009fac:	18c9      	adds	r1, r1, r3
 8009fae:	eb42 0204 	adc.w	r2, r2, r4
 8009fb2:	460b      	mov	r3, r1
 8009fb4:	4614      	mov	r4, r2
 8009fb6:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	var1 = ((var1 * var1 * (int64_t)bmp_trim.dig_P3)>>8) + ((var1 * (int64_t)bmp_trim.dig_P2)<<12);
 8009fba:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009fbc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009fbe:	fb03 f302 	mul.w	r3, r3, r2
 8009fc2:	4619      	mov	r1, r3
 8009fc4:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8009fc8:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	; 0xa2
 8009fcc:	b21b      	sxth	r3, r3
 8009fce:	ea4f 74e3 	mov.w	r4, r3, asr #31
 8009fd2:	fb03 f502 	mul.w	r5, r3, r2
 8009fd6:	fb01 f004 	mul.w	r0, r1, r4
 8009fda:	4428      	add	r0, r5
 8009fdc:	fba1 3403 	umull	r3, r4, r1, r3
 8009fe0:	1902      	adds	r2, r0, r4
 8009fe2:	4614      	mov	r4, r2
 8009fe4:	ea4f 2813 	mov.w	r8, r3, lsr #8
 8009fe8:	ea48 6804 	orr.w	r8, r8, r4, lsl #24
 8009fec:	ea4f 2924 	mov.w	r9, r4, asr #8
 8009ff0:	4641      	mov	r1, r8
 8009ff2:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	; 0xa0
 8009ff6:	461a      	mov	r2, r3
 8009ff8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009ffa:	fb03 f302 	mul.w	r3, r3, r2
 8009ffe:	031b      	lsls	r3, r3, #12
 800a000:	440b      	add	r3, r1
 800a002:	677b      	str	r3, [r7, #116]	; 0x74
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)bmp_trim.dig_P1)>>33;
 800a004:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a006:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a00a:	1c19      	adds	r1, r3, #0
 800a00c:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 800a010:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 800a014:	b29b      	uxth	r3, r3
 800a016:	f04f 0400 	mov.w	r4, #0
 800a01a:	fb03 f502 	mul.w	r5, r3, r2
 800a01e:	fb01 f004 	mul.w	r0, r1, r4
 800a022:	4428      	add	r0, r5
 800a024:	fba1 3403 	umull	r3, r4, r1, r3
 800a028:	1902      	adds	r2, r0, r4
 800a02a:	4614      	mov	r4, r2
 800a02c:	1062      	asrs	r2, r4, #1
 800a02e:	603a      	str	r2, [r7, #0]
 800a030:	17e3      	asrs	r3, r4, #31
 800a032:	607b      	str	r3, [r7, #4]
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	677b      	str	r3, [r7, #116]	; 0x74
	//check for divide by 0 error
	if(var1 == 0)return 0;
 800a038:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d101      	bne.n	800a042 <BMP280_Compensate_Pressure+0x100>
 800a03e:	2300      	movs	r3, #0
 800a040:	e0d9      	b.n	800a1f6 <BMP280_Compensate_Pressure+0x2b4>
	int64_t P = 1048576 - (int32_t)P_val;
 800a042:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a044:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800a048:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a04c:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	P = (((P<<31)-var2)*3125)/var1;
 800a050:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800a054:	07e2      	lsls	r2, r4, #31
 800a056:	657a      	str	r2, [r7, #84]	; 0x54
 800a058:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a05a:	ea42 0253 	orr.w	r2, r2, r3, lsr #1
 800a05e:	657a      	str	r2, [r7, #84]	; 0x54
 800a060:	07db      	lsls	r3, r3, #31
 800a062:	653b      	str	r3, [r7, #80]	; 0x50
 800a064:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800a068:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800a06c:	1ac9      	subs	r1, r1, r3
 800a06e:	eb62 0204 	sbc.w	r2, r2, r4
 800a072:	460b      	mov	r3, r1
 800a074:	4614      	mov	r4, r2
 800a076:	18db      	adds	r3, r3, r3
 800a078:	eb44 0404 	adc.w	r4, r4, r4
 800a07c:	185b      	adds	r3, r3, r1
 800a07e:	eb44 0402 	adc.w	r4, r4, r2
 800a082:	01a0      	lsls	r0, r4, #6
 800a084:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a086:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800a088:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 800a08c:	62f8      	str	r0, [r7, #44]	; 0x2c
 800a08e:	0198      	lsls	r0, r3, #6
 800a090:	62b8      	str	r0, [r7, #40]	; 0x28
 800a092:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800a096:	eb18 0803 	adds.w	r8, r8, r3
 800a09a:	eb49 0904 	adc.w	r9, r9, r4
 800a09e:	4643      	mov	r3, r8
 800a0a0:	464c      	mov	r4, r9
 800a0a2:	00a0      	lsls	r0, r4, #2
 800a0a4:	6278      	str	r0, [r7, #36]	; 0x24
 800a0a6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a0a8:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 800a0ac:	6278      	str	r0, [r7, #36]	; 0x24
 800a0ae:	009b      	lsls	r3, r3, #2
 800a0b0:	623b      	str	r3, [r7, #32]
 800a0b2:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800a0b6:	185b      	adds	r3, r3, r1
 800a0b8:	eb44 0402 	adc.w	r4, r4, r2
 800a0bc:	00a0      	lsls	r0, r4, #2
 800a0be:	61f8      	str	r0, [r7, #28]
 800a0c0:	69f8      	ldr	r0, [r7, #28]
 800a0c2:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
 800a0c6:	61f8      	str	r0, [r7, #28]
 800a0c8:	009b      	lsls	r3, r3, #2
 800a0ca:	61bb      	str	r3, [r7, #24]
 800a0cc:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800a0d0:	eb13 0801 	adds.w	r8, r3, r1
 800a0d4:	eb44 0902 	adc.w	r9, r4, r2
 800a0d8:	4640      	mov	r0, r8
 800a0da:	4649      	mov	r1, r9
 800a0dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a0de:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	4623      	mov	r3, r4
 800a0e6:	f7f7 f85f 	bl	80011a8 <__aeabi_ldivmod>
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	460c      	mov	r4, r1
 800a0ee:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	var1 = (((int64_t)(bmp_trim.dig_P9)) * (P>>13) * (P>>13)) >> 25;
 800a0f2:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	; 0xae
 800a0f6:	b218      	sxth	r0, r3
 800a0f8:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800a0fc:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800a100:	0b5a      	lsrs	r2, r3, #13
 800a102:	64ba      	str	r2, [r7, #72]	; 0x48
 800a104:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a106:	ea42 42c4 	orr.w	r2, r2, r4, lsl #19
 800a10a:	64ba      	str	r2, [r7, #72]	; 0x48
 800a10c:	1363      	asrs	r3, r4, #13
 800a10e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a110:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800a114:	4623      	mov	r3, r4
 800a116:	fb03 f201 	mul.w	r2, r3, r1
 800a11a:	462b      	mov	r3, r5
 800a11c:	fb00 f303 	mul.w	r3, r0, r3
 800a120:	441a      	add	r2, r3
 800a122:	4623      	mov	r3, r4
 800a124:	fba0 3403 	umull	r3, r4, r0, r3
 800a128:	4422      	add	r2, r4
 800a12a:	4614      	mov	r4, r2
 800a12c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800a130:	ea4f 3a51 	mov.w	sl, r1, lsr #13
 800a134:	ea4a 4ac2 	orr.w	sl, sl, r2, lsl #19
 800a138:	ea4f 3b62 	mov.w	fp, r2, asr #13
 800a13c:	fb0a f104 	mul.w	r1, sl, r4
 800a140:	fb03 f20b 	mul.w	r2, r3, fp
 800a144:	440a      	add	r2, r1
 800a146:	fba3 340a 	umull	r3, r4, r3, sl
 800a14a:	4422      	add	r2, r4
 800a14c:	4614      	mov	r4, r2
 800a14e:	0e5a      	lsrs	r2, r3, #25
 800a150:	643a      	str	r2, [r7, #64]	; 0x40
 800a152:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a154:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
 800a158:	643a      	str	r2, [r7, #64]	; 0x40
 800a15a:	1663      	asrs	r3, r4, #25
 800a15c:	647b      	str	r3, [r7, #68]	; 0x44
 800a15e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a160:	677b      	str	r3, [r7, #116]	; 0x74
	var2 = (((int64_t)(bmp_trim.dig_P8)) * P) >> 19;
 800a162:	f9b7 30ac 	ldrsh.w	r3, [r7, #172]	; 0xac
 800a166:	b21b      	sxth	r3, r3
 800a168:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a16c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a16e:	fb04 f102 	mul.w	r1, r4, r2
 800a172:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a174:	fb03 f202 	mul.w	r2, r3, r2
 800a178:	440a      	add	r2, r1
 800a17a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a17c:	fba1 3403 	umull	r3, r4, r1, r3
 800a180:	4422      	add	r2, r4
 800a182:	4614      	mov	r4, r2
 800a184:	0cda      	lsrs	r2, r3, #19
 800a186:	613a      	str	r2, [r7, #16]
 800a188:	693a      	ldr	r2, [r7, #16]
 800a18a:	ea42 3244 	orr.w	r2, r2, r4, lsl #13
 800a18e:	613a      	str	r2, [r7, #16]
 800a190:	14e3      	asrs	r3, r4, #19
 800a192:	617b      	str	r3, [r7, #20]
 800a194:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800a198:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	P = ((P + var1 + var2) >> 8) + (((int64_t)(bmp_trim.dig_P7))<<4);
 800a19c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a19e:	4619      	mov	r1, r3
 800a1a0:	ea4f 72e1 	mov.w	r2, r1, asr #31
 800a1a4:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800a1a8:	18c9      	adds	r1, r1, r3
 800a1aa:	eb42 0204 	adc.w	r2, r2, r4
 800a1ae:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 800a1b2:	185b      	adds	r3, r3, r1
 800a1b4:	eb44 0402 	adc.w	r4, r4, r2
 800a1b8:	0a1a      	lsrs	r2, r3, #8
 800a1ba:	63ba      	str	r2, [r7, #56]	; 0x38
 800a1bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a1be:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 800a1c2:	63ba      	str	r2, [r7, #56]	; 0x38
 800a1c4:	1223      	asrs	r3, r4, #8
 800a1c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a1c8:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	; 0xaa
 800a1cc:	b21b      	sxth	r3, r3
 800a1ce:	ea4f 74e3 	mov.w	r4, r3, asr #31
 800a1d2:	0122      	lsls	r2, r4, #4
 800a1d4:	637a      	str	r2, [r7, #52]	; 0x34
 800a1d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1d8:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 800a1dc:	637a      	str	r2, [r7, #52]	; 0x34
 800a1de:	011b      	lsls	r3, r3, #4
 800a1e0:	633b      	str	r3, [r7, #48]	; 0x30
 800a1e2:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800a1e6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800a1ea:	185b      	adds	r3, r3, r1
 800a1ec:	eb44 0402 	adc.w	r4, r4, r2
 800a1f0:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	return (uint32_t)P;
 800a1f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	3778      	adds	r7, #120	; 0x78
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a200:	b002      	add	sp, #8
 800a202:	4770      	bx	lr

0800a204 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval HAL_StatusTypeDef
  */
static HAL_StatusTypeDef MX_TIM2_Init(void)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b098      	sub	sp, #96	; 0x60
 800a208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
	//check instance first
  /* USER CODE END TIM2_Init 0 */
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a20a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800a20e:	2200      	movs	r2, #0
 800a210:	601a      	str	r2, [r3, #0]
 800a212:	605a      	str	r2, [r3, #4]
 800a214:	609a      	str	r2, [r3, #8]
 800a216:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800a218:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a21c:	2200      	movs	r2, #0
 800a21e:	601a      	str	r2, [r3, #0]
 800a220:	605a      	str	r2, [r3, #4]
 800a222:	609a      	str	r2, [r3, #8]
 800a224:	60da      	str	r2, [r3, #12]
 800a226:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a228:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a22c:	2200      	movs	r2, #0
 800a22e:	601a      	str	r2, [r3, #0]
 800a230:	605a      	str	r2, [r3, #4]
 800a232:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800a234:	f107 0314 	add.w	r3, r7, #20
 800a238:	2200      	movs	r2, #0
 800a23a:	601a      	str	r2, [r3, #0]
 800a23c:	605a      	str	r2, [r3, #4]
 800a23e:	609a      	str	r2, [r3, #8]
 800a240:	60da      	str	r2, [r3, #12]
 800a242:	611a      	str	r2, [r3, #16]
 800a244:	615a      	str	r2, [r3, #20]
 800a246:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800a248:	1d3b      	adds	r3, r7, #4
 800a24a:	2200      	movs	r2, #0
 800a24c:	601a      	str	r2, [r3, #0]
 800a24e:	605a      	str	r2, [r3, #4]
 800a250:	609a      	str	r2, [r3, #8]
 800a252:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800a254:	4b46      	ldr	r3, [pc, #280]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a256:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800a25a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 800a25c:	4b44      	ldr	r3, [pc, #272]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a25e:	2201      	movs	r2, #1
 800a260:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a262:	4b43      	ldr	r3, [pc, #268]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a264:	2200      	movs	r2, #0
 800a266:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536;
 800a268:	4b41      	ldr	r3, [pc, #260]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a26a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a26e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a270:	4b3f      	ldr	r3, [pc, #252]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a272:	2200      	movs	r2, #0
 800a274:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a276:	4b3e      	ldr	r3, [pc, #248]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a278:	2200      	movs	r2, #0
 800a27a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800a27c:	483c      	ldr	r0, [pc, #240]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a27e:	f7fb fe8c 	bl	8005f9a <HAL_TIM_Base_Init>
 800a282:	4603      	mov	r3, r0
 800a284:	2b00      	cmp	r3, #0
 800a286:	d001      	beq.n	800a28c <MX_TIM2_Init+0x88>
  {
	  return HAL_ERROR;
 800a288:	2301      	movs	r3, #1
 800a28a:	e06d      	b.n	800a368 <MX_TIM2_Init+0x164>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a28c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a290:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800a292:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800a296:	4619      	mov	r1, r3
 800a298:	4835      	ldr	r0, [pc, #212]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a29a:	f7fc fb47 	bl	800692c <HAL_TIM_ConfigClockSource>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d001      	beq.n	800a2a8 <MX_TIM2_Init+0xa4>
  {
   return HAL_ERROR;
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	e05f      	b.n	800a368 <MX_TIM2_Init+0x164>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800a2a8:	4831      	ldr	r0, [pc, #196]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a2aa:	f7fb ff4f 	bl	800614c <HAL_TIM_OC_Init>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d001      	beq.n	800a2b8 <MX_TIM2_Init+0xb4>
  {
   return HAL_ERROR;
 800a2b4:	2301      	movs	r3, #1
 800a2b6:	e057      	b.n	800a368 <MX_TIM2_Init+0x164>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800a2b8:	482d      	ldr	r0, [pc, #180]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a2ba:	f7fc f8c9 	bl	8006450 <HAL_TIM_IC_Init>
 800a2be:	4603      	mov	r3, r0
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d001      	beq.n	800a2c8 <MX_TIM2_Init+0xc4>
  {
   return HAL_ERROR;
 800a2c4:	2301      	movs	r3, #1
 800a2c6:	e04f      	b.n	800a368 <MX_TIM2_Init+0x164>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800a2c8:	2304      	movs	r3, #4
 800a2ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 800a2cc:	2360      	movs	r3, #96	; 0x60
 800a2ce:	643b      	str	r3, [r7, #64]	; 0x40
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	647b      	str	r3, [r7, #68]	; 0x44
  sSlaveConfig.TriggerFilter = 0;
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_SlaveConfigSynchronization(&htim2, &sSlaveConfig) != HAL_OK)
 800a2d8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a2dc:	4619      	mov	r1, r3
 800a2de:	4824      	ldr	r0, [pc, #144]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a2e0:	f7fc fbdd 	bl	8006a9e <HAL_TIM_SlaveConfigSynchro>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d001      	beq.n	800a2ee <MX_TIM2_Init+0xea>
  {
   return HAL_ERROR;
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	e03c      	b.n	800a368 <MX_TIM2_Init+0x164>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	633b      	str	r3, [r7, #48]	; 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800a2f6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a2fa:	4619      	mov	r1, r3
 800a2fc:	481c      	ldr	r0, [pc, #112]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a2fe:	f7fd fa07 	bl	8007710 <HAL_TIMEx_MasterConfigSynchronization>
 800a302:	4603      	mov	r3, r0
 800a304:	2b00      	cmp	r3, #0
 800a306:	d001      	beq.n	800a30c <MX_TIM2_Init+0x108>
  {
   return HAL_ERROR;
 800a308:	2301      	movs	r3, #1
 800a30a:	e02d      	b.n	800a368 <MX_TIM2_Init+0x164>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800a30c:	2300      	movs	r3, #0
 800a30e:	617b      	str	r3, [r7, #20]
  sConfigOC.Pulse = CCR1_VAL;
 800a310:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800a314:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800a316:	2302      	movs	r3, #2
 800a318:	61fb      	str	r3, [r7, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a31a:	2300      	movs	r3, #0
 800a31c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800a31e:	f107 0314 	add.w	r3, r7, #20
 800a322:	2200      	movs	r2, #0
 800a324:	4619      	mov	r1, r3
 800a326:	4812      	ldr	r0, [pc, #72]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a328:	f7fc f9e6 	bl	80066f8 <HAL_TIM_OC_ConfigChannel>
 800a32c:	4603      	mov	r3, r0
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d001      	beq.n	800a336 <MX_TIM2_Init+0x132>
  {
   return HAL_ERROR;
 800a332:	2301      	movs	r3, #1
 800a334:	e018      	b.n	800a368 <MX_TIM2_Init+0x164>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800a336:	2300      	movs	r3, #0
 800a338:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800a33a:	2301      	movs	r3, #1
 800a33c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800a33e:	2300      	movs	r3, #0
 800a340:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800a342:	2300      	movs	r3, #0
 800a344:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800a346:	1d3b      	adds	r3, r7, #4
 800a348:	2204      	movs	r2, #4
 800a34a:	4619      	mov	r1, r3
 800a34c:	4808      	ldr	r0, [pc, #32]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a34e:	f7fc fa51 	bl	80067f4 <HAL_TIM_IC_ConfigChannel>
 800a352:	4603      	mov	r3, r0
 800a354:	2b00      	cmp	r3, #0
 800a356:	d001      	beq.n	800a35c <MX_TIM2_Init+0x158>
  {
   return HAL_ERROR;
 800a358:	2301      	movs	r3, #1
 800a35a:	e005      	b.n	800a368 <MX_TIM2_Init+0x164>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  __HAL_TIM_CLEAR_IT(&htim2,TIM_IT_UPDATE);
 800a35c:	4b04      	ldr	r3, [pc, #16]	; (800a370 <MX_TIM2_Init+0x16c>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	f06f 0201 	mvn.w	r2, #1
 800a364:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM2_Init 2 */
  return HAL_OK;
 800a366:	2300      	movs	r3, #0
}
 800a368:	4618      	mov	r0, r3
 800a36a:	3760      	adds	r7, #96	; 0x60
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bd80      	pop	{r7, pc}
 800a370:	200013c8 	.word	0x200013c8

0800a374 <MX_UART4_Init>:
  * @param None
  * @retval HAL_StatusTypeDef
  */

HAL_StatusTypeDef MX_UART4_Init(void)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 800a378:	4b14      	ldr	r3, [pc, #80]	; (800a3cc <MX_UART4_Init+0x58>)
 800a37a:	4a15      	ldr	r2, [pc, #84]	; (800a3d0 <MX_UART4_Init+0x5c>)
 800a37c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = UART_BAUD_INIT;
 800a37e:	4b13      	ldr	r3, [pc, #76]	; (800a3cc <MX_UART4_Init+0x58>)
 800a380:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800a384:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800a386:	4b11      	ldr	r3, [pc, #68]	; (800a3cc <MX_UART4_Init+0x58>)
 800a388:	2200      	movs	r2, #0
 800a38a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800a38c:	4b0f      	ldr	r3, [pc, #60]	; (800a3cc <MX_UART4_Init+0x58>)
 800a38e:	2200      	movs	r2, #0
 800a390:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800a392:	4b0e      	ldr	r3, [pc, #56]	; (800a3cc <MX_UART4_Init+0x58>)
 800a394:	2200      	movs	r2, #0
 800a396:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800a398:	4b0c      	ldr	r3, [pc, #48]	; (800a3cc <MX_UART4_Init+0x58>)
 800a39a:	220c      	movs	r2, #12
 800a39c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a39e:	4b0b      	ldr	r3, [pc, #44]	; (800a3cc <MX_UART4_Init+0x58>)
 800a3a0:	2200      	movs	r2, #0
 800a3a2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800a3a4:	4b09      	ldr	r3, [pc, #36]	; (800a3cc <MX_UART4_Init+0x58>)
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a3aa:	4b08      	ldr	r3, [pc, #32]	; (800a3cc <MX_UART4_Init+0x58>)
 800a3ac:	2200      	movs	r2, #0
 800a3ae:	621a      	str	r2, [r3, #32]

  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a3b0:	4b06      	ldr	r3, [pc, #24]	; (800a3cc <MX_UART4_Init+0x58>)
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800a3b6:	4805      	ldr	r0, [pc, #20]	; (800a3cc <MX_UART4_Init+0x58>)
 800a3b8:	f7fd fa9f 	bl	80078fa <HAL_UART_Init>
 800a3bc:	4603      	mov	r3, r0
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d001      	beq.n	800a3c6 <MX_UART4_Init+0x52>
  {
   return HAL_ERROR;
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	e000      	b.n	800a3c8 <MX_UART4_Init+0x54>
  }

  return HAL_OK;
 800a3c6:	2300      	movs	r3, #0
}
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	bd80      	pop	{r7, pc}
 800a3cc:	20001348 	.word	0x20001348
 800a3d0:	40004c00 	.word	0x40004c00

0800a3d4 <MX_DMA_Init>:
  *@pram None
  *@retval HAL_StatusTypeDef
  */

static HAL_StatusTypeDef MX_DMA_Init(void)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b082      	sub	sp, #8
 800a3d8:	af00      	add	r7, sp, #0
	 * This piece of code is designed to completely reset the peripheral registers
	 * if an unwanted reset causes the DMA to keep the previous register settings and
	 * state. This causes unwanted interrupts in the program that are a nightmare to clear
	 */
	//for DMA RX channel
	if(DMA2_Channel5->CCR != 0)
 800a3da:	4b44      	ldr	r3, [pc, #272]	; (800a4ec <MX_DMA_Init+0x118>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d00d      	beq.n	800a3fe <MX_DMA_Init+0x2a>
 	{
 		  //clear channel to reset state
 		  hdma_uart4_rx.Instance = DMA2_Channel5;
 800a3e2:	4b43      	ldr	r3, [pc, #268]	; (800a4f0 <MX_DMA_Init+0x11c>)
 800a3e4:	4a41      	ldr	r2, [pc, #260]	; (800a4ec <MX_DMA_Init+0x118>)
 800a3e6:	601a      	str	r2, [r3, #0]
 		  hdma_uart4_rx.DmaBaseAddress->ISR = DMA2->ISR;
 800a3e8:	4b41      	ldr	r3, [pc, #260]	; (800a4f0 <MX_DMA_Init+0x11c>)
 800a3ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3ec:	4a41      	ldr	r2, [pc, #260]	; (800a4f4 <MX_DMA_Init+0x120>)
 800a3ee:	6812      	ldr	r2, [r2, #0]
 800a3f0:	601a      	str	r2, [r3, #0]
 		  hdma_uart4_rx.ChannelIndex = 5;
 800a3f2:	4b3f      	ldr	r3, [pc, #252]	; (800a4f0 <MX_DMA_Init+0x11c>)
 800a3f4:	2205      	movs	r2, #5
 800a3f6:	645a      	str	r2, [r3, #68]	; 0x44
 		  HAL_DMA_DeInit(&hdma_uart4_rx);
 800a3f8:	483d      	ldr	r0, [pc, #244]	; (800a4f0 <MX_DMA_Init+0x11c>)
 800a3fa:	f7f7 fb8b 	bl	8001b14 <HAL_DMA_DeInit>
 	  }
	//for DMA TX channel
	if(DMA2_Channel3->CCR != 0)
 800a3fe:	4b3e      	ldr	r3, [pc, #248]	; (800a4f8 <MX_DMA_Init+0x124>)
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d00d      	beq.n	800a422 <MX_DMA_Init+0x4e>
	{
		hdma_uart4_tx.Instance = DMA2_Channel3;
 800a406:	4b3d      	ldr	r3, [pc, #244]	; (800a4fc <MX_DMA_Init+0x128>)
 800a408:	4a3b      	ldr	r2, [pc, #236]	; (800a4f8 <MX_DMA_Init+0x124>)
 800a40a:	601a      	str	r2, [r3, #0]
		hdma_uart4_tx.DmaBaseAddress->ISR = DMA2->ISR;
 800a40c:	4b3b      	ldr	r3, [pc, #236]	; (800a4fc <MX_DMA_Init+0x128>)
 800a40e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a410:	4a38      	ldr	r2, [pc, #224]	; (800a4f4 <MX_DMA_Init+0x120>)
 800a412:	6812      	ldr	r2, [r2, #0]
 800a414:	601a      	str	r2, [r3, #0]
		hdma_uart4_tx.ChannelIndex = 3;
 800a416:	4b39      	ldr	r3, [pc, #228]	; (800a4fc <MX_DMA_Init+0x128>)
 800a418:	2203      	movs	r2, #3
 800a41a:	645a      	str	r2, [r3, #68]	; 0x44
		HAL_DMA_DeInit(&hdma_uart4_tx);
 800a41c:	4837      	ldr	r0, [pc, #220]	; (800a4fc <MX_DMA_Init+0x128>)
 800a41e:	f7f7 fb79 	bl	8001b14 <HAL_DMA_DeInit>
	}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800a422:	4a37      	ldr	r2, [pc, #220]	; (800a500 <MX_DMA_Init+0x12c>)
 800a424:	4b36      	ldr	r3, [pc, #216]	; (800a500 <MX_DMA_Init+0x12c>)
 800a426:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a428:	f043 0302 	orr.w	r3, r3, #2
 800a42c:	6493      	str	r3, [r2, #72]	; 0x48
 800a42e:	4b34      	ldr	r3, [pc, #208]	; (800a500 <MX_DMA_Init+0x12c>)
 800a430:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a432:	f003 0302 	and.w	r3, r3, #2
 800a436:	607b      	str	r3, [r7, #4]
 800a438:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800a43a:	4a31      	ldr	r2, [pc, #196]	; (800a500 <MX_DMA_Init+0x12c>)
 800a43c:	4b30      	ldr	r3, [pc, #192]	; (800a500 <MX_DMA_Init+0x12c>)
 800a43e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a440:	f043 0301 	orr.w	r3, r3, #1
 800a444:	6493      	str	r3, [r2, #72]	; 0x48
 800a446:	4b2e      	ldr	r3, [pc, #184]	; (800a500 <MX_DMA_Init+0x12c>)
 800a448:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a44a:	f003 0301 	and.w	r3, r3, #1
 800a44e:	603b      	str	r3, [r7, #0]
 800a450:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 800a452:	4b2c      	ldr	r3, [pc, #176]	; (800a504 <MX_DMA_Init+0x130>)
 800a454:	4a2c      	ldr	r2, [pc, #176]	; (800a508 <MX_DMA_Init+0x134>)
 800a456:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_0;
 800a458:	4b2a      	ldr	r3, [pc, #168]	; (800a504 <MX_DMA_Init+0x130>)
 800a45a:	2200      	movs	r2, #0
 800a45c:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800a45e:	4b29      	ldr	r3, [pc, #164]	; (800a504 <MX_DMA_Init+0x130>)
 800a460:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a464:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 800a466:	4b27      	ldr	r3, [pc, #156]	; (800a504 <MX_DMA_Init+0x130>)
 800a468:	2240      	movs	r2, #64	; 0x40
 800a46a:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_ENABLE;
 800a46c:	4b25      	ldr	r3, [pc, #148]	; (800a504 <MX_DMA_Init+0x130>)
 800a46e:	2280      	movs	r2, #128	; 0x80
 800a470:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800a472:	4b24      	ldr	r3, [pc, #144]	; (800a504 <MX_DMA_Init+0x130>)
 800a474:	2200      	movs	r2, #0
 800a476:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800a478:	4b22      	ldr	r3, [pc, #136]	; (800a504 <MX_DMA_Init+0x130>)
 800a47a:	2200      	movs	r2, #0
 800a47c:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 800a47e:	4b21      	ldr	r3, [pc, #132]	; (800a504 <MX_DMA_Init+0x130>)
 800a480:	2200      	movs	r2, #0
 800a482:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_LOW;
 800a484:	4b1f      	ldr	r3, [pc, #124]	; (800a504 <MX_DMA_Init+0x130>)
 800a486:	2200      	movs	r2, #0
 800a488:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 800a48a:	481e      	ldr	r0, [pc, #120]	; (800a504 <MX_DMA_Init+0x130>)
 800a48c:	f7f7 fa8a 	bl	80019a4 <HAL_DMA_Init>
 800a490:	4603      	mov	r3, r0
 800a492:	2b00      	cmp	r3, #0
 800a494:	d001      	beq.n	800a49a <MX_DMA_Init+0xc6>
  {
    return HAL_ERROR;
 800a496:	2301      	movs	r3, #1
 800a498:	e024      	b.n	800a4e4 <MX_DMA_Init+0x110>
  }

  /* DMA interrupt init */
  CLEAR_REG(hdma_uart4_rx.DmaBaseAddress->ISR);
 800a49a:	4b15      	ldr	r3, [pc, #84]	; (800a4f0 <MX_DMA_Init+0x11c>)
 800a49c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a49e:	2200      	movs	r2, #0
 800a4a0:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_uart4_tx.DmaBaseAddress->ISR);
 800a4a2:	4b16      	ldr	r3, [pc, #88]	; (800a4fc <MX_DMA_Init+0x128>)
 800a4a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	601a      	str	r2, [r3, #0]
  CLEAR_REG(hdma_memtomem_dma1_channel1.DmaBaseAddress->ISR);
 800a4aa:	4b16      	ldr	r3, [pc, #88]	; (800a504 <MX_DMA_Init+0x130>)
 800a4ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ae:	2200      	movs	r2, #0
 800a4b0:	601a      	str	r2, [r3, #0]

  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	2100      	movs	r1, #0
 800a4b6:	200b      	movs	r0, #11
 800a4b8:	f7f7 fa1b 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800a4bc:	200b      	movs	r0, #11
 800a4be:	f7f7 fa34 	bl	800192a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	2100      	movs	r1, #0
 800a4c6:	203a      	movs	r0, #58	; 0x3a
 800a4c8:	f7f7 fa13 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 800a4cc:	203a      	movs	r0, #58	; 0x3a
 800a4ce:	f7f7 fa2c 	bl	800192a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	2100      	movs	r1, #0
 800a4d6:	203c      	movs	r0, #60	; 0x3c
 800a4d8:	f7f7 fa0b 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 800a4dc:	203c      	movs	r0, #60	; 0x3c
 800a4de:	f7f7 fa24 	bl	800192a <HAL_NVIC_EnableIRQ>
  return HAL_OK;
 800a4e2:	2300      	movs	r3, #0
}
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	3708      	adds	r7, #8
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bd80      	pop	{r7, pc}
 800a4ec:	40020458 	.word	0x40020458
 800a4f0:	20000a78 	.word	0x20000a78
 800a4f4:	40020400 	.word	0x40020400
 800a4f8:	40020430 	.word	0x40020430
 800a4fc:	20001c0c 	.word	0x20001c0c
 800a500:	40021000 	.word	0x40021000
 800a504:	20000afc 	.word	0x20000afc
 800a508:	40020008 	.word	0x40020008

0800a50c <GPS_Log_Begin>:


//======================= 5. Utility Function Definitions ===============================

void GPS_Log_Begin(void)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	af00      	add	r7, sp, #0
	//stop and clear any counter thats still running
	htim2.Instance->CR1 &= ~TIM_CR1_CEN;
 800a510:	4b23      	ldr	r3, [pc, #140]	; (800a5a0 <GPS_Log_Begin+0x94>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	4a22      	ldr	r2, [pc, #136]	; (800a5a0 <GPS_Log_Begin+0x94>)
 800a516:	6812      	ldr	r2, [r2, #0]
 800a518:	6812      	ldr	r2, [r2, #0]
 800a51a:	f022 0201 	bic.w	r2, r2, #1
 800a51e:	601a      	str	r2, [r3, #0]
	htim2.Instance->CNT = 0;
 800a520:	4b1f      	ldr	r3, [pc, #124]	; (800a5a0 <GPS_Log_Begin+0x94>)
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	2200      	movs	r2, #0
 800a526:	625a      	str	r2, [r3, #36]	; 0x24
	  __HAL_UART_ENABLE_IT(&huart4,UART_IT_IDLE);
 800a528:	4b1e      	ldr	r3, [pc, #120]	; (800a5a4 <GPS_Log_Begin+0x98>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	4a1d      	ldr	r2, [pc, #116]	; (800a5a4 <GPS_Log_Begin+0x98>)
 800a52e:	6812      	ldr	r2, [r2, #0]
 800a530:	6812      	ldr	r2, [r2, #0]
 800a532:	f042 0210 	orr.w	r2, r2, #16
 800a536:	601a      	str	r2, [r3, #0]
	  __HAL_DMA_ENABLE_IT(huart4.hdmarx, DMA_IT_TC);
 800a538:	4b1a      	ldr	r3, [pc, #104]	; (800a5a4 <GPS_Log_Begin+0x98>)
 800a53a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	4a19      	ldr	r2, [pc, #100]	; (800a5a4 <GPS_Log_Begin+0x98>)
 800a540:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800a542:	6812      	ldr	r2, [r2, #0]
 800a544:	6812      	ldr	r2, [r2, #0]
 800a546:	f042 0202 	orr.w	r2, r2, #2
 800a54a:	601a      	str	r2, [r3, #0]
	  if(__HAL_TIM_GET_FLAG(&htim2,TIM_FLAG_CC1) == SET)
 800a54c:	4b14      	ldr	r3, [pc, #80]	; (800a5a0 <GPS_Log_Begin+0x94>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	691b      	ldr	r3, [r3, #16]
 800a552:	f003 0302 	and.w	r3, r3, #2
 800a556:	2b02      	cmp	r3, #2
 800a558:	d104      	bne.n	800a564 <GPS_Log_Begin+0x58>
	  {
	   __HAL_TIM_CLEAR_FLAG(&htim2,TIM_FLAG_CC1);
 800a55a:	4b11      	ldr	r3, [pc, #68]	; (800a5a0 <GPS_Log_Begin+0x94>)
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	f06f 0202 	mvn.w	r2, #2
 800a562:	611a      	str	r2, [r3, #16]
	  }
	  M2M_Txfer_Cplt = 0;
 800a564:	4b10      	ldr	r3, [pc, #64]	; (800a5a8 <GPS_Log_Begin+0x9c>)
 800a566:	2200      	movs	r2, #0
 800a568:	701a      	strb	r2, [r3, #0]
	  __HAL_TIM_ENABLE_IT(&htim2,TIM_IT_CC1);
 800a56a:	4b0d      	ldr	r3, [pc, #52]	; (800a5a0 <GPS_Log_Begin+0x94>)
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	4a0c      	ldr	r2, [pc, #48]	; (800a5a0 <GPS_Log_Begin+0x94>)
 800a570:	6812      	ldr	r2, [r2, #0]
 800a572:	68d2      	ldr	r2, [r2, #12]
 800a574:	f042 0202 	orr.w	r2, r2, #2
 800a578:	60da      	str	r2, [r3, #12]
	  HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 800a57a:	2100      	movs	r1, #0
 800a57c:	4808      	ldr	r0, [pc, #32]	; (800a5a0 <GPS_Log_Begin+0x94>)
 800a57e:	f7fb fe19 	bl	80061b4 <HAL_TIM_OC_Start_IT>
	  HAL_TIM_Base_Start_IT(&htim2);
 800a582:	4807      	ldr	r0, [pc, #28]	; (800a5a0 <GPS_Log_Begin+0x94>)
 800a584:	f7fb fd8e 	bl	80060a4 <HAL_TIM_Base_Start_IT>
	  HAL_UART_Receive_DMA(&huart4,DMA_RX_Buffer,DMA_RX_BUFFER_SIZE);
 800a588:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a58c:	4907      	ldr	r1, [pc, #28]	; (800a5ac <GPS_Log_Begin+0xa0>)
 800a58e:	4805      	ldr	r0, [pc, #20]	; (800a5a4 <GPS_Log_Begin+0x98>)
 800a590:	f7fd fc12 	bl	8007db8 <HAL_UART_Receive_DMA>
	  log_gps = SET;
 800a594:	4b06      	ldr	r3, [pc, #24]	; (800a5b0 <GPS_Log_Begin+0xa4>)
 800a596:	2201      	movs	r2, #1
 800a598:	701a      	strb	r2, [r3, #0]
}
 800a59a:	bf00      	nop
 800a59c:	bd80      	pop	{r7, pc}
 800a59e:	bf00      	nop
 800a5a0:	200013c8 	.word	0x200013c8
 800a5a4:	20001348 	.word	0x20001348
 800a5a8:	20000b44 	.word	0x20000b44
 800a5ac:	20000b48 	.word	0x20000b48
 800a5b0:	20002454 	.word	0x20002454

0800a5b4 <GPS_Log_Stop>:

void GPS_Log_Stop(void)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	af00      	add	r7, sp, #0
	  log_gps = RESET;
 800a5b8:	4b06      	ldr	r3, [pc, #24]	; (800a5d4 <GPS_Log_Stop+0x20>)
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	701a      	strb	r2, [r3, #0]
	  packet_full = 0;
 800a5be:	4b06      	ldr	r3, [pc, #24]	; (800a5d8 <GPS_Log_Stop+0x24>)
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	701a      	strb	r2, [r3, #0]
	  HAL_UART_DMAStop(&huart4);
 800a5c4:	4805      	ldr	r0, [pc, #20]	; (800a5dc <GPS_Log_Stop+0x28>)
 800a5c6:	f7fd fd13 	bl	8007ff0 <HAL_UART_DMAStop>
	  HAL_TIM_Base_Stop(&htim2);
 800a5ca:	4805      	ldr	r0, [pc, #20]	; (800a5e0 <GPS_Log_Stop+0x2c>)
 800a5cc:	f7fb fd40 	bl	8006050 <HAL_TIM_Base_Stop>

}
 800a5d0:	bf00      	nop
 800a5d2:	bd80      	pop	{r7, pc}
 800a5d4:	20002454 	.word	0x20002454
 800a5d8:	20000af0 	.word	0x20000af0
 800a5dc:	20001348 	.word	0x20001348
 800a5e0:	200013c8 	.word	0x200013c8

0800a5e4 <Clear_Buffer>:

void  Clear_Buffer(uint8_t *buffer,uint32_t size)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b082      	sub	sp, #8
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
 800a5ec:	6039      	str	r1, [r7, #0]
	memset(buffer,0,size);
 800a5ee:	683a      	ldr	r2, [r7, #0]
 800a5f0:	2100      	movs	r1, #0
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f006 f829 	bl	801064a <memset>
}
 800a5f8:	bf00      	nop
 800a5fa:	3708      	adds	r7, #8
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	bd80      	pop	{r7, pc}

0800a600 <is_valid>:

uint8_t is_valid(char* nmeamsg)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b088      	sub	sp, #32
 800a604:	af00      	add	r7, sp, #0
 800a606:	6078      	str	r0, [r7, #4]
	uint8_t flag = 0;
 800a608:	2300      	movs	r3, #0
 800a60a:	77fb      	strb	r3, [r7, #31]

	char msg[4] = {0};
 800a60c:	2300      	movs	r3, #0
 800a60e:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 3; ++i)
 800a610:	2300      	movs	r3, #0
 800a612:	61bb      	str	r3, [r7, #24]
 800a614:	e00d      	b.n	800a632 <is_valid+0x32>
	{
		msg[i] = *(nmeamsg+2+i);
 800a616:	69bb      	ldr	r3, [r7, #24]
 800a618:	3302      	adds	r3, #2
 800a61a:	687a      	ldr	r2, [r7, #4]
 800a61c:	4413      	add	r3, r2
 800a61e:	7819      	ldrb	r1, [r3, #0]
 800a620:	f107 020c 	add.w	r2, r7, #12
 800a624:	69bb      	ldr	r3, [r7, #24]
 800a626:	4413      	add	r3, r2
 800a628:	460a      	mov	r2, r1
 800a62a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; ++i)
 800a62c:	69bb      	ldr	r3, [r7, #24]
 800a62e:	3301      	adds	r3, #1
 800a630:	61bb      	str	r3, [r7, #24]
 800a632:	69bb      	ldr	r3, [r7, #24]
 800a634:	2b02      	cmp	r3, #2
 800a636:	ddee      	ble.n	800a616 <is_valid+0x16>
	}
	if((strcmp((char*)msg,"GLL") != 0))
 800a638:	f107 030c 	add.w	r3, r7, #12
 800a63c:	492c      	ldr	r1, [pc, #176]	; (800a6f0 <is_valid+0xf0>)
 800a63e:	4618      	mov	r0, r3
 800a640:	f7f5 fdc6 	bl	80001d0 <strcmp>
 800a644:	4603      	mov	r3, r0
 800a646:	2b00      	cmp	r3, #0
 800a648:	d019      	beq.n	800a67e <is_valid+0x7e>
	{

		if (strcmp((char*)msg,"ZDA") != 0)
 800a64a:	f107 030c 	add.w	r3, r7, #12
 800a64e:	4929      	ldr	r1, [pc, #164]	; (800a6f4 <is_valid+0xf4>)
 800a650:	4618      	mov	r0, r3
 800a652:	f7f5 fdbd 	bl	80001d0 <strcmp>
 800a656:	4603      	mov	r3, r0
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d00d      	beq.n	800a678 <is_valid+0x78>
		{
			if(strcmp((char*)msg,"GSA") != 0)
 800a65c:	f107 030c 	add.w	r3, r7, #12
 800a660:	4925      	ldr	r1, [pc, #148]	; (800a6f8 <is_valid+0xf8>)
 800a662:	4618      	mov	r0, r3
 800a664:	f7f5 fdb4 	bl	80001d0 <strcmp>
 800a668:	4603      	mov	r3, r0
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d001      	beq.n	800a672 <is_valid+0x72>
			{
				return -1;
 800a66e:	23ff      	movs	r3, #255	; 0xff
 800a670:	e039      	b.n	800a6e6 <is_valid+0xe6>
			}
			else
			{
				flag = 2;
 800a672:	2302      	movs	r3, #2
 800a674:	77fb      	strb	r3, [r7, #31]
 800a676:	e004      	b.n	800a682 <is_valid+0x82>
			}
		}else
		{
			flag = 3;
 800a678:	2303      	movs	r3, #3
 800a67a:	77fb      	strb	r3, [r7, #31]
 800a67c:	e001      	b.n	800a682 <is_valid+0x82>
		}

	}
	else
	{
		flag = 1;
 800a67e:	2301      	movs	r3, #1
 800a680:	77fb      	strb	r3, [r7, #31]
	}
	/* check sum */
	uint16_t checksum = 0;
 800a682:	2300      	movs	r3, #0
 800a684:	82fb      	strh	r3, [r7, #22]
	while(*nmeamsg != '*')
 800a686:	e008      	b.n	800a69a <is_valid+0x9a>
	{
		checksum^= *nmeamsg;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	781b      	ldrb	r3, [r3, #0]
 800a68c:	b29a      	uxth	r2, r3
 800a68e:	8afb      	ldrh	r3, [r7, #22]
 800a690:	4053      	eors	r3, r2
 800a692:	82fb      	strh	r3, [r7, #22]
		nmeamsg++;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	3301      	adds	r3, #1
 800a698:	607b      	str	r3, [r7, #4]
	while(*nmeamsg != '*')
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	781b      	ldrb	r3, [r3, #0]
 800a69e:	2b2a      	cmp	r3, #42	; 0x2a
 800a6a0:	d1f2      	bne.n	800a688 <is_valid+0x88>
	}
	uint8_t h = char_to_hex(*(++nmeamsg))*16;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	3301      	adds	r3, #1
 800a6a6:	607b      	str	r3, [r7, #4]
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	781b      	ldrb	r3, [r3, #0]
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	f000 f825 	bl	800a6fc <char_to_hex>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	011b      	lsls	r3, r3, #4
 800a6b6:	757b      	strb	r3, [r7, #21]
	uint8_t l = char_to_hex(*(++nmeamsg));
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	3301      	adds	r3, #1
 800a6bc:	607b      	str	r3, [r7, #4]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	f000 f81a 	bl	800a6fc <char_to_hex>
 800a6c8:	4603      	mov	r3, r0
 800a6ca:	753b      	strb	r3, [r7, #20]
	uint16_t checkbyte= h+l;
 800a6cc:	7d7b      	ldrb	r3, [r7, #21]
 800a6ce:	b29a      	uxth	r2, r3
 800a6d0:	7d3b      	ldrb	r3, [r7, #20]
 800a6d2:	b29b      	uxth	r3, r3
 800a6d4:	4413      	add	r3, r2
 800a6d6:	827b      	strh	r3, [r7, #18]

	if(!(checksum == checkbyte))
 800a6d8:	8afa      	ldrh	r2, [r7, #22]
 800a6da:	8a7b      	ldrh	r3, [r7, #18]
 800a6dc:	429a      	cmp	r2, r3
 800a6de:	d001      	beq.n	800a6e4 <is_valid+0xe4>
	{
		return -1;
 800a6e0:	23ff      	movs	r3, #255	; 0xff
 800a6e2:	e000      	b.n	800a6e6 <is_valid+0xe6>
	}

	return flag;
 800a6e4:	7ffb      	ldrb	r3, [r7, #31]
}
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	3720      	adds	r7, #32
 800a6ea:	46bd      	mov	sp, r7
 800a6ec:	bd80      	pop	{r7, pc}
 800a6ee:	bf00      	nop
 800a6f0:	080190f8 	.word	0x080190f8
 800a6f4:	080190fc 	.word	0x080190fc
 800a6f8:	08019100 	.word	0x08019100

0800a6fc <char_to_hex>:
/*
 * Flag keeps track of successful coordinate retrievals
 */

uint8_t char_to_hex(char c)
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	b083      	sub	sp, #12
 800a700:	af00      	add	r7, sp, #0
 800a702:	4603      	mov	r3, r0
 800a704:	71fb      	strb	r3, [r7, #7]
	if(c == '\0')
 800a706:	79fb      	ldrb	r3, [r7, #7]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d101      	bne.n	800a710 <char_to_hex+0x14>
	{
		return 0;
 800a70c:	2300      	movs	r3, #0
 800a70e:	e01e      	b.n	800a74e <char_to_hex+0x52>
	}
	if ((c >='0') &&(c <='9'))
 800a710:	79fb      	ldrb	r3, [r7, #7]
 800a712:	2b2f      	cmp	r3, #47	; 0x2f
 800a714:	d906      	bls.n	800a724 <char_to_hex+0x28>
 800a716:	79fb      	ldrb	r3, [r7, #7]
 800a718:	2b39      	cmp	r3, #57	; 0x39
 800a71a:	d803      	bhi.n	800a724 <char_to_hex+0x28>
	{
		return (uint8_t)c - 48;
 800a71c:	79fb      	ldrb	r3, [r7, #7]
 800a71e:	3b30      	subs	r3, #48	; 0x30
 800a720:	b2db      	uxtb	r3, r3
 800a722:	e014      	b.n	800a74e <char_to_hex+0x52>
	}
	if((c >='a') &&(c <='f'))
 800a724:	79fb      	ldrb	r3, [r7, #7]
 800a726:	2b60      	cmp	r3, #96	; 0x60
 800a728:	d906      	bls.n	800a738 <char_to_hex+0x3c>
 800a72a:	79fb      	ldrb	r3, [r7, #7]
 800a72c:	2b66      	cmp	r3, #102	; 0x66
 800a72e:	d803      	bhi.n	800a738 <char_to_hex+0x3c>
	{
		return (uint8_t)c - 87;
 800a730:	79fb      	ldrb	r3, [r7, #7]
 800a732:	3b57      	subs	r3, #87	; 0x57
 800a734:	b2db      	uxtb	r3, r3
 800a736:	e00a      	b.n	800a74e <char_to_hex+0x52>
	}
	if((c >='A') &&(c <='F'))
 800a738:	79fb      	ldrb	r3, [r7, #7]
 800a73a:	2b40      	cmp	r3, #64	; 0x40
 800a73c:	d906      	bls.n	800a74c <char_to_hex+0x50>
 800a73e:	79fb      	ldrb	r3, [r7, #7]
 800a740:	2b46      	cmp	r3, #70	; 0x46
 800a742:	d803      	bhi.n	800a74c <char_to_hex+0x50>
	{
		return (uint8_t)c - 55;
 800a744:	79fb      	ldrb	r3, [r7, #7]
 800a746:	3b37      	subs	r3, #55	; 0x37
 800a748:	b2db      	uxtb	r3, r3
 800a74a:	e000      	b.n	800a74e <char_to_hex+0x52>
	}
	return -1; //invalid charachter
 800a74c:	23ff      	movs	r3, #255	; 0xff
}
 800a74e:	4618      	mov	r0, r3
 800a750:	370c      	adds	r7, #12
 800a752:	46bd      	mov	sp, r7
 800a754:	bc80      	pop	{r7}
 800a756:	4770      	bx	lr

0800a758 <parse_ZDA>:
 * Parser Functions:
 * Extract key data from NMEA message strings.
 */

uint8_t parse_ZDA(char* ZDAstring)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b088      	sub	sp, #32
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
	time_t t;
	struct tm *timepointer;

	t = time(NULL);
 800a760:	2000      	movs	r0, #0
 800a762:	f008 fa71 	bl	8012c48 <time>
 800a766:	4603      	mov	r3, r0
 800a768:	60fb      	str	r3, [r7, #12]
	timepointer = localtime(&t);
 800a76a:	f107 030c 	add.w	r3, r7, #12
 800a76e:	4618      	mov	r0, r3
 800a770:	f005 fc4c 	bl	801000c <localtime>
 800a774:	61b8      	str	r0, [r7, #24]
	/* Get UTC time*/
	while(*ZDAstring++ != ',');
 800a776:	bf00      	nop
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	1c5a      	adds	r2, r3, #1
 800a77c:	607a      	str	r2, [r7, #4]
 800a77e:	781b      	ldrb	r3, [r3, #0]
 800a780:	2b2c      	cmp	r3, #44	; 0x2c
 800a782:	d1f9      	bne.n	800a778 <parse_ZDA+0x20>
	char* temp = ZDAstring++;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	1c5a      	adds	r2, r3, #1
 800a788:	607a      	str	r2, [r7, #4]
 800a78a:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < strlen(ZDAstring); ++i)
 800a78c:	2300      	movs	r3, #0
 800a78e:	61fb      	str	r3, [r7, #28]
 800a790:	e011      	b.n	800a7b6 <parse_ZDA+0x5e>
	{
		if ((ZDAstring[i]==',')&&(ZDAstring[i+1] == ','))
 800a792:	69fb      	ldr	r3, [r7, #28]
 800a794:	687a      	ldr	r2, [r7, #4]
 800a796:	4413      	add	r3, r2
 800a798:	781b      	ldrb	r3, [r3, #0]
 800a79a:	2b2c      	cmp	r3, #44	; 0x2c
 800a79c:	d108      	bne.n	800a7b0 <parse_ZDA+0x58>
 800a79e:	69fb      	ldr	r3, [r7, #28]
 800a7a0:	3301      	adds	r3, #1
 800a7a2:	687a      	ldr	r2, [r7, #4]
 800a7a4:	4413      	add	r3, r2
 800a7a6:	781b      	ldrb	r3, [r3, #0]
 800a7a8:	2b2c      	cmp	r3, #44	; 0x2c
 800a7aa:	d101      	bne.n	800a7b0 <parse_ZDA+0x58>
		{
			/* Data is invalid*/
			return -1;
 800a7ac:	23ff      	movs	r3, #255	; 0xff
 800a7ae:	e094      	b.n	800a8da <parse_ZDA+0x182>
	for (int i = 0; i < strlen(ZDAstring); ++i)
 800a7b0:	69fb      	ldr	r3, [r7, #28]
 800a7b2:	3301      	adds	r3, #1
 800a7b4:	61fb      	str	r3, [r7, #28]
 800a7b6:	6878      	ldr	r0, [r7, #4]
 800a7b8:	f7f5 fd14 	bl	80001e4 <strlen>
 800a7bc:	4602      	mov	r2, r0
 800a7be:	69fb      	ldr	r3, [r7, #28]
 800a7c0:	429a      	cmp	r2, r3
 800a7c2:	d8e6      	bhi.n	800a792 <parse_ZDA+0x3a>
		}
	}
	timepointer->tm_hour = (temp[0]-48)*10+ (temp[1]-48)+2;
 800a7c4:	697b      	ldr	r3, [r7, #20]
 800a7c6:	781b      	ldrb	r3, [r3, #0]
 800a7c8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a7cc:	4613      	mov	r3, r2
 800a7ce:	009b      	lsls	r3, r3, #2
 800a7d0:	4413      	add	r3, r2
 800a7d2:	005b      	lsls	r3, r3, #1
 800a7d4:	461a      	mov	r2, r3
 800a7d6:	697b      	ldr	r3, [r7, #20]
 800a7d8:	3301      	adds	r3, #1
 800a7da:	781b      	ldrb	r3, [r3, #0]
 800a7dc:	3b30      	subs	r3, #48	; 0x30
 800a7de:	4413      	add	r3, r2
 800a7e0:	1c9a      	adds	r2, r3, #2
 800a7e2:	69bb      	ldr	r3, [r7, #24]
 800a7e4:	609a      	str	r2, [r3, #8]
	timepointer->tm_min = (temp[2]-48)*10+ (temp[3]-48)-1;
 800a7e6:	697b      	ldr	r3, [r7, #20]
 800a7e8:	3302      	adds	r3, #2
 800a7ea:	781b      	ldrb	r3, [r3, #0]
 800a7ec:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a7f0:	4613      	mov	r3, r2
 800a7f2:	009b      	lsls	r3, r3, #2
 800a7f4:	4413      	add	r3, r2
 800a7f6:	005b      	lsls	r3, r3, #1
 800a7f8:	461a      	mov	r2, r3
 800a7fa:	697b      	ldr	r3, [r7, #20]
 800a7fc:	3303      	adds	r3, #3
 800a7fe:	781b      	ldrb	r3, [r3, #0]
 800a800:	3b30      	subs	r3, #48	; 0x30
 800a802:	4413      	add	r3, r2
 800a804:	1e5a      	subs	r2, r3, #1
 800a806:	69bb      	ldr	r3, [r7, #24]
 800a808:	605a      	str	r2, [r3, #4]
	timepointer->tm_sec = (temp[4]-48)*10+ (temp[5]-48) -1 ;
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	3304      	adds	r3, #4
 800a80e:	781b      	ldrb	r3, [r3, #0]
 800a810:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a814:	4613      	mov	r3, r2
 800a816:	009b      	lsls	r3, r3, #2
 800a818:	4413      	add	r3, r2
 800a81a:	005b      	lsls	r3, r3, #1
 800a81c:	461a      	mov	r2, r3
 800a81e:	697b      	ldr	r3, [r7, #20]
 800a820:	3305      	adds	r3, #5
 800a822:	781b      	ldrb	r3, [r3, #0]
 800a824:	3b30      	subs	r3, #48	; 0x30
 800a826:	4413      	add	r3, r2
 800a828:	1e5a      	subs	r2, r3, #1
 800a82a:	69bb      	ldr	r3, [r7, #24]
 800a82c:	601a      	str	r2, [r3, #0]
	while(*ZDAstring++ != ',');
 800a82e:	bf00      	nop
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	1c5a      	adds	r2, r3, #1
 800a834:	607a      	str	r2, [r7, #4]
 800a836:	781b      	ldrb	r3, [r3, #0]
 800a838:	2b2c      	cmp	r3, #44	; 0x2c
 800a83a:	d1f9      	bne.n	800a830 <parse_ZDA+0xd8>
	temp = ZDAstring;
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	617b      	str	r3, [r7, #20]
	timepointer->tm_mday = (temp[0]-48)*10+ (temp[1]-48);
 800a840:	697b      	ldr	r3, [r7, #20]
 800a842:	781b      	ldrb	r3, [r3, #0]
 800a844:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a848:	4613      	mov	r3, r2
 800a84a:	009b      	lsls	r3, r3, #2
 800a84c:	4413      	add	r3, r2
 800a84e:	005b      	lsls	r3, r3, #1
 800a850:	461a      	mov	r2, r3
 800a852:	697b      	ldr	r3, [r7, #20]
 800a854:	3301      	adds	r3, #1
 800a856:	781b      	ldrb	r3, [r3, #0]
 800a858:	3b30      	subs	r3, #48	; 0x30
 800a85a:	441a      	add	r2, r3
 800a85c:	69bb      	ldr	r3, [r7, #24]
 800a85e:	60da      	str	r2, [r3, #12]
	timepointer->tm_mon = (temp[3]-48)*10+ (temp[4]-48)-1;
 800a860:	697b      	ldr	r3, [r7, #20]
 800a862:	3303      	adds	r3, #3
 800a864:	781b      	ldrb	r3, [r3, #0]
 800a866:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a86a:	4613      	mov	r3, r2
 800a86c:	009b      	lsls	r3, r3, #2
 800a86e:	4413      	add	r3, r2
 800a870:	005b      	lsls	r3, r3, #1
 800a872:	461a      	mov	r2, r3
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	3304      	adds	r3, #4
 800a878:	781b      	ldrb	r3, [r3, #0]
 800a87a:	3b30      	subs	r3, #48	; 0x30
 800a87c:	4413      	add	r3, r2
 800a87e:	1e5a      	subs	r2, r3, #1
 800a880:	69bb      	ldr	r3, [r7, #24]
 800a882:	611a      	str	r2, [r3, #16]
	timepointer->tm_year = (temp[6]-48)*1000 +(temp[7]-48)*100 + (temp[8]-48)*10 +(temp[9]-48)-1900;
 800a884:	697b      	ldr	r3, [r7, #20]
 800a886:	3306      	adds	r3, #6
 800a888:	781b      	ldrb	r3, [r3, #0]
 800a88a:	3b30      	subs	r3, #48	; 0x30
 800a88c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a890:	fb02 f203 	mul.w	r2, r2, r3
 800a894:	697b      	ldr	r3, [r7, #20]
 800a896:	3307      	adds	r3, #7
 800a898:	781b      	ldrb	r3, [r3, #0]
 800a89a:	3b30      	subs	r3, #48	; 0x30
 800a89c:	2164      	movs	r1, #100	; 0x64
 800a89e:	fb01 f303 	mul.w	r3, r1, r3
 800a8a2:	18d1      	adds	r1, r2, r3
 800a8a4:	697b      	ldr	r3, [r7, #20]
 800a8a6:	3308      	adds	r3, #8
 800a8a8:	781b      	ldrb	r3, [r3, #0]
 800a8aa:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a8ae:	4613      	mov	r3, r2
 800a8b0:	009b      	lsls	r3, r3, #2
 800a8b2:	4413      	add	r3, r2
 800a8b4:	005b      	lsls	r3, r3, #1
 800a8b6:	18ca      	adds	r2, r1, r3
 800a8b8:	697b      	ldr	r3, [r7, #20]
 800a8ba:	3309      	adds	r3, #9
 800a8bc:	781b      	ldrb	r3, [r3, #0]
 800a8be:	3b30      	subs	r3, #48	; 0x30
 800a8c0:	4413      	add	r3, r2
 800a8c2:	f2a3 726c 	subw	r2, r3, #1900	; 0x76c
 800a8c6:	69bb      	ldr	r3, [r7, #24]
 800a8c8:	615a      	str	r2, [r3, #20]
	time_t result;

	 result = mktime(timepointer);
 800a8ca:	69b8      	ldr	r0, [r7, #24]
 800a8cc:	f005 ffa6 	bl	801081c <mktime>
 800a8d0:	6138      	str	r0, [r7, #16]
	 eTime =  result;
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	4a03      	ldr	r2, [pc, #12]	; (800a8e4 <parse_ZDA+0x18c>)
 800a8d6:	6013      	str	r3, [r2, #0]
	return 0;
 800a8d8:	2300      	movs	r3, #0
}
 800a8da:	4618      	mov	r0, r3
 800a8dc:	3720      	adds	r7, #32
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bd80      	pop	{r7, pc}
 800a8e2:	bf00      	nop
 800a8e4:	20000aec 	.word	0x20000aec

0800a8e8 <Parse_GLL>:

uint8_t Parse_GLL(char* GLLstring)
{
 800a8e8:	b5b0      	push	{r4, r5, r7, lr}
 800a8ea:	b086      	sub	sp, #24
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
	/* Extract latitude*/
	uint8_t flag = 0;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	75fb      	strb	r3, [r7, #23]
	GLLstring+= 6;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	3306      	adds	r3, #6
 800a8f8:	607b      	str	r3, [r7, #4]
	char* temp = GLLstring;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	613b      	str	r3, [r7, #16]
	uint8_t count = 0;
 800a8fe:	2300      	movs	r3, #0
 800a900:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800a902:	e002      	b.n	800a90a <Parse_GLL+0x22>
	{
		count++;
 800a904:	7dbb      	ldrb	r3, [r7, #22]
 800a906:	3301      	adds	r3, #1
 800a908:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	1c5a      	adds	r2, r3, #1
 800a90e:	607a      	str	r2, [r7, #4]
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	2b2c      	cmp	r3, #44	; 0x2c
 800a914:	d1f6      	bne.n	800a904 <Parse_GLL+0x1c>
	}
	if((count > 0))
 800a916:	7dbb      	ldrb	r3, [r7, #22]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d02e      	beq.n	800a97a <Parse_GLL+0x92>
	{
		temp[count] = '\0';
 800a91c:	7dbb      	ldrb	r3, [r7, #22]
 800a91e:	693a      	ldr	r2, [r7, #16]
 800a920:	4413      	add	r3, r2
 800a922:	2200      	movs	r2, #0
 800a924:	701a      	strb	r2, [r3, #0]
		int8_t sign = 1 -2*( temp[++count] =='S');
 800a926:	7dbb      	ldrb	r3, [r7, #22]
 800a928:	3301      	adds	r3, #1
 800a92a:	75bb      	strb	r3, [r7, #22]
 800a92c:	7dbb      	ldrb	r3, [r7, #22]
 800a92e:	693a      	ldr	r2, [r7, #16]
 800a930:	4413      	add	r3, r2
 800a932:	781b      	ldrb	r3, [r3, #0]
 800a934:	2b53      	cmp	r3, #83	; 0x53
 800a936:	d102      	bne.n	800a93e <Parse_GLL+0x56>
 800a938:	f04f 33ff 	mov.w	r3, #4294967295
 800a93c:	e000      	b.n	800a940 <Parse_GLL+0x58>
 800a93e:	2301      	movs	r3, #1
 800a940:	73fb      	strb	r3, [r7, #15]
		GPS_coord.lat = sign*atof(temp);
 800a942:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a946:	4618      	mov	r0, r3
 800a948:	f7f5 fdfc 	bl	8000544 <__aeabi_i2d>
 800a94c:	4604      	mov	r4, r0
 800a94e:	460d      	mov	r5, r1
 800a950:	6938      	ldr	r0, [r7, #16]
 800a952:	f005 fb29 	bl	800ffa8 <atof>
 800a956:	4602      	mov	r2, r0
 800a958:	460b      	mov	r3, r1
 800a95a:	4620      	mov	r0, r4
 800a95c:	4629      	mov	r1, r5
 800a95e:	f7f5 fe57 	bl	8000610 <__aeabi_dmul>
 800a962:	4603      	mov	r3, r0
 800a964:	460c      	mov	r4, r1
 800a966:	4618      	mov	r0, r3
 800a968:	4621      	mov	r1, r4
 800a96a:	f7f6 f949 	bl	8000c00 <__aeabi_d2f>
 800a96e:	4602      	mov	r2, r0
 800a970:	4b28      	ldr	r3, [pc, #160]	; (800aa14 <Parse_GLL+0x12c>)
 800a972:	601a      	str	r2, [r3, #0]
		flag++;
 800a974:	7dfb      	ldrb	r3, [r7, #23]
 800a976:	3301      	adds	r3, #1
 800a978:	75fb      	strb	r3, [r7, #23]
	}

	/* Extract longitude */
	while(*GLLstring++ !=',');
 800a97a:	bf00      	nop
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	1c5a      	adds	r2, r3, #1
 800a980:	607a      	str	r2, [r7, #4]
 800a982:	781b      	ldrb	r3, [r3, #0]
 800a984:	2b2c      	cmp	r3, #44	; 0x2c
 800a986:	d1f9      	bne.n	800a97c <Parse_GLL+0x94>
	temp = GLLstring;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	613b      	str	r3, [r7, #16]
	count = 0;
 800a98c:	2300      	movs	r3, #0
 800a98e:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800a990:	e002      	b.n	800a998 <Parse_GLL+0xb0>
	{
			count++;
 800a992:	7dbb      	ldrb	r3, [r7, #22]
 800a994:	3301      	adds	r3, #1
 800a996:	75bb      	strb	r3, [r7, #22]
	while(*GLLstring++ != ',')
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	1c5a      	adds	r2, r3, #1
 800a99c:	607a      	str	r2, [r7, #4]
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	2b2c      	cmp	r3, #44	; 0x2c
 800a9a2:	d1f6      	bne.n	800a992 <Parse_GLL+0xaa>
	}
	if((count > 0))
 800a9a4:	7dbb      	ldrb	r3, [r7, #22]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d02e      	beq.n	800aa08 <Parse_GLL+0x120>
	{
			temp[count] = '\0';
 800a9aa:	7dbb      	ldrb	r3, [r7, #22]
 800a9ac:	693a      	ldr	r2, [r7, #16]
 800a9ae:	4413      	add	r3, r2
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	701a      	strb	r2, [r3, #0]
			int8_t sign = 1 -2*( temp[++count] =='W');
 800a9b4:	7dbb      	ldrb	r3, [r7, #22]
 800a9b6:	3301      	adds	r3, #1
 800a9b8:	75bb      	strb	r3, [r7, #22]
 800a9ba:	7dbb      	ldrb	r3, [r7, #22]
 800a9bc:	693a      	ldr	r2, [r7, #16]
 800a9be:	4413      	add	r3, r2
 800a9c0:	781b      	ldrb	r3, [r3, #0]
 800a9c2:	2b57      	cmp	r3, #87	; 0x57
 800a9c4:	d102      	bne.n	800a9cc <Parse_GLL+0xe4>
 800a9c6:	f04f 33ff 	mov.w	r3, #4294967295
 800a9ca:	e000      	b.n	800a9ce <Parse_GLL+0xe6>
 800a9cc:	2301      	movs	r3, #1
 800a9ce:	73bb      	strb	r3, [r7, #14]
			GPS_coord.longi = sign*atof(temp);
 800a9d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a9d4:	4618      	mov	r0, r3
 800a9d6:	f7f5 fdb5 	bl	8000544 <__aeabi_i2d>
 800a9da:	4604      	mov	r4, r0
 800a9dc:	460d      	mov	r5, r1
 800a9de:	6938      	ldr	r0, [r7, #16]
 800a9e0:	f005 fae2 	bl	800ffa8 <atof>
 800a9e4:	4602      	mov	r2, r0
 800a9e6:	460b      	mov	r3, r1
 800a9e8:	4620      	mov	r0, r4
 800a9ea:	4629      	mov	r1, r5
 800a9ec:	f7f5 fe10 	bl	8000610 <__aeabi_dmul>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	460c      	mov	r4, r1
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	4621      	mov	r1, r4
 800a9f8:	f7f6 f902 	bl	8000c00 <__aeabi_d2f>
 800a9fc:	4602      	mov	r2, r0
 800a9fe:	4b05      	ldr	r3, [pc, #20]	; (800aa14 <Parse_GLL+0x12c>)
 800aa00:	605a      	str	r2, [r3, #4]
			flag++;
 800aa02:	7dfb      	ldrb	r3, [r7, #23]
 800aa04:	3301      	adds	r3, #1
 800aa06:	75fb      	strb	r3, [r7, #23]

	}

return flag;
 800aa08:	7dfb      	ldrb	r3, [r7, #23]

}
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	3718      	adds	r7, #24
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	bdb0      	pop	{r4, r5, r7, pc}
 800aa12:	bf00      	nop
 800aa14:	20000af4 	.word	0x20000af4

0800aa18 <parse_GSA>:

uint8_t parse_GSA(char* GSA_string)
{
 800aa18:	b480      	push	{r7}
 800aa1a:	b089      	sub	sp, #36	; 0x24
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
	/* Isolate Dilation of Precisions*/
	uint8_t count = 0;
 800aa20:	2300      	movs	r3, #0
 800aa22:	77fb      	strb	r3, [r7, #31]
	char* t = GSA_string;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	61bb      	str	r3, [r7, #24]
	while(count < 2)
 800aa28:	e008      	b.n	800aa3c <parse_GSA+0x24>
	{
		if(*t++==',')count++;
 800aa2a:	69bb      	ldr	r3, [r7, #24]
 800aa2c:	1c5a      	adds	r2, r3, #1
 800aa2e:	61ba      	str	r2, [r7, #24]
 800aa30:	781b      	ldrb	r3, [r3, #0]
 800aa32:	2b2c      	cmp	r3, #44	; 0x2c
 800aa34:	d102      	bne.n	800aa3c <parse_GSA+0x24>
 800aa36:	7ffb      	ldrb	r3, [r7, #31]
 800aa38:	3301      	adds	r3, #1
 800aa3a:	77fb      	strb	r3, [r7, #31]
	while(count < 2)
 800aa3c:	7ffb      	ldrb	r3, [r7, #31]
 800aa3e:	2b01      	cmp	r3, #1
 800aa40:	d9f3      	bls.n	800aa2a <parse_GSA+0x12>
	}
	diag.fix_type = (*t++-48);
 800aa42:	69bb      	ldr	r3, [r7, #24]
 800aa44:	1c5a      	adds	r2, r3, #1
 800aa46:	61ba      	str	r2, [r7, #24]
 800aa48:	781b      	ldrb	r3, [r3, #0]
 800aa4a:	3b30      	subs	r3, #48	; 0x30
 800aa4c:	b2da      	uxtb	r2, r3
 800aa4e:	4b45      	ldr	r3, [pc, #276]	; (800ab64 <parse_GSA+0x14c>)
 800aa50:	71da      	strb	r2, [r3, #7]

	//field 3 - 15 indicate satelites
	uint8_t numsats = 0;
 800aa52:	2300      	movs	r3, #0
 800aa54:	75fb      	strb	r3, [r7, #23]
	uint8_t numfields = 0;
 800aa56:	2300      	movs	r3, #0
 800aa58:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 800aa5a:	e015      	b.n	800aa88 <parse_GSA+0x70>
	{
		uint8_t count = 0;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	757b      	strb	r3, [r7, #21]
		while(*++t !=',')count++;
 800aa60:	e002      	b.n	800aa68 <parse_GSA+0x50>
 800aa62:	7d7b      	ldrb	r3, [r7, #21]
 800aa64:	3301      	adds	r3, #1
 800aa66:	757b      	strb	r3, [r7, #21]
 800aa68:	69bb      	ldr	r3, [r7, #24]
 800aa6a:	3301      	adds	r3, #1
 800aa6c:	61bb      	str	r3, [r7, #24]
 800aa6e:	69bb      	ldr	r3, [r7, #24]
 800aa70:	781b      	ldrb	r3, [r3, #0]
 800aa72:	2b2c      	cmp	r3, #44	; 0x2c
 800aa74:	d1f5      	bne.n	800aa62 <parse_GSA+0x4a>
		if(count > 0)
 800aa76:	7d7b      	ldrb	r3, [r7, #21]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d002      	beq.n	800aa82 <parse_GSA+0x6a>
		{
			numsats++;
 800aa7c:	7dfb      	ldrb	r3, [r7, #23]
 800aa7e:	3301      	adds	r3, #1
 800aa80:	75fb      	strb	r3, [r7, #23]
		}
		numfields++;
 800aa82:	7dbb      	ldrb	r3, [r7, #22]
 800aa84:	3301      	adds	r3, #1
 800aa86:	75bb      	strb	r3, [r7, #22]
	while(numfields < 12)
 800aa88:	7dbb      	ldrb	r3, [r7, #22]
 800aa8a:	2b0b      	cmp	r3, #11
 800aa8c:	d9e6      	bls.n	800aa5c <parse_GSA+0x44>

	}
	diag.num_sats = numsats;
 800aa8e:	4a35      	ldr	r2, [pc, #212]	; (800ab64 <parse_GSA+0x14c>)
 800aa90:	7dfb      	ldrb	r3, [r7, #23]
 800aa92:	7193      	strb	r3, [r2, #6]
	DOP_t dop[3] = {0};
 800aa94:	f107 0308 	add.w	r3, r7, #8
 800aa98:	2200      	movs	r2, #0
 800aa9a:	601a      	str	r2, [r3, #0]
 800aa9c:	809a      	strh	r2, [r3, #4]
	for (int i = 0; i < 3; ++i)
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	613b      	str	r3, [r7, #16]
 800aaa2:	e043      	b.n	800ab2c <parse_GSA+0x114>
	{
		//get digit
		while(*++t != '.')
		{
			dop[i].digit = dop[i].digit*10 +(*t-48);
 800aaa4:	693b      	ldr	r3, [r7, #16]
 800aaa6:	005b      	lsls	r3, r3, #1
 800aaa8:	f107 0220 	add.w	r2, r7, #32
 800aaac:	4413      	add	r3, r2
 800aaae:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800aab2:	461a      	mov	r2, r3
 800aab4:	0092      	lsls	r2, r2, #2
 800aab6:	4413      	add	r3, r2
 800aab8:	005b      	lsls	r3, r3, #1
 800aaba:	b2da      	uxtb	r2, r3
 800aabc:	69bb      	ldr	r3, [r7, #24]
 800aabe:	781b      	ldrb	r3, [r3, #0]
 800aac0:	4413      	add	r3, r2
 800aac2:	b2db      	uxtb	r3, r3
 800aac4:	3b30      	subs	r3, #48	; 0x30
 800aac6:	b2da      	uxtb	r2, r3
 800aac8:	693b      	ldr	r3, [r7, #16]
 800aaca:	005b      	lsls	r3, r3, #1
 800aacc:	f107 0120 	add.w	r1, r7, #32
 800aad0:	440b      	add	r3, r1
 800aad2:	f803 2c18 	strb.w	r2, [r3, #-24]
		while(*++t != '.')
 800aad6:	69bb      	ldr	r3, [r7, #24]
 800aad8:	3301      	adds	r3, #1
 800aada:	61bb      	str	r3, [r7, #24]
 800aadc:	69bb      	ldr	r3, [r7, #24]
 800aade:	781b      	ldrb	r3, [r3, #0]
 800aae0:	2b2e      	cmp	r3, #46	; 0x2e
 800aae2:	d1df      	bne.n	800aaa4 <parse_GSA+0x8c>
		}
		while(*++t != ',')
 800aae4:	e018      	b.n	800ab18 <parse_GSA+0x100>
		{
			dop[i].precision = dop[i].precision*10+(*t-48);
 800aae6:	693b      	ldr	r3, [r7, #16]
 800aae8:	005b      	lsls	r3, r3, #1
 800aaea:	f107 0220 	add.w	r2, r7, #32
 800aaee:	4413      	add	r3, r2
 800aaf0:	f813 3c17 	ldrb.w	r3, [r3, #-23]
 800aaf4:	461a      	mov	r2, r3
 800aaf6:	0092      	lsls	r2, r2, #2
 800aaf8:	4413      	add	r3, r2
 800aafa:	005b      	lsls	r3, r3, #1
 800aafc:	b2da      	uxtb	r2, r3
 800aafe:	69bb      	ldr	r3, [r7, #24]
 800ab00:	781b      	ldrb	r3, [r3, #0]
 800ab02:	4413      	add	r3, r2
 800ab04:	b2db      	uxtb	r3, r3
 800ab06:	3b30      	subs	r3, #48	; 0x30
 800ab08:	b2da      	uxtb	r2, r3
 800ab0a:	693b      	ldr	r3, [r7, #16]
 800ab0c:	005b      	lsls	r3, r3, #1
 800ab0e:	f107 0120 	add.w	r1, r7, #32
 800ab12:	440b      	add	r3, r1
 800ab14:	f803 2c17 	strb.w	r2, [r3, #-23]
		while(*++t != ',')
 800ab18:	69bb      	ldr	r3, [r7, #24]
 800ab1a:	3301      	adds	r3, #1
 800ab1c:	61bb      	str	r3, [r7, #24]
 800ab1e:	69bb      	ldr	r3, [r7, #24]
 800ab20:	781b      	ldrb	r3, [r3, #0]
 800ab22:	2b2c      	cmp	r3, #44	; 0x2c
 800ab24:	d1df      	bne.n	800aae6 <parse_GSA+0xce>
	for (int i = 0; i < 3; ++i)
 800ab26:	693b      	ldr	r3, [r7, #16]
 800ab28:	3301      	adds	r3, #1
 800ab2a:	613b      	str	r3, [r7, #16]
 800ab2c:	693b      	ldr	r3, [r7, #16]
 800ab2e:	2b02      	cmp	r3, #2
 800ab30:	ddd1      	ble.n	800aad6 <parse_GSA+0xbe>
	}
	/*
	 * If successful, add to diagnostic struct
	 *
	 */
diag.HDOP = dop[0];
 800ab32:	4b0c      	ldr	r3, [pc, #48]	; (800ab64 <parse_GSA+0x14c>)
 800ab34:	3302      	adds	r3, #2
 800ab36:	f107 0208 	add.w	r2, r7, #8
 800ab3a:	8812      	ldrh	r2, [r2, #0]
 800ab3c:	801a      	strh	r2, [r3, #0]
diag.PDOP = dop[1];
 800ab3e:	4b09      	ldr	r3, [pc, #36]	; (800ab64 <parse_GSA+0x14c>)
 800ab40:	461a      	mov	r2, r3
 800ab42:	f107 030a 	add.w	r3, r7, #10
 800ab46:	881b      	ldrh	r3, [r3, #0]
 800ab48:	8013      	strh	r3, [r2, #0]
diag.VDOP = dop[2];
 800ab4a:	4b06      	ldr	r3, [pc, #24]	; (800ab64 <parse_GSA+0x14c>)
 800ab4c:	3304      	adds	r3, #4
 800ab4e:	f107 020c 	add.w	r2, r7, #12
 800ab52:	8812      	ldrh	r2, [r2, #0]
 800ab54:	801a      	strh	r2, [r3, #0]
	return 0;
 800ab56:	2300      	movs	r3, #0
}
 800ab58:	4618      	mov	r0, r3
 800ab5a:	3724      	adds	r7, #36	; 0x24
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	bc80      	pop	{r7}
 800ab60:	4770      	bx	lr
 800ab62:	bf00      	nop
 800ab64:	20000ae0 	.word	0x20000ae0

0800ab68 <init_GPS>:

//================== 5. Peripheral Function Definitions ===============================

GPS_Init_msg_t init_GPS(GPS_Handle_Typedef *hgps)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b084      	sub	sp, #16
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
	if(MX_DMA_Init() != HAL_OK)  return GPS_Init_Periph_Config_Error;
 800ab70:	f7ff fc30 	bl	800a3d4 <MX_DMA_Init>
 800ab74:	4603      	mov	r3, r0
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d001      	beq.n	800ab7e <init_GPS+0x16>
 800ab7a:	2306      	movs	r3, #6
 800ab7c:	e07e      	b.n	800ac7c <init_GPS+0x114>
	if(MX_UART4_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 800ab7e:	f7ff fbf9 	bl	800a374 <MX_UART4_Init>
 800ab82:	4603      	mov	r3, r0
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d001      	beq.n	800ab8c <init_GPS+0x24>
 800ab88:	2306      	movs	r3, #6
 800ab8a:	e077      	b.n	800ac7c <init_GPS+0x114>
	if(MX_TIM2_Init() != HAL_OK) return GPS_Init_Periph_Config_Error;
 800ab8c:	f7ff fb3a 	bl	800a204 <MX_TIM2_Init>
 800ab90:	4603      	mov	r3, r0
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d001      	beq.n	800ab9a <init_GPS+0x32>
 800ab96:	2306      	movs	r3, #6
 800ab98:	e070      	b.n	800ac7c <init_GPS+0x114>

	/* attach handlers to gps instances*/
	hgps->gps_huart = &huart4;
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	4a39      	ldr	r2, [pc, #228]	; (800ac84 <init_GPS+0x11c>)
 800ab9e:	601a      	str	r2, [r3, #0]
	hgps->gps_htim  = &htim2;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	4a39      	ldr	r2, [pc, #228]	; (800ac88 <init_GPS+0x120>)
 800aba4:	609a      	str	r2, [r3, #8]
	hgps->gps_hdmamem = &hdma_memtomem_dma1_channel1;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	4a38      	ldr	r2, [pc, #224]	; (800ac8c <init_GPS+0x124>)
 800abaa:	605a      	str	r2, [r3, #4]

	/* Attach pointers to data buffer */
	hgps->GPS_Tx_Buffer = DMA_TX_Buffer;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	4a38      	ldr	r2, [pc, #224]	; (800ac90 <init_GPS+0x128>)
 800abb0:	611a      	str	r2, [r3, #16]
	hgps->GPS_Rx_Buffer = DMA_RX_Buffer;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	4a37      	ldr	r2, [pc, #220]	; (800ac94 <init_GPS+0x12c>)
 800abb6:	60da      	str	r2, [r3, #12]
	hgps->GPS_Mem_Buffer = GNSS_Buffer;
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	4a37      	ldr	r2, [pc, #220]	; (800ac98 <init_GPS+0x130>)
 800abbc:	615a      	str	r2, [r3, #20]

	//poll a byte to see if reciever online
	uint8_t test_byte;
	if(HAL_UART_Receive(hgps->gps_huart,&test_byte,1,250) != HAL_OK)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6818      	ldr	r0, [r3, #0]
 800abc2:	f107 010e 	add.w	r1, r7, #14
 800abc6:	23fa      	movs	r3, #250	; 0xfa
 800abc8:	2201      	movs	r2, #1
 800abca:	f7fc ffac 	bl	8007b26 <HAL_UART_Receive>
 800abce:	4603      	mov	r3, r0
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d001      	beq.n	800abd8 <init_GPS+0x70>
	{
		return GPS_Init_Offline_Error;
 800abd4:	2307      	movs	r3, #7
 800abd6:	e051      	b.n	800ac7c <init_GPS+0x114>
	}
	UBX_MSG_t GPS_Acknowledgement_State = UBX_Send_Ack(hgps);
 800abd8:	6878      	ldr	r0, [r7, #4]
 800abda:	f000 f947 	bl	800ae6c <UBX_Send_Ack>
 800abde:	4603      	mov	r3, r0
 800abe0:	73fb      	strb	r3, [r7, #15]
	if(GPS_Acknowledgement_State == UBX_ACK_ACK)
 800abe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800abe6:	2b01      	cmp	r3, #1
 800abe8:	d115      	bne.n	800ac16 <init_GPS+0xae>
	{
		Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	691b      	ldr	r3, [r3, #16]
 800abee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800abf2:	4618      	mov	r0, r3
 800abf4:	f7ff fcf6 	bl	800a5e4 <Clear_Buffer>
		Clear_Buffer(hgps->GPS_Mem_Buffer,GNSS_BUFFER_SIZE);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	695b      	ldr	r3, [r3, #20]
 800abfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ac00:	4618      	mov	r0, r3
 800ac02:	f7ff fcef 	bl	800a5e4 <Clear_Buffer>
		if( UBX_Configure_Baudrate(hgps) != UBX_ACK_ACK)
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	f000 fa7c 	bl	800b104 <UBX_Configure_Baudrate>
 800ac0c:	4603      	mov	r3, r0
 800ac0e:	2b01      	cmp	r3, #1
 800ac10:	d025      	beq.n	800ac5e <init_GPS+0xf6>
		{
			return GPS_Init_Baud_Config_Error;
 800ac12:	2303      	movs	r3, #3
 800ac14:	e032      	b.n	800ac7c <init_GPS+0x114>
		}

	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Rx)
 800ac16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ac1a:	f113 0f03 	cmn.w	r3, #3
 800ac1e:	d112      	bne.n	800ac46 <init_GPS+0xde>
		/*
		 * If Not recieving Ack-Ack on 115200, it could be possible that the device is
		 * already configured. change baud rate and try again
		 */
		//configure baud rate to 115200 and try again
		if(USART_Set_Baudrate(hgps,115200) == HAL_OK)
 800ac20:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f000 f8a7 	bl	800ad78 <USART_Set_Baudrate>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d104      	bne.n	800ac3a <init_GPS+0xd2>
		{
			GPS_Acknowledgement_State = UBX_Send_Ack(hgps);
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f000 f91b 	bl	800ae6c <UBX_Send_Ack>
 800ac36:	4603      	mov	r3, r0
 800ac38:	73fb      	strb	r3, [r7, #15]
		}
		if(GPS_Acknowledgement_State != UBX_ACK_ACK)
 800ac3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ac3e:	2b01      	cmp	r3, #1
 800ac40:	d00d      	beq.n	800ac5e <init_GPS+0xf6>
		{
			return GPS_Init_Ack_Error;
 800ac42:	2302      	movs	r3, #2
 800ac44:	e01a      	b.n	800ac7c <init_GPS+0x114>
		}


	}else if(GPS_Acknowledgement_State == UBX_TIMEOUT_Tx || GPS_Acknowledgement_State == UBX_ERROR)
 800ac46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ac4a:	f113 0f02 	cmn.w	r3, #2
 800ac4e:	d004      	beq.n	800ac5a <init_GPS+0xf2>
 800ac50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ac54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac58:	d101      	bne.n	800ac5e <init_GPS+0xf6>
	{
		return GPS_Init_Ack_Tx_Error;
 800ac5a:	2305      	movs	r3, #5
 800ac5c:	e00e      	b.n	800ac7c <init_GPS+0x114>
	}
	//configure message buffer
	if(GPS_Acknowledgement_State == UBX_ACK_NACK)
 800ac5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d101      	bne.n	800ac6a <init_GPS+0x102>
	{
		return GPS_Init_Ack_Error;
 800ac66:	2302      	movs	r3, #2
 800ac68:	e008      	b.n	800ac7c <init_GPS+0x114>
	}
	if( UBX_Configure_Messages(hgps) != UBX_OK )
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f000 fa94 	bl	800b198 <UBX_Configure_Messages>
 800ac70:	4603      	mov	r3, r0
 800ac72:	2b02      	cmp	r3, #2
 800ac74:	d001      	beq.n	800ac7a <init_GPS+0x112>
	{
		return GPS_Init_MSG_Config_Error;
 800ac76:	2304      	movs	r3, #4
 800ac78:	e000      	b.n	800ac7c <init_GPS+0x114>
	}
	return GPS_Init_OK;
 800ac7a:	2301      	movs	r3, #1
}
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	3710      	adds	r7, #16
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}
 800ac84:	20001348 	.word	0x20001348
 800ac88:	200013c8 	.word	0x200013c8
 800ac8c:	20000afc 	.word	0x20000afc
 800ac90:	20001c54 	.word	0x20001c54
 800ac94:	20000b48 	.word	0x20000b48
 800ac98:	20001408 	.word	0x20001408

0800ac9c <deinit_GPS>:

GPS_Init_msg_t deinit_GPS(GPS_Handle_Typedef* hgps)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	b082      	sub	sp, #8
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
	/* Deinit Timer */
	if(hgps->gps_htim->Instance != GPS_TIM_PORT)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	689b      	ldr	r3, [r3, #8]
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800acae:	d004      	beq.n	800acba <deinit_GPS+0x1e>
	{
		hgps->gps_htim->Instance = GPS_TIM_PORT;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	689b      	ldr	r3, [r3, #8]
 800acb4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800acb8:	601a      	str	r2, [r3, #0]
	}
	//Disable Timer
	HAL_TIM_Base_Stop_IT(hgps->gps_htim);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	689b      	ldr	r3, [r3, #8]
 800acbe:	4618      	mov	r0, r3
 800acc0:	f7fb fa1a 	bl	80060f8 <HAL_TIM_Base_Stop_IT>
	if(HAL_TIM_Base_DeInit(hgps->gps_htim) != HAL_OK)
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	689b      	ldr	r3, [r3, #8]
 800acc8:	4618      	mov	r0, r3
 800acca:	f7fb f991 	bl	8005ff0 <HAL_TIM_Base_DeInit>
 800acce:	4603      	mov	r3, r0
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d001      	beq.n	800acd8 <deinit_GPS+0x3c>
	{
		return GPS_Init_Periph_Config_Error;
 800acd4:	2306      	movs	r3, #6
 800acd6:	e046      	b.n	800ad66 <deinit_GPS+0xca>
	}
	//detach instance
	hgps->gps_htim = NULL;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	2200      	movs	r2, #0
 800acdc:	609a      	str	r2, [r3, #8]
	/* De init UART*/
	if(hgps->gps_huart->Instance != GPS_UART_PORT)
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	4a22      	ldr	r2, [pc, #136]	; (800ad70 <deinit_GPS+0xd4>)
 800ace6:	4293      	cmp	r3, r2
 800ace8:	d003      	beq.n	800acf2 <deinit_GPS+0x56>
	{
		hgps->gps_huart->Instance = GPS_UART_PORT;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	4a20      	ldr	r2, [pc, #128]	; (800ad70 <deinit_GPS+0xd4>)
 800acf0:	601a      	str	r2, [r3, #0]
	}
	if(HAL_UART_DeInit(hgps->gps_huart) != HAL_OK)
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	4618      	mov	r0, r3
 800acf8:	f7fc fe4d 	bl	8007996 <HAL_UART_DeInit>
 800acfc:	4603      	mov	r3, r0
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d001      	beq.n	800ad06 <deinit_GPS+0x6a>
	{
		return GPS_Init_Periph_Config_Error;
 800ad02:	2306      	movs	r3, #6
 800ad04:	e02f      	b.n	800ad66 <deinit_GPS+0xca>
	}
	hgps->gps_huart = NULL;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	601a      	str	r2, [r3, #0]
	/* De init DMA Memory Stream*/
	if(hgps->gps_hdmamem->Instance != DMA1_Channel1)
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	685b      	ldr	r3, [r3, #4]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	4a18      	ldr	r2, [pc, #96]	; (800ad74 <deinit_GPS+0xd8>)
 800ad14:	4293      	cmp	r3, r2
 800ad16:	d003      	beq.n	800ad20 <deinit_GPS+0x84>
	{
		hgps->gps_hdmamem->Instance = DMA1_Channel1;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	685b      	ldr	r3, [r3, #4]
 800ad1c:	4a15      	ldr	r2, [pc, #84]	; (800ad74 <deinit_GPS+0xd8>)
 800ad1e:	601a      	str	r2, [r3, #0]
	}
	if(HAL_DMA_DeInit(hgps->gps_hdmamem) != HAL_OK)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	685b      	ldr	r3, [r3, #4]
 800ad24:	4618      	mov	r0, r3
 800ad26:	f7f6 fef5 	bl	8001b14 <HAL_DMA_DeInit>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d001      	beq.n	800ad34 <deinit_GPS+0x98>
	{
		return GPS_Init_Periph_Config_Error;
 800ad30:	2306      	movs	r3, #6
 800ad32:	e018      	b.n	800ad66 <deinit_GPS+0xca>
	}
	hgps->gps_hdmamem = NULL;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2200      	movs	r2, #0
 800ad38:	605a      	str	r2, [r3, #4]

	/* Clear memory buffers*/
	Clear_Buffer(hgps->GPS_Rx_Buffer,DMA_RX_BUFFER_SIZE);
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	68db      	ldr	r3, [r3, #12]
 800ad3e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ad42:	4618      	mov	r0, r3
 800ad44:	f7ff fc4e 	bl	800a5e4 <Clear_Buffer>
	Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	691b      	ldr	r3, [r3, #16]
 800ad4c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ad50:	4618      	mov	r0, r3
 800ad52:	f7ff fc47 	bl	800a5e4 <Clear_Buffer>
	Clear_Buffer(hgps->GPS_Mem_Buffer,GNSS_BUFFER_SIZE);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	695b      	ldr	r3, [r3, #20]
 800ad5a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ad5e:	4618      	mov	r0, r3
 800ad60:	f7ff fc40 	bl	800a5e4 <Clear_Buffer>


	return GPS_Init_OK;
 800ad64:	2301      	movs	r3, #1
}
 800ad66:	4618      	mov	r0, r3
 800ad68:	3708      	adds	r7, #8
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}
 800ad6e:	bf00      	nop
 800ad70:	40004c00 	.word	0x40004c00
 800ad74:	40020008 	.word	0x40020008

0800ad78 <USART_Set_Baudrate>:

HAL_StatusTypeDef USART_Set_Baudrate(GPS_Handle_Typedef* hgps,uint32_t baud)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b084      	sub	sp, #16
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
 800ad80:	6039      	str	r1, [r7, #0]
	//disable UART peripheral and change baud rate
 	 hgps->gps_huart->Instance->CR1 &= ~USART_CR1_UE;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	687a      	ldr	r2, [r7, #4]
 800ad8a:	6812      	ldr	r2, [r2, #0]
 800ad8c:	6812      	ldr	r2, [r2, #0]
 800ad8e:	6812      	ldr	r2, [r2, #0]
 800ad90:	f022 0201 	bic.w	r2, r2, #1
 800ad94:	601a      	str	r2, [r3, #0]
 	 hgps->gps_huart->Init.BaudRate = baud;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	683a      	ldr	r2, [r7, #0]
 800ad9c:	605a      	str	r2, [r3, #4]
	 if(HAL_UART_Init(hgps->gps_huart) != HAL_OK)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4618      	mov	r0, r3
 800ada4:	f7fc fda9 	bl	80078fa <HAL_UART_Init>
 800ada8:	4603      	mov	r3, r0
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d001      	beq.n	800adb2 <USART_Set_Baudrate+0x3a>
	 {
		return HAL_ERROR;
 800adae:	2301      	movs	r3, #1
 800adb0:	e056      	b.n	800ae60 <USART_Set_Baudrate+0xe8>
	 }
	 hgps->gps_huart->Instance->CR1 |= USART_CR1_UE;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	687a      	ldr	r2, [r7, #4]
 800adba:	6812      	ldr	r2, [r2, #0]
 800adbc:	6812      	ldr	r2, [r2, #0]
 800adbe:	6812      	ldr	r2, [r2, #0]
 800adc0:	f042 0201 	orr.w	r2, r2, #1
 800adc4:	601a      	str	r2, [r3, #0]
	 //clear all errors
	 //clear framing error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_FE) == SET)
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	69db      	ldr	r3, [r3, #28]
 800adce:	f003 0302 	and.w	r3, r3, #2
 800add2:	2b02      	cmp	r3, #2
 800add4:	d104      	bne.n	800ade0 <USART_Set_Baudrate+0x68>
	 {
	 	__HAL_UART_CLEAR_FEFLAG(hgps->gps_huart);
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	2202      	movs	r2, #2
 800adde:	621a      	str	r2, [r3, #32]
	 }
	 //clear noise error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_NE) == SET)
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	69db      	ldr	r3, [r3, #28]
 800ade8:	f003 0304 	and.w	r3, r3, #4
 800adec:	2b04      	cmp	r3, #4
 800adee:	d104      	bne.n	800adfa <USART_Set_Baudrate+0x82>
	 {
	 	__HAL_UART_CLEAR_NEFLAG(hgps->gps_huart);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	2204      	movs	r2, #4
 800adf8:	621a      	str	r2, [r3, #32]
	 }
	 //clear overun error
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_ORE) == SET)
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	69db      	ldr	r3, [r3, #28]
 800ae02:	f003 0308 	and.w	r3, r3, #8
 800ae06:	2b08      	cmp	r3, #8
 800ae08:	d10a      	bne.n	800ae20 <USART_Set_Baudrate+0xa8>
	 {
	 	uint8_t temp = hgps->gps_huart->Instance->RDR;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ae12:	b29b      	uxth	r3, r3
 800ae14:	73fb      	strb	r3, [r7, #15]
	 	(void)temp;
	 	__HAL_UART_CLEAR_OREFLAG(hgps->gps_huart);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	2208      	movs	r2, #8
 800ae1e:	621a      	str	r2, [r3, #32]
	 }
	 //clear parity errors
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_PE) == SET)
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	69db      	ldr	r3, [r3, #28]
 800ae28:	f003 0301 	and.w	r3, r3, #1
 800ae2c:	2b01      	cmp	r3, #1
 800ae2e:	d104      	bne.n	800ae3a <USART_Set_Baudrate+0xc2>
	 {
	 	__HAL_UART_CLEAR_PEFLAG(hgps->gps_huart);
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	2201      	movs	r2, #1
 800ae38:	621a      	str	r2, [r3, #32]
	 }
	 //clear hanging idle flag
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_IDLE) == SET)
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	69db      	ldr	r3, [r3, #28]
 800ae42:	f003 0310 	and.w	r3, r3, #16
 800ae46:	2b10      	cmp	r3, #16
 800ae48:	d104      	bne.n	800ae54 <USART_Set_Baudrate+0xdc>
	 {
	  	__HAL_UART_CLEAR_IDLEFLAG(hgps->gps_huart);
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	2210      	movs	r2, #16
 800ae52:	621a      	str	r2, [r3, #32]
     }
	 //increase Timeout value to allow for longer waits
	 __HAL_TIM_SET_COMPARE(hgps->gps_htim,TIM_CHANNEL_1,576000);
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	689b      	ldr	r3, [r3, #8]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	4a03      	ldr	r2, [pc, #12]	; (800ae68 <USART_Set_Baudrate+0xf0>)
 800ae5c:	635a      	str	r2, [r3, #52]	; 0x34
	 return HAL_OK;
 800ae5e:	2300      	movs	r3, #0
}
 800ae60:	4618      	mov	r0, r3
 800ae62:	3710      	adds	r7, #16
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}
 800ae68:	0008ca00 	.word	0x0008ca00

0800ae6c <UBX_Send_Ack>:

//======================= 6. UBX Function Definitions =================================

UBX_MSG_t UBX_Send_Ack(GPS_Handle_Typedef *hgps)
{
 800ae6c:	b5b0      	push	{r4, r5, r7, lr}
 800ae6e:	b092      	sub	sp, #72	; 0x48
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]

	 uint8_t ubx_ack_string[] = {0xB5 ,0x62 ,0x06 ,0x09 ,0x0D ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0xFF ,0xFF ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x00 ,0x17 ,0x31 ,0xBF };
 800ae74:	4b9e      	ldr	r3, [pc, #632]	; (800b0f0 <UBX_Send_Ack+0x284>)
 800ae76:	f107 0414 	add.w	r4, r7, #20
 800ae7a:	461d      	mov	r5, r3
 800ae7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ae7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ae80:	e895 0003 	ldmia.w	r5, {r0, r1}
 800ae84:	6020      	str	r0, [r4, #0]
 800ae86:	3404      	adds	r4, #4
 800ae88:	7021      	strb	r1, [r4, #0]
	 int size = (sizeof(ubx_ack_string)/sizeof(*ubx_ack_string));
 800ae8a:	2315      	movs	r3, #21
 800ae8c:	63bb      	str	r3, [r7, #56]	; 0x38
	 for (int i = 0; i < size ; ++i)
 800ae8e:	2300      	movs	r3, #0
 800ae90:	647b      	str	r3, [r7, #68]	; 0x44
 800ae92:	e00c      	b.n	800aeae <UBX_Send_Ack+0x42>
	 {
	  	hgps->GPS_Tx_Buffer[i] = ubx_ack_string[i];
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	691a      	ldr	r2, [r3, #16]
 800ae98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ae9a:	4413      	add	r3, r2
 800ae9c:	f107 0114 	add.w	r1, r7, #20
 800aea0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aea2:	440a      	add	r2, r1
 800aea4:	7812      	ldrb	r2, [r2, #0]
 800aea6:	701a      	strb	r2, [r3, #0]
	 for (int i = 0; i < size ; ++i)
 800aea8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aeaa:	3301      	adds	r3, #1
 800aeac:	647b      	str	r3, [r7, #68]	; 0x44
 800aeae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aeb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	dbee      	blt.n	800ae94 <UBX_Send_Ack+0x28>
	 }
	 TX_Cplt = 0;
 800aeb6:	4b8f      	ldr	r3, [pc, #572]	; (800b0f4 <UBX_Send_Ack+0x288>)
 800aeb8:	2200      	movs	r2, #0
 800aeba:	701a      	strb	r2, [r3, #0]
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	69db      	ldr	r3, [r3, #28]
 800aec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aec8:	2b40      	cmp	r3, #64	; 0x40
 800aeca:	d104      	bne.n	800aed6 <UBX_Send_Ack+0x6a>
	 {
		 __HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	2240      	movs	r2, #64	; 0x40
 800aed4:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	687a      	ldr	r2, [r7, #4]
 800aede:	6812      	ldr	r2, [r2, #0]
 800aee0:	6812      	ldr	r2, [r2, #0]
 800aee2:	6812      	ldr	r2, [r2, #0]
 800aee4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aee8:	601a      	str	r2, [r3, #0]
	 if( HAL_UART_Transmit_DMA(hgps->gps_huart,hgps->GPS_Tx_Buffer, size) == HAL_OK)
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6818      	ldr	r0, [r3, #0]
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	691b      	ldr	r3, [r3, #16]
 800aef2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aef4:	b292      	uxth	r2, r2
 800aef6:	4619      	mov	r1, r3
 800aef8:	f7fc fee2 	bl	8007cc0 <HAL_UART_Transmit_DMA>
 800aefc:	4603      	mov	r3, r0
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d14c      	bne.n	800af9c <UBX_Send_Ack+0x130>
	 {
	  //begin DMA Reception
	 while(TX_Cplt != SET);
 800af02:	bf00      	nop
 800af04:	4b7b      	ldr	r3, [pc, #492]	; (800b0f4 <UBX_Send_Ack+0x288>)
 800af06:	781b      	ldrb	r3, [r3, #0]
 800af08:	2b01      	cmp	r3, #1
 800af0a:	d1fb      	bne.n	800af04 <UBX_Send_Ack+0x98>
	 TX_Cplt = 0; //clear flag
 800af0c:	4b79      	ldr	r3, [pc, #484]	; (800b0f4 <UBX_Send_Ack+0x288>)
 800af0e:	2200      	movs	r2, #0
 800af10:	701a      	strb	r2, [r3, #0]
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	687a      	ldr	r2, [r7, #4]
 800af1a:	6812      	ldr	r2, [r2, #0]
 800af1c:	6812      	ldr	r2, [r2, #0]
 800af1e:	6812      	ldr	r2, [r2, #0]
 800af20:	f042 0210 	orr.w	r2, r2, #16
 800af24:	601a      	str	r2, [r3, #0]
	 __HAL_DMA_ENABLE_IT(hgps->gps_huart->hdmarx, DMA_IT_TC);
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	687a      	ldr	r2, [r7, #4]
 800af30:	6812      	ldr	r2, [r2, #0]
 800af32:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800af34:	6812      	ldr	r2, [r2, #0]
 800af36:	6812      	ldr	r2, [r2, #0]
 800af38:	f042 0202 	orr.w	r2, r2, #2
 800af3c:	601a      	str	r2, [r3, #0]
	 if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1) == SET)
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	689b      	ldr	r3, [r3, #8]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	691b      	ldr	r3, [r3, #16]
 800af46:	f003 0302 	and.w	r3, r3, #2
 800af4a:	2b02      	cmp	r3, #2
 800af4c:	d105      	bne.n	800af5a <UBX_Send_Ack+0xee>
	 {
		 __HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	689b      	ldr	r3, [r3, #8]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	f06f 0202 	mvn.w	r2, #2
 800af58:	611a      	str	r2, [r3, #16]
	 }
	 M2M_Txfer_Cplt = 0;
 800af5a:	4b67      	ldr	r3, [pc, #412]	; (800b0f8 <UBX_Send_Ack+0x28c>)
 800af5c:	2200      	movs	r2, #0
 800af5e:	701a      	strb	r2, [r3, #0]
	 HAL_UART_Receive_DMA(hgps->gps_huart,hgps->GPS_Rx_Buffer, DMA_RX_BUFFER_SIZE);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	6818      	ldr	r0, [r3, #0]
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	68db      	ldr	r3, [r3, #12]
 800af68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800af6c:	4619      	mov	r1, r3
 800af6e:	f7fc ff23 	bl	8007db8 <HAL_UART_Receive_DMA>

	 __HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	689b      	ldr	r3, [r3, #8]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	687a      	ldr	r2, [r7, #4]
 800af7a:	6892      	ldr	r2, [r2, #8]
 800af7c:	6812      	ldr	r2, [r2, #0]
 800af7e:	68d2      	ldr	r2, [r2, #12]
 800af80:	f042 0202 	orr.w	r2, r2, #2
 800af84:	60da      	str	r2, [r3, #12]
	 HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	689b      	ldr	r3, [r3, #8]
 800af8a:	2100      	movs	r1, #0
 800af8c:	4618      	mov	r0, r3
 800af8e:	f7fb f911 	bl	80061b4 <HAL_TIM_OC_Start_IT>
	 HAL_TIM_Base_Start_IT(hgps->gps_htim);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	689b      	ldr	r3, [r3, #8]
 800af96:	4618      	mov	r0, r3
 800af98:	f7fb f884 	bl	80060a4 <HAL_TIM_Base_Start_IT>
	 }
	 uint16_t time_1 = HAL_GetTick();
 800af9c:	f7f6 fb48 	bl	8001630 <HAL_GetTick>
 800afa0:	4603      	mov	r3, r0
 800afa2:	86fb      	strh	r3, [r7, #54]	; 0x36
	  while(M2M_Txfer_Cplt != SET)
 800afa4:	e024      	b.n	800aff0 <UBX_Send_Ack+0x184>
	  {
		  //TODO: SET DEVICE TO LOW POWER MODE WHILE DMA TRASNFER OCCURS
		  //Check for either receiver time out or peripheral timeout event
		  if(M2M_Txfer_Cplt == HAL_TIMEOUT)
 800afa6:	4b54      	ldr	r3, [pc, #336]	; (800b0f8 <UBX_Send_Ack+0x28c>)
 800afa8:	781b      	ldrb	r3, [r3, #0]
 800afaa:	2b03      	cmp	r3, #3
 800afac:	d108      	bne.n	800afc0 <UBX_Send_Ack+0x154>
		  {
			  TIM_IDLE_Timeout = RESET;
 800afae:	4b53      	ldr	r3, [pc, #332]	; (800b0fc <UBX_Send_Ack+0x290>)
 800afb0:	2200      	movs	r2, #0
 800afb2:	701a      	strb	r2, [r3, #0]
			  M2M_Txfer_Cplt = RESET;
 800afb4:	4b50      	ldr	r3, [pc, #320]	; (800b0f8 <UBX_Send_Ack+0x28c>)
 800afb6:	2200      	movs	r2, #0
 800afb8:	701a      	strb	r2, [r3, #0]
			  return UBX_TIMEOUT_Rx;
 800afba:	f06f 0302 	mvn.w	r3, #2
 800afbe:	e092      	b.n	800b0e6 <UBX_Send_Ack+0x27a>
		  }
		  if(TIM_IDLE_Timeout)
 800afc0:	4b4e      	ldr	r3, [pc, #312]	; (800b0fc <UBX_Send_Ack+0x290>)
 800afc2:	781b      	ldrb	r3, [r3, #0]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d013      	beq.n	800aff0 <UBX_Send_Ack+0x184>
		  {
			  uint16_t timeout = HAL_GetTick() - time_1;
 800afc8:	f7f6 fb32 	bl	8001630 <HAL_GetTick>
 800afcc:	4603      	mov	r3, r0
 800afce:	b29a      	uxth	r2, r3
 800afd0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800afd2:	1ad3      	subs	r3, r2, r3
 800afd4:	86bb      	strh	r3, [r7, #52]	; 0x34
			  if(timeout > 300)
 800afd6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800afd8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800afdc:	d908      	bls.n	800aff0 <UBX_Send_Ack+0x184>
			  {
				  TIM_IDLE_Timeout = RESET;
 800afde:	4b47      	ldr	r3, [pc, #284]	; (800b0fc <UBX_Send_Ack+0x290>)
 800afe0:	2200      	movs	r2, #0
 800afe2:	701a      	strb	r2, [r3, #0]
				  M2M_Txfer_Cplt = RESET;
 800afe4:	4b44      	ldr	r3, [pc, #272]	; (800b0f8 <UBX_Send_Ack+0x28c>)
 800afe6:	2200      	movs	r2, #0
 800afe8:	701a      	strb	r2, [r3, #0]
				  return UBX_TIMEOUT_Rx;
 800afea:	f06f 0302 	mvn.w	r3, #2
 800afee:	e07a      	b.n	800b0e6 <UBX_Send_Ack+0x27a>
	  while(M2M_Txfer_Cplt != SET)
 800aff0:	4b41      	ldr	r3, [pc, #260]	; (800b0f8 <UBX_Send_Ack+0x28c>)
 800aff2:	781b      	ldrb	r3, [r3, #0]
 800aff4:	2b01      	cmp	r3, #1
 800aff6:	d1d6      	bne.n	800afa6 <UBX_Send_Ack+0x13a>
			  }
		  }
	  }
	  M2M_Txfer_Cplt = RESET;
 800aff8:	4b3f      	ldr	r3, [pc, #252]	; (800b0f8 <UBX_Send_Ack+0x28c>)
 800affa:	2200      	movs	r2, #0
 800affc:	701a      	strb	r2, [r3, #0]
	  char val = (char) 0xB5;
 800affe:	23b5      	movs	r3, #181	; 0xb5
 800b000:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	  int index = (int)(strchr((char*)GNSS_Buffer,val))-(int)GNSS_Buffer;
 800b004:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b008:	4619      	mov	r1, r3
 800b00a:	483d      	ldr	r0, [pc, #244]	; (800b100 <UBX_Send_Ack+0x294>)
 800b00c:	f005 ff16 	bl	8010e3c <strchr>
 800b010:	4603      	mov	r3, r0
 800b012:	461a      	mov	r2, r3
 800b014:	4b3a      	ldr	r3, [pc, #232]	; (800b100 <UBX_Send_Ack+0x294>)
 800b016:	1ad3      	subs	r3, r2, r3
 800b018:	62fb      	str	r3, [r7, #44]	; 0x2c
	  UBX_MSG_t GPS_Acknowledgement_State;
	  if((index < 0) || (index >GNSS_BUFFER_SIZE))
 800b01a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	db60      	blt.n	800b0e2 <UBX_Send_Ack+0x276>
 800b020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b022:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b026:	dc5c      	bgt.n	800b0e2 <UBX_Send_Ack+0x276>
	  {

	  }else{
	  uint8_t msg[10] = {0};
 800b028:	f107 0308 	add.w	r3, r7, #8
 800b02c:	2200      	movs	r2, #0
 800b02e:	601a      	str	r2, [r3, #0]
 800b030:	605a      	str	r2, [r3, #4]
 800b032:	811a      	strh	r2, [r3, #8]
	  memcpy(msg,&hgps->GPS_Mem_Buffer[index],10);
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	695a      	ldr	r2, [r3, #20]
 800b038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b03a:	441a      	add	r2, r3
 800b03c:	f107 0308 	add.w	r3, r7, #8
 800b040:	6810      	ldr	r0, [r2, #0]
 800b042:	6851      	ldr	r1, [r2, #4]
 800b044:	c303      	stmia	r3!, {r0, r1}
 800b046:	8912      	ldrh	r2, [r2, #8]
 800b048:	801a      	strh	r2, [r3, #0]

	  uint16_t header = ((uint16_t)msg[0]<<8) | ((uint16_t)msg[1]);
 800b04a:	7a3b      	ldrb	r3, [r7, #8]
 800b04c:	021b      	lsls	r3, r3, #8
 800b04e:	b21a      	sxth	r2, r3
 800b050:	7a7b      	ldrb	r3, [r7, #9]
 800b052:	b21b      	sxth	r3, r3
 800b054:	4313      	orrs	r3, r2
 800b056:	b21b      	sxth	r3, r3
 800b058:	857b      	strh	r3, [r7, #42]	; 0x2a
	  if(header == 0xb562)
 800b05a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b05c:	f24b 5262 	movw	r2, #46434	; 0xb562
 800b060:	4293      	cmp	r3, r2
 800b062:	d13e      	bne.n	800b0e2 <UBX_Send_Ack+0x276>
	  {
	 	 uint8_t ck_A =0, ck_B =0;
 800b064:	2300      	movs	r3, #0
 800b066:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800b06a:	2300      	movs	r3, #0
 800b06c:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 800b070:	2302      	movs	r3, #2
 800b072:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b074:	e013      	b.n	800b09e <UBX_Send_Ack+0x232>
	 	 {
	 	 	ck_A += (uint8_t)msg[i];
 800b076:	f107 0208 	add.w	r2, r7, #8
 800b07a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b07c:	4413      	add	r3, r2
 800b07e:	781a      	ldrb	r2, [r3, #0]
 800b080:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800b084:	4413      	add	r3, r2
 800b086:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	 	 	ck_B += ck_A;
 800b08a:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800b08e:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800b092:	4413      	add	r3, r2
 800b094:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	 	 for (int i = 2; i < 8; ++i)
 800b098:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b09a:	3301      	adds	r3, #1
 800b09c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b09e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b0a0:	2b07      	cmp	r3, #7
 800b0a2:	dde8      	ble.n	800b076 <UBX_Send_Ack+0x20a>
	 	 }
	 	 if((ck_A == msg[8])&& (ck_B == msg[9]))
 800b0a4:	7c3b      	ldrb	r3, [r7, #16]
 800b0a6:	f897 2042 	ldrb.w	r2, [r7, #66]	; 0x42
 800b0aa:	429a      	cmp	r2, r3
 800b0ac:	d116      	bne.n	800b0dc <UBX_Send_Ack+0x270>
 800b0ae:	7c7b      	ldrb	r3, [r7, #17]
 800b0b0:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 800b0b4:	429a      	cmp	r2, r3
 800b0b6:	d111      	bne.n	800b0dc <UBX_Send_Ack+0x270>
	 	 {
	 	 	//acknowledgement
	 	 	if(msg[2] == 0x05)
 800b0b8:	7abb      	ldrb	r3, [r7, #10]
 800b0ba:	2b05      	cmp	r3, #5
 800b0bc:	d111      	bne.n	800b0e2 <UBX_Send_Ack+0x276>
	 	 	{
	 		 	switch (msg[3])
 800b0be:	7afb      	ldrb	r3, [r7, #11]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d002      	beq.n	800b0ca <UBX_Send_Ack+0x25e>
 800b0c4:	2b01      	cmp	r3, #1
 800b0c6:	d004      	beq.n	800b0d2 <UBX_Send_Ack+0x266>
	 	 	if(msg[2] == 0x05)
 800b0c8:	e00b      	b.n	800b0e2 <UBX_Send_Ack+0x276>
	 		 	{
	 		 		case 0:
	 		 			GPS_Acknowledgement_State = UBX_ACK_NACK;
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 800b0d0:	e003      	b.n	800b0da <UBX_Send_Ack+0x26e>
	 		 		case 1:
	 		 			GPS_Acknowledgement_State = UBX_ACK_ACK;
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 			break;
 800b0d8:	bf00      	nop
	 	 	if(msg[2] == 0x05)
 800b0da:	e002      	b.n	800b0e2 <UBX_Send_Ack+0x276>
	 		 		}
	 		 	}
	 		 }
	 		 else
	 		 {
	 		 	GPS_Acknowledgement_State = UBX_ERROR;
 800b0dc:	23ff      	movs	r3, #255	; 0xff
 800b0de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	 		 }
	 	 }
	  }
	  return GPS_Acknowledgement_State;
 800b0e2:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	3748      	adds	r7, #72	; 0x48
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	bdb0      	pop	{r4, r5, r7, pc}
 800b0ee:	bf00      	nop
 800b0f0:	08019104 	.word	0x08019104
 800b0f4:	20001c08 	.word	0x20001c08
 800b0f8:	20000b44 	.word	0x20000b44
 800b0fc:	20000ae8 	.word	0x20000ae8
 800b100:	20001408 	.word	0x20001408

0800b104 <UBX_Configure_Baudrate>:

UBX_MSG_t UBX_Configure_Baudrate(GPS_Handle_Typedef* hgps)
{
 800b104:	b5b0      	push	{r4, r5, r7, lr}
 800b106:	b08a      	sub	sp, #40	; 0x28
 800b108:	af00      	add	r7, sp, #0
 800b10a:	6078      	str	r0, [r7, #4]

	//GPS is configured for 9600, change baud to 115200
	uint8_t ubx_baude_rate_config[] = {0xB5,0x62,0x06,0x00,0x14,0x00,0x01,0x00,0x00,0x00,0xD0,0x08,0x00,0x00,0x00,0xC2,0x01,0x00,0x07,0x00,0x03,0x00,0x00,0x00,0x00,0x00,0xC0,0x7E};
 800b10c:	4b20      	ldr	r3, [pc, #128]	; (800b190 <UBX_Configure_Baudrate+0x8c>)
 800b10e:	f107 0408 	add.w	r4, r7, #8
 800b112:	461d      	mov	r5, r3
 800b114:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b116:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b118:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b11c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	uint32_t size =  sizeof(ubx_baude_rate_config)/sizeof(ubx_baude_rate_config[0]);
 800b120:	231c      	movs	r3, #28
 800b122:	627b      	str	r3, [r7, #36]	; 0x24
	memcpy(hgps->GPS_Tx_Buffer,ubx_baude_rate_config,size);
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	691b      	ldr	r3, [r3, #16]
 800b128:	f107 0108 	add.w	r1, r7, #8
 800b12c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b12e:	4618      	mov	r0, r3
 800b130:	f005 fa80 	bl	8010634 <memcpy>
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,hgps->GPS_Tx_Buffer,size) == HAL_OK)
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	6818      	ldr	r0, [r3, #0]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	691b      	ldr	r3, [r3, #16]
 800b13c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b13e:	b292      	uxth	r2, r2
 800b140:	4619      	mov	r1, r3
 800b142:	f7fc fdbd 	bl	8007cc0 <HAL_UART_Transmit_DMA>
 800b146:	4603      	mov	r3, r0
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d11b      	bne.n	800b184 <UBX_Configure_Baudrate+0x80>
	{
		 while(TX_Cplt != SET);
 800b14c:	bf00      	nop
 800b14e:	4b11      	ldr	r3, [pc, #68]	; (800b194 <UBX_Configure_Baudrate+0x90>)
 800b150:	781b      	ldrb	r3, [r3, #0]
 800b152:	2b01      	cmp	r3, #1
 800b154:	d1fb      	bne.n	800b14e <UBX_Configure_Baudrate+0x4a>
		 Clear_Buffer(hgps->GPS_Tx_Buffer,DMA_TX_BUFFER_SIZE);
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	691b      	ldr	r3, [r3, #16]
 800b15a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b15e:	4618      	mov	r0, r3
 800b160:	f7ff fa40 	bl	800a5e4 <Clear_Buffer>
		 if(USART_Set_Baudrate(hgps,115200) != HAL_OK)
 800b164:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 800b168:	6878      	ldr	r0, [r7, #4]
 800b16a:	f7ff fe05 	bl	800ad78 <USART_Set_Baudrate>
 800b16e:	4603      	mov	r3, r0
 800b170:	2b00      	cmp	r3, #0
 800b172:	d002      	beq.n	800b17a <UBX_Configure_Baudrate+0x76>
		 {
			 return UBX_ERROR;
 800b174:	f04f 33ff 	mov.w	r3, #4294967295
 800b178:	e006      	b.n	800b188 <UBX_Configure_Baudrate+0x84>
		 }
		 return UBX_Send_Ack(hgps);
 800b17a:	6878      	ldr	r0, [r7, #4]
 800b17c:	f7ff fe76 	bl	800ae6c <UBX_Send_Ack>
 800b180:	4603      	mov	r3, r0
 800b182:	e001      	b.n	800b188 <UBX_Configure_Baudrate+0x84>
	}
	return UBX_TIMEOUT_Tx;
 800b184:	f06f 0301 	mvn.w	r3, #1
}
 800b188:	4618      	mov	r0, r3
 800b18a:	3728      	adds	r7, #40	; 0x28
 800b18c:	46bd      	mov	sp, r7
 800b18e:	bdb0      	pop	{r4, r5, r7, pc}
 800b190:	0801911c 	.word	0x0801911c
 800b194:	20001c08 	.word	0x20001c08

0800b198 <UBX_Configure_Messages>:

UBX_MSG_t UBX_Configure_Messages(GPS_Handle_Typedef *hgps)
{
 800b198:	b5b0      	push	{r4, r5, r7, lr}
 800b19a:	b0a8      	sub	sp, #160	; 0xa0
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
	//clear all active/useless messages
	uint8_t NMEA_Clear_buffer[] = {0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0A, 0x00, 0x04, 0x23, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x09, 0x00, 0x03, 0x21, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x00, 0x00, 0xFA, 0x0F, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0D, 0x00, 0x07, 0x29, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x06, 0x00, 0x00, 0x1B, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x07, 0x00, 0x01, 0x1D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x03, 0x00, 0xFD, 0x15, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x04, 0x00, 0xFE, 0x17, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x0F, 0x00, 0x09, 0x2D, 0xB5, 0x62, 0x06, 0x01, 0x03, 0x00, 0xF0, 0x05, 0x00, 0xFF, 0x19} ;
 800b1a0:	4a3d      	ldr	r2, [pc, #244]	; (800b298 <UBX_Configure_Messages+0x100>)
 800b1a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b1a6:	4611      	mov	r1, r2
 800b1a8:	226e      	movs	r2, #110	; 0x6e
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	f005 fa42 	bl	8010634 <memcpy>
	uint32_t size = sizeof(NMEA_Clear_buffer)/sizeof(NMEA_Clear_buffer[0]);
 800b1b0:	236e      	movs	r3, #110	; 0x6e
 800b1b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	69db      	ldr	r3, [r3, #28]
 800b1be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1c2:	2b40      	cmp	r3, #64	; 0x40
 800b1c4:	d104      	bne.n	800b1d0 <UBX_Configure_Messages+0x38>
	 {
		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	2240      	movs	r2, #64	; 0x40
 800b1ce:	621a      	str	r2, [r3, #32]
	 }
	__HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	687a      	ldr	r2, [r7, #4]
 800b1d8:	6812      	ldr	r2, [r2, #0]
 800b1da:	6812      	ldr	r2, [r2, #0]
 800b1dc:	6812      	ldr	r2, [r2, #0]
 800b1de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b1e2:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,NMEA_Clear_buffer,size) != HAL_OK)
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b1ec:	b292      	uxth	r2, r2
 800b1ee:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	f7fc fd64 	bl	8007cc0 <HAL_UART_Transmit_DMA>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d002      	beq.n	800b204 <UBX_Configure_Messages+0x6c>
	{
		return UBX_ERROR;
 800b1fe:	f04f 33ff 	mov.w	r3, #4294967295
 800b202:	e044      	b.n	800b28e <UBX_Configure_Messages+0xf6>
	}
	while(TX_Cplt != SET);
 800b204:	bf00      	nop
 800b206:	4b25      	ldr	r3, [pc, #148]	; (800b29c <UBX_Configure_Messages+0x104>)
 800b208:	781b      	ldrb	r3, [r3, #0]
 800b20a:	2b01      	cmp	r3, #1
 800b20c:	d1fb      	bne.n	800b206 <UBX_Configure_Messages+0x6e>
	TX_Cplt = 0;
 800b20e:	4b23      	ldr	r3, [pc, #140]	; (800b29c <UBX_Configure_Messages+0x104>)
 800b210:	2200      	movs	r2, #0
 800b212:	701a      	strb	r2, [r3, #0]
	(void)NMEA_Clear_buffer;
	//enable messages GLL ZDA GSA
	uint8_t NMEA_msgs[] = {0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x01,0x01,0xFC,0x12,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x02,0x01,0xFD,0x14,0xB5,0x62,0x06,0x01,0x03,0x00,0xF0,0x08,0x01,0x03,0x20};
 800b214:	4b22      	ldr	r3, [pc, #136]	; (800b2a0 <UBX_Configure_Messages+0x108>)
 800b216:	f107 0408 	add.w	r4, r7, #8
 800b21a:	461d      	mov	r5, r3
 800b21c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b21e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b220:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b222:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b224:	682b      	ldr	r3, [r5, #0]
 800b226:	7023      	strb	r3, [r4, #0]
	size = sizeof(NMEA_msgs)/sizeof(NMEA_msgs[0]);
 800b228:	2321      	movs	r3, #33	; 0x21
 800b22a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	 if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_TC))
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	69db      	ldr	r3, [r3, #28]
 800b236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b23a:	2b40      	cmp	r3, #64	; 0x40
 800b23c:	d104      	bne.n	800b248 <UBX_Configure_Messages+0xb0>
	 {
		 __HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_TC);
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	2240      	movs	r2, #64	; 0x40
 800b246:	621a      	str	r2, [r3, #32]
	 }
	 __HAL_UART_ENABLE_IT(hgps->gps_huart,UART_IT_TC);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	687a      	ldr	r2, [r7, #4]
 800b250:	6812      	ldr	r2, [r2, #0]
 800b252:	6812      	ldr	r2, [r2, #0]
 800b254:	6812      	ldr	r2, [r2, #0]
 800b256:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b25a:	601a      	str	r2, [r3, #0]
	if(HAL_UART_Transmit_DMA(hgps->gps_huart,NMEA_msgs,size) == HAL_OK)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800b264:	b292      	uxth	r2, r2
 800b266:	f107 0108 	add.w	r1, r7, #8
 800b26a:	4618      	mov	r0, r3
 800b26c:	f7fc fd28 	bl	8007cc0 <HAL_UART_Transmit_DMA>
 800b270:	4603      	mov	r3, r0
 800b272:	2b00      	cmp	r3, #0
 800b274:	d109      	bne.n	800b28a <UBX_Configure_Messages+0xf2>
	{
		while(TX_Cplt != SET);
 800b276:	bf00      	nop
 800b278:	4b08      	ldr	r3, [pc, #32]	; (800b29c <UBX_Configure_Messages+0x104>)
 800b27a:	781b      	ldrb	r3, [r3, #0]
 800b27c:	2b01      	cmp	r3, #1
 800b27e:	d1fb      	bne.n	800b278 <UBX_Configure_Messages+0xe0>
		TX_Cplt = 0;
 800b280:	4b06      	ldr	r3, [pc, #24]	; (800b29c <UBX_Configure_Messages+0x104>)
 800b282:	2200      	movs	r2, #0
 800b284:	701a      	strb	r2, [r3, #0]
		return UBX_OK;
 800b286:	2302      	movs	r3, #2
 800b288:	e001      	b.n	800b28e <UBX_Configure_Messages+0xf6>
	}

	return UBX_ERROR;
 800b28a:	f04f 33ff 	mov.w	r3, #4294967295

}
 800b28e:	4618      	mov	r0, r3
 800b290:	37a0      	adds	r7, #160	; 0xa0
 800b292:	46bd      	mov	sp, r7
 800b294:	bdb0      	pop	{r4, r5, r7, pc}
 800b296:	bf00      	nop
 800b298:	08019138 	.word	0x08019138
 800b29c:	20001c08 	.word	0x20001c08
 800b2a0:	080191a8 	.word	0x080191a8

0800b2a4 <USART_TIM_RTO_Handler>:

//================ 7. IRQ Handlers Functions Prototypes ===============================

void USART_TIM_RTO_Handler(TIM_HandleTypeDef *htim)
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b082      	sub	sp, #8
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	68db      	ldr	r3, [r3, #12]
 800b2b2:	f003 0302 	and.w	r3, r3, #2
 800b2b6:	2b02      	cmp	r3, #2
 800b2b8:	d10a      	bne.n	800b2d0 <USART_TIM_RTO_Handler+0x2c>
	{

		//clear interrupt
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	f06f 0203 	mvn.w	r2, #3
 800b2c2:	611a      	str	r2, [r3, #16]
		//set reciever timeout flag
		TIM_IDLE_Timeout = 1;
 800b2c4:	4b04      	ldr	r3, [pc, #16]	; (800b2d8 <USART_TIM_RTO_Handler+0x34>)
 800b2c6:	2201      	movs	r2, #1
 800b2c8:	701a      	strb	r2, [r3, #0]
		//disable timer
		HAL_TIM_Base_Stop_IT(htim);
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f7fa ff14 	bl	80060f8 <HAL_TIM_Base_Stop_IT>
	}
}
 800b2d0:	bf00      	nop
 800b2d2:	3708      	adds	r7, #8
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	bd80      	pop	{r7, pc}
 800b2d8:	20000ae8 	.word	0x20000ae8

0800b2dc <DMA_GNSS_MEM_IRQHandler>:

void DMA_GNSS_MEM_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b084      	sub	sp, #16
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]

		M2M_Txfer_Cplt = SET;
 800b2e4:	4b64      	ldr	r3, [pc, #400]	; (800b478 <DMA_GNSS_MEM_IRQHandler+0x19c>)
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	701a      	strb	r2, [r3, #0]
		if(log_gps)
 800b2ea:	4b64      	ldr	r3, [pc, #400]	; (800b47c <DMA_GNSS_MEM_IRQHandler+0x1a0>)
 800b2ec:	781b      	ldrb	r3, [r3, #0]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	f000 80be 	beq.w	800b470 <DMA_GNSS_MEM_IRQHandler+0x194>
		{
			Clear_Buffer(hgps->GPS_Rx_Buffer,DMA_RX_BUFFER_SIZE);
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	68db      	ldr	r3, [r3, #12]
 800b2f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	f7ff f971 	bl	800a5e4 <Clear_Buffer>
			//reset pointer
			char* msg = strtok((char*)GNSS_Buffer, "$");
 800b302:	495f      	ldr	r1, [pc, #380]	; (800b480 <DMA_GNSS_MEM_IRQHandler+0x1a4>)
 800b304:	485f      	ldr	r0, [pc, #380]	; (800b484 <DMA_GNSS_MEM_IRQHandler+0x1a8>)
 800b306:	f006 fbd1 	bl	8011aac <strtok>
 800b30a:	60f8      	str	r0, [r7, #12]
				while(msg != NULL)
 800b30c:	e042      	b.n	800b394 <DMA_GNSS_MEM_IRQHandler+0xb8>
				{
					switch(is_valid(msg))
 800b30e:	68f8      	ldr	r0, [r7, #12]
 800b310:	f7ff f976 	bl	800a600 <is_valid>
 800b314:	4603      	mov	r3, r0
 800b316:	2b02      	cmp	r3, #2
 800b318:	d012      	beq.n	800b340 <DMA_GNSS_MEM_IRQHandler+0x64>
 800b31a:	2b03      	cmp	r3, #3
 800b31c:	d01e      	beq.n	800b35c <DMA_GNSS_MEM_IRQHandler+0x80>
 800b31e:	2b01      	cmp	r3, #1
 800b320:	d000      	beq.n	800b324 <DMA_GNSS_MEM_IRQHandler+0x48>
				    		packet_full |= 0b100;
				    	}
				    	break;
					  default:
						// invalid case
						break;
 800b322:	e02e      	b.n	800b382 <DMA_GNSS_MEM_IRQHandler+0xa6>
						if(Parse_GLL(msg) == 2)
 800b324:	68f8      	ldr	r0, [r7, #12]
 800b326:	f7ff fadf 	bl	800a8e8 <Parse_GLL>
 800b32a:	4603      	mov	r3, r0
 800b32c:	2b02      	cmp	r3, #2
 800b32e:	d123      	bne.n	800b378 <DMA_GNSS_MEM_IRQHandler+0x9c>
							packet_full |= 0b1;
 800b330:	4b55      	ldr	r3, [pc, #340]	; (800b488 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b332:	781b      	ldrb	r3, [r3, #0]
 800b334:	f043 0301 	orr.w	r3, r3, #1
 800b338:	b2da      	uxtb	r2, r3
 800b33a:	4b53      	ldr	r3, [pc, #332]	; (800b488 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b33c:	701a      	strb	r2, [r3, #0]
						break;
 800b33e:	e01b      	b.n	800b378 <DMA_GNSS_MEM_IRQHandler+0x9c>
						if(parse_GSA(msg) == 0)
 800b340:	68f8      	ldr	r0, [r7, #12]
 800b342:	f7ff fb69 	bl	800aa18 <parse_GSA>
 800b346:	4603      	mov	r3, r0
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d117      	bne.n	800b37c <DMA_GNSS_MEM_IRQHandler+0xa0>
							packet_full |= 0b10;
 800b34c:	4b4e      	ldr	r3, [pc, #312]	; (800b488 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b34e:	781b      	ldrb	r3, [r3, #0]
 800b350:	f043 0302 	orr.w	r3, r3, #2
 800b354:	b2da      	uxtb	r2, r3
 800b356:	4b4c      	ldr	r3, [pc, #304]	; (800b488 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b358:	701a      	strb	r2, [r3, #0]
						break;
 800b35a:	e00f      	b.n	800b37c <DMA_GNSS_MEM_IRQHandler+0xa0>
				    	if(parse_ZDA(msg) == 0)
 800b35c:	68f8      	ldr	r0, [r7, #12]
 800b35e:	f7ff f9fb 	bl	800a758 <parse_ZDA>
 800b362:	4603      	mov	r3, r0
 800b364:	2b00      	cmp	r3, #0
 800b366:	d10b      	bne.n	800b380 <DMA_GNSS_MEM_IRQHandler+0xa4>
				    		packet_full |= 0b100;
 800b368:	4b47      	ldr	r3, [pc, #284]	; (800b488 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b36a:	781b      	ldrb	r3, [r3, #0]
 800b36c:	f043 0304 	orr.w	r3, r3, #4
 800b370:	b2da      	uxtb	r2, r3
 800b372:	4b45      	ldr	r3, [pc, #276]	; (800b488 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b374:	701a      	strb	r2, [r3, #0]
				    	break;
 800b376:	e003      	b.n	800b380 <DMA_GNSS_MEM_IRQHandler+0xa4>
						break;
 800b378:	bf00      	nop
 800b37a:	e002      	b.n	800b382 <DMA_GNSS_MEM_IRQHandler+0xa6>
						break;
 800b37c:	bf00      	nop
 800b37e:	e000      	b.n	800b382 <DMA_GNSS_MEM_IRQHandler+0xa6>
				    	break;
 800b380:	bf00      	nop
					}
					if(packet_full == 7)
 800b382:	4b41      	ldr	r3, [pc, #260]	; (800b488 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b384:	781b      	ldrb	r3, [r3, #0]
 800b386:	2b07      	cmp	r3, #7
 800b388:	d008      	beq.n	800b39c <DMA_GNSS_MEM_IRQHandler+0xc0>
					{
						break;
					}
					msg = strtok(NULL,"$");
 800b38a:	493d      	ldr	r1, [pc, #244]	; (800b480 <DMA_GNSS_MEM_IRQHandler+0x1a4>)
 800b38c:	2000      	movs	r0, #0
 800b38e:	f006 fb8d 	bl	8011aac <strtok>
 800b392:	60f8      	str	r0, [r7, #12]
				while(msg != NULL)
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d1b9      	bne.n	800b30e <DMA_GNSS_MEM_IRQHandler+0x32>
 800b39a:	e000      	b.n	800b39e <DMA_GNSS_MEM_IRQHandler+0xc2>
						break;
 800b39c:	bf00      	nop
				}
			if(__HAL_TIM_GET_IT_SOURCE(hgps->gps_htim,TIM_IT_CC1))
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	689b      	ldr	r3, [r3, #8]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	68db      	ldr	r3, [r3, #12]
 800b3a6:	f003 0302 	and.w	r3, r3, #2
 800b3aa:	2b02      	cmp	r3, #2
 800b3ac:	d10a      	bne.n	800b3c4 <DMA_GNSS_MEM_IRQHandler+0xe8>
			{
				__HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	689b      	ldr	r3, [r3, #8]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	f06f 0202 	mvn.w	r2, #2
 800b3b8:	611a      	str	r2, [r3, #16]
				hgps->gps_htim->Instance->CNT = 0;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	689b      	ldr	r3, [r3, #8]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	625a      	str	r2, [r3, #36]	; 0x24
			}
			hgps->gps_huart->hdmarx->DmaBaseAddress->IFCR = 0x3FU << hgps->gps_huart->hdmarx->ChannelIndex; // clear all interrupts
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b3ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3cc:	687a      	ldr	r2, [r7, #4]
 800b3ce:	6812      	ldr	r2, [r2, #0]
 800b3d0:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b3d2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800b3d4:	213f      	movs	r1, #63	; 0x3f
 800b3d6:	fa01 f202 	lsl.w	r2, r1, r2
 800b3da:	605a      	str	r2, [r3, #4]
			hgps->gps_huart->hdmarx->Instance->CMAR = (uint32_t)hgps->GPS_Rx_Buffer; //reset the pointer
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	687a      	ldr	r2, [r7, #4]
 800b3e6:	68d2      	ldr	r2, [r2, #12]
 800b3e8:	60da      	str	r2, [r3, #12]
			hgps->gps_huart->hdmarx->Instance->CNDTR = DMA_RX_BUFFER_SIZE; //set the number of bytes to expect
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b3f6:	605a      	str	r2, [r3, #4]
			__HAL_UART_ENABLE_IT(hgps->gps_huart, UART_IT_IDLE);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	687a      	ldr	r2, [r7, #4]
 800b400:	6812      	ldr	r2, [r2, #0]
 800b402:	6812      	ldr	r2, [r2, #0]
 800b404:	6812      	ldr	r2, [r2, #0]
 800b406:	f042 0210 	orr.w	r2, r2, #16
 800b40a:	601a      	str	r2, [r3, #0]
			__HAL_UART_CLEAR_IDLEFLAG(hgps->gps_huart);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	2210      	movs	r2, #16
 800b414:	621a      	str	r2, [r3, #32]
			if(packet_full != 7)
 800b416:	4b1c      	ldr	r3, [pc, #112]	; (800b488 <DMA_GNSS_MEM_IRQHandler+0x1ac>)
 800b418:	781b      	ldrb	r3, [r3, #0]
 800b41a:	2b07      	cmp	r3, #7
 800b41c:	d028      	beq.n	800b470 <DMA_GNSS_MEM_IRQHandler+0x194>
			{
				__HAL_TIM_ENABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	689b      	ldr	r3, [r3, #8]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	687a      	ldr	r2, [r7, #4]
 800b426:	6892      	ldr	r2, [r2, #8]
 800b428:	6812      	ldr	r2, [r2, #0]
 800b42a:	68d2      	ldr	r2, [r2, #12]
 800b42c:	f042 0202 	orr.w	r2, r2, #2
 800b430:	60da      	str	r2, [r3, #12]
				HAL_TIM_OC_Start_IT(hgps->gps_htim, TIM_CHANNEL_1);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	689b      	ldr	r3, [r3, #8]
 800b436:	2100      	movs	r1, #0
 800b438:	4618      	mov	r0, r3
 800b43a:	f7fa febb 	bl	80061b4 <HAL_TIM_OC_Start_IT>
				HAL_TIM_Base_Start_IT(hgps->gps_htim);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	689b      	ldr	r3, [r3, #8]
 800b442:	4618      	mov	r0, r3
 800b444:	f7fa fe2e 	bl	80060a4 <HAL_TIM_Base_Start_IT>
				__HAL_DMA_ENABLE(hgps->gps_huart->hdmarx);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	687a      	ldr	r2, [r7, #4]
 800b452:	6812      	ldr	r2, [r2, #0]
 800b454:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b456:	6812      	ldr	r2, [r2, #0]
 800b458:	6812      	ldr	r2, [r2, #0]
 800b45a:	f042 0201 	orr.w	r2, r2, #1
 800b45e:	601a      	str	r2, [r3, #0]
				HAL_UART_DMAResume(hgps->gps_huart);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	4618      	mov	r0, r3
 800b466:	f7fc fd7e 	bl	8007f66 <HAL_UART_DMAResume>
				log_gps = SET;
 800b46a:	4b04      	ldr	r3, [pc, #16]	; (800b47c <DMA_GNSS_MEM_IRQHandler+0x1a0>)
 800b46c:	2201      	movs	r2, #1
 800b46e:	701a      	strb	r2, [r3, #0]
			}

		}

}
 800b470:	bf00      	nop
 800b472:	3710      	adds	r7, #16
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}
 800b478:	20000b44 	.word	0x20000b44
 800b47c:	20002454 	.word	0x20002454
 800b480:	080191cc 	.word	0x080191cc
 800b484:	20001408 	.word	0x20001408
 800b488:	20000af0 	.word	0x20000af0

0800b48c <DMA_GNSS_Periph_IRQHandler>:

void DMA_GNSS_Periph_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b082      	sub	sp, #8
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_huart->hdmarx,DMA_IT_TC))
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f003 0302 	and.w	r3, r3, #2
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d046      	beq.n	800b534 <DMA_GNSS_Periph_IRQHandler+0xa8>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_huart->hdmarx,DMA_FLAG_TC5);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	461a      	mov	r2, r3
 800b4b0:	4b42      	ldr	r3, [pc, #264]	; (800b5bc <DMA_GNSS_Periph_IRQHandler+0x130>)
 800b4b2:	429a      	cmp	r2, r3
 800b4b4:	d904      	bls.n	800b4c0 <DMA_GNSS_Periph_IRQHandler+0x34>
 800b4b6:	4b42      	ldr	r3, [pc, #264]	; (800b5c0 <DMA_GNSS_Periph_IRQHandler+0x134>)
 800b4b8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b4bc:	605a      	str	r2, [r3, #4]
 800b4be:	e003      	b.n	800b4c8 <DMA_GNSS_Periph_IRQHandler+0x3c>
 800b4c0:	4b40      	ldr	r3, [pc, #256]	; (800b5c4 <DMA_GNSS_Periph_IRQHandler+0x138>)
 800b4c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800b4c6:	605a      	str	r2, [r3, #4]
		//stop timer and reset flag
		HAL_TIM_Base_Stop(hgps->gps_htim);
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	689b      	ldr	r3, [r3, #8]
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	f7fa fdbf 	bl	8006050 <HAL_TIM_Base_Stop>
		__HAL_TIM_DISABLE_IT(hgps->gps_htim,TIM_IT_CC1);
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	689b      	ldr	r3, [r3, #8]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	687a      	ldr	r2, [r7, #4]
 800b4da:	6892      	ldr	r2, [r2, #8]
 800b4dc:	6812      	ldr	r2, [r2, #0]
 800b4de:	68d2      	ldr	r2, [r2, #12]
 800b4e0:	f022 0202 	bic.w	r2, r2, #2
 800b4e4:	60da      	str	r2, [r3, #12]
		if(__HAL_TIM_GET_FLAG(hgps->gps_htim,TIM_FLAG_CC1))
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	689b      	ldr	r3, [r3, #8]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	691b      	ldr	r3, [r3, #16]
 800b4ee:	f003 0302 	and.w	r3, r3, #2
 800b4f2:	2b02      	cmp	r3, #2
 800b4f4:	d105      	bne.n	800b502 <DMA_GNSS_Periph_IRQHandler+0x76>
		{
			__HAL_TIM_CLEAR_FLAG(hgps->gps_htim,TIM_FLAG_CC1);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	689b      	ldr	r3, [r3, #8]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	f06f 0202 	mvn.w	r2, #2
 800b500:	611a      	str	r2, [r3, #16]
		}
		TIM_IDLE_Timeout = RESET;
 800b502:	4b31      	ldr	r3, [pc, #196]	; (800b5c8 <DMA_GNSS_Periph_IRQHandler+0x13c>)
 800b504:	2200      	movs	r2, #0
 800b506:	701a      	strb	r2, [r3, #0]

		//begin a Memory to Memory PEripheral transfer
		__HAL_DMA_ENABLE_IT(hgps->gps_hdmamem,DMA_IT_TC);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	685b      	ldr	r3, [r3, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	687a      	ldr	r2, [r7, #4]
 800b510:	6852      	ldr	r2, [r2, #4]
 800b512:	6812      	ldr	r2, [r2, #0]
 800b514:	6812      	ldr	r2, [r2, #0]
 800b516:	f042 0202 	orr.w	r2, r2, #2
 800b51a:	601a      	str	r2, [r3, #0]
		HAL_DMA_Start(hgps->gps_hdmamem,(uint32_t)hgps->GPS_Rx_Buffer,(uint32_t)hgps->GPS_Mem_Buffer,DMA_RX_BUFFER_SIZE);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	6858      	ldr	r0, [r3, #4]
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	68db      	ldr	r3, [r3, #12]
 800b524:	4619      	mov	r1, r3
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	695b      	ldr	r3, [r3, #20]
 800b52a:	461a      	mov	r2, r3
 800b52c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b530:	f7f6 fb82 	bl	8001c38 <HAL_DMA_Start>
	}
		//in errata sheet Upon a data transfer error in a DMA channel x, both the specific TEIFx and the global GIFx
		//	flags are raised and the channel x is normally automatically disabled. However, if in the
		//	same clock cycle the software clears the GIFx flag (by setting the CGIFx bit of the
		//	DMA_IFCR register), the automatic channel disable fails and the TEIFx flag is not raised.
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_hdmamem,DMA_IT_HT))
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	685b      	ldr	r3, [r3, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	f003 0304 	and.w	r3, r3, #4
 800b540:	2b00      	cmp	r3, #0
 800b542:	d017      	beq.n	800b574 <DMA_GNSS_Periph_IRQHandler+0xe8>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_hdmamem,DMA_IT_HT);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	685b      	ldr	r3, [r3, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	461a      	mov	r2, r3
 800b54c:	4b1b      	ldr	r3, [pc, #108]	; (800b5bc <DMA_GNSS_Periph_IRQHandler+0x130>)
 800b54e:	429a      	cmp	r2, r3
 800b550:	d903      	bls.n	800b55a <DMA_GNSS_Periph_IRQHandler+0xce>
 800b552:	4b1b      	ldr	r3, [pc, #108]	; (800b5c0 <DMA_GNSS_Periph_IRQHandler+0x134>)
 800b554:	2204      	movs	r2, #4
 800b556:	605a      	str	r2, [r3, #4]
 800b558:	e002      	b.n	800b560 <DMA_GNSS_Periph_IRQHandler+0xd4>
 800b55a:	4b1a      	ldr	r3, [pc, #104]	; (800b5c4 <DMA_GNSS_Periph_IRQHandler+0x138>)
 800b55c:	2204      	movs	r2, #4
 800b55e:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hgps->gps_hdmamem,DMA_IT_HT);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	685b      	ldr	r3, [r3, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	687a      	ldr	r2, [r7, #4]
 800b568:	6852      	ldr	r2, [r2, #4]
 800b56a:	6812      	ldr	r2, [r2, #0]
 800b56c:	6812      	ldr	r2, [r2, #0]
 800b56e:	f022 0204 	bic.w	r2, r2, #4
 800b572:	601a      	str	r2, [r3, #0]
	}
	if(__HAL_DMA_GET_IT_SOURCE(hgps->gps_hdmamem,DMA_IT_TE))
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	685b      	ldr	r3, [r3, #4]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	f003 0308 	and.w	r3, r3, #8
 800b580:	2b00      	cmp	r3, #0
 800b582:	d017      	beq.n	800b5b4 <DMA_GNSS_Periph_IRQHandler+0x128>
	{
		__HAL_DMA_CLEAR_FLAG(hgps->gps_hdmamem,DMA_IT_TE);
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	685b      	ldr	r3, [r3, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	461a      	mov	r2, r3
 800b58c:	4b0b      	ldr	r3, [pc, #44]	; (800b5bc <DMA_GNSS_Periph_IRQHandler+0x130>)
 800b58e:	429a      	cmp	r2, r3
 800b590:	d903      	bls.n	800b59a <DMA_GNSS_Periph_IRQHandler+0x10e>
 800b592:	4b0b      	ldr	r3, [pc, #44]	; (800b5c0 <DMA_GNSS_Periph_IRQHandler+0x134>)
 800b594:	2208      	movs	r2, #8
 800b596:	605a      	str	r2, [r3, #4]
 800b598:	e002      	b.n	800b5a0 <DMA_GNSS_Periph_IRQHandler+0x114>
 800b59a:	4b0a      	ldr	r3, [pc, #40]	; (800b5c4 <DMA_GNSS_Periph_IRQHandler+0x138>)
 800b59c:	2208      	movs	r2, #8
 800b59e:	605a      	str	r2, [r3, #4]
		__HAL_DMA_DISABLE_IT(hgps->gps_hdmamem,DMA_IT_TE);
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	685b      	ldr	r3, [r3, #4]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	687a      	ldr	r2, [r7, #4]
 800b5a8:	6852      	ldr	r2, [r2, #4]
 800b5aa:	6812      	ldr	r2, [r2, #0]
 800b5ac:	6812      	ldr	r2, [r2, #0]
 800b5ae:	f022 0208 	bic.w	r2, r2, #8
 800b5b2:	601a      	str	r2, [r3, #0]
	}
}
 800b5b4:	bf00      	nop
 800b5b6:	3708      	adds	r7, #8
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}
 800b5bc:	40020080 	.word	0x40020080
 800b5c0:	40020400 	.word	0x40020400
 800b5c4:	40020000 	.word	0x40020000
 800b5c8:	20000ae8 	.word	0x20000ae8

0800b5cc <USART_GPS_IRQHandler>:

void USART_GPS_IRQHandler(GPS_Handle_Typedef *hgps)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	b084      	sub	sp, #16
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
	if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_IDLE))
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	f003 0310 	and.w	r3, r3, #16
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d064      	beq.n	800b6ae <USART_GPS_IRQHandler+0xe2>
	{
		uint32_t temp = hgps->gps_huart->Instance->ISR;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	69db      	ldr	r3, [r3, #28]
 800b5ec:	60fb      	str	r3, [r7, #12]
		temp = hgps->gps_huart->Instance->RDR;
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	681b      	ldr	r3, [r3, #0]
 800b5f4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b5f6:	b29b      	uxth	r3, r3
 800b5f8:	60fb      	str	r3, [r7, #12]
		 * 		   disable Periph-Mem stream and
		 * 		   begin Mem - Mem transfer of known data
		 *
		 */
		//check flag in TIM2
		if(TIM_IDLE_Timeout == SET)
 800b5fa:	4b5f      	ldr	r3, [pc, #380]	; (800b778 <USART_GPS_IRQHandler+0x1ac>)
 800b5fc:	781b      	ldrb	r3, [r3, #0]
 800b5fe:	2b01      	cmp	r3, #1
 800b600:	d150      	bne.n	800b6a4 <USART_GPS_IRQHandler+0xd8>
		{
			gnss_length = DMA_RX_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(hgps->gps_huart->hdmarx);
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	685b      	ldr	r3, [r3, #4]
 800b60c:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800b610:	461a      	mov	r2, r3
 800b612:	4b5a      	ldr	r3, [pc, #360]	; (800b77c <USART_GPS_IRQHandler+0x1b0>)
 800b614:	601a      	str	r2, [r3, #0]
			//Disable DMA and unlink from UART
			if(log_gps)
 800b616:	4b5a      	ldr	r3, [pc, #360]	; (800b780 <USART_GPS_IRQHandler+0x1b4>)
 800b618:	781b      	ldrb	r3, [r3, #0]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d012      	beq.n	800b644 <USART_GPS_IRQHandler+0x78>
			{
				HAL_UART_DMAPause(hgps->gps_huart);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	4618      	mov	r0, r3
 800b624:	f7fc fc4c 	bl	8007ec0 <HAL_UART_DMAPause>
				hgps->gps_huart->hdmarx->Instance->CCR &= ~DMA_CCR_EN;
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	687a      	ldr	r2, [r7, #4]
 800b632:	6812      	ldr	r2, [r2, #0]
 800b634:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b636:	6812      	ldr	r2, [r2, #0]
 800b638:	6812      	ldr	r2, [r2, #0]
 800b63a:	f022 0201 	bic.w	r2, r2, #1
 800b63e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("nop");
 800b640:	bf00      	nop
 800b642:	e004      	b.n	800b64e <USART_GPS_IRQHandler+0x82>
				__NOP();

			}else
			{
				HAL_UART_DMAStop(hgps->gps_huart);
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	4618      	mov	r0, r3
 800b64a:	f7fc fcd1 	bl	8007ff0 <HAL_UART_DMAStop>
			}
			//Timeout case: USART has recieved no data, Reciever timeout

			if(gnss_length > 0)
 800b64e:	4b4b      	ldr	r3, [pc, #300]	; (800b77c <USART_GPS_IRQHandler+0x1b0>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	2b00      	cmp	r3, #0
 800b654:	dd16      	ble.n	800b684 <USART_GPS_IRQHandler+0xb8>
			{
				//begin transfer from mem to mem
				__HAL_DMA_ENABLE_IT(hgps->gps_hdmamem,DMA_IT_TC);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	685b      	ldr	r3, [r3, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	687a      	ldr	r2, [r7, #4]
 800b65e:	6852      	ldr	r2, [r2, #4]
 800b660:	6812      	ldr	r2, [r2, #0]
 800b662:	6812      	ldr	r2, [r2, #0]
 800b664:	f042 0202 	orr.w	r2, r2, #2
 800b668:	601a      	str	r2, [r3, #0]
				HAL_DMA_Start(hgps->gps_hdmamem,(uint32_t)hgps->GPS_Rx_Buffer,(uint32_t)hgps->GPS_Mem_Buffer,gnss_length);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	6858      	ldr	r0, [r3, #4]
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	68db      	ldr	r3, [r3, #12]
 800b672:	4619      	mov	r1, r3
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	695b      	ldr	r3, [r3, #20]
 800b678:	461a      	mov	r2, r3
 800b67a:	4b40      	ldr	r3, [pc, #256]	; (800b77c <USART_GPS_IRQHandler+0x1b0>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	f7f6 fadb 	bl	8001c38 <HAL_DMA_Start>
 800b682:	e002      	b.n	800b68a <USART_GPS_IRQHandler+0xbe>
			/*
			 * Case 2: gnss_length == 0;
			 *
			 * Reciever has recieved no data and has thus timed out.
			 */
				M2M_Txfer_Cplt = HAL_TIMEOUT;
 800b684:	4b3f      	ldr	r3, [pc, #252]	; (800b784 <USART_GPS_IRQHandler+0x1b8>)
 800b686:	2203      	movs	r2, #3
 800b688:	701a      	strb	r2, [r3, #0]
			}
			//clear tim flag
			TIM_IDLE_Timeout = 0;
 800b68a:	4b3b      	ldr	r3, [pc, #236]	; (800b778 <USART_GPS_IRQHandler+0x1ac>)
 800b68c:	2200      	movs	r2, #0
 800b68e:	701a      	strb	r2, [r3, #0]
			__HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	687a      	ldr	r2, [r7, #4]
 800b698:	6812      	ldr	r2, [r2, #0]
 800b69a:	6812      	ldr	r2, [r2, #0]
 800b69c:	6812      	ldr	r2, [r2, #0]
 800b69e:	f022 0210 	bic.w	r2, r2, #16
 800b6a2:	601a      	str	r2, [r3, #0]
		}

		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_IDLE);
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	2210      	movs	r2, #16
 800b6ac:	621a      	str	r2, [r3, #32]
	} if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_TC))
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d016      	beq.n	800b6ec <USART_GPS_IRQHandler+0x120>
	{

		HAL_UART_AbortTransmit_IT(hgps->gps_huart);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	f7fc fd00 	bl	80080c8 <HAL_UART_AbortTransmit_IT>
		__HAL_UART_CLEAR_FLAG(hgps->gps_huart,UART_FLAG_IDLE);
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	2210      	movs	r2, #16
 800b6d0:	621a      	str	r2, [r3, #32]
		__HAL_UART_DISABLE_IT(hgps->gps_huart,UART_IT_IDLE);
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	687a      	ldr	r2, [r7, #4]
 800b6da:	6812      	ldr	r2, [r2, #0]
 800b6dc:	6812      	ldr	r2, [r2, #0]
 800b6de:	6812      	ldr	r2, [r2, #0]
 800b6e0:	f022 0210 	bic.w	r2, r2, #16
 800b6e4:	601a      	str	r2, [r3, #0]
		TX_Cplt = 1;
 800b6e6:	4b28      	ldr	r3, [pc, #160]	; (800b788 <USART_GPS_IRQHandler+0x1bc>)
 800b6e8:	2201      	movs	r2, #1
 800b6ea:	701a      	strb	r2, [r3, #0]

	}
	// additional error handling
	if(__HAL_UART_GET_IT_SOURCE(hgps->gps_huart,UART_IT_ERR))
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	689b      	ldr	r3, [r3, #8]
 800b6f4:	f003 0301 	and.w	r3, r3, #1
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d039      	beq.n	800b770 <USART_GPS_IRQHandler+0x1a4>
	{
		//clear framing error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_FE) == SET)
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	69db      	ldr	r3, [r3, #28]
 800b704:	f003 0302 	and.w	r3, r3, #2
 800b708:	2b02      	cmp	r3, #2
 800b70a:	d104      	bne.n	800b716 <USART_GPS_IRQHandler+0x14a>
		{
			__HAL_UART_CLEAR_FEFLAG(hgps->gps_huart);
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	2202      	movs	r2, #2
 800b714:	621a      	str	r2, [r3, #32]
		}
		//clear noise error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_NE) == SET)
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	69db      	ldr	r3, [r3, #28]
 800b71e:	f003 0304 	and.w	r3, r3, #4
 800b722:	2b04      	cmp	r3, #4
 800b724:	d104      	bne.n	800b730 <USART_GPS_IRQHandler+0x164>
		{
			__HAL_UART_CLEAR_NEFLAG(hgps->gps_huart);
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	681b      	ldr	r3, [r3, #0]
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	2204      	movs	r2, #4
 800b72e:	621a      	str	r2, [r3, #32]
		}
		//clear overun error
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_ORE) == SET)
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	69db      	ldr	r3, [r3, #28]
 800b738:	f003 0308 	and.w	r3, r3, #8
 800b73c:	2b08      	cmp	r3, #8
 800b73e:	d10a      	bne.n	800b756 <USART_GPS_IRQHandler+0x18a>
		{
			uint8_t temp = hgps->gps_huart->Instance->RDR;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b748:	b29b      	uxth	r3, r3
 800b74a:	72fb      	strb	r3, [r7, #11]
			(void)temp;
			__HAL_UART_CLEAR_OREFLAG(hgps->gps_huart);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	2208      	movs	r2, #8
 800b754:	621a      	str	r2, [r3, #32]
		}
		//clear parity errors
		if(__HAL_UART_GET_FLAG(hgps->gps_huart,UART_FLAG_PE) == SET)
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	69db      	ldr	r3, [r3, #28]
 800b75e:	f003 0301 	and.w	r3, r3, #1
 800b762:	2b01      	cmp	r3, #1
 800b764:	d104      	bne.n	800b770 <USART_GPS_IRQHandler+0x1a4>
		{
			__HAL_UART_CLEAR_PEFLAG(hgps->gps_huart);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	2201      	movs	r2, #1
 800b76e:	621a      	str	r2, [r3, #32]
		}
	}
}
 800b770:	bf00      	nop
 800b772:	3710      	adds	r7, #16
 800b774:	46bd      	mov	sp, r7
 800b776:	bd80      	pop	{r7, pc}
 800b778:	20000ae8 	.word	0x20000ae8
 800b77c:	20000ac0 	.word	0x20000ac0
 800b780:	20002454 	.word	0x20002454
 800b784:	20000b44 	.word	0x20000b44
 800b788:	20001c08 	.word	0x20001c08

0800b78c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_I2C2_Init(void)
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	af00      	add	r7, sp, #0
  hi2c2.Instance = INA_I2C_Perpheral;
 800b790:	4b1b      	ldr	r3, [pc, #108]	; (800b800 <MX_I2C2_Init+0x74>)
 800b792:	4a1c      	ldr	r2, [pc, #112]	; (800b804 <MX_I2C2_Init+0x78>)
 800b794:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00200C28;
 800b796:	4b1a      	ldr	r3, [pc, #104]	; (800b800 <MX_I2C2_Init+0x74>)
 800b798:	4a1b      	ldr	r2, [pc, #108]	; (800b808 <MX_I2C2_Init+0x7c>)
 800b79a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800b79c:	4b18      	ldr	r3, [pc, #96]	; (800b800 <MX_I2C2_Init+0x74>)
 800b79e:	2200      	movs	r2, #0
 800b7a0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b7a2:	4b17      	ldr	r3, [pc, #92]	; (800b800 <MX_I2C2_Init+0x74>)
 800b7a4:	2201      	movs	r2, #1
 800b7a6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b7a8:	4b15      	ldr	r3, [pc, #84]	; (800b800 <MX_I2C2_Init+0x74>)
 800b7aa:	2200      	movs	r2, #0
 800b7ac:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800b7ae:	4b14      	ldr	r3, [pc, #80]	; (800b800 <MX_I2C2_Init+0x74>)
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800b7b4:	4b12      	ldr	r3, [pc, #72]	; (800b800 <MX_I2C2_Init+0x74>)
 800b7b6:	2200      	movs	r2, #0
 800b7b8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b7ba:	4b11      	ldr	r3, [pc, #68]	; (800b800 <MX_I2C2_Init+0x74>)
 800b7bc:	2200      	movs	r2, #0
 800b7be:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b7c0:	4b0f      	ldr	r3, [pc, #60]	; (800b800 <MX_I2C2_Init+0x74>)
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800b7c6:	480e      	ldr	r0, [pc, #56]	; (800b800 <MX_I2C2_Init+0x74>)
 800b7c8:	f7f6 ff09 	bl	80025de <HAL_I2C_Init>
 800b7cc:	4603      	mov	r3, r0
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d001      	beq.n	800b7d6 <MX_I2C2_Init+0x4a>
  {
    return HAL_ERROR;
 800b7d2:	2301      	movs	r3, #1
 800b7d4:	e012      	b.n	800b7fc <MX_I2C2_Init+0x70>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800b7d6:	2100      	movs	r1, #0
 800b7d8:	4809      	ldr	r0, [pc, #36]	; (800b800 <MX_I2C2_Init+0x74>)
 800b7da:	f7f7 fd0d 	bl	80031f8 <HAL_I2CEx_ConfigAnalogFilter>
 800b7de:	4603      	mov	r3, r0
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d001      	beq.n	800b7e8 <MX_I2C2_Init+0x5c>
  {
    return HAL_ERROR;
 800b7e4:	2301      	movs	r3, #1
 800b7e6:	e009      	b.n	800b7fc <MX_I2C2_Init+0x70>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800b7e8:	2100      	movs	r1, #0
 800b7ea:	4805      	ldr	r0, [pc, #20]	; (800b800 <MX_I2C2_Init+0x74>)
 800b7ec:	f7f7 fd4e 	bl	800328c <HAL_I2CEx_ConfigDigitalFilter>
 800b7f0:	4603      	mov	r3, r0
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d001      	beq.n	800b7fa <MX_I2C2_Init+0x6e>
  {
    return HAL_ERROR;
 800b7f6:	2301      	movs	r3, #1
 800b7f8:	e000      	b.n	800b7fc <MX_I2C2_Init+0x70>
  }

  return HAL_OK;
 800b7fa:	2300      	movs	r3, #0


}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	bd80      	pop	{r7, pc}
 800b800:	20002458 	.word	0x20002458
 800b804:	40005800 	.word	0x40005800
 800b808:	00200c28 	.word	0x00200c28

0800b80c <INA219_Init_Sensor>:


//================== 6. Init Function Definitions =======================================

INA_Status_t INA219_Init_Sensor(void)
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b084      	sub	sp, #16
 800b810:	af00      	add	r7, sp, #0
	  // initialise I2C peripheral
	  MX_I2C2_Init();
 800b812:	f7ff ffbb 	bl	800b78c <MX_I2C2_Init>
	  if(INA219_Begin() == INA_DEVICE_READY)
 800b816:	f000 f821 	bl	800b85c <INA219_Begin>
 800b81a:	4603      	mov	r3, r0
 800b81c:	2b07      	cmp	r3, #7
 800b81e:	d111      	bne.n	800b844 <INA219_Init_Sensor+0x38>
	  {
		  float I,V,P;
		  // perform soft reset of device
		  INA219_Reset();
 800b820:	f000 f91c 	bl	800ba5c <INA219_Reset>
		  //configure the register
		  INA219_Set_Reg_Config(&ina);
 800b824:	480b      	ldr	r0, [pc, #44]	; (800b854 <INA219_Init_Sensor+0x48>)
 800b826:	f000 f9a7 	bl	800bb78 <INA219_Set_Reg_Config>
		  //calibrate current and power reading
		  INA219_Calibrate_16V_1_2A(&I,&V,&P);
 800b82a:	1d3a      	adds	r2, r7, #4
 800b82c:	f107 0108 	add.w	r1, r7, #8
 800b830:	f107 030c 	add.w	r3, r7, #12
 800b834:	4618      	mov	r0, r3
 800b836:	f000 f85b 	bl	800b8f0 <INA219_Calibrate_16V_1_2A>
		  //enable power mode
		  INA219_Set_Power_Mode(INA219_CONFIG_MODE_ADC_DIS);
 800b83a:	2004      	movs	r0, #4
 800b83c:	f000 f952 	bl	800bae4 <INA219_Set_Power_Mode>
		  return INA_OK;
 800b840:	2300      	movs	r3, #0
 800b842:	e003      	b.n	800b84c <INA219_Init_Sensor+0x40>
	  }
	  HAL_I2C_DeInit(&ina.ina_i2c);
 800b844:	4804      	ldr	r0, [pc, #16]	; (800b858 <INA219_Init_Sensor+0x4c>)
 800b846:	f7f6 ff58 	bl	80026fa <HAL_I2C_DeInit>
	  return INA_INIT_ERROR;
 800b84a:	2301      	movs	r3, #1
}
 800b84c:	4618      	mov	r0, r3
 800b84e:	3710      	adds	r7, #16
 800b850:	46bd      	mov	sp, r7
 800b852:	bd80      	pop	{r7, pc}
 800b854:	200024a4 	.word	0x200024a4
 800b858:	200024b0 	.word	0x200024b0

0800b85c <INA219_Begin>:

INA_Status_t INA219_Begin(void)
{
 800b85c:	b580      	push	{r7, lr}
 800b85e:	b086      	sub	sp, #24
 800b860:	af04      	add	r7, sp, #16
	//attach i2c object to ina object
#ifdef USE_I2C_1
	  ina.ina_i2c = hi2c1;
#endif
#ifdef USE_I2C_2
	  ina.ina_i2c = hi2c2;
 800b862:	4b20      	ldr	r3, [pc, #128]	; (800b8e4 <INA219_Begin+0x88>)
 800b864:	4a20      	ldr	r2, [pc, #128]	; (800b8e8 <INA219_Begin+0x8c>)
 800b866:	330c      	adds	r3, #12
 800b868:	4611      	mov	r1, r2
 800b86a:	224c      	movs	r2, #76	; 0x4c
 800b86c:	4618      	mov	r0, r3
 800b86e:	f004 fee1 	bl	8010634 <memcpy>
#ifdef USE_I2C_3
	  ina.ina_i2c = hi2c3;
#endif

	//check if device is online
	uint8_t temp[2] = {0};
 800b872:	2300      	movs	r3, #0
 800b874:	80bb      	strh	r3, [r7, #4]
	if(HAL_I2C_IsDeviceReady(&ina.ina_i2c,INA219_I2C_Address,10,100) != HAL_OK)
 800b876:	2364      	movs	r3, #100	; 0x64
 800b878:	220a      	movs	r2, #10
 800b87a:	2180      	movs	r1, #128	; 0x80
 800b87c:	481b      	ldr	r0, [pc, #108]	; (800b8ec <INA219_Begin+0x90>)
 800b87e:	f7f7 f999 	bl	8002bb4 <HAL_I2C_IsDeviceReady>
 800b882:	4603      	mov	r3, r0
 800b884:	2b00      	cmp	r3, #0
 800b886:	d001      	beq.n	800b88c <INA219_Begin+0x30>
	{
		return INA_DEVICE_OFFLINE;
 800b888:	2306      	movs	r3, #6
 800b88a:	e027      	b.n	800b8dc <INA219_Begin+0x80>
	}

	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,2,temp,2,100) != HAL_OK)
 800b88c:	2364      	movs	r3, #100	; 0x64
 800b88e:	9302      	str	r3, [sp, #8]
 800b890:	2302      	movs	r3, #2
 800b892:	9301      	str	r3, [sp, #4]
 800b894:	1d3b      	adds	r3, r7, #4
 800b896:	9300      	str	r3, [sp, #0]
 800b898:	2302      	movs	r3, #2
 800b89a:	2200      	movs	r2, #0
 800b89c:	2180      	movs	r1, #128	; 0x80
 800b89e:	4813      	ldr	r0, [pc, #76]	; (800b8ec <INA219_Begin+0x90>)
 800b8a0:	f7f7 f86e 	bl	8002980 <HAL_I2C_Mem_Read>
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d001      	beq.n	800b8ae <INA219_Begin+0x52>
	{
		return INA_I2C_READ_ERROR;
 800b8aa:	2302      	movs	r3, #2
 800b8ac:	e016      	b.n	800b8dc <INA219_Begin+0x80>
	}
	//check for previous configuration

	uint16_t configbyte = (temp[0]<<8) | temp[1];
 800b8ae:	793b      	ldrb	r3, [r7, #4]
 800b8b0:	021b      	lsls	r3, r3, #8
 800b8b2:	b21a      	sxth	r2, r3
 800b8b4:	797b      	ldrb	r3, [r7, #5]
 800b8b6:	b21b      	sxth	r3, r3
 800b8b8:	4313      	orrs	r3, r2
 800b8ba:	b21b      	sxth	r3, r3
 800b8bc:	80fb      	strh	r3, [r7, #6]
	if(configbyte == INA219_DEFAULT_CONFIG) //this will occure if a reset has occured or if the device has not been configured
 800b8be:	88fb      	ldrh	r3, [r7, #6]
 800b8c0:	f643 129f 	movw	r2, #14751	; 0x399f
 800b8c4:	4293      	cmp	r3, r2
 800b8c6:	d104      	bne.n	800b8d2 <INA219_Begin+0x76>
	{
		ina.Use_Config = Default;
 800b8c8:	4b06      	ldr	r3, [pc, #24]	; (800b8e4 <INA219_Begin+0x88>)
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 800b8d0:	e003      	b.n	800b8da <INA219_Begin+0x7e>
	}else
	{
		ina.Use_Config = Configured;
 800b8d2:	4b04      	ldr	r3, [pc, #16]	; (800b8e4 <INA219_Begin+0x88>)
 800b8d4:	2201      	movs	r2, #1
 800b8d6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	}

	return INA_DEVICE_READY;
 800b8da:	2307      	movs	r3, #7
}
 800b8dc:	4618      	mov	r0, r3
 800b8de:	3708      	adds	r7, #8
 800b8e0:	46bd      	mov	sp, r7
 800b8e2:	bd80      	pop	{r7, pc}
 800b8e4:	200024a4 	.word	0x200024a4
 800b8e8:	20002458 	.word	0x20002458
 800b8ec:	200024b0 	.word	0x200024b0

0800b8f0 <INA219_Calibrate_16V_1_2A>:
 * 			Choose LSB = 100 uA
 * 	Step 5: Set Calibration value = 4096
 */

INA_Status_t INA219_Calibrate_16V_1_2A(float *I_MBO, float *V_MBO, float *P_Max)
{
 800b8f0:	b590      	push	{r4, r7, lr}
 800b8f2:	b08d      	sub	sp, #52	; 0x34
 800b8f4:	af04      	add	r7, sp, #16
 800b8f6:	60f8      	str	r0, [r7, #12]
 800b8f8:	60b9      	str	r1, [r7, #8]
 800b8fa:	607a      	str	r2, [r7, #4]
	//set Current Step Size
	ina.INA219_I_LSB = 100.0/1000000.0;
 800b8fc:	4b50      	ldr	r3, [pc, #320]	; (800ba40 <INA219_Calibrate_16V_1_2A+0x150>)
 800b8fe:	4a51      	ldr	r2, [pc, #324]	; (800ba44 <INA219_Calibrate_16V_1_2A+0x154>)
 800b900:	65da      	str	r2, [r3, #92]	; 0x5c
	uint16_t I_cal_val = (uint16_t)(0.04096/(ina.INA219_I_LSB*INA219_R_SHUNT));
 800b902:	4b4f      	ldr	r3, [pc, #316]	; (800ba40 <INA219_Calibrate_16V_1_2A+0x150>)
 800b904:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b906:	4618      	mov	r0, r3
 800b908:	f7f4 fe2e 	bl	8000568 <__aeabi_f2d>
 800b90c:	a344      	add	r3, pc, #272	; (adr r3, 800ba20 <INA219_Calibrate_16V_1_2A+0x130>)
 800b90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b912:	f7f4 fe7d 	bl	8000610 <__aeabi_dmul>
 800b916:	4603      	mov	r3, r0
 800b918:	460c      	mov	r4, r1
 800b91a:	461a      	mov	r2, r3
 800b91c:	4623      	mov	r3, r4
 800b91e:	a142      	add	r1, pc, #264	; (adr r1, 800ba28 <INA219_Calibrate_16V_1_2A+0x138>)
 800b920:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b924:	f7f4 ff9e 	bl	8000864 <__aeabi_ddiv>
 800b928:	4603      	mov	r3, r0
 800b92a:	460c      	mov	r4, r1
 800b92c:	4618      	mov	r0, r3
 800b92e:	4621      	mov	r1, r4
 800b930:	f7f5 f946 	bl	8000bc0 <__aeabi_d2uiz>
 800b934:	4603      	mov	r3, r0
 800b936:	83fb      	strh	r3, [r7, #30]
	ina.INA219_P_LSB = 20*ina.INA219_I_LSB;
 800b938:	4b41      	ldr	r3, [pc, #260]	; (800ba40 <INA219_Calibrate_16V_1_2A+0x150>)
 800b93a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b93c:	4942      	ldr	r1, [pc, #264]	; (800ba48 <INA219_Calibrate_16V_1_2A+0x158>)
 800b93e:	4618      	mov	r0, r3
 800b940:	f7f5 fabc 	bl	8000ebc <__aeabi_fmul>
 800b944:	4603      	mov	r3, r0
 800b946:	461a      	mov	r2, r3
 800b948:	4b3d      	ldr	r3, [pc, #244]	; (800ba40 <INA219_Calibrate_16V_1_2A+0x150>)
 800b94a:	665a      	str	r2, [r3, #100]	; 0x64
	float I_max = ina.INA219_I_LSB*32767;
 800b94c:	4b3c      	ldr	r3, [pc, #240]	; (800ba40 <INA219_Calibrate_16V_1_2A+0x150>)
 800b94e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b950:	493e      	ldr	r1, [pc, #248]	; (800ba4c <INA219_Calibrate_16V_1_2A+0x15c>)
 800b952:	4618      	mov	r0, r3
 800b954:	f7f5 fab2 	bl	8000ebc <__aeabi_fmul>
 800b958:	4603      	mov	r3, r0
 800b95a:	61bb      	str	r3, [r7, #24]
	if(I_max  > 1.6) //max possible current
 800b95c:	69b8      	ldr	r0, [r7, #24]
 800b95e:	f7f4 fe03 	bl	8000568 <__aeabi_f2d>
 800b962:	a333      	add	r3, pc, #204	; (adr r3, 800ba30 <INA219_Calibrate_16V_1_2A+0x140>)
 800b964:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b968:	f7f5 f8e2 	bl	8000b30 <__aeabi_dcmpgt>
 800b96c:	4603      	mov	r3, r0
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d003      	beq.n	800b97a <INA219_Calibrate_16V_1_2A+0x8a>
	{
		*I_MBO = 1.6;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	4a36      	ldr	r2, [pc, #216]	; (800ba50 <INA219_Calibrate_16V_1_2A+0x160>)
 800b976:	601a      	str	r2, [r3, #0]
 800b978:	e002      	b.n	800b980 <INA219_Calibrate_16V_1_2A+0x90>
	}else
	{
		*I_MBO = I_max;
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	69ba      	ldr	r2, [r7, #24]
 800b97e:	601a      	str	r2, [r3, #0]
	}
	float Vshunt_max = *I_MBO*INA219_R_SHUNT;
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	4618      	mov	r0, r3
 800b986:	f7f4 fdef 	bl	8000568 <__aeabi_f2d>
 800b98a:	a325      	add	r3, pc, #148	; (adr r3, 800ba20 <INA219_Calibrate_16V_1_2A+0x130>)
 800b98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b990:	f7f4 fe3e 	bl	8000610 <__aeabi_dmul>
 800b994:	4603      	mov	r3, r0
 800b996:	460c      	mov	r4, r1
 800b998:	4618      	mov	r0, r3
 800b99a:	4621      	mov	r1, r4
 800b99c:	f7f5 f930 	bl	8000c00 <__aeabi_d2f>
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	617b      	str	r3, [r7, #20]
	if(Vshunt_max > 0.16)
 800b9a4:	6978      	ldr	r0, [r7, #20]
 800b9a6:	f7f4 fddf 	bl	8000568 <__aeabi_f2d>
 800b9aa:	a323      	add	r3, pc, #140	; (adr r3, 800ba38 <INA219_Calibrate_16V_1_2A+0x148>)
 800b9ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9b0:	f7f5 f8be 	bl	8000b30 <__aeabi_dcmpgt>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d003      	beq.n	800b9c2 <INA219_Calibrate_16V_1_2A+0xd2>
	{
		*V_MBO = 0.16;
 800b9ba:	68bb      	ldr	r3, [r7, #8]
 800b9bc:	4a25      	ldr	r2, [pc, #148]	; (800ba54 <INA219_Calibrate_16V_1_2A+0x164>)
 800b9be:	601a      	str	r2, [r3, #0]
 800b9c0:	e002      	b.n	800b9c8 <INA219_Calibrate_16V_1_2A+0xd8>
	}
	else
	{
		*V_MBO = Vshunt_max;
 800b9c2:	68bb      	ldr	r3, [r7, #8]
 800b9c4:	697a      	ldr	r2, [r7, #20]
 800b9c6:	601a      	str	r2, [r3, #0]
	}
	*P_Max = *I_MBO*16;
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	f7f5 fa73 	bl	8000ebc <__aeabi_fmul>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	461a      	mov	r2, r3
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	601a      	str	r2, [r3, #0]

	//write I_Cal_val to register
	uint8_t temp[2] = {(I_cal_val&0xFF00)>>8,(I_cal_val&0x00FF)};
 800b9de:	8bfb      	ldrh	r3, [r7, #30]
 800b9e0:	0a1b      	lsrs	r3, r3, #8
 800b9e2:	b29b      	uxth	r3, r3
 800b9e4:	b2db      	uxtb	r3, r3
 800b9e6:	743b      	strb	r3, [r7, #16]
 800b9e8:	8bfb      	ldrh	r3, [r7, #30]
 800b9ea:	b2db      	uxtb	r3, r3
 800b9ec:	747b      	strb	r3, [r7, #17]
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CALIBRATION_REG,1,temp,2,100) != HAL_OK)
 800b9ee:	2364      	movs	r3, #100	; 0x64
 800b9f0:	9302      	str	r3, [sp, #8]
 800b9f2:	2302      	movs	r3, #2
 800b9f4:	9301      	str	r3, [sp, #4]
 800b9f6:	f107 0310 	add.w	r3, r7, #16
 800b9fa:	9300      	str	r3, [sp, #0]
 800b9fc:	2301      	movs	r3, #1
 800b9fe:	2205      	movs	r2, #5
 800ba00:	2180      	movs	r1, #128	; 0x80
 800ba02:	4815      	ldr	r0, [pc, #84]	; (800ba58 <INA219_Calibrate_16V_1_2A+0x168>)
 800ba04:	f7f6 fea8 	bl	8002758 <HAL_I2C_Mem_Write>
 800ba08:	4603      	mov	r3, r0
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d001      	beq.n	800ba12 <INA219_Calibrate_16V_1_2A+0x122>
	{
		return INA_I2C_WRITE_ERROR;
 800ba0e:	2303      	movs	r3, #3
 800ba10:	e000      	b.n	800ba14 <INA219_Calibrate_16V_1_2A+0x124>
	}

	return INA_OK;
 800ba12:	2300      	movs	r3, #0
}
 800ba14:	4618      	mov	r0, r3
 800ba16:	3724      	adds	r7, #36	; 0x24
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	bd90      	pop	{r4, r7, pc}
 800ba1c:	f3af 8000 	nop.w
 800ba20:	9999999a 	.word	0x9999999a
 800ba24:	3fb99999 	.word	0x3fb99999
 800ba28:	88e368f1 	.word	0x88e368f1
 800ba2c:	3fa4f8b5 	.word	0x3fa4f8b5
 800ba30:	9999999a 	.word	0x9999999a
 800ba34:	3ff99999 	.word	0x3ff99999
 800ba38:	47ae147b 	.word	0x47ae147b
 800ba3c:	3fc47ae1 	.word	0x3fc47ae1
 800ba40:	200024a4 	.word	0x200024a4
 800ba44:	38d1b717 	.word	0x38d1b717
 800ba48:	41a00000 	.word	0x41a00000
 800ba4c:	46fffe00 	.word	0x46fffe00
 800ba50:	3fcccccd 	.word	0x3fcccccd
 800ba54:	3e23d70a 	.word	0x3e23d70a
 800ba58:	200024b0 	.word	0x200024b0

0800ba5c <INA219_Reset>:
	hina->Init.INA_SHUNT_RESOLUTION = config_reg & (0b1111<<3);
	return HAL_OK;
}

INA_Status_t INA219_Reset(void)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b086      	sub	sp, #24
 800ba60:	af04      	add	r7, sp, #16
	//write reset bit to register
	uint8_t temp[2] = {INA219_CONFIG_RESET>>8,0};
 800ba62:	2380      	movs	r3, #128	; 0x80
 800ba64:	713b      	strb	r3, [r7, #4]
 800ba66:	2300      	movs	r3, #0
 800ba68:	717b      	strb	r3, [r7, #5]
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800ba6a:	2364      	movs	r3, #100	; 0x64
 800ba6c:	9302      	str	r3, [sp, #8]
 800ba6e:	2302      	movs	r3, #2
 800ba70:	9301      	str	r3, [sp, #4]
 800ba72:	1d3b      	adds	r3, r7, #4
 800ba74:	9300      	str	r3, [sp, #0]
 800ba76:	2301      	movs	r3, #1
 800ba78:	2200      	movs	r2, #0
 800ba7a:	2180      	movs	r1, #128	; 0x80
 800ba7c:	4818      	ldr	r0, [pc, #96]	; (800bae0 <INA219_Reset+0x84>)
 800ba7e:	f7f6 fe6b 	bl	8002758 <HAL_I2C_Mem_Write>
 800ba82:	4603      	mov	r3, r0
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d012      	beq.n	800baae <INA219_Reset+0x52>
	{
		return INA_I2C_WRITE_ERROR;
 800ba88:	2303      	movs	r3, #3
 800ba8a:	e024      	b.n	800bad6 <INA219_Reset+0x7a>
	}
	//wait for bit to clear
	while((temp[0]&(INA219_CONFIG_RESET>>8)) != 0 )
	{
		if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800ba8c:	2364      	movs	r3, #100	; 0x64
 800ba8e:	9302      	str	r3, [sp, #8]
 800ba90:	2302      	movs	r3, #2
 800ba92:	9301      	str	r3, [sp, #4]
 800ba94:	1d3b      	adds	r3, r7, #4
 800ba96:	9300      	str	r3, [sp, #0]
 800ba98:	2301      	movs	r3, #1
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	2180      	movs	r1, #128	; 0x80
 800ba9e:	4810      	ldr	r0, [pc, #64]	; (800bae0 <INA219_Reset+0x84>)
 800baa0:	f7f6 ff6e 	bl	8002980 <HAL_I2C_Mem_Read>
 800baa4:	4603      	mov	r3, r0
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d001      	beq.n	800baae <INA219_Reset+0x52>
		{
				return INA_I2C_READ_ERROR;
 800baaa:	2302      	movs	r3, #2
 800baac:	e013      	b.n	800bad6 <INA219_Reset+0x7a>
	while((temp[0]&(INA219_CONFIG_RESET>>8)) != 0 )
 800baae:	793b      	ldrb	r3, [r7, #4]
 800bab0:	b25b      	sxtb	r3, r3
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	dbea      	blt.n	800ba8c <INA219_Reset+0x30>
		}
	}

	//check if control reg is default values
	uint16_t reg = temp[0]<<8 | temp[1];
 800bab6:	793b      	ldrb	r3, [r7, #4]
 800bab8:	021b      	lsls	r3, r3, #8
 800baba:	b21a      	sxth	r2, r3
 800babc:	797b      	ldrb	r3, [r7, #5]
 800babe:	b21b      	sxth	r3, r3
 800bac0:	4313      	orrs	r3, r2
 800bac2:	b21b      	sxth	r3, r3
 800bac4:	80fb      	strh	r3, [r7, #6]
	if(reg != INA219_DEFAULT_CONFIG)
 800bac6:	88fb      	ldrh	r3, [r7, #6]
 800bac8:	f643 129f 	movw	r2, #14751	; 0x399f
 800bacc:	4293      	cmp	r3, r2
 800bace:	d001      	beq.n	800bad4 <INA219_Reset+0x78>
	{
		return INA_RESET_ERROR;
 800bad0:	2304      	movs	r3, #4
 800bad2:	e000      	b.n	800bad6 <INA219_Reset+0x7a>
	}
	return HAL_OK;
 800bad4:	2300      	movs	r3, #0
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	3708      	adds	r7, #8
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}
 800bade:	bf00      	nop
 800bae0:	200024b0 	.word	0x200024b0

0800bae4 <INA219_Set_Power_Mode>:

INA_Status_t INA219_Set_Power_Mode(uint16_t PWR_MODE)
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	b088      	sub	sp, #32
 800bae8:	af04      	add	r7, sp, #16
 800baea:	4603      	mov	r3, r0
 800baec:	80fb      	strh	r3, [r7, #6]
	//get power mode
	uint8_t temp [2] = {0};
 800baee:	2300      	movs	r3, #0
 800baf0:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800baf2:	2364      	movs	r3, #100	; 0x64
 800baf4:	9302      	str	r3, [sp, #8]
 800baf6:	2302      	movs	r3, #2
 800baf8:	9301      	str	r3, [sp, #4]
 800bafa:	f107 030c 	add.w	r3, r7, #12
 800bafe:	9300      	str	r3, [sp, #0]
 800bb00:	2301      	movs	r3, #1
 800bb02:	2200      	movs	r2, #0
 800bb04:	2180      	movs	r1, #128	; 0x80
 800bb06:	481b      	ldr	r0, [pc, #108]	; (800bb74 <INA219_Set_Power_Mode+0x90>)
 800bb08:	f7f6 ff3a 	bl	8002980 <HAL_I2C_Mem_Read>
 800bb0c:	4603      	mov	r3, r0
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d001      	beq.n	800bb16 <INA219_Set_Power_Mode+0x32>
	{
		return INA_I2C_READ_ERROR;
 800bb12:	2302      	movs	r3, #2
 800bb14:	e02a      	b.n	800bb6c <INA219_Set_Power_Mode+0x88>
	}
	uint16_t config_reg = temp[0]<<8 |temp[1];
 800bb16:	7b3b      	ldrb	r3, [r7, #12]
 800bb18:	021b      	lsls	r3, r3, #8
 800bb1a:	b21a      	sxth	r2, r3
 800bb1c:	7b7b      	ldrb	r3, [r7, #13]
 800bb1e:	b21b      	sxth	r3, r3
 800bb20:	4313      	orrs	r3, r2
 800bb22:	b21b      	sxth	r3, r3
 800bb24:	81fb      	strh	r3, [r7, #14]

	//clear power mode
	config_reg &= ~(0b11);
 800bb26:	89fb      	ldrh	r3, [r7, #14]
 800bb28:	f023 0303 	bic.w	r3, r3, #3
 800bb2c:	81fb      	strh	r3, [r7, #14]
	//set to new value
	config_reg |= PWR_MODE;
 800bb2e:	89fa      	ldrh	r2, [r7, #14]
 800bb30:	88fb      	ldrh	r3, [r7, #6]
 800bb32:	4313      	orrs	r3, r2
 800bb34:	81fb      	strh	r3, [r7, #14]
	//write to reg
	temp[0] = (config_reg &0xFF00)>>8;
 800bb36:	89fb      	ldrh	r3, [r7, #14]
 800bb38:	0a1b      	lsrs	r3, r3, #8
 800bb3a:	b29b      	uxth	r3, r3
 800bb3c:	b2db      	uxtb	r3, r3
 800bb3e:	733b      	strb	r3, [r7, #12]
	temp[1] = config_reg &0xFF;
 800bb40:	89fb      	ldrh	r3, [r7, #14]
 800bb42:	b2db      	uxtb	r3, r3
 800bb44:	737b      	strb	r3, [r7, #13]
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,temp,2,100) != HAL_OK)
 800bb46:	2364      	movs	r3, #100	; 0x64
 800bb48:	9302      	str	r3, [sp, #8]
 800bb4a:	2302      	movs	r3, #2
 800bb4c:	9301      	str	r3, [sp, #4]
 800bb4e:	f107 030c 	add.w	r3, r7, #12
 800bb52:	9300      	str	r3, [sp, #0]
 800bb54:	2301      	movs	r3, #1
 800bb56:	2200      	movs	r2, #0
 800bb58:	2180      	movs	r1, #128	; 0x80
 800bb5a:	4806      	ldr	r0, [pc, #24]	; (800bb74 <INA219_Set_Power_Mode+0x90>)
 800bb5c:	f7f6 fdfc 	bl	8002758 <HAL_I2C_Mem_Write>
 800bb60:	4603      	mov	r3, r0
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d001      	beq.n	800bb6a <INA219_Set_Power_Mode+0x86>
	{
		return INA_I2C_WRITE_ERROR;
 800bb66:	2303      	movs	r3, #3
 800bb68:	e000      	b.n	800bb6c <INA219_Set_Power_Mode+0x88>
	}
	return INA_OK;
 800bb6a:	2300      	movs	r3, #0
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3710      	adds	r7, #16
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}
 800bb74:	200024b0 	.word	0x200024b0

0800bb78 <INA219_Set_Reg_Config>:

INA_Status_t INA219_Set_Reg_Config(INA219_Handle_Typedef *hina)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b088      	sub	sp, #32
 800bb7c:	af04      	add	r7, sp, #16
 800bb7e:	6078      	str	r0, [r7, #4]
	hina->Init.INA_BUS_VOLTAGE_RANGE = INA219_CONFIG_BRNG_16V;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2200      	movs	r2, #0
 800bb84:	801a      	strh	r2, [r3, #0]
	hina->Init.INA_SHUNT_PGA_RANGE = INA219_CONFIG_PG_4;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800bb8c:	805a      	strh	r2, [r3, #2]
	hina->Init.INA_BUS_ADC_RESOLUTION = INA219_CONFIG_BADC_MODE_SAMPLE_12_BIT;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800bb94:	809a      	strh	r2, [r3, #4]
	hina->Init.INA_SHUNT_RESOLUTION = INA219_CONFIG_SADC_MODE_SAMPLE_12_BIT;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	2218      	movs	r2, #24
 800bb9a:	80da      	strh	r2, [r3, #6]
	hina->Config_val = (hina->Init.INA_BUS_VOLTAGE_RANGE | hina->Init.INA_SHUNT_PGA_RANGE | hina->Init.INA_BUS_ADC_RESOLUTION | hina->Init.INA_SHUNT_RESOLUTION);
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	881a      	ldrh	r2, [r3, #0]
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	885b      	ldrh	r3, [r3, #2]
 800bba4:	4313      	orrs	r3, r2
 800bba6:	b29a      	uxth	r2, r3
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	889b      	ldrh	r3, [r3, #4]
 800bbac:	4313      	orrs	r3, r2
 800bbae:	b29a      	uxth	r2, r3
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	88db      	ldrh	r3, [r3, #6]
 800bbb4:	4313      	orrs	r3, r2
 800bbb6:	b29a      	uxth	r2, r3
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	811a      	strh	r2, [r3, #8]
	uint8_t byte[2] = {(hina->Config_val&0xFF00)>>8,hina->Config_val&0x00FF};
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	891b      	ldrh	r3, [r3, #8]
 800bbc0:	0a1b      	lsrs	r3, r3, #8
 800bbc2:	b29b      	uxth	r3, r3
 800bbc4:	b2db      	uxtb	r3, r3
 800bbc6:	733b      	strb	r3, [r7, #12]
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	891b      	ldrh	r3, [r3, #8]
 800bbcc:	b2db      	uxtb	r3, r3
 800bbce:	737b      	strb	r3, [r7, #13]
	//write value to register
	if(HAL_I2C_Mem_Write(&ina.ina_i2c,INA219_I2C_Address,CONFIG_REG,1,byte,2,100) != HAL_OK)
 800bbd0:	2364      	movs	r3, #100	; 0x64
 800bbd2:	9302      	str	r3, [sp, #8]
 800bbd4:	2302      	movs	r3, #2
 800bbd6:	9301      	str	r3, [sp, #4]
 800bbd8:	f107 030c 	add.w	r3, r7, #12
 800bbdc:	9300      	str	r3, [sp, #0]
 800bbde:	2301      	movs	r3, #1
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	2180      	movs	r1, #128	; 0x80
 800bbe4:	4806      	ldr	r0, [pc, #24]	; (800bc00 <INA219_Set_Reg_Config+0x88>)
 800bbe6:	f7f6 fdb7 	bl	8002758 <HAL_I2C_Mem_Write>
 800bbea:	4603      	mov	r3, r0
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d001      	beq.n	800bbf4 <INA219_Set_Reg_Config+0x7c>
	{
		return INA_I2C_WRITE_ERROR;
 800bbf0:	2303      	movs	r3, #3
 800bbf2:	e000      	b.n	800bbf6 <INA219_Set_Reg_Config+0x7e>
	}
	return INA_OK;
 800bbf4:	2300      	movs	r3, #0
}
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	3710      	adds	r7, #16
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	bd80      	pop	{r7, pc}
 800bbfe:	bf00      	nop
 800bc00:	200024b0 	.word	0x200024b0

0800bc04 <INA219_Trigger_Conversion>:
 *
 * @return: INA_Status_t - return value showing the status of the function
 */

INA_Status_t INA219_Trigger_Conversion(uint8_t val)
{
 800bc04:	b580      	push	{r7, lr}
 800bc06:	b088      	sub	sp, #32
 800bc08:	af04      	add	r7, sp, #16
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	71fb      	strb	r3, [r7, #7]
	//set Power mode
	uint16_t mode = 0;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	81fb      	strh	r3, [r7, #14]
	switch(val){
 800bc12:	79fb      	ldrb	r3, [r7, #7]
 800bc14:	2b01      	cmp	r3, #1
 800bc16:	d006      	beq.n	800bc26 <INA219_Trigger_Conversion+0x22>
 800bc18:	2b02      	cmp	r3, #2
 800bc1a:	d007      	beq.n	800bc2c <INA219_Trigger_Conversion+0x28>
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d108      	bne.n	800bc32 <INA219_Trigger_Conversion+0x2e>
	case 0:
		mode = INA219_CONFIG_MODE_SHUNT_TRIGGERERD;
 800bc20:	2301      	movs	r3, #1
 800bc22:	81fb      	strh	r3, [r7, #14]
		break;
 800bc24:	e005      	b.n	800bc32 <INA219_Trigger_Conversion+0x2e>
	case 1:
		mode = INA219_CONFIG_MODE_BUS_TRIGGERED;
 800bc26:	2302      	movs	r3, #2
 800bc28:	81fb      	strh	r3, [r7, #14]
		break;
 800bc2a:	e002      	b.n	800bc32 <INA219_Trigger_Conversion+0x2e>
	case 2:
		mode = INA219_CONFIG_MODE_SHUNT_BUS_TRIGGERED;
 800bc2c:	2303      	movs	r3, #3
 800bc2e:	81fb      	strh	r3, [r7, #14]
		break;
 800bc30:	bf00      	nop
	}
	if(INA219_Set_Power_Mode(mode) != INA_OK)
 800bc32:	89fb      	ldrh	r3, [r7, #14]
 800bc34:	4618      	mov	r0, r3
 800bc36:	f7ff ff55 	bl	800bae4 <INA219_Set_Power_Mode>
 800bc3a:	4603      	mov	r3, r0
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d001      	beq.n	800bc44 <INA219_Trigger_Conversion+0x40>
	{
		return INA_I2C_WRITE_ERROR;
 800bc40:	2303      	movs	r3, #3
 800bc42:	e022      	b.n	800bc8a <INA219_Trigger_Conversion+0x86>
	}
	//wait for conversion ready flag to be set in register
	uint8_t temp[2];
	uint16_t u_temp = 0;
 800bc44:	2300      	movs	r3, #0
 800bc46:	81bb      	strh	r3, [r7, #12]
	while(((u_temp&INA219_FLAG_CNVR)>>1) != SET)
 800bc48:	e019      	b.n	800bc7e <INA219_Trigger_Conversion+0x7a>
	{
		if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,V_BUS_REG,1,temp,2,100)!= HAL_OK)
 800bc4a:	2364      	movs	r3, #100	; 0x64
 800bc4c:	9302      	str	r3, [sp, #8]
 800bc4e:	2302      	movs	r3, #2
 800bc50:	9301      	str	r3, [sp, #4]
 800bc52:	f107 0308 	add.w	r3, r7, #8
 800bc56:	9300      	str	r3, [sp, #0]
 800bc58:	2301      	movs	r3, #1
 800bc5a:	2202      	movs	r2, #2
 800bc5c:	2180      	movs	r1, #128	; 0x80
 800bc5e:	480d      	ldr	r0, [pc, #52]	; (800bc94 <INA219_Trigger_Conversion+0x90>)
 800bc60:	f7f6 fe8e 	bl	8002980 <HAL_I2C_Mem_Read>
 800bc64:	4603      	mov	r3, r0
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d001      	beq.n	800bc6e <INA219_Trigger_Conversion+0x6a>
		{
			return INA_I2C_READ_ERROR;
 800bc6a:	2302      	movs	r3, #2
 800bc6c:	e00d      	b.n	800bc8a <INA219_Trigger_Conversion+0x86>
		}
		u_temp = (temp[0]<<8) | temp[1];
 800bc6e:	7a3b      	ldrb	r3, [r7, #8]
 800bc70:	021b      	lsls	r3, r3, #8
 800bc72:	b21a      	sxth	r2, r3
 800bc74:	7a7b      	ldrb	r3, [r7, #9]
 800bc76:	b21b      	sxth	r3, r3
 800bc78:	4313      	orrs	r3, r2
 800bc7a:	b21b      	sxth	r3, r3
 800bc7c:	81bb      	strh	r3, [r7, #12]
	while(((u_temp&INA219_FLAG_CNVR)>>1) != SET)
 800bc7e:	89bb      	ldrh	r3, [r7, #12]
 800bc80:	f003 0302 	and.w	r3, r3, #2
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d0e0      	beq.n	800bc4a <INA219_Trigger_Conversion+0x46>
	}
	return INA_OK;
 800bc88:	2300      	movs	r3, #0
}
 800bc8a:	4618      	mov	r0, r3
 800bc8c:	3710      	adds	r7, #16
 800bc8e:	46bd      	mov	sp, r7
 800bc90:	bd80      	pop	{r7, pc}
 800bc92:	bf00      	nop
 800bc94:	200024b0 	.word	0x200024b0

0800bc98 <INA219_Get_Shunt_Voltage>:

INA_Status_t INA219_Get_Shunt_Voltage(int16_t *Shunt_Voltage)
{
 800bc98:	b580      	push	{r7, lr}
 800bc9a:	b088      	sub	sp, #32
 800bc9c:	af04      	add	r7, sp, #16
 800bc9e:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800bca0:	2300      	movs	r3, #0
 800bca2:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,V_SHUNT_REG,2,temp,2,100)!= HAL_OK)
 800bca4:	2364      	movs	r3, #100	; 0x64
 800bca6:	9302      	str	r3, [sp, #8]
 800bca8:	2302      	movs	r3, #2
 800bcaa:	9301      	str	r3, [sp, #4]
 800bcac:	f107 030c 	add.w	r3, r7, #12
 800bcb0:	9300      	str	r3, [sp, #0]
 800bcb2:	2302      	movs	r3, #2
 800bcb4:	2201      	movs	r2, #1
 800bcb6:	2180      	movs	r1, #128	; 0x80
 800bcb8:	4824      	ldr	r0, [pc, #144]	; (800bd4c <INA219_Get_Shunt_Voltage+0xb4>)
 800bcba:	f7f6 fe61 	bl	8002980 <HAL_I2C_Mem_Read>
 800bcbe:	4603      	mov	r3, r0
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d001      	beq.n	800bcc8 <INA219_Get_Shunt_Voltage+0x30>
	{
		return INA_I2C_READ_ERROR;
 800bcc4:	2302      	movs	r3, #2
 800bcc6:	e03d      	b.n	800bd44 <INA219_Get_Shunt_Voltage+0xac>
	}
	//convert to signed 16 bit word
	*Shunt_Voltage = (temp[0]<<8) | temp[1];
 800bcc8:	7b3b      	ldrb	r3, [r7, #12]
 800bcca:	021b      	lsls	r3, r3, #8
 800bccc:	b21a      	sxth	r2, r3
 800bcce:	7b7b      	ldrb	r3, [r7, #13]
 800bcd0:	b21b      	sxth	r3, r3
 800bcd2:	4313      	orrs	r3, r2
 800bcd4:	b21a      	sxth	r2, r3
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	801a      	strh	r2, [r3, #0]
	//mulitply by PG gain
	switch(ina.Init.INA_SHUNT_PGA_RANGE)
 800bcda:	4b1d      	ldr	r3, [pc, #116]	; (800bd50 <INA219_Get_Shunt_Voltage+0xb8>)
 800bcdc:	885b      	ldrh	r3, [r3, #2]
 800bcde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bce2:	d01b      	beq.n	800bd1c <INA219_Get_Shunt_Voltage+0x84>
 800bce4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bce8:	dc02      	bgt.n	800bcf0 <INA219_Get_Shunt_Voltage+0x58>
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d01f      	beq.n	800bd2e <INA219_Get_Shunt_Voltage+0x96>
 800bcee:	e028      	b.n	800bd42 <INA219_Get_Shunt_Voltage+0xaa>
 800bcf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bcf4:	d008      	beq.n	800bd08 <INA219_Get_Shunt_Voltage+0x70>
 800bcf6:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800bcfa:	d122      	bne.n	800bd42 <INA219_Get_Shunt_Voltage+0xaa>
	{
		case INA219_CONFIG_PG_8:
			*Shunt_Voltage = *Shunt_Voltage*1;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	f9b3 2000 	ldrsh.w	r2, [r3]
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	801a      	strh	r2, [r3, #0]
			break;
 800bd06:	e01c      	b.n	800bd42 <INA219_Get_Shunt_Voltage+0xaa>
		case INA219_CONFIG_PG_4:
			*Shunt_Voltage = *Shunt_Voltage*4;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bd0e:	b29b      	uxth	r3, r3
 800bd10:	009b      	lsls	r3, r3, #2
 800bd12:	b29b      	uxth	r3, r3
 800bd14:	b21a      	sxth	r2, r3
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	801a      	strh	r2, [r3, #0]
			break;
 800bd1a:	e012      	b.n	800bd42 <INA219_Get_Shunt_Voltage+0xaa>
		case INA219_CONFIG_PG_2:
			*Shunt_Voltage = *Shunt_Voltage*8;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bd22:	b29b      	uxth	r3, r3
 800bd24:	00db      	lsls	r3, r3, #3
 800bd26:	b29b      	uxth	r3, r3
 800bd28:	b21a      	sxth	r2, r3
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	801a      	strh	r2, [r3, #0]
		case INA219_CONFIG_PG_1:
			*Shunt_Voltage = *Shunt_Voltage*16;
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bd34:	b29b      	uxth	r3, r3
 800bd36:	011b      	lsls	r3, r3, #4
 800bd38:	b29b      	uxth	r3, r3
 800bd3a:	b21a      	sxth	r2, r3
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	801a      	strh	r2, [r3, #0]
			break;
 800bd40:	bf00      	nop
	}
	return INA_OK;
 800bd42:	2300      	movs	r3, #0
}
 800bd44:	4618      	mov	r0, r3
 800bd46:	3710      	adds	r7, #16
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	bd80      	pop	{r7, pc}
 800bd4c:	200024b0 	.word	0x200024b0
 800bd50:	200024a4 	.word	0x200024a4

0800bd54 <INA219_Get_Bus_Voltage>:

INA_Status_t INA219_Get_Bus_Voltage(int16_t *Bus_Voltage)
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b088      	sub	sp, #32
 800bd58:	af04      	add	r7, sp, #16
 800bd5a:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,V_BUS_REG,1,temp,2,100)!= HAL_OK)
 800bd60:	2364      	movs	r3, #100	; 0x64
 800bd62:	9302      	str	r3, [sp, #8]
 800bd64:	2302      	movs	r3, #2
 800bd66:	9301      	str	r3, [sp, #4]
 800bd68:	f107 030c 	add.w	r3, r7, #12
 800bd6c:	9300      	str	r3, [sp, #0]
 800bd6e:	2301      	movs	r3, #1
 800bd70:	2202      	movs	r2, #2
 800bd72:	2180      	movs	r1, #128	; 0x80
 800bd74:	480e      	ldr	r0, [pc, #56]	; (800bdb0 <INA219_Get_Bus_Voltage+0x5c>)
 800bd76:	f7f6 fe03 	bl	8002980 <HAL_I2C_Mem_Read>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d001      	beq.n	800bd84 <INA219_Get_Bus_Voltage+0x30>
	{
		return INA_I2C_READ_ERROR;
 800bd80:	2302      	movs	r3, #2
 800bd82:	e010      	b.n	800bda6 <INA219_Get_Bus_Voltage+0x52>
	}
	uint16_t u_temp = (temp[0]<<8) | temp[1];
 800bd84:	7b3b      	ldrb	r3, [r7, #12]
 800bd86:	021b      	lsls	r3, r3, #8
 800bd88:	b21a      	sxth	r2, r3
 800bd8a:	7b7b      	ldrb	r3, [r7, #13]
 800bd8c:	b21b      	sxth	r3, r3
 800bd8e:	4313      	orrs	r3, r2
 800bd90:	b21b      	sxth	r3, r3
 800bd92:	81fb      	strh	r3, [r7, #14]
	*Bus_Voltage = (int16_t)((u_temp >>3)*4); //remove conv and MOF flags
 800bd94:	89fb      	ldrh	r3, [r7, #14]
 800bd96:	08db      	lsrs	r3, r3, #3
 800bd98:	b29b      	uxth	r3, r3
 800bd9a:	009b      	lsls	r3, r3, #2
 800bd9c:	b29b      	uxth	r3, r3
 800bd9e:	b21a      	sxth	r2, r3
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	801a      	strh	r2, [r3, #0]
	return INA_OK;
 800bda4:	2300      	movs	r3, #0
}
 800bda6:	4618      	mov	r0, r3
 800bda8:	3710      	adds	r7, #16
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}
 800bdae:	bf00      	nop
 800bdb0:	200024b0 	.word	0x200024b0

0800bdb4 <INA219_Get_Current>:

INA_Status_t INA219_Get_Current(int16_t *current)
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b088      	sub	sp, #32
 800bdb8:	af04      	add	r7, sp, #16
 800bdba:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,CURRENT_REG,1,temp,2,100)!= HAL_OK)
 800bdc0:	2364      	movs	r3, #100	; 0x64
 800bdc2:	9302      	str	r3, [sp, #8]
 800bdc4:	2302      	movs	r3, #2
 800bdc6:	9301      	str	r3, [sp, #4]
 800bdc8:	f107 030c 	add.w	r3, r7, #12
 800bdcc:	9300      	str	r3, [sp, #0]
 800bdce:	2301      	movs	r3, #1
 800bdd0:	2204      	movs	r2, #4
 800bdd2:	2180      	movs	r1, #128	; 0x80
 800bdd4:	480a      	ldr	r0, [pc, #40]	; (800be00 <INA219_Get_Current+0x4c>)
 800bdd6:	f7f6 fdd3 	bl	8002980 <HAL_I2C_Mem_Read>
 800bdda:	4603      	mov	r3, r0
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d001      	beq.n	800bde4 <INA219_Get_Current+0x30>
	{
		return INA_I2C_READ_ERROR;
 800bde0:	2302      	movs	r3, #2
 800bde2:	e009      	b.n	800bdf8 <INA219_Get_Current+0x44>
	}
	*current = (temp[0]<<8) | temp[1];
 800bde4:	7b3b      	ldrb	r3, [r7, #12]
 800bde6:	021b      	lsls	r3, r3, #8
 800bde8:	b21a      	sxth	r2, r3
 800bdea:	7b7b      	ldrb	r3, [r7, #13]
 800bdec:	b21b      	sxth	r3, r3
 800bdee:	4313      	orrs	r3, r2
 800bdf0:	b21a      	sxth	r2, r3
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	801a      	strh	r2, [r3, #0]
	return INA_OK;
 800bdf6:	2300      	movs	r3, #0
}
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	3710      	adds	r7, #16
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	bd80      	pop	{r7, pc}
 800be00:	200024b0 	.word	0x200024b0

0800be04 <INA219_Get_Power>:

INA_Status_t INA219_Get_Power(int16_t *power)
{
 800be04:	b580      	push	{r7, lr}
 800be06:	b088      	sub	sp, #32
 800be08:	af04      	add	r7, sp, #16
 800be0a:	6078      	str	r0, [r7, #4]
	uint8_t temp[2] = {0};
 800be0c:	2300      	movs	r3, #0
 800be0e:	81bb      	strh	r3, [r7, #12]
	if(HAL_I2C_Mem_Read(&ina.ina_i2c,INA219_I2C_Address,POWER_REG,1,temp,2,100)!= HAL_OK)
 800be10:	2364      	movs	r3, #100	; 0x64
 800be12:	9302      	str	r3, [sp, #8]
 800be14:	2302      	movs	r3, #2
 800be16:	9301      	str	r3, [sp, #4]
 800be18:	f107 030c 	add.w	r3, r7, #12
 800be1c:	9300      	str	r3, [sp, #0]
 800be1e:	2301      	movs	r3, #1
 800be20:	2203      	movs	r2, #3
 800be22:	2180      	movs	r1, #128	; 0x80
 800be24:	480a      	ldr	r0, [pc, #40]	; (800be50 <INA219_Get_Power+0x4c>)
 800be26:	f7f6 fdab 	bl	8002980 <HAL_I2C_Mem_Read>
 800be2a:	4603      	mov	r3, r0
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d001      	beq.n	800be34 <INA219_Get_Power+0x30>
	{
		return INA_I2C_READ_ERROR;
 800be30:	2302      	movs	r3, #2
 800be32:	e009      	b.n	800be48 <INA219_Get_Power+0x44>
	}
	*power = (temp[0]<<8) | temp[1];
 800be34:	7b3b      	ldrb	r3, [r7, #12]
 800be36:	021b      	lsls	r3, r3, #8
 800be38:	b21a      	sxth	r2, r3
 800be3a:	7b7b      	ldrb	r3, [r7, #13]
 800be3c:	b21b      	sxth	r3, r3
 800be3e:	4313      	orrs	r3, r2
 800be40:	b21a      	sxth	r2, r3
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	801a      	strh	r2, [r3, #0]
	return INA_OK;
 800be46:	2300      	movs	r3, #0
}
 800be48:	4618      	mov	r0, r3
 800be4a:	3710      	adds	r7, #16
 800be4c:	46bd      	mov	sp, r7
 800be4e:	bd80      	pop	{r7, pc}
 800be50:	200024b0 	.word	0x200024b0

0800be54 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_UART5_Init(void)
{
 800be54:	b580      	push	{r7, lr}
 800be56:	af00      	add	r7, sp, #0

  huart5.Instance = UART5;
 800be58:	4b14      	ldr	r3, [pc, #80]	; (800beac <MX_UART5_Init+0x58>)
 800be5a:	4a15      	ldr	r2, [pc, #84]	; (800beb0 <MX_UART5_Init+0x5c>)
 800be5c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 19200;
 800be5e:	4b13      	ldr	r3, [pc, #76]	; (800beac <MX_UART5_Init+0x58>)
 800be60:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 800be64:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800be66:	4b11      	ldr	r3, [pc, #68]	; (800beac <MX_UART5_Init+0x58>)
 800be68:	2200      	movs	r2, #0
 800be6a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800be6c:	4b0f      	ldr	r3, [pc, #60]	; (800beac <MX_UART5_Init+0x58>)
 800be6e:	2200      	movs	r2, #0
 800be70:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800be72:	4b0e      	ldr	r3, [pc, #56]	; (800beac <MX_UART5_Init+0x58>)
 800be74:	2200      	movs	r2, #0
 800be76:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800be78:	4b0c      	ldr	r3, [pc, #48]	; (800beac <MX_UART5_Init+0x58>)
 800be7a:	220c      	movs	r2, #12
 800be7c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800be7e:	4b0b      	ldr	r3, [pc, #44]	; (800beac <MX_UART5_Init+0x58>)
 800be80:	2200      	movs	r2, #0
 800be82:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800be84:	4b09      	ldr	r3, [pc, #36]	; (800beac <MX_UART5_Init+0x58>)
 800be86:	2200      	movs	r2, #0
 800be88:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800be8a:	4b08      	ldr	r3, [pc, #32]	; (800beac <MX_UART5_Init+0x58>)
 800be8c:	2200      	movs	r2, #0
 800be8e:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800be90:	4b06      	ldr	r3, [pc, #24]	; (800beac <MX_UART5_Init+0x58>)
 800be92:	2200      	movs	r2, #0
 800be94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800be96:	4805      	ldr	r0, [pc, #20]	; (800beac <MX_UART5_Init+0x58>)
 800be98:	f7fb fd2f 	bl	80078fa <HAL_UART_Init>
 800be9c:	4603      	mov	r3, r0
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d001      	beq.n	800bea6 <MX_UART5_Init+0x52>
  {
    return HAL_ERROR;
 800bea2:	2301      	movs	r3, #1
 800bea4:	e000      	b.n	800bea8 <MX_UART5_Init+0x54>
  }

  return HAL_OK;
 800bea6:	2300      	movs	r3, #0
}
 800bea8:	4618      	mov	r0, r3
 800beaa:	bd80      	pop	{r7, pc}
 800beac:	20003748 	.word	0x20003748
 800beb0:	40005000 	.word	0x40005000

0800beb4 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel2
  */
static HAL_StatusTypeDef MX_DMA_Init(void)
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b082      	sub	sp, #8
 800beb8:	af00      	add	r7, sp, #0
  if(DMA2_Channel2->CCR != 0)
 800beba:	4b33      	ldr	r3, [pc, #204]	; (800bf88 <MX_DMA_Init+0xd4>)
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d00d      	beq.n	800bede <MX_DMA_Init+0x2a>
  {
   //clear channel to reset state
   hdma_uart5_rx.Instance = DMA2_Channel2;
 800bec2:	4b32      	ldr	r3, [pc, #200]	; (800bf8c <MX_DMA_Init+0xd8>)
 800bec4:	4a30      	ldr	r2, [pc, #192]	; (800bf88 <MX_DMA_Init+0xd4>)
 800bec6:	601a      	str	r2, [r3, #0]
   hdma_uart5_rx.DmaBaseAddress->ISR = DMA2->ISR;
 800bec8:	4b30      	ldr	r3, [pc, #192]	; (800bf8c <MX_DMA_Init+0xd8>)
 800beca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800becc:	4a30      	ldr	r2, [pc, #192]	; (800bf90 <MX_DMA_Init+0xdc>)
 800bece:	6812      	ldr	r2, [r2, #0]
 800bed0:	601a      	str	r2, [r3, #0]
   hdma_uart5_rx.ChannelIndex = 2;
 800bed2:	4b2e      	ldr	r3, [pc, #184]	; (800bf8c <MX_DMA_Init+0xd8>)
 800bed4:	2202      	movs	r2, #2
 800bed6:	645a      	str	r2, [r3, #68]	; 0x44
   HAL_DMA_DeInit(&hdma_uart5_rx);
 800bed8:	482c      	ldr	r0, [pc, #176]	; (800bf8c <MX_DMA_Init+0xd8>)
 800beda:	f7f5 fe1b 	bl	8001b14 <HAL_DMA_DeInit>
  }
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800bede:	4a2d      	ldr	r2, [pc, #180]	; (800bf94 <MX_DMA_Init+0xe0>)
 800bee0:	4b2c      	ldr	r3, [pc, #176]	; (800bf94 <MX_DMA_Init+0xe0>)
 800bee2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bee4:	f043 0302 	orr.w	r3, r3, #2
 800bee8:	6493      	str	r3, [r2, #72]	; 0x48
 800beea:	4b2a      	ldr	r3, [pc, #168]	; (800bf94 <MX_DMA_Init+0xe0>)
 800beec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800beee:	f003 0302 	and.w	r3, r3, #2
 800bef2:	607b      	str	r3, [r7, #4]
 800bef4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800bef6:	4a27      	ldr	r2, [pc, #156]	; (800bf94 <MX_DMA_Init+0xe0>)
 800bef8:	4b26      	ldr	r3, [pc, #152]	; (800bf94 <MX_DMA_Init+0xe0>)
 800befa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800befc:	f043 0301 	orr.w	r3, r3, #1
 800bf00:	6493      	str	r3, [r2, #72]	; 0x48
 800bf02:	4b24      	ldr	r3, [pc, #144]	; (800bf94 <MX_DMA_Init+0xe0>)
 800bf04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf06:	f003 0301 	and.w	r3, r3, #1
 800bf0a:	603b      	str	r3, [r7, #0]
 800bf0c:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma1_channel2 on DMA1_Channel2 */
  hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 800bf0e:	4b22      	ldr	r3, [pc, #136]	; (800bf98 <MX_DMA_Init+0xe4>)
 800bf10:	4a22      	ldr	r2, [pc, #136]	; (800bf9c <MX_DMA_Init+0xe8>)
 800bf12:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel2.Init.Request = DMA_REQUEST_0;
 800bf14:	4b20      	ldr	r3, [pc, #128]	; (800bf98 <MX_DMA_Init+0xe4>)
 800bf16:	2200      	movs	r2, #0
 800bf18:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800bf1a:	4b1f      	ldr	r3, [pc, #124]	; (800bf98 <MX_DMA_Init+0xe4>)
 800bf1c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800bf20:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel2.Init.PeriphInc = DMA_PINC_ENABLE;
 800bf22:	4b1d      	ldr	r3, [pc, #116]	; (800bf98 <MX_DMA_Init+0xe4>)
 800bf24:	2240      	movs	r2, #64	; 0x40
 800bf26:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel2.Init.MemInc = DMA_MINC_ENABLE;
 800bf28:	4b1b      	ldr	r3, [pc, #108]	; (800bf98 <MX_DMA_Init+0xe4>)
 800bf2a:	2280      	movs	r2, #128	; 0x80
 800bf2c:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800bf2e:	4b1a      	ldr	r3, [pc, #104]	; (800bf98 <MX_DMA_Init+0xe4>)
 800bf30:	2200      	movs	r2, #0
 800bf32:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800bf34:	4b18      	ldr	r3, [pc, #96]	; (800bf98 <MX_DMA_Init+0xe4>)
 800bf36:	2200      	movs	r2, #0
 800bf38:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel2.Init.Mode = DMA_NORMAL;
 800bf3a:	4b17      	ldr	r3, [pc, #92]	; (800bf98 <MX_DMA_Init+0xe4>)
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel2.Init.Priority = DMA_PRIORITY_LOW;
 800bf40:	4b15      	ldr	r3, [pc, #84]	; (800bf98 <MX_DMA_Init+0xe4>)
 800bf42:	2200      	movs	r2, #0
 800bf44:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel2) != HAL_OK)
 800bf46:	4814      	ldr	r0, [pc, #80]	; (800bf98 <MX_DMA_Init+0xe4>)
 800bf48:	f7f5 fd2c 	bl	80019a4 <HAL_DMA_Init>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d001      	beq.n	800bf56 <MX_DMA_Init+0xa2>
  {
	  return HAL_ERROR;
 800bf52:	2301      	movs	r3, #1
 800bf54:	e013      	b.n	800bf7e <MX_DMA_Init+0xca>
  }

  /* DMA interrupt init */
  HAL_NVIC_ClearPendingIRQ(DMA2_Channel2_IRQn);
 800bf56:	2039      	movs	r0, #57	; 0x39
 800bf58:	f7f5 fd15 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	2100      	movs	r1, #0
 800bf60:	200c      	movs	r0, #12
 800bf62:	f7f5 fcc6 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800bf66:	200c      	movs	r0, #12
 800bf68:	f7f5 fcdf 	bl	800192a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 800bf6c:	2200      	movs	r2, #0
 800bf6e:	2100      	movs	r1, #0
 800bf70:	2039      	movs	r0, #57	; 0x39
 800bf72:	f7f5 fcbe 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 800bf76:	2039      	movs	r0, #57	; 0x39
 800bf78:	f7f5 fcd7 	bl	800192a <HAL_NVIC_EnableIRQ>

  return HAL_OK;
 800bf7c:	2300      	movs	r3, #0

}
 800bf7e:	4618      	mov	r0, r3
 800bf80:	3708      	adds	r7, #8
 800bf82:	46bd      	mov	sp, r7
 800bf84:	bd80      	pop	{r7, pc}
 800bf86:	bf00      	nop
 800bf88:	4002041c 	.word	0x4002041c
 800bf8c:	20003818 	.word	0x20003818
 800bf90:	40020400 	.word	0x40020400
 800bf94:	40021000 	.word	0x40021000
 800bf98:	200037cc 	.word	0x200037cc
 800bf9c:	4002001c 	.word	0x4002001c

0800bfa0 <MX_GPIO_Init>:
  * @param None
  * @retval None
  */

static HAL_StatusTypeDef MX_GPIO_Init(void)
{
 800bfa0:	b580      	push	{r7, lr}
 800bfa2:	b088      	sub	sp, #32
 800bfa4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bfa6:	f107 030c 	add.w	r3, r7, #12
 800bfaa:	2200      	movs	r2, #0
 800bfac:	601a      	str	r2, [r3, #0]
 800bfae:	605a      	str	r2, [r3, #4]
 800bfb0:	609a      	str	r2, [r3, #8]
 800bfb2:	60da      	str	r2, [r3, #12]
 800bfb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */

  __HAL_RCC_GPIOC_CLK_ENABLE();
 800bfb6:	4a25      	ldr	r2, [pc, #148]	; (800c04c <MX_GPIO_Init+0xac>)
 800bfb8:	4b24      	ldr	r3, [pc, #144]	; (800c04c <MX_GPIO_Init+0xac>)
 800bfba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfbc:	f043 0304 	orr.w	r3, r3, #4
 800bfc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bfc2:	4b22      	ldr	r3, [pc, #136]	; (800c04c <MX_GPIO_Init+0xac>)
 800bfc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfc6:	f003 0304 	and.w	r3, r3, #4
 800bfca:	60bb      	str	r3, [r7, #8]
 800bfcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800bfce:	4a1f      	ldr	r2, [pc, #124]	; (800c04c <MX_GPIO_Init+0xac>)
 800bfd0:	4b1e      	ldr	r3, [pc, #120]	; (800c04c <MX_GPIO_Init+0xac>)
 800bfd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfd4:	f043 0301 	orr.w	r3, r3, #1
 800bfd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bfda:	4b1c      	ldr	r3, [pc, #112]	; (800c04c <MX_GPIO_Init+0xac>)
 800bfdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bfde:	f003 0301 	and.w	r3, r3, #1
 800bfe2:	607b      	str	r3, [r7, #4]
 800bfe4:	687b      	ldr	r3, [r7, #4]
  /*Configure GPIO pin Output Level */


  /*Configure GPIO pins : IR_OnOff_Pin */
  GPIO_InitStruct.Pin =  IR_OnOff_Pin;
 800bfe6:	2380      	movs	r3, #128	; 0x80
 800bfe8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800bfea:	2301      	movs	r3, #1
 800bfec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bfee:	2300      	movs	r3, #0
 800bff0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bff2:	2300      	movs	r3, #0
 800bff4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(IR_OnOff_GPIO_Port, &GPIO_InitStruct);
 800bff6:	f107 030c 	add.w	r3, r7, #12
 800bffa:	4619      	mov	r1, r3
 800bffc:	4814      	ldr	r0, [pc, #80]	; (800c050 <MX_GPIO_Init+0xb0>)
 800bffe:	f7f6 f825 	bl	800204c <HAL_GPIO_Init>
  /* Disable Internal Pull Down Resistor*/


  /*Configure GPIO pins : IR_RIng_Pin IR_NetAv_Pin */
  GPIO_InitStruct.Pin = IR_Ring_Pin;
 800c002:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800c006:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800c008:	4b12      	ldr	r3, [pc, #72]	; (800c054 <MX_GPIO_Init+0xb4>)
 800c00a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800c00c:	2302      	movs	r3, #2
 800c00e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IR_Ring_GPIO_Port, &GPIO_InitStruct);
 800c010:	f107 030c 	add.w	r3, r7, #12
 800c014:	4619      	mov	r1, r3
 800c016:	480e      	ldr	r0, [pc, #56]	; (800c050 <MX_GPIO_Init+0xb0>)
 800c018:	f7f6 f818 	bl	800204c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = IR_NetAv_Pin;
 800c01c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c020:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(IR_NetAv_GPIO_Port, &GPIO_InitStruct);
 800c022:	f107 030c 	add.w	r3, r7, #12
 800c026:	4619      	mov	r1, r3
 800c028:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c02c:	f7f6 f80e 	bl	800204c <HAL_GPIO_Init>

  /* EXTI interrupt init*/

  HAL_NVIC_SetPriority(IR_NetAv_EXTI_IRQn, 0, 0);
 800c030:	2200      	movs	r2, #0
 800c032:	2100      	movs	r1, #0
 800c034:	2017      	movs	r0, #23
 800c036:	f7f5 fc5c 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(IR_NetAv_EXTI_IRQn);
 800c03a:	2017      	movs	r0, #23
 800c03c:	f7f5 fc75 	bl	800192a <HAL_NVIC_EnableIRQ>


  return HAL_OK;
 800c040:	2300      	movs	r3, #0

}
 800c042:	4618      	mov	r0, r3
 800c044:	3720      	adds	r7, #32
 800c046:	46bd      	mov	sp, r7
 800c048:	bd80      	pop	{r7, pc}
 800c04a:	bf00      	nop
 800c04c:	40021000 	.word	0x40021000
 800c050:	48000800 	.word	0x48000800
 800c054:	10110000 	.word	0x10110000

0800c058 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static HAL_StatusTypeDef MX_TIM3_Init(void)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b094      	sub	sp, #80	; 0x50
 800c05c:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800c05e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c062:	2200      	movs	r2, #0
 800c064:	601a      	str	r2, [r3, #0]
 800c066:	605a      	str	r2, [r3, #4]
 800c068:	609a      	str	r2, [r3, #8]
 800c06a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800c06c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800c070:	2200      	movs	r2, #0
 800c072:	601a      	str	r2, [r3, #0]
 800c074:	605a      	str	r2, [r3, #4]
 800c076:	609a      	str	r2, [r3, #8]
 800c078:	60da      	str	r2, [r3, #12]
 800c07a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800c07c:	f107 0320 	add.w	r3, r7, #32
 800c080:	2200      	movs	r2, #0
 800c082:	601a      	str	r2, [r3, #0]
 800c084:	605a      	str	r2, [r3, #4]
 800c086:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800c088:	1d3b      	adds	r3, r7, #4
 800c08a:	2200      	movs	r2, #0
 800c08c:	601a      	str	r2, [r3, #0]
 800c08e:	605a      	str	r2, [r3, #4]
 800c090:	609a      	str	r2, [r3, #8]
 800c092:	60da      	str	r2, [r3, #12]
 800c094:	611a      	str	r2, [r3, #16]
 800c096:	615a      	str	r2, [r3, #20]
 800c098:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 800c09a:	4b3c      	ldr	r3, [pc, #240]	; (800c18c <MX_TIM3_Init+0x134>)
 800c09c:	4a3c      	ldr	r2, [pc, #240]	; (800c190 <MX_TIM3_Init+0x138>)
 800c09e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800c0a0:	4b3a      	ldr	r3, [pc, #232]	; (800c18c <MX_TIM3_Init+0x134>)
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800c0a6:	4b39      	ldr	r3, [pc, #228]	; (800c18c <MX_TIM3_Init+0x134>)
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800c0ac:	4b37      	ldr	r3, [pc, #220]	; (800c18c <MX_TIM3_Init+0x134>)
 800c0ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c0b2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800c0b4:	4b35      	ldr	r3, [pc, #212]	; (800c18c <MX_TIM3_Init+0x134>)
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800c0ba:	4b34      	ldr	r3, [pc, #208]	; (800c18c <MX_TIM3_Init+0x134>)
 800c0bc:	2200      	movs	r2, #0
 800c0be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800c0c0:	4832      	ldr	r0, [pc, #200]	; (800c18c <MX_TIM3_Init+0x134>)
 800c0c2:	f7f9 ff6a 	bl	8005f9a <HAL_TIM_Base_Init>
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d001      	beq.n	800c0d0 <MX_TIM3_Init+0x78>
  {
    return HAL_ERROR;
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	e058      	b.n	800c182 <MX_TIM3_Init+0x12a>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800c0d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800c0d4:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800c0d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c0da:	4619      	mov	r1, r3
 800c0dc:	482b      	ldr	r0, [pc, #172]	; (800c18c <MX_TIM3_Init+0x134>)
 800c0de:	f7fa fc25 	bl	800692c <HAL_TIM_ConfigClockSource>
 800c0e2:	4603      	mov	r3, r0
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d001      	beq.n	800c0ec <MX_TIM3_Init+0x94>
  {
    return HAL_ERROR;
 800c0e8:	2301      	movs	r3, #1
 800c0ea:	e04a      	b.n	800c182 <MX_TIM3_Init+0x12a>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800c0ec:	4827      	ldr	r0, [pc, #156]	; (800c18c <MX_TIM3_Init+0x134>)
 800c0ee:	f7fa f82d 	bl	800614c <HAL_TIM_OC_Init>
 800c0f2:	4603      	mov	r3, r0
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d001      	beq.n	800c0fc <MX_TIM3_Init+0xa4>
  {
    return HAL_ERROR;
 800c0f8:	2301      	movs	r3, #1
 800c0fa:	e042      	b.n	800c182 <MX_TIM3_Init+0x12a>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800c0fc:	2304      	movs	r3, #4
 800c0fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.InputTrigger = TIM_TS_ETRF;
 800c100:	2370      	movs	r3, #112	; 0x70
 800c102:	633b      	str	r3, [r7, #48]	; 0x30
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_NONINVERTED;
 800c104:	2300      	movs	r3, #0
 800c106:	637b      	str	r3, [r7, #52]	; 0x34
  sSlaveConfig.TriggerPrescaler = TIM_TRIGGERPRESCALER_DIV1;
 800c108:	2300      	movs	r3, #0
 800c10a:	63bb      	str	r3, [r7, #56]	; 0x38
  sSlaveConfig.TriggerFilter = 0;
 800c10c:	2300      	movs	r3, #0
 800c10e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800c110:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800c114:	4619      	mov	r1, r3
 800c116:	481d      	ldr	r0, [pc, #116]	; (800c18c <MX_TIM3_Init+0x134>)
 800c118:	f7fa fcc1 	bl	8006a9e <HAL_TIM_SlaveConfigSynchro>
 800c11c:	4603      	mov	r3, r0
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d001      	beq.n	800c126 <MX_TIM3_Init+0xce>
  {
    return HAL_ERROR;
 800c122:	2301      	movs	r3, #1
 800c124:	e02d      	b.n	800c182 <MX_TIM3_Init+0x12a>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800c126:	2300      	movs	r3, #0
 800c128:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800c12a:	2300      	movs	r3, #0
 800c12c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800c12e:	f107 0320 	add.w	r3, r7, #32
 800c132:	4619      	mov	r1, r3
 800c134:	4815      	ldr	r0, [pc, #84]	; (800c18c <MX_TIM3_Init+0x134>)
 800c136:	f7fb faeb 	bl	8007710 <HAL_TIMEx_MasterConfigSynchronization>
 800c13a:	4603      	mov	r3, r0
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d001      	beq.n	800c144 <MX_TIM3_Init+0xec>
  {
    return HAL_ERROR;
 800c140:	2301      	movs	r3, #1
 800c142:	e01e      	b.n	800c182 <MX_TIM3_Init+0x12a>
  }
  if (HAL_TIMEx_RemapConfig(&htim3, TIM_TIM3_ETR_COMP1) != HAL_OK)
 800c144:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800c148:	4810      	ldr	r0, [pc, #64]	; (800c18c <MX_TIM3_Init+0x134>)
 800c14a:	f7fb fb67 	bl	800781c <HAL_TIMEx_RemapConfig>
 800c14e:	4603      	mov	r3, r0
 800c150:	2b00      	cmp	r3, #0
 800c152:	d001      	beq.n	800c158 <MX_TIM3_Init+0x100>
  {
    return HAL_ERROR;
 800c154:	2301      	movs	r3, #1
 800c156:	e014      	b.n	800c182 <MX_TIM3_Init+0x12a>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800c158:	2300      	movs	r3, #0
 800c15a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 11520;
 800c15c:	f44f 5334 	mov.w	r3, #11520	; 0x2d00
 800c160:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800c162:	2302      	movs	r3, #2
 800c164:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800c166:	2300      	movs	r3, #0
 800c168:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800c16a:	1d3b      	adds	r3, r7, #4
 800c16c:	2200      	movs	r2, #0
 800c16e:	4619      	mov	r1, r3
 800c170:	4806      	ldr	r0, [pc, #24]	; (800c18c <MX_TIM3_Init+0x134>)
 800c172:	f7fa fac1 	bl	80066f8 <HAL_TIM_OC_ConfigChannel>
 800c176:	4603      	mov	r3, r0
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d001      	beq.n	800c180 <MX_TIM3_Init+0x128>
  {
    return HAL_ERROR;
 800c17c:	2301      	movs	r3, #1
 800c17e:	e000      	b.n	800c182 <MX_TIM3_Init+0x12a>
  }
  return HAL_OK;
 800c180:	2300      	movs	r3, #0
}
 800c182:	4618      	mov	r0, r3
 800c184:	3750      	adds	r7, #80	; 0x50
 800c186:	46bd      	mov	sp, r7
 800c188:	bd80      	pop	{r7, pc}
 800c18a:	bf00      	nop
 800c18c:	20003700 	.word	0x20003700
 800c190:	40000400 	.word	0x40000400

0800c194 <IR_Clear_Buffer>:


//======================= 5. Utility Function Definition ==================================

void  IR_Clear_Buffer(uint8_t *buffer,uint32_t size)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b082      	sub	sp, #8
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
 800c19c:	6039      	str	r1, [r7, #0]
	memset(buffer,0,size);
 800c19e:	683a      	ldr	r2, [r7, #0]
 800c1a0:	2100      	movs	r1, #0
 800c1a2:	6878      	ldr	r0, [r7, #4]
 800c1a4:	f004 fa51 	bl	801064a <memset>
}
 800c1a8:	bf00      	nop
 800c1aa:	3708      	adds	r7, #8
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bd80      	pop	{r7, pc}

0800c1b0 <IR_Calculate_Checksum>:

uint16_t IR_Calculate_Checksum(uint8_t* messagebuff, uint8_t size)
{
 800c1b0:	b480      	push	{r7}
 800c1b2:	b085      	sub	sp, #20
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	460b      	mov	r3, r1
 800c1ba:	70fb      	strb	r3, [r7, #3]
	uint32_t sum = 0;
 800c1bc:	2300      	movs	r3, #0
 800c1be:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < size; ++i)
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	60bb      	str	r3, [r7, #8]
 800c1c4:	e00a      	b.n	800c1dc <IR_Calculate_Checksum+0x2c>
	{
		sum+= messagebuff[i];
 800c1c6:	68bb      	ldr	r3, [r7, #8]
 800c1c8:	687a      	ldr	r2, [r7, #4]
 800c1ca:	4413      	add	r3, r2
 800c1cc:	781b      	ldrb	r3, [r3, #0]
 800c1ce:	461a      	mov	r2, r3
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	4413      	add	r3, r2
 800c1d4:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < size; ++i)
 800c1d6:	68bb      	ldr	r3, [r7, #8]
 800c1d8:	3301      	adds	r3, #1
 800c1da:	60bb      	str	r3, [r7, #8]
 800c1dc:	78fa      	ldrb	r2, [r7, #3]
 800c1de:	68bb      	ldr	r3, [r7, #8]
 800c1e0:	429a      	cmp	r2, r3
 800c1e2:	dcf0      	bgt.n	800c1c6 <IR_Calculate_Checksum+0x16>
	}
	//return last 16 bits
	return (uint16_t)(sum & 0xFFFF);
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	b29b      	uxth	r3, r3
}
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	3714      	adds	r7, #20
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bc80      	pop	{r7}
 800c1f0:	4770      	bx	lr
	...

0800c1f4 <IR_Init_Module>:
 * @param: none
 *
 * @retval: IR_Status_t
 */
IR_Status_t IR_Init_Module(void)
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b082      	sub	sp, #8
 800c1f8:	af00      	add	r7, sp, #0
	 if(MX_GPIO_Init() != HAL_OK){return IR_Pin_CFG_Error;}
 800c1fa:	f7ff fed1 	bl	800bfa0 <MX_GPIO_Init>
 800c1fe:	4603      	mov	r3, r0
 800c200:	2b00      	cmp	r3, #0
 800c202:	d001      	beq.n	800c208 <IR_Init_Module+0x14>
 800c204:	2301      	movs	r3, #1
 800c206:	e035      	b.n	800c274 <IR_Init_Module+0x80>
	 HAL_GPIO_WritePin(IR_OnOff_GPIO_Port,IR_OnOff_Pin,SET);
 800c208:	2201      	movs	r2, #1
 800c20a:	2180      	movs	r1, #128	; 0x80
 800c20c:	481b      	ldr	r0, [pc, #108]	; (800c27c <IR_Init_Module+0x88>)
 800c20e:	f7f6 f9b7 	bl	8002580 <HAL_GPIO_WritePin>
	 if(MX_DMA_Init()  != HAL_OK){return IR_Pin_CFG_Error;}
 800c212:	f7ff fe4f 	bl	800beb4 <MX_DMA_Init>
 800c216:	4603      	mov	r3, r0
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d001      	beq.n	800c220 <IR_Init_Module+0x2c>
 800c21c:	2301      	movs	r3, #1
 800c21e:	e029      	b.n	800c274 <IR_Init_Module+0x80>
	 if(MX_UART5_Init()!= HAL_OK){return IR_Pin_CFG_Error;}
 800c220:	f7ff fe18 	bl	800be54 <MX_UART5_Init>
 800c224:	4603      	mov	r3, r0
 800c226:	2b00      	cmp	r3, #0
 800c228:	d001      	beq.n	800c22e <IR_Init_Module+0x3a>
 800c22a:	2301      	movs	r3, #1
 800c22c:	e022      	b.n	800c274 <IR_Init_Module+0x80>
	 if(MX_TIM3_Init()!= HAL_OK){return IR_Pin_CFG_Error;}
 800c22e:	f7ff ff13 	bl	800c058 <MX_TIM3_Init>
 800c232:	4603      	mov	r3, r0
 800c234:	2b00      	cmp	r3, #0
 800c236:	d001      	beq.n	800c23c <IR_Init_Module+0x48>
 800c238:	2301      	movs	r3, #1
 800c23a:	e01b      	b.n	800c274 <IR_Init_Module+0x80>

	  //send acknowledgement
	 char* msg;
	 if(IR_send_AT_CMD("AT\r")== IR_OK)
 800c23c:	4810      	ldr	r0, [pc, #64]	; (800c280 <IR_Init_Module+0x8c>)
 800c23e:	f000 f87b 	bl	800c338 <IR_send_AT_CMD>
 800c242:	4603      	mov	r3, r0
 800c244:	2b00      	cmp	r3, #0
 800c246:	d10d      	bne.n	800c264 <IR_Init_Module+0x70>
	 {
	 	msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c248:	490e      	ldr	r1, [pc, #56]	; (800c284 <IR_Init_Module+0x90>)
 800c24a:	480f      	ldr	r0, [pc, #60]	; (800c288 <IR_Init_Module+0x94>)
 800c24c:	f005 fc2e 	bl	8011aac <strtok>
 800c250:	6078      	str	r0, [r7, #4]
	 	if(strcmp(msg,(char*)"OK") != 0)
 800c252:	490e      	ldr	r1, [pc, #56]	; (800c28c <IR_Init_Module+0x98>)
 800c254:	6878      	ldr	r0, [r7, #4]
 800c256:	f7f3 ffbb 	bl	80001d0 <strcmp>
 800c25a:	4603      	mov	r3, r0
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d003      	beq.n	800c268 <IR_Init_Module+0x74>
	 	{
	 	  return IR_Ack_Error;
 800c260:	2307      	movs	r3, #7
 800c262:	e007      	b.n	800c274 <IR_Init_Module+0x80>
	 	}
	 }else
	 {
	 	  return IR_Ack_Error;
 800c264:	2307      	movs	r3, #7
 800c266:	e005      	b.n	800c274 <IR_Init_Module+0x80>
	 }
	 	  //analyse message
	 	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c268:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c26c:	4808      	ldr	r0, [pc, #32]	; (800c290 <IR_Init_Module+0x9c>)
 800c26e:	f7ff ff91 	bl	800c194 <IR_Clear_Buffer>
	 	  return IR_OK;
 800c272:	2300      	movs	r3, #0
}
 800c274:	4618      	mov	r0, r3
 800c276:	3708      	adds	r7, #8
 800c278:	46bd      	mov	sp, r7
 800c27a:	bd80      	pop	{r7, pc}
 800c27c:	48000800 	.word	0x48000800
 800c280:	080191d0 	.word	0x080191d0
 800c284:	080191d4 	.word	0x080191d4
 800c288:	2000350e 	.word	0x2000350e
 800c28c:	080191d8 	.word	0x080191d8
 800c290:	2000350c 	.word	0x2000350c

0800c294 <IR_DeInit_Module>:
 *
 * NB: Ensure that HAL_TIM_BASE_DeInit calls the user defined MSP DeInit otherwise the peripheral will not
 * 	   be cleared
 */
IR_Status_t IR_DeInit_Module(void)
{
 800c294:	b580      	push	{r7, lr}
 800c296:	af00      	add	r7, sp, #0
	/* Deinitialize TIMx Peripheral*/
	if(htim3.Instance != IR_TIM_PORT)
 800c298:	4b20      	ldr	r3, [pc, #128]	; (800c31c <IR_DeInit_Module+0x88>)
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	4a20      	ldr	r2, [pc, #128]	; (800c320 <IR_DeInit_Module+0x8c>)
 800c29e:	4293      	cmp	r3, r2
 800c2a0:	d002      	beq.n	800c2a8 <IR_DeInit_Module+0x14>
	{
		htim3.Instance = IR_TIM_PORT;
 800c2a2:	4b1e      	ldr	r3, [pc, #120]	; (800c31c <IR_DeInit_Module+0x88>)
 800c2a4:	4a1e      	ldr	r2, [pc, #120]	; (800c320 <IR_DeInit_Module+0x8c>)
 800c2a6:	601a      	str	r2, [r3, #0]
	}
	HAL_TIM_Base_Stop_IT(&htim3);
 800c2a8:	481c      	ldr	r0, [pc, #112]	; (800c31c <IR_DeInit_Module+0x88>)
 800c2aa:	f7f9 ff25 	bl	80060f8 <HAL_TIM_Base_Stop_IT>
	if(HAL_TIM_Base_DeInit(&htim3) != HAL_OK)
 800c2ae:	481b      	ldr	r0, [pc, #108]	; (800c31c <IR_DeInit_Module+0x88>)
 800c2b0:	f7f9 fe9e 	bl	8005ff0 <HAL_TIM_Base_DeInit>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d001      	beq.n	800c2be <IR_DeInit_Module+0x2a>
	{
		return IR_CFG_Error;
 800c2ba:	2308      	movs	r3, #8
 800c2bc:	e02b      	b.n	800c316 <IR_DeInit_Module+0x82>
	}
	/* Deinitialize UARTx Peripheral*/
	if(huart5.Instance != UART5)
 800c2be:	4b19      	ldr	r3, [pc, #100]	; (800c324 <IR_DeInit_Module+0x90>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	4a19      	ldr	r2, [pc, #100]	; (800c328 <IR_DeInit_Module+0x94>)
 800c2c4:	4293      	cmp	r3, r2
 800c2c6:	d002      	beq.n	800c2ce <IR_DeInit_Module+0x3a>
	{
		huart5.Instance = IR_USART_PORT;
 800c2c8:	4b16      	ldr	r3, [pc, #88]	; (800c324 <IR_DeInit_Module+0x90>)
 800c2ca:	4a17      	ldr	r2, [pc, #92]	; (800c328 <IR_DeInit_Module+0x94>)
 800c2cc:	601a      	str	r2, [r3, #0]
	}
	if(HAL_UART_DeInit(&huart5) != HAL_OK)
 800c2ce:	4815      	ldr	r0, [pc, #84]	; (800c324 <IR_DeInit_Module+0x90>)
 800c2d0:	f7fb fb61 	bl	8007996 <HAL_UART_DeInit>
 800c2d4:	4603      	mov	r3, r0
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d001      	beq.n	800c2de <IR_DeInit_Module+0x4a>
	{
		return IR_CFG_Error;
 800c2da:	2308      	movs	r3, #8
 800c2dc:	e01b      	b.n	800c316 <IR_DeInit_Module+0x82>
	}

	/* Deinitialize DMA MEM Channel*/
	if(hdma_memtomem_dma1_channel2.Instance != DMA1_Channel2)
 800c2de:	4b13      	ldr	r3, [pc, #76]	; (800c32c <IR_DeInit_Module+0x98>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	4a13      	ldr	r2, [pc, #76]	; (800c330 <IR_DeInit_Module+0x9c>)
 800c2e4:	4293      	cmp	r3, r2
 800c2e6:	d002      	beq.n	800c2ee <IR_DeInit_Module+0x5a>
	{
		hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 800c2e8:	4b10      	ldr	r3, [pc, #64]	; (800c32c <IR_DeInit_Module+0x98>)
 800c2ea:	4a11      	ldr	r2, [pc, #68]	; (800c330 <IR_DeInit_Module+0x9c>)
 800c2ec:	601a      	str	r2, [r3, #0]
	}
	if(HAL_DMA_DeInit(&hdma_memtomem_dma1_channel2) != HAL_OK)
 800c2ee:	480f      	ldr	r0, [pc, #60]	; (800c32c <IR_DeInit_Module+0x98>)
 800c2f0:	f7f5 fc10 	bl	8001b14 <HAL_DMA_DeInit>
 800c2f4:	4603      	mov	r3, r0
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d001      	beq.n	800c2fe <IR_DeInit_Module+0x6a>
	{
		return IR_CFG_Error;
 800c2fa:	2308      	movs	r3, #8
 800c2fc:	e00b      	b.n	800c316 <IR_DeInit_Module+0x82>
	}
	//set On/Off Pin to low and enable pull down resistor
	HAL_GPIO_WritePin(IR_OnOff_GPIO_Port,IR_OnOff_Pin,RESET);
 800c2fe:	2200      	movs	r2, #0
 800c300:	2180      	movs	r1, #128	; 0x80
 800c302:	480c      	ldr	r0, [pc, #48]	; (800c334 <IR_DeInit_Module+0xa0>)
 800c304:	f7f6 f93c 	bl	8002580 <HAL_GPIO_WritePin>
	HAL_PWREx_EnableGPIOPullDown(IR_OnOff_PWR_GPIO_Port,IR_OnOff_Pin);
 800c308:	2180      	movs	r1, #128	; 0x80
 800c30a:	2002      	movs	r0, #2
 800c30c:	f7f7 f8f0 	bl	80034f0 <HAL_PWREx_EnableGPIOPullDown>
	HAL_PWREx_EnablePullUpPullDownConfig();
 800c310:	f7f7 f992 	bl	8003638 <HAL_PWREx_EnablePullUpPullDownConfig>

	return IR_OK;
 800c314:	2300      	movs	r3, #0
}
 800c316:	4618      	mov	r0, r3
 800c318:	bd80      	pop	{r7, pc}
 800c31a:	bf00      	nop
 800c31c:	20003700 	.word	0x20003700
 800c320:	40000400 	.word	0x40000400
 800c324:	20003748 	.word	0x20003748
 800c328:	40005000 	.word	0x40005000
 800c32c:	200037cc 	.word	0x200037cc
 800c330:	4002001c 	.word	0x4002001c
 800c334:	48000800 	.word	0x48000800

0800c338 <IR_send_AT_CMD>:
	  return IR_OK;
}

IR_Status_t IR_send_AT_CMD(char* cmd)

{
 800c338:	b580      	push	{r7, lr}
 800c33a:	b084      	sub	sp, #16
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	6078      	str	r0, [r7, #4]
	int size = strlen(cmd);
 800c340:	6878      	ldr	r0, [r7, #4]
 800c342:	f7f3 ff4f 	bl	80001e4 <strlen>
 800c346:	4603      	mov	r3, r0
 800c348:	60fb      	str	r3, [r7, #12]
	memcpy(IR_TX_Buffer,cmd,size);
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	461a      	mov	r2, r3
 800c34e:	6879      	ldr	r1, [r7, #4]
 800c350:	4837      	ldr	r0, [pc, #220]	; (800c430 <IR_send_AT_CMD+0xf8>)
 800c352:	f004 f96f 	bl	8010634 <memcpy>
	if(HAL_UART_Transmit(&huart5,IR_TX_Buffer,size,100) != HAL_OK)
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	b29a      	uxth	r2, r3
 800c35a:	2364      	movs	r3, #100	; 0x64
 800c35c:	4934      	ldr	r1, [pc, #208]	; (800c430 <IR_send_AT_CMD+0xf8>)
 800c35e:	4835      	ldr	r0, [pc, #212]	; (800c434 <IR_send_AT_CMD+0xfc>)
 800c360:	f7fb fb4e 	bl	8007a00 <HAL_UART_Transmit>
 800c364:	4603      	mov	r3, r0
 800c366:	2b00      	cmp	r3, #0
 800c368:	d001      	beq.n	800c36e <IR_send_AT_CMD+0x36>
	{
		return IR_Tx_Error;
 800c36a:	2303      	movs	r3, #3
 800c36c:	e05c      	b.n	800c428 <IR_send_AT_CMD+0xf0>
	}
	__HAL_DMA_ENABLE_IT(&hdma_uart5_rx,DMA_IT_TC);
 800c36e:	4b32      	ldr	r3, [pc, #200]	; (800c438 <IR_send_AT_CMD+0x100>)
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	4a31      	ldr	r2, [pc, #196]	; (800c438 <IR_send_AT_CMD+0x100>)
 800c374:	6812      	ldr	r2, [r2, #0]
 800c376:	6812      	ldr	r2, [r2, #0]
 800c378:	f042 0202 	orr.w	r2, r2, #2
 800c37c:	601a      	str	r2, [r3, #0]
	if(__HAL_UART_GET_FLAG(&huart5,UART_FLAG_IDLE))
 800c37e:	4b2d      	ldr	r3, [pc, #180]	; (800c434 <IR_send_AT_CMD+0xfc>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	69db      	ldr	r3, [r3, #28]
 800c384:	f003 0310 	and.w	r3, r3, #16
 800c388:	2b10      	cmp	r3, #16
 800c38a:	d103      	bne.n	800c394 <IR_send_AT_CMD+0x5c>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800c38c:	4b29      	ldr	r3, [pc, #164]	; (800c434 <IR_send_AT_CMD+0xfc>)
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	2210      	movs	r2, #16
 800c392:	621a      	str	r2, [r3, #32]
	}
	__HAL_UART_ENABLE_IT(&huart5,UART_IT_IDLE);
 800c394:	4b27      	ldr	r3, [pc, #156]	; (800c434 <IR_send_AT_CMD+0xfc>)
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	4a26      	ldr	r2, [pc, #152]	; (800c434 <IR_send_AT_CMD+0xfc>)
 800c39a:	6812      	ldr	r2, [r2, #0]
 800c39c:	6812      	ldr	r2, [r2, #0]
 800c39e:	f042 0210 	orr.w	r2, r2, #16
 800c3a2:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&huart5,IR_RX_Buffer,RX_BUFFER_SIZE);
 800c3a4:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800c3a8:	4924      	ldr	r1, [pc, #144]	; (800c43c <IR_send_AT_CMD+0x104>)
 800c3aa:	4822      	ldr	r0, [pc, #136]	; (800c434 <IR_send_AT_CMD+0xfc>)
 800c3ac:	f7fb fd04 	bl	8007db8 <HAL_UART_Receive_DMA>
	__HAL_TIM_ENABLE_IT(&htim3,TIM_IT_CC1);
 800c3b0:	4b23      	ldr	r3, [pc, #140]	; (800c440 <IR_send_AT_CMD+0x108>)
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	4a22      	ldr	r2, [pc, #136]	; (800c440 <IR_send_AT_CMD+0x108>)
 800c3b6:	6812      	ldr	r2, [r2, #0]
 800c3b8:	68d2      	ldr	r2, [r2, #12]
 800c3ba:	f042 0202 	orr.w	r2, r2, #2
 800c3be:	60da      	str	r2, [r3, #12]
	HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 800c3c0:	2100      	movs	r1, #0
 800c3c2:	481f      	ldr	r0, [pc, #124]	; (800c440 <IR_send_AT_CMD+0x108>)
 800c3c4:	f7f9 fef6 	bl	80061b4 <HAL_TIM_OC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 800c3c8:	481d      	ldr	r0, [pc, #116]	; (800c440 <IR_send_AT_CMD+0x108>)
 800c3ca:	f7f9 fe6b 	bl	80060a4 <HAL_TIM_Base_Start_IT>
	uint16_t temp = HAL_GetTick();
 800c3ce:	f7f5 f92f 	bl	8001630 <HAL_GetTick>
 800c3d2:	4603      	mov	r3, r0
 800c3d4:	817b      	strh	r3, [r7, #10]
	while(IR_RX_Flag == RESET)
 800c3d6:	e00e      	b.n	800c3f6 <IR_send_AT_CMD+0xbe>
	{
		uint16_t timeout = HAL_GetTick()-temp;
 800c3d8:	f7f5 f92a 	bl	8001630 <HAL_GetTick>
 800c3dc:	4603      	mov	r3, r0
 800c3de:	b29a      	uxth	r2, r3
 800c3e0:	897b      	ldrh	r3, [r7, #10]
 800c3e2:	1ad3      	subs	r3, r2, r3
 800c3e4:	813b      	strh	r3, [r7, #8]
		if(timeout > 3000)
 800c3e6:	893b      	ldrh	r3, [r7, #8]
 800c3e8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800c3ec:	4293      	cmp	r3, r2
 800c3ee:	d902      	bls.n	800c3f6 <IR_send_AT_CMD+0xbe>
		{
			IR_RX_Flag = -2;
 800c3f0:	4b14      	ldr	r3, [pc, #80]	; (800c444 <IR_send_AT_CMD+0x10c>)
 800c3f2:	22fe      	movs	r2, #254	; 0xfe
 800c3f4:	701a      	strb	r2, [r3, #0]
	while(IR_RX_Flag == RESET)
 800c3f6:	4b13      	ldr	r3, [pc, #76]	; (800c444 <IR_send_AT_CMD+0x10c>)
 800c3f8:	f993 3000 	ldrsb.w	r3, [r3]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d0eb      	beq.n	800c3d8 <IR_send_AT_CMD+0xa0>
		}
	}
	if(IR_RX_Flag == -2)
 800c400:	4b10      	ldr	r3, [pc, #64]	; (800c444 <IR_send_AT_CMD+0x10c>)
 800c402:	f993 3000 	ldrsb.w	r3, [r3]
 800c406:	f113 0f02 	cmn.w	r3, #2
 800c40a:	d101      	bne.n	800c410 <IR_send_AT_CMD+0xd8>
	{
		return IR_Rx_Timeout;
 800c40c:	2305      	movs	r3, #5
 800c40e:	e00b      	b.n	800c428 <IR_send_AT_CMD+0xf0>
	}if(IR_RX_Flag == -1)
 800c410:	4b0c      	ldr	r3, [pc, #48]	; (800c444 <IR_send_AT_CMD+0x10c>)
 800c412:	f993 3000 	ldrsb.w	r3, [r3]
 800c416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c41a:	d101      	bne.n	800c420 <IR_send_AT_CMD+0xe8>
	{
		return IR_Rx_Error;
 800c41c:	2302      	movs	r3, #2
 800c41e:	e003      	b.n	800c428 <IR_send_AT_CMD+0xf0>
	}
	IR_RX_Flag = 0;
 800c420:	4b08      	ldr	r3, [pc, #32]	; (800c444 <IR_send_AT_CMD+0x10c>)
 800c422:	2200      	movs	r2, #0
 800c424:	701a      	strb	r2, [r3, #0]
	return IR_OK;
 800c426:	2300      	movs	r3, #0
}
 800c428:	4618      	mov	r0, r3
 800c42a:	3710      	adds	r7, #16
 800c42c:	46bd      	mov	sp, r7
 800c42e:	bd80      	pop	{r7, pc}
 800c430:	2000250c 	.word	0x2000250c
 800c434:	20003748 	.word	0x20003748
 800c438:	20003818 	.word	0x20003818
 800c43c:	20002d0c 	.word	0x20002d0c
 800c440:	20003700 	.word	0x20003700
 800c444:	20003814 	.word	0x20003814

0800c448 <IR_send_AT_CMD_Bin>:

IR_Status_t IR_send_AT_CMD_Bin(uint8_t* cmd,size_t len)
{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b082      	sub	sp, #8
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
 800c450:	6039      	str	r1, [r7, #0]
	memcpy(IR_TX_Buffer,cmd,len);
 800c452:	683a      	ldr	r2, [r7, #0]
 800c454:	6879      	ldr	r1, [r7, #4]
 800c456:	482e      	ldr	r0, [pc, #184]	; (800c510 <IR_send_AT_CMD_Bin+0xc8>)
 800c458:	f004 f8ec 	bl	8010634 <memcpy>
	if(HAL_UART_Transmit(&huart5,IR_TX_Buffer,len,100) != HAL_OK)
 800c45c:	683b      	ldr	r3, [r7, #0]
 800c45e:	b29a      	uxth	r2, r3
 800c460:	2364      	movs	r3, #100	; 0x64
 800c462:	492b      	ldr	r1, [pc, #172]	; (800c510 <IR_send_AT_CMD_Bin+0xc8>)
 800c464:	482b      	ldr	r0, [pc, #172]	; (800c514 <IR_send_AT_CMD_Bin+0xcc>)
 800c466:	f7fb facb 	bl	8007a00 <HAL_UART_Transmit>
 800c46a:	4603      	mov	r3, r0
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d001      	beq.n	800c474 <IR_send_AT_CMD_Bin+0x2c>
	{
		return IR_Tx_Error;
 800c470:	2303      	movs	r3, #3
 800c472:	e049      	b.n	800c508 <IR_send_AT_CMD_Bin+0xc0>
	}
	__HAL_DMA_ENABLE_IT(&hdma_uart5_rx,DMA_IT_TC);
 800c474:	4b28      	ldr	r3, [pc, #160]	; (800c518 <IR_send_AT_CMD_Bin+0xd0>)
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	4a27      	ldr	r2, [pc, #156]	; (800c518 <IR_send_AT_CMD_Bin+0xd0>)
 800c47a:	6812      	ldr	r2, [r2, #0]
 800c47c:	6812      	ldr	r2, [r2, #0]
 800c47e:	f042 0202 	orr.w	r2, r2, #2
 800c482:	601a      	str	r2, [r3, #0]
	if(__HAL_UART_GET_FLAG(&huart5,UART_FLAG_IDLE))
 800c484:	4b23      	ldr	r3, [pc, #140]	; (800c514 <IR_send_AT_CMD_Bin+0xcc>)
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	69db      	ldr	r3, [r3, #28]
 800c48a:	f003 0310 	and.w	r3, r3, #16
 800c48e:	2b10      	cmp	r3, #16
 800c490:	d103      	bne.n	800c49a <IR_send_AT_CMD_Bin+0x52>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800c492:	4b20      	ldr	r3, [pc, #128]	; (800c514 <IR_send_AT_CMD_Bin+0xcc>)
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	2210      	movs	r2, #16
 800c498:	621a      	str	r2, [r3, #32]
	}
	__HAL_UART_ENABLE_IT(&huart5,UART_IT_IDLE);
 800c49a:	4b1e      	ldr	r3, [pc, #120]	; (800c514 <IR_send_AT_CMD_Bin+0xcc>)
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	4a1d      	ldr	r2, [pc, #116]	; (800c514 <IR_send_AT_CMD_Bin+0xcc>)
 800c4a0:	6812      	ldr	r2, [r2, #0]
 800c4a2:	6812      	ldr	r2, [r2, #0]
 800c4a4:	f042 0210 	orr.w	r2, r2, #16
 800c4a8:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&huart5,IR_RX_Buffer,RX_BUFFER_SIZE);
 800c4aa:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800c4ae:	491b      	ldr	r1, [pc, #108]	; (800c51c <IR_send_AT_CMD_Bin+0xd4>)
 800c4b0:	4818      	ldr	r0, [pc, #96]	; (800c514 <IR_send_AT_CMD_Bin+0xcc>)
 800c4b2:	f7fb fc81 	bl	8007db8 <HAL_UART_Receive_DMA>
	__HAL_TIM_ENABLE_IT(&htim3,TIM_IT_CC1);
 800c4b6:	4b1a      	ldr	r3, [pc, #104]	; (800c520 <IR_send_AT_CMD_Bin+0xd8>)
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	4a19      	ldr	r2, [pc, #100]	; (800c520 <IR_send_AT_CMD_Bin+0xd8>)
 800c4bc:	6812      	ldr	r2, [r2, #0]
 800c4be:	68d2      	ldr	r2, [r2, #12]
 800c4c0:	f042 0202 	orr.w	r2, r2, #2
 800c4c4:	60da      	str	r2, [r3, #12]
	HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 800c4c6:	2100      	movs	r1, #0
 800c4c8:	4815      	ldr	r0, [pc, #84]	; (800c520 <IR_send_AT_CMD_Bin+0xd8>)
 800c4ca:	f7f9 fe73 	bl	80061b4 <HAL_TIM_OC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 800c4ce:	4814      	ldr	r0, [pc, #80]	; (800c520 <IR_send_AT_CMD_Bin+0xd8>)
 800c4d0:	f7f9 fde8 	bl	80060a4 <HAL_TIM_Base_Start_IT>
	while(IR_RX_Flag == RESET);
 800c4d4:	bf00      	nop
 800c4d6:	4b13      	ldr	r3, [pc, #76]	; (800c524 <IR_send_AT_CMD_Bin+0xdc>)
 800c4d8:	f993 3000 	ldrsb.w	r3, [r3]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d0fa      	beq.n	800c4d6 <IR_send_AT_CMD_Bin+0x8e>
	if(IR_RX_Flag == -2)
 800c4e0:	4b10      	ldr	r3, [pc, #64]	; (800c524 <IR_send_AT_CMD_Bin+0xdc>)
 800c4e2:	f993 3000 	ldrsb.w	r3, [r3]
 800c4e6:	f113 0f02 	cmn.w	r3, #2
 800c4ea:	d101      	bne.n	800c4f0 <IR_send_AT_CMD_Bin+0xa8>
	{
		return IR_Rx_Timeout;
 800c4ec:	2305      	movs	r3, #5
 800c4ee:	e00b      	b.n	800c508 <IR_send_AT_CMD_Bin+0xc0>
	}if(IR_RX_Flag == -1)
 800c4f0:	4b0c      	ldr	r3, [pc, #48]	; (800c524 <IR_send_AT_CMD_Bin+0xdc>)
 800c4f2:	f993 3000 	ldrsb.w	r3, [r3]
 800c4f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c4fa:	d101      	bne.n	800c500 <IR_send_AT_CMD_Bin+0xb8>
	{
		return IR_Rx_Error;
 800c4fc:	2302      	movs	r3, #2
 800c4fe:	e003      	b.n	800c508 <IR_send_AT_CMD_Bin+0xc0>
	}
	IR_RX_Flag = 0;
 800c500:	4b08      	ldr	r3, [pc, #32]	; (800c524 <IR_send_AT_CMD_Bin+0xdc>)
 800c502:	2200      	movs	r2, #0
 800c504:	701a      	strb	r2, [r3, #0]
	return IR_OK;
 800c506:	2300      	movs	r3, #0
}
 800c508:	4618      	mov	r0, r3
 800c50a:	3708      	adds	r7, #8
 800c50c:	46bd      	mov	sp, r7
 800c50e:	bd80      	pop	{r7, pc}
 800c510:	2000250c 	.word	0x2000250c
 800c514:	20003748 	.word	0x20003748
 800c518:	20003818 	.word	0x20003818
 800c51c:	20002d0c 	.word	0x20002d0c
 800c520:	20003700 	.word	0x20003700
 800c524:	20003814 	.word	0x20003814

0800c528 <IR_start_SBD_Session>:
//======================= 7. Transmit/Recieve Function Definition ==================================

IR_Status_t IR_start_SBD_Session(SBDX_Status_t* sbd)
{
 800c528:	b590      	push	{r4, r7, lr}
 800c52a:	b08f      	sub	sp, #60	; 0x3c
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	6078      	str	r0, [r7, #4]
	//increase prescaler to lengthen timeout
	htim3.Instance->PSC = 5;
 800c530:	4b74      	ldr	r3, [pc, #464]	; (800c704 <IR_start_SBD_Session+0x1dc>)
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	2205      	movs	r2, #5
 800c536:	629a      	str	r2, [r3, #40]	; 0x28
	Session_Flag = SBDIX;
 800c538:	4b73      	ldr	r3, [pc, #460]	; (800c708 <IR_start_SBD_Session+0x1e0>)
 800c53a:	2202      	movs	r2, #2
 800c53c:	701a      	strb	r2, [r3, #0]
	char* cmd = "AT+SBDIX\r";
 800c53e:	4b73      	ldr	r3, [pc, #460]	; (800c70c <IR_start_SBD_Session+0x1e4>)
 800c540:	62fb      	str	r3, [r7, #44]	; 0x2c
	int size = strlen(cmd);
 800c542:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c544:	f7f3 fe4e 	bl	80001e4 <strlen>
 800c548:	4603      	mov	r3, r0
 800c54a:	62bb      	str	r3, [r7, #40]	; 0x28
		memcpy(IR_TX_Buffer,cmd,size);
 800c54c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c54e:	461a      	mov	r2, r3
 800c550:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c552:	486f      	ldr	r0, [pc, #444]	; (800c710 <IR_start_SBD_Session+0x1e8>)
 800c554:	f004 f86e 	bl	8010634 <memcpy>
		if(HAL_UART_Transmit(&huart5,IR_TX_Buffer,size,100) != HAL_OK)
 800c558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c55a:	b29a      	uxth	r2, r3
 800c55c:	2364      	movs	r3, #100	; 0x64
 800c55e:	496c      	ldr	r1, [pc, #432]	; (800c710 <IR_start_SBD_Session+0x1e8>)
 800c560:	486c      	ldr	r0, [pc, #432]	; (800c714 <IR_start_SBD_Session+0x1ec>)
 800c562:	f7fb fa4d 	bl	8007a00 <HAL_UART_Transmit>
 800c566:	4603      	mov	r3, r0
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d001      	beq.n	800c570 <IR_start_SBD_Session+0x48>
		{
			return IR_Tx_Error;
 800c56c:	2303      	movs	r3, #3
 800c56e:	e0c5      	b.n	800c6fc <IR_start_SBD_Session+0x1d4>
		}
		__HAL_DMA_ENABLE_IT(&hdma_uart5_rx,DMA_IT_TC);
 800c570:	4b69      	ldr	r3, [pc, #420]	; (800c718 <IR_start_SBD_Session+0x1f0>)
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	4a68      	ldr	r2, [pc, #416]	; (800c718 <IR_start_SBD_Session+0x1f0>)
 800c576:	6812      	ldr	r2, [r2, #0]
 800c578:	6812      	ldr	r2, [r2, #0]
 800c57a:	f042 0202 	orr.w	r2, r2, #2
 800c57e:	601a      	str	r2, [r3, #0]
		if(__HAL_UART_GET_FLAG(&huart5,UART_FLAG_IDLE))
 800c580:	4b64      	ldr	r3, [pc, #400]	; (800c714 <IR_start_SBD_Session+0x1ec>)
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	69db      	ldr	r3, [r3, #28]
 800c586:	f003 0310 	and.w	r3, r3, #16
 800c58a:	2b10      	cmp	r3, #16
 800c58c:	d103      	bne.n	800c596 <IR_start_SBD_Session+0x6e>
		{
			__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800c58e:	4b61      	ldr	r3, [pc, #388]	; (800c714 <IR_start_SBD_Session+0x1ec>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	2210      	movs	r2, #16
 800c594:	621a      	str	r2, [r3, #32]
		}
		__HAL_UART_ENABLE_IT(&huart5,UART_IT_IDLE);
 800c596:	4b5f      	ldr	r3, [pc, #380]	; (800c714 <IR_start_SBD_Session+0x1ec>)
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	4a5e      	ldr	r2, [pc, #376]	; (800c714 <IR_start_SBD_Session+0x1ec>)
 800c59c:	6812      	ldr	r2, [r2, #0]
 800c59e:	6812      	ldr	r2, [r2, #0]
 800c5a0:	f042 0210 	orr.w	r2, r2, #16
 800c5a4:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_DMA(&huart5,IR_RX_Buffer,RX_BUFFER_SIZE);
 800c5a6:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800c5aa:	495c      	ldr	r1, [pc, #368]	; (800c71c <IR_start_SBD_Session+0x1f4>)
 800c5ac:	4859      	ldr	r0, [pc, #356]	; (800c714 <IR_start_SBD_Session+0x1ec>)
 800c5ae:	f7fb fc03 	bl	8007db8 <HAL_UART_Receive_DMA>
		__HAL_TIM_DISABLE_IT(&htim3,TIM_IT_CC1);
 800c5b2:	4b54      	ldr	r3, [pc, #336]	; (800c704 <IR_start_SBD_Session+0x1dc>)
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	4a53      	ldr	r2, [pc, #332]	; (800c704 <IR_start_SBD_Session+0x1dc>)
 800c5b8:	6812      	ldr	r2, [r2, #0]
 800c5ba:	68d2      	ldr	r2, [r2, #12]
 800c5bc:	f022 0202 	bic.w	r2, r2, #2
 800c5c0:	60da      	str	r2, [r3, #12]
		__HAL_TIM_ENABLE_IT(&htim3,TIM_IT_UPDATE);
 800c5c2:	4b50      	ldr	r3, [pc, #320]	; (800c704 <IR_start_SBD_Session+0x1dc>)
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	4a4f      	ldr	r2, [pc, #316]	; (800c704 <IR_start_SBD_Session+0x1dc>)
 800c5c8:	6812      	ldr	r2, [r2, #0]
 800c5ca:	68d2      	ldr	r2, [r2, #12]
 800c5cc:	f042 0201 	orr.w	r2, r2, #1
 800c5d0:	60da      	str	r2, [r3, #12]
		HAL_NVIC_ClearPendingIRQ(TIM3_IRQn);
 800c5d2:	201d      	movs	r0, #29
 800c5d4:	f7f5 f9d7 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
		__HAL_TIM_ENABLE(&htim3);
 800c5d8:	4b4a      	ldr	r3, [pc, #296]	; (800c704 <IR_start_SBD_Session+0x1dc>)
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	4a49      	ldr	r2, [pc, #292]	; (800c704 <IR_start_SBD_Session+0x1dc>)
 800c5de:	6812      	ldr	r2, [r2, #0]
 800c5e0:	6812      	ldr	r2, [r2, #0]
 800c5e2:	f042 0201 	orr.w	r2, r2, #1
 800c5e6:	601a      	str	r2, [r3, #0]
		while(IR_RX_Flag == RESET);
 800c5e8:	bf00      	nop
 800c5ea:	4b4d      	ldr	r3, [pc, #308]	; (800c720 <IR_start_SBD_Session+0x1f8>)
 800c5ec:	f993 3000 	ldrsb.w	r3, [r3]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d0fa      	beq.n	800c5ea <IR_start_SBD_Session+0xc2>
		if(IR_RX_Flag == -2)
 800c5f4:	4b4a      	ldr	r3, [pc, #296]	; (800c720 <IR_start_SBD_Session+0x1f8>)
 800c5f6:	f993 3000 	ldrsb.w	r3, [r3]
 800c5fa:	f113 0f02 	cmn.w	r3, #2
 800c5fe:	d106      	bne.n	800c60e <IR_start_SBD_Session+0xe6>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c600:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c604:	4847      	ldr	r0, [pc, #284]	; (800c724 <IR_start_SBD_Session+0x1fc>)
 800c606:	f7ff fdc5 	bl	800c194 <IR_Clear_Buffer>
			return IR_Rx_Timeout;
 800c60a:	2305      	movs	r3, #5
 800c60c:	e076      	b.n	800c6fc <IR_start_SBD_Session+0x1d4>
		}if(IR_RX_Flag == -1)
 800c60e:	4b44      	ldr	r3, [pc, #272]	; (800c720 <IR_start_SBD_Session+0x1f8>)
 800c610:	f993 3000 	ldrsb.w	r3, [r3]
 800c614:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c618:	d106      	bne.n	800c628 <IR_start_SBD_Session+0x100>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c61a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c61e:	4841      	ldr	r0, [pc, #260]	; (800c724 <IR_start_SBD_Session+0x1fc>)
 800c620:	f7ff fdb8 	bl	800c194 <IR_Clear_Buffer>
			return IR_Rx_Error;
 800c624:	2302      	movs	r3, #2
 800c626:	e069      	b.n	800c6fc <IR_start_SBD_Session+0x1d4>
		}
		IR_RX_Flag = RESET;
 800c628:	4b3d      	ldr	r3, [pc, #244]	; (800c720 <IR_start_SBD_Session+0x1f8>)
 800c62a:	2200      	movs	r2, #0
 800c62c:	701a      	strb	r2, [r3, #0]
		//decode SBD Message
		char* status = strtok((char*)&RM_Buffer[2],"\r\n");
 800c62e:	493e      	ldr	r1, [pc, #248]	; (800c728 <IR_start_SBD_Session+0x200>)
 800c630:	483e      	ldr	r0, [pc, #248]	; (800c72c <IR_start_SBD_Session+0x204>)
 800c632:	f005 fa3b 	bl	8011aac <strtok>
 800c636:	6278      	str	r0, [r7, #36]	; 0x24
		char* msg = strtok(NULL,"\r\n");
 800c638:	493b      	ldr	r1, [pc, #236]	; (800c728 <IR_start_SBD_Session+0x200>)
 800c63a:	2000      	movs	r0, #0
 800c63c:	f005 fa36 	bl	8011aac <strtok>
 800c640:	6238      	str	r0, [r7, #32]
		if(strcmp(msg,"OK") != 0)
 800c642:	493b      	ldr	r1, [pc, #236]	; (800c730 <IR_start_SBD_Session+0x208>)
 800c644:	6a38      	ldr	r0, [r7, #32]
 800c646:	f7f3 fdc3 	bl	80001d0 <strcmp>
 800c64a:	4603      	mov	r3, r0
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d006      	beq.n	800c65e <IR_start_SBD_Session+0x136>
		{
			IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c650:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c654:	4833      	ldr	r0, [pc, #204]	; (800c724 <IR_start_SBD_Session+0x1fc>)
 800c656:	f7ff fd9d 	bl	800c194 <IR_Clear_Buffer>
			return IR_SBDIX_SESSION_ERROR;
 800c65a:	230f      	movs	r3, #15
 800c65c:	e04e      	b.n	800c6fc <IR_start_SBD_Session+0x1d4>
		}
		char* temp = strtok(&status[7],", ");
 800c65e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c660:	3307      	adds	r3, #7
 800c662:	4934      	ldr	r1, [pc, #208]	; (800c734 <IR_start_SBD_Session+0x20c>)
 800c664:	4618      	mov	r0, r3
 800c666:	f005 fa21 	bl	8011aac <strtok>
 800c66a:	6378      	str	r0, [r7, #52]	; 0x34
		int temp_sbd[6] = {atoi(temp),0};
 800c66c:	f107 0308 	add.w	r3, r7, #8
 800c670:	2200      	movs	r2, #0
 800c672:	601a      	str	r2, [r3, #0]
 800c674:	605a      	str	r2, [r3, #4]
 800c676:	609a      	str	r2, [r3, #8]
 800c678:	60da      	str	r2, [r3, #12]
 800c67a:	611a      	str	r2, [r3, #16]
 800c67c:	615a      	str	r2, [r3, #20]
 800c67e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c680:	f003 fc95 	bl	800ffae <atoi>
 800c684:	4603      	mov	r3, r0
 800c686:	60bb      	str	r3, [r7, #8]
		int count = 1;
 800c688:	2301      	movs	r3, #1
 800c68a:	633b      	str	r3, [r7, #48]	; 0x30
		while(temp != NULL)
 800c68c:	e011      	b.n	800c6b2 <IR_start_SBD_Session+0x18a>
		{
			temp = strtok(NULL, ", ");
 800c68e:	4929      	ldr	r1, [pc, #164]	; (800c734 <IR_start_SBD_Session+0x20c>)
 800c690:	2000      	movs	r0, #0
 800c692:	f005 fa0b 	bl	8011aac <strtok>
 800c696:	6378      	str	r0, [r7, #52]	; 0x34
			temp_sbd[count++] = atoi(temp);
 800c698:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 800c69a:	1c63      	adds	r3, r4, #1
 800c69c:	633b      	str	r3, [r7, #48]	; 0x30
 800c69e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c6a0:	f003 fc85 	bl	800ffae <atoi>
 800c6a4:	4602      	mov	r2, r0
 800c6a6:	00a3      	lsls	r3, r4, #2
 800c6a8:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800c6ac:	440b      	add	r3, r1
 800c6ae:	f843 2c30 	str.w	r2, [r3, #-48]
		while(temp != NULL)
 800c6b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d1ea      	bne.n	800c68e <IR_start_SBD_Session+0x166>
		}
		sbd->MO_Status= temp_sbd[0];
 800c6b8:	68bb      	ldr	r3, [r7, #8]
 800c6ba:	b2da      	uxtb	r2, r3
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	701a      	strb	r2, [r3, #0]
		sbd->MO_MSN = temp_sbd[1];
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	461a      	mov	r2, r3
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	605a      	str	r2, [r3, #4]
		sbd->MT_Status = temp_sbd[2];
 800c6c8:	693b      	ldr	r3, [r7, #16]
 800c6ca:	b2da      	uxtb	r2, r3
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	721a      	strb	r2, [r3, #8]
		sbd->MT_MSN = temp_sbd[3];
 800c6d0:	697b      	ldr	r3, [r7, #20]
 800c6d2:	461a      	mov	r2, r3
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	60da      	str	r2, [r3, #12]
		sbd->MT_length = temp_sbd[4];
 800c6d8:	69bb      	ldr	r3, [r7, #24]
 800c6da:	461a      	mov	r2, r3
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	611a      	str	r2, [r3, #16]
		sbd->MT_Queued = temp_sbd[5];
 800c6e0:	69fb      	ldr	r3, [r7, #28]
 800c6e2:	461a      	mov	r2, r3
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	615a      	str	r2, [r3, #20]
		//reset prescaler
		htim3.Instance->PSC = 0;
 800c6e8:	4b06      	ldr	r3, [pc, #24]	; (800c704 <IR_start_SBD_Session+0x1dc>)
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	2200      	movs	r2, #0
 800c6ee:	629a      	str	r2, [r3, #40]	; 0x28
		IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c6f0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c6f4:	480b      	ldr	r0, [pc, #44]	; (800c724 <IR_start_SBD_Session+0x1fc>)
 800c6f6:	f7ff fd4d 	bl	800c194 <IR_Clear_Buffer>
		return IR_OK;
 800c6fa:	2300      	movs	r3, #0

}
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	373c      	adds	r7, #60	; 0x3c
 800c700:	46bd      	mov	sp, r7
 800c702:	bd90      	pop	{r4, r7, pc}
 800c704:	20003700 	.word	0x20003700
 800c708:	20003745 	.word	0x20003745
 800c70c:	080191f0 	.word	0x080191f0
 800c710:	2000250c 	.word	0x2000250c
 800c714:	20003748 	.word	0x20003748
 800c718:	20003818 	.word	0x20003818
 800c71c:	20002d0c 	.word	0x20002d0c
 800c720:	20003814 	.word	0x20003814
 800c724:	2000350c 	.word	0x2000350c
 800c728:	080191ec 	.word	0x080191ec
 800c72c:	2000350e 	.word	0x2000350e
 800c730:	080191d8 	.word	0x080191d8
 800c734:	080191fc 	.word	0x080191fc

0800c738 <IR_send_Bin_String>:

IR_Status_t IR_send_Bin_String(uint8_t* bin_string,uint32_t len)
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b086      	sub	sp, #24
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
 800c740:	6039      	str	r1, [r7, #0]

	  char* msg;
	  if(IR_send_AT_CMD("AT\r")== IR_OK)
 800c742:	4861      	ldr	r0, [pc, #388]	; (800c8c8 <IR_send_Bin_String+0x190>)
 800c744:	f7ff fdf8 	bl	800c338 <IR_send_AT_CMD>
 800c748:	4603      	mov	r3, r0
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d10d      	bne.n	800c76a <IR_send_Bin_String+0x32>
	  {
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c74e:	495f      	ldr	r1, [pc, #380]	; (800c8cc <IR_send_Bin_String+0x194>)
 800c750:	485f      	ldr	r0, [pc, #380]	; (800c8d0 <IR_send_Bin_String+0x198>)
 800c752:	f005 f9ab 	bl	8011aac <strtok>
 800c756:	6178      	str	r0, [r7, #20]
		  if(strcmp(msg,(char*)"OK") != 0)
 800c758:	495e      	ldr	r1, [pc, #376]	; (800c8d4 <IR_send_Bin_String+0x19c>)
 800c75a:	6978      	ldr	r0, [r7, #20]
 800c75c:	f7f3 fd38 	bl	80001d0 <strcmp>
 800c760:	4603      	mov	r3, r0
 800c762:	2b00      	cmp	r3, #0
 800c764:	d003      	beq.n	800c76e <IR_send_Bin_String+0x36>
		  {
		    return IR_Ack_Error;
 800c766:	2307      	movs	r3, #7
 800c768:	e0a9      	b.n	800c8be <IR_send_Bin_String+0x186>
		  }
	  }else
	  {
		  return IR_Ack_Error;
 800c76a:	2307      	movs	r3, #7
 800c76c:	e0a7      	b.n	800c8be <IR_send_Bin_String+0x186>
	  }
	  //analyse message
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c76e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c772:	4859      	ldr	r0, [pc, #356]	; (800c8d8 <IR_send_Bin_String+0x1a0>)
 800c774:	f7ff fd0e 	bl	800c194 <IR_Clear_Buffer>
	  if( IR_send_AT_CMD("AT&K0\r") == IR_OK)
 800c778:	4858      	ldr	r0, [pc, #352]	; (800c8dc <IR_send_Bin_String+0x1a4>)
 800c77a:	f7ff fddd 	bl	800c338 <IR_send_AT_CMD>
 800c77e:	4603      	mov	r3, r0
 800c780:	2b00      	cmp	r3, #0
 800c782:	d10d      	bne.n	800c7a0 <IR_send_Bin_String+0x68>
	  {
			msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c784:	4951      	ldr	r1, [pc, #324]	; (800c8cc <IR_send_Bin_String+0x194>)
 800c786:	4852      	ldr	r0, [pc, #328]	; (800c8d0 <IR_send_Bin_String+0x198>)
 800c788:	f005 f990 	bl	8011aac <strtok>
 800c78c:	6178      	str	r0, [r7, #20]
			if(strcmp(msg,(char*)"OK") != 0)
 800c78e:	4951      	ldr	r1, [pc, #324]	; (800c8d4 <IR_send_Bin_String+0x19c>)
 800c790:	6978      	ldr	r0, [r7, #20]
 800c792:	f7f3 fd1d 	bl	80001d0 <strcmp>
 800c796:	4603      	mov	r3, r0
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d003      	beq.n	800c7a4 <IR_send_Bin_String+0x6c>
			{
				return IR_CFG_Error;
 800c79c:	2308      	movs	r3, #8
 800c79e:	e08e      	b.n	800c8be <IR_send_Bin_String+0x186>
			}
	  }
	  else
	  {
		return IR_CFG_Error;
 800c7a0:	2308      	movs	r3, #8
 800c7a2:	e08c      	b.n	800c8be <IR_send_Bin_String+0x186>
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c7a4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c7a8:	484b      	ldr	r0, [pc, #300]	; (800c8d8 <IR_send_Bin_String+0x1a0>)
 800c7aa:	f7ff fcf3 	bl	800c194 <IR_Clear_Buffer>
	  //prepare Iridium for binary message reception
	  sprintf((char*)IR_TX_Buffer,"AT+SBDWB=%lu\r",len);
 800c7ae:	683a      	ldr	r2, [r7, #0]
 800c7b0:	494b      	ldr	r1, [pc, #300]	; (800c8e0 <IR_send_Bin_String+0x1a8>)
 800c7b2:	484c      	ldr	r0, [pc, #304]	; (800c8e4 <IR_send_Bin_String+0x1ac>)
 800c7b4:	f004 fb1e 	bl	8010df4 <sprintf>
	  if(IR_send_AT_CMD((char*)IR_TX_Buffer) == IR_OK)
 800c7b8:	484a      	ldr	r0, [pc, #296]	; (800c8e4 <IR_send_Bin_String+0x1ac>)
 800c7ba:	f7ff fdbd 	bl	800c338 <IR_send_AT_CMD>
 800c7be:	4603      	mov	r3, r0
 800c7c0:	2b00      	cmp	r3, #0
 800c7c2:	d112      	bne.n	800c7ea <IR_send_Bin_String+0xb2>
	  {
		  IR_Clear_Buffer(IR_TX_Buffer,TX_BUFFER_SIZE);
 800c7c4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c7c8:	4846      	ldr	r0, [pc, #280]	; (800c8e4 <IR_send_Bin_String+0x1ac>)
 800c7ca:	f7ff fce3 	bl	800c194 <IR_Clear_Buffer>
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c7ce:	493f      	ldr	r1, [pc, #252]	; (800c8cc <IR_send_Bin_String+0x194>)
 800c7d0:	483f      	ldr	r0, [pc, #252]	; (800c8d0 <IR_send_Bin_String+0x198>)
 800c7d2:	f005 f96b 	bl	8011aac <strtok>
 800c7d6:	6178      	str	r0, [r7, #20]
		  if(strcmp(msg,(char*)"READY") != 0)
 800c7d8:	4943      	ldr	r1, [pc, #268]	; (800c8e8 <IR_send_Bin_String+0x1b0>)
 800c7da:	6978      	ldr	r0, [r7, #20]
 800c7dc:	f7f3 fcf8 	bl	80001d0 <strcmp>
 800c7e0:	4603      	mov	r3, r0
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d001      	beq.n	800c7ea <IR_send_Bin_String+0xb2>
		  {
		  	return IR_CFG_Error;
 800c7e6:	2308      	movs	r3, #8
 800c7e8:	e069      	b.n	800c8be <IR_send_Bin_String+0x186>
		  }
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c7ea:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c7ee:	483a      	ldr	r0, [pc, #232]	; (800c8d8 <IR_send_Bin_String+0x1a0>)
 800c7f0:	f7ff fcd0 	bl	800c194 <IR_Clear_Buffer>
	  //create a binary message complete with checksum
	  memcpy(IR_TX_Buffer,bin_string,len);
 800c7f4:	683a      	ldr	r2, [r7, #0]
 800c7f6:	6879      	ldr	r1, [r7, #4]
 800c7f8:	483a      	ldr	r0, [pc, #232]	; (800c8e4 <IR_send_Bin_String+0x1ac>)
 800c7fa:	f003 ff1b 	bl	8010634 <memcpy>
	  uint16_t temp = IR_Calculate_Checksum(bin_string,len);
 800c7fe:	683b      	ldr	r3, [r7, #0]
 800c800:	b2db      	uxtb	r3, r3
 800c802:	4619      	mov	r1, r3
 800c804:	6878      	ldr	r0, [r7, #4]
 800c806:	f7ff fcd3 	bl	800c1b0 <IR_Calculate_Checksum>
 800c80a:	4603      	mov	r3, r0
 800c80c:	827b      	strh	r3, [r7, #18]
	  uint8_t check_sum[3]  = {(uint8_t)((temp&0xFF00)>>8),(uint8_t)temp&0xFF,0x0d};
 800c80e:	8a7b      	ldrh	r3, [r7, #18]
 800c810:	0a1b      	lsrs	r3, r3, #8
 800c812:	b29b      	uxth	r3, r3
 800c814:	b2db      	uxtb	r3, r3
 800c816:	733b      	strb	r3, [r7, #12]
 800c818:	8a7b      	ldrh	r3, [r7, #18]
 800c81a:	b2db      	uxtb	r3, r3
 800c81c:	737b      	strb	r3, [r7, #13]
 800c81e:	230d      	movs	r3, #13
 800c820:	73bb      	strb	r3, [r7, #14]
	  memcpy(&IR_TX_Buffer[len],check_sum,3);
 800c822:	683b      	ldr	r3, [r7, #0]
 800c824:	4a2f      	ldr	r2, [pc, #188]	; (800c8e4 <IR_send_Bin_String+0x1ac>)
 800c826:	4413      	add	r3, r2
 800c828:	461a      	mov	r2, r3
 800c82a:	f107 030c 	add.w	r3, r7, #12
 800c82e:	8819      	ldrh	r1, [r3, #0]
 800c830:	789b      	ldrb	r3, [r3, #2]
 800c832:	8011      	strh	r1, [r2, #0]
 800c834:	7093      	strb	r3, [r2, #2]
	  //upload to message buffer
	  Session_Flag = SBDWB;
 800c836:	4b2d      	ldr	r3, [pc, #180]	; (800c8ec <IR_send_Bin_String+0x1b4>)
 800c838:	2201      	movs	r2, #1
 800c83a:	701a      	strb	r2, [r3, #0]
	  IR_send_AT_CMD_Bin(IR_TX_Buffer,len+3);
 800c83c:	683b      	ldr	r3, [r7, #0]
 800c83e:	3303      	adds	r3, #3
 800c840:	4619      	mov	r1, r3
 800c842:	4828      	ldr	r0, [pc, #160]	; (800c8e4 <IR_send_Bin_String+0x1ac>)
 800c844:	f7ff fe00 	bl	800c448 <IR_send_AT_CMD_Bin>
	  Session_Flag = NONE;
 800c848:	4b28      	ldr	r3, [pc, #160]	; (800c8ec <IR_send_Bin_String+0x1b4>)
 800c84a:	2200      	movs	r2, #0
 800c84c:	701a      	strb	r2, [r3, #0]
	  msg = strtok((char*)(&RM_Buffer[2]),"\r\n");
 800c84e:	4928      	ldr	r1, [pc, #160]	; (800c8f0 <IR_send_Bin_String+0x1b8>)
 800c850:	481f      	ldr	r0, [pc, #124]	; (800c8d0 <IR_send_Bin_String+0x198>)
 800c852:	f005 f92b 	bl	8011aac <strtok>
 800c856:	6178      	str	r0, [r7, #20]
	  int8_t ret_val = *(msg) -48;
 800c858:	697b      	ldr	r3, [r7, #20]
 800c85a:	781b      	ldrb	r3, [r3, #0]
 800c85c:	3b30      	subs	r3, #48	; 0x30
 800c85e:	b2db      	uxtb	r3, r3
 800c860:	747b      	strb	r3, [r7, #17]
	  msg = strtok(NULL,"\r\n");
 800c862:	4923      	ldr	r1, [pc, #140]	; (800c8f0 <IR_send_Bin_String+0x1b8>)
 800c864:	2000      	movs	r0, #0
 800c866:	f005 f921 	bl	8011aac <strtok>
 800c86a:	6178      	str	r0, [r7, #20]
	  if(ret_val < 0 || ret_val > 9)
 800c86c:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800c870:	2b00      	cmp	r3, #0
 800c872:	db03      	blt.n	800c87c <IR_send_Bin_String+0x144>
 800c874:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800c878:	2b09      	cmp	r3, #9
 800c87a:	dd01      	ble.n	800c880 <IR_send_Bin_String+0x148>
	  {
		  return IR_SBDWB_STATUS_ERROR;
 800c87c:	230b      	movs	r3, #11
 800c87e:	e01e      	b.n	800c8be <IR_send_Bin_String+0x186>
	  }
	  if(strcmp(msg,(char*)"OK") == 0)
 800c880:	4914      	ldr	r1, [pc, #80]	; (800c8d4 <IR_send_Bin_String+0x19c>)
 800c882:	6978      	ldr	r0, [r7, #20]
 800c884:	f7f3 fca4 	bl	80001d0 <strcmp>
 800c888:	4603      	mov	r3, r0
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d116      	bne.n	800c8bc <IR_send_Bin_String+0x184>
	 {
		  switch(ret_val)
 800c88e:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800c892:	2b03      	cmp	r3, #3
 800c894:	d812      	bhi.n	800c8bc <IR_send_Bin_String+0x184>
 800c896:	a201      	add	r2, pc, #4	; (adr r2, 800c89c <IR_send_Bin_String+0x164>)
 800c898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c89c:	0800c8ad 	.word	0x0800c8ad
 800c8a0:	0800c8b1 	.word	0x0800c8b1
 800c8a4:	0800c8b5 	.word	0x0800c8b5
 800c8a8:	0800c8b9 	.word	0x0800c8b9
	  	  {
	  	  	  case 0:
	  		  	  return IR_MSG_UPLOAD_OK;
 800c8ac:	230a      	movs	r3, #10
 800c8ae:	e006      	b.n	800c8be <IR_send_Bin_String+0x186>
	  	  	  case 1:
	  		  	  return IR_SBDWB_TIMEOUT;
 800c8b0:	230c      	movs	r3, #12
 800c8b2:	e004      	b.n	800c8be <IR_send_Bin_String+0x186>
	  	  	  case 2:
	  		  	  return IR_SBDWB_CHECKSUM_ERROR;
 800c8b4:	230e      	movs	r3, #14
 800c8b6:	e002      	b.n	800c8be <IR_send_Bin_String+0x186>
	  	  	  case 3:
	  		  	  return IR_SBDWB_MSGOVERRUN_ERROR;
 800c8b8:	230d      	movs	r3, #13
 800c8ba:	e000      	b.n	800c8be <IR_send_Bin_String+0x186>
	  	  }
	 	 }
	  //decode return pack
	  //return status

	  return IR_MSG_UPLOAD_ERROR;
 800c8bc:	2309      	movs	r3, #9
}
 800c8be:	4618      	mov	r0, r3
 800c8c0:	3718      	adds	r7, #24
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	bd80      	pop	{r7, pc}
 800c8c6:	bf00      	nop
 800c8c8:	080191d0 	.word	0x080191d0
 800c8cc:	080191d4 	.word	0x080191d4
 800c8d0:	2000350e 	.word	0x2000350e
 800c8d4:	080191d8 	.word	0x080191d8
 800c8d8:	2000350c 	.word	0x2000350c
 800c8dc:	080191dc 	.word	0x080191dc
 800c8e0:	08019200 	.word	0x08019200
 800c8e4:	2000250c 	.word	0x2000250c
 800c8e8:	08019210 	.word	0x08019210
 800c8ec:	20003745 	.word	0x20003745
 800c8f0:	080191ec 	.word	0x080191ec

0800c8f4 <IR_recieve_String>:
	}
	  return IR_MSG_UPLOAD_OK;
}

IR_Status_t IR_recieve_String(uint8_t* MSG_Buff,uint32_t MSG_BUFF_SIZE, uint16_t *num_messages)
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b08e      	sub	sp, #56	; 0x38
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	60f8      	str	r0, [r7, #12]
 800c8fc:	60b9      	str	r1, [r7, #8]
 800c8fe:	607a      	str	r2, [r7, #4]
	  char* msg;
	  if(IR_send_AT_CMD("AT\r")== IR_OK)
 800c900:	4842      	ldr	r0, [pc, #264]	; (800ca0c <IR_recieve_String+0x118>)
 800c902:	f7ff fd19 	bl	800c338 <IR_send_AT_CMD>
 800c906:	4603      	mov	r3, r0
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d10d      	bne.n	800c928 <IR_recieve_String+0x34>
	  {
		  msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c90c:	4940      	ldr	r1, [pc, #256]	; (800ca10 <IR_recieve_String+0x11c>)
 800c90e:	4841      	ldr	r0, [pc, #260]	; (800ca14 <IR_recieve_String+0x120>)
 800c910:	f005 f8cc 	bl	8011aac <strtok>
 800c914:	6378      	str	r0, [r7, #52]	; 0x34
		  if(strcmp(msg,(char*)"OK") != 0)
 800c916:	4940      	ldr	r1, [pc, #256]	; (800ca18 <IR_recieve_String+0x124>)
 800c918:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c91a:	f7f3 fc59 	bl	80001d0 <strcmp>
 800c91e:	4603      	mov	r3, r0
 800c920:	2b00      	cmp	r3, #0
 800c922:	d003      	beq.n	800c92c <IR_recieve_String+0x38>
		  {
		    return IR_Ack_Error;
 800c924:	2307      	movs	r3, #7
 800c926:	e06c      	b.n	800ca02 <IR_recieve_String+0x10e>
		  }
	  }else
	  {
		  return IR_Ack_Error;
 800c928:	2307      	movs	r3, #7
 800c92a:	e06a      	b.n	800ca02 <IR_recieve_String+0x10e>
	  }
	  //analyse message
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c92c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c930:	483a      	ldr	r0, [pc, #232]	; (800ca1c <IR_recieve_String+0x128>)
 800c932:	f7ff fc2f 	bl	800c194 <IR_Clear_Buffer>
	  if( IR_send_AT_CMD("AT&K0\r") == IR_OK)
 800c936:	483a      	ldr	r0, [pc, #232]	; (800ca20 <IR_recieve_String+0x12c>)
 800c938:	f7ff fcfe 	bl	800c338 <IR_send_AT_CMD>
 800c93c:	4603      	mov	r3, r0
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d10d      	bne.n	800c95e <IR_recieve_String+0x6a>
	  {
			msg = strtok((char*)(&RM_Buffer[2]),"\r");
 800c942:	4933      	ldr	r1, [pc, #204]	; (800ca10 <IR_recieve_String+0x11c>)
 800c944:	4833      	ldr	r0, [pc, #204]	; (800ca14 <IR_recieve_String+0x120>)
 800c946:	f005 f8b1 	bl	8011aac <strtok>
 800c94a:	6378      	str	r0, [r7, #52]	; 0x34
			if(strcmp(msg,(char*)"OK") != 0)
 800c94c:	4932      	ldr	r1, [pc, #200]	; (800ca18 <IR_recieve_String+0x124>)
 800c94e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c950:	f7f3 fc3e 	bl	80001d0 <strcmp>
 800c954:	4603      	mov	r3, r0
 800c956:	2b00      	cmp	r3, #0
 800c958:	d003      	beq.n	800c962 <IR_recieve_String+0x6e>
			{
				return IR_CFG_Error;
 800c95a:	2308      	movs	r3, #8
 800c95c:	e051      	b.n	800ca02 <IR_recieve_String+0x10e>
			}
	  }
	  else
	  {
		return IR_CFG_Error;
 800c95e:	2308      	movs	r3, #8
 800c960:	e04f      	b.n	800ca02 <IR_recieve_String+0x10e>
	  }
	  IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c962:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c966:	482d      	ldr	r0, [pc, #180]	; (800ca1c <IR_recieve_String+0x128>)
 800c968:	f7ff fc14 	bl	800c194 <IR_Clear_Buffer>
	SBDX_Status_t sbd;
	IR_Status_t flag = IR_start_SBD_Session(&sbd);
 800c96c:	f107 0314 	add.w	r3, r7, #20
 800c970:	4618      	mov	r0, r3
 800c972:	f7ff fdd9 	bl	800c528 <IR_start_SBD_Session>
 800c976:	4603      	mov	r3, r0
 800c978:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	if(flag != IR_OK)
 800c97c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c980:	2b00      	cmp	r3, #0
 800c982:	d002      	beq.n	800c98a <IR_recieve_String+0x96>
	{
		return flag;
 800c984:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c988:	e03b      	b.n	800ca02 <IR_recieve_String+0x10e>
	}
	//check SBDIX return status of mobile Terminated buffer
	switch(sbd.MT_Status)
 800c98a:	7f3b      	ldrb	r3, [r7, #28]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d015      	beq.n	800c9bc <IR_recieve_String+0xc8>
 800c990:	2b02      	cmp	r3, #2
 800c992:	d015      	beq.n	800c9c0 <IR_recieve_String+0xcc>
	case 0:
		return IR_SBDIX_NO_NEW_MESSAGE;
	case 2:
		return IR_SBDIX_MAIL_CHECK_ERROR;
	default:
		break;
 800c994:	bf00      	nop
	}
	// Download Message to your controller
	*num_messages = sbd.MT_Queued;
 800c996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c998:	b29a      	uxth	r2, r3
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	801a      	strh	r2, [r3, #0]
	IR_Clear_Buffer(RM_Buffer,RM_BUFFER_SIZE);
 800c99e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800c9a2:	481e      	ldr	r0, [pc, #120]	; (800ca1c <IR_recieve_String+0x128>)
 800c9a4:	f7ff fbf6 	bl	800c194 <IR_Clear_Buffer>
	Session_Flag = SBDRT;
 800c9a8:	4b1e      	ldr	r3, [pc, #120]	; (800ca24 <IR_recieve_String+0x130>)
 800c9aa:	2203      	movs	r2, #3
 800c9ac:	701a      	strb	r2, [r3, #0]
	if(IR_send_AT_CMD("AT+SBDRT\r") != IR_OK)
 800c9ae:	481e      	ldr	r0, [pc, #120]	; (800ca28 <IR_recieve_String+0x134>)
 800c9b0:	f7ff fcc2 	bl	800c338 <IR_send_AT_CMD>
 800c9b4:	4603      	mov	r3, r0
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d006      	beq.n	800c9c8 <IR_recieve_String+0xd4>
 800c9ba:	e003      	b.n	800c9c4 <IR_recieve_String+0xd0>
		return IR_SBDIX_NO_NEW_MESSAGE;
 800c9bc:	2310      	movs	r3, #16
 800c9be:	e020      	b.n	800ca02 <IR_recieve_String+0x10e>
		return IR_SBDIX_MAIL_CHECK_ERROR;
 800c9c0:	2311      	movs	r3, #17
 800c9c2:	e01e      	b.n	800ca02 <IR_recieve_String+0x10e>
	{
		return IR_SBDRT_Rx_Error;
 800c9c4:	2312      	movs	r3, #18
 800c9c6:	e01c      	b.n	800ca02 <IR_recieve_String+0x10e>
	}
	// SBDRT return type : +SBDRT\r\n<msg>\r\n<return_status>
	char* temp = strtok((char*)&RM_Buffer[10],"\r\n");
 800c9c8:	4918      	ldr	r1, [pc, #96]	; (800ca2c <IR_recieve_String+0x138>)
 800c9ca:	4819      	ldr	r0, [pc, #100]	; (800ca30 <IR_recieve_String+0x13c>)
 800c9cc:	f005 f86e 	bl	8011aac <strtok>
 800c9d0:	62f8      	str	r0, [r7, #44]	; 0x2c
	msg = strtok(NULL,"\r\n");
 800c9d2:	4916      	ldr	r1, [pc, #88]	; (800ca2c <IR_recieve_String+0x138>)
 800c9d4:	2000      	movs	r0, #0
 800c9d6:	f005 f869 	bl	8011aac <strtok>
 800c9da:	6378      	str	r0, [r7, #52]	; 0x34
	 if(strcmp(msg,(char*)"OK") != 0)
 800c9dc:	490e      	ldr	r1, [pc, #56]	; (800ca18 <IR_recieve_String+0x124>)
 800c9de:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800c9e0:	f7f3 fbf6 	bl	80001d0 <strcmp>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d001      	beq.n	800c9ee <IR_recieve_String+0xfa>
	 {
		return IR_Ack_Error;
 800c9ea:	2307      	movs	r3, #7
 800c9ec:	e009      	b.n	800ca02 <IR_recieve_String+0x10e>
	 }
	memcpy(MSG_Buff,temp,strlen(temp));
 800c9ee:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c9f0:	f7f3 fbf8 	bl	80001e4 <strlen>
 800c9f4:	4603      	mov	r3, r0
 800c9f6:	461a      	mov	r2, r3
 800c9f8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c9fa:	68f8      	ldr	r0, [r7, #12]
 800c9fc:	f003 fe1a 	bl	8010634 <memcpy>
 	return IR_OK;
 800ca00:	2300      	movs	r3, #0
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3738      	adds	r7, #56	; 0x38
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}
 800ca0a:	bf00      	nop
 800ca0c:	080191d0 	.word	0x080191d0
 800ca10:	080191d4 	.word	0x080191d4
 800ca14:	2000350e 	.word	0x2000350e
 800ca18:	080191d8 	.word	0x080191d8
 800ca1c:	2000350c 	.word	0x2000350c
 800ca20:	080191dc 	.word	0x080191dc
 800ca24:	20003745 	.word	0x20003745
 800ca28:	08019224 	.word	0x08019224
 800ca2c:	080191ec 	.word	0x080191ec
 800ca30:	20003516 	.word	0x20003516

0800ca34 <DMA_Iridium_Periph_IRQHandler>:

//======================= 8. Handler Function Definition ==================================

void DMA_Iridium_Periph_IRQHandler(UART_HandleTypeDef *huart)
{
 800ca34:	b580      	push	{r7, lr}
 800ca36:	b084      	sub	sp, #16
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	6078      	str	r0, [r7, #4]

	huart->hdmarx->DmaBaseAddress->IFCR |= (DMA_IFCR_CTCIF2|DMA_IFCR_CGIF2);
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ca40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca42:	687a      	ldr	r2, [r7, #4]
 800ca44:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800ca46:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800ca48:	6852      	ldr	r2, [r2, #4]
 800ca4a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 800ca4e:	605a      	str	r2, [r3, #4]
	HAL_TIM_Base_Stop_IT(&htim3);
 800ca50:	482b      	ldr	r0, [pc, #172]	; (800cb00 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ca52:	f7f9 fb51 	bl	80060f8 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_CC1|TIM_IT_UPDATE);
 800ca56:	4b2a      	ldr	r3, [pc, #168]	; (800cb00 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	f06f 0203 	mvn.w	r2, #3
 800ca5e:	611a      	str	r2, [r3, #16]

	__HAL_UART_CLEAR_IDLEFLAG(&huart5);
 800ca60:	4b28      	ldr	r3, [pc, #160]	; (800cb04 <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	2210      	movs	r2, #16
 800ca66:	621a      	str	r2, [r3, #32]
	__HAL_UART_DISABLE_IT(&huart5,UART_IT_IDLE);
 800ca68:	4b26      	ldr	r3, [pc, #152]	; (800cb04 <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	4a25      	ldr	r2, [pc, #148]	; (800cb04 <DMA_Iridium_Periph_IRQHandler+0xd0>)
 800ca6e:	6812      	ldr	r2, [r2, #0]
 800ca70:	6812      	ldr	r2, [r2, #0]
 800ca72:	f022 0210 	bic.w	r2, r2, #16
 800ca76:	601a      	str	r2, [r3, #0]
	__HAL_TIM_DISABLE_IT(&htim3,TIM_IT_CC1);
 800ca78:	4b21      	ldr	r3, [pc, #132]	; (800cb00 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	4a20      	ldr	r2, [pc, #128]	; (800cb00 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ca7e:	6812      	ldr	r2, [r2, #0]
 800ca80:	68d2      	ldr	r2, [r2, #12]
 800ca82:	f022 0202 	bic.w	r2, r2, #2
 800ca86:	60da      	str	r2, [r3, #12]

	if(__HAL_TIM_GET_FLAG(&htim3,TIM_FLAG_CC1))
 800ca88:	4b1d      	ldr	r3, [pc, #116]	; (800cb00 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	691b      	ldr	r3, [r3, #16]
 800ca8e:	f003 0302 	and.w	r3, r3, #2
 800ca92:	2b02      	cmp	r3, #2
 800ca94:	d104      	bne.n	800caa0 <DMA_Iridium_Periph_IRQHandler+0x6c>
	{
		__HAL_TIM_CLEAR_FLAG(&htim3,TIM_FLAG_CC1);
 800ca96:	4b1a      	ldr	r3, [pc, #104]	; (800cb00 <DMA_Iridium_Periph_IRQHandler+0xcc>)
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	f06f 0202 	mvn.w	r2, #2
 800ca9e:	611a      	str	r2, [r3, #16]
	}
	//begin transfer of collected data to memory
    uint8_t* ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r')+1;
 800caa0:	210d      	movs	r1, #13
 800caa2:	4819      	ldr	r0, [pc, #100]	; (800cb08 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800caa4:	f004 f9ca 	bl	8010e3c <strchr>
 800caa8:	4603      	mov	r3, r0
 800caaa:	3301      	adds	r3, #1
 800caac:	60fb      	str	r3, [r7, #12]
	int len = (ind - IR_RX_Buffer)+1; // chope off the \0
 800caae:	68fa      	ldr	r2, [r7, #12]
 800cab0:	4b15      	ldr	r3, [pc, #84]	; (800cb08 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800cab2:	f1c3 0301 	rsb	r3, r3, #1
 800cab6:	4413      	add	r3, r2
 800cab8:	60bb      	str	r3, [r7, #8]
	msg_len = IR_length -len-1;
 800caba:	4b14      	ldr	r3, [pc, #80]	; (800cb0c <DMA_Iridium_Periph_IRQHandler+0xd8>)
 800cabc:	681a      	ldr	r2, [r3, #0]
 800cabe:	68bb      	ldr	r3, [r7, #8]
 800cac0:	1ad3      	subs	r3, r2, r3
 800cac2:	3b01      	subs	r3, #1
 800cac4:	4a12      	ldr	r2, [pc, #72]	; (800cb10 <DMA_Iridium_Periph_IRQHandler+0xdc>)
 800cac6:	6013      	str	r3, [r2, #0]
	if(len > 0)
 800cac8:	68bb      	ldr	r3, [r7, #8]
 800caca:	2b00      	cmp	r3, #0
 800cacc:	dd11      	ble.n	800caf2 <DMA_Iridium_Periph_IRQHandler+0xbe>
	{
	   	__HAL_DMA_ENABLE_IT(&hdma_memtomem_dma1_channel2,DMA_IT_TC);
 800cace:	4b11      	ldr	r3, [pc, #68]	; (800cb14 <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	4a10      	ldr	r2, [pc, #64]	; (800cb14 <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800cad4:	6812      	ldr	r2, [r2, #0]
 800cad6:	6812      	ldr	r2, [r2, #0]
 800cad8:	f042 0202 	orr.w	r2, r2, #2
 800cadc:	601a      	str	r2, [r3, #0]
	   	HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(&IR_RX_Buffer[len]),(uint32_t)RM_Buffer,msg_len);
 800cade:	68bb      	ldr	r3, [r7, #8]
 800cae0:	4a09      	ldr	r2, [pc, #36]	; (800cb08 <DMA_Iridium_Periph_IRQHandler+0xd4>)
 800cae2:	4413      	add	r3, r2
 800cae4:	4619      	mov	r1, r3
 800cae6:	4a0c      	ldr	r2, [pc, #48]	; (800cb18 <DMA_Iridium_Periph_IRQHandler+0xe4>)
 800cae8:	4b09      	ldr	r3, [pc, #36]	; (800cb10 <DMA_Iridium_Periph_IRQHandler+0xdc>)
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	4809      	ldr	r0, [pc, #36]	; (800cb14 <DMA_Iridium_Periph_IRQHandler+0xe0>)
 800caee:	f7f5 f8a3 	bl	8001c38 <HAL_DMA_Start>
	}
	IR_TIM_IDLE_Timeout = RESET;
 800caf2:	4b0a      	ldr	r3, [pc, #40]	; (800cb1c <DMA_Iridium_Periph_IRQHandler+0xe8>)
 800caf4:	2200      	movs	r2, #0
 800caf6:	701a      	strb	r2, [r3, #0]
}
 800caf8:	bf00      	nop
 800cafa:	3710      	adds	r7, #16
 800cafc:	46bd      	mov	sp, r7
 800cafe:	bd80      	pop	{r7, pc}
 800cb00:	20003700 	.word	0x20003700
 800cb04:	20003748 	.word	0x20003748
 800cb08:	20002d0c 	.word	0x20002d0c
 800cb0c:	20003740 	.word	0x20003740
 800cb10:	200037c8 	.word	0x200037c8
 800cb14:	200037cc 	.word	0x200037cc
 800cb18:	2000350c 	.word	0x2000350c
 800cb1c:	20003744 	.word	0x20003744

0800cb20 <DMA_Iridium_MEM_IRQHandler>:

void DMA_Iridium_MEM_IRQHandler(DMA_HandleTypeDef *hdma_mem)
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	b082      	sub	sp, #8
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	6078      	str	r0, [r7, #4]
	//clear the rx buffer
	IR_Clear_Buffer(IR_RX_Buffer,RX_BUFFER_SIZE);
 800cb28:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cb2c:	482f      	ldr	r0, [pc, #188]	; (800cbec <DMA_Iridium_MEM_IRQHandler+0xcc>)
 800cb2e:	f7ff fb31 	bl	800c194 <IR_Clear_Buffer>
	msg_len = strlen((char*)RM_Buffer);
 800cb32:	482f      	ldr	r0, [pc, #188]	; (800cbf0 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800cb34:	f7f3 fb56 	bl	80001e4 <strlen>
 800cb38:	4602      	mov	r2, r0
 800cb3a:	4b2e      	ldr	r3, [pc, #184]	; (800cbf4 <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800cb3c:	601a      	str	r2, [r3, #0]
	//check message to see if valid
	//valid messages follow the format "\r\nMSG_STRING\r\n"
	if((RM_Buffer[0] == '\r') && (RM_Buffer[1] =='\n') &&(RM_Buffer[msg_len - 2] == '\r') && (RM_Buffer[msg_len -1] == '\n' ))
 800cb3e:	4b2c      	ldr	r3, [pc, #176]	; (800cbf0 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800cb40:	781b      	ldrb	r3, [r3, #0]
 800cb42:	2b0d      	cmp	r3, #13
 800cb44:	d115      	bne.n	800cb72 <DMA_Iridium_MEM_IRQHandler+0x52>
 800cb46:	4b2a      	ldr	r3, [pc, #168]	; (800cbf0 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800cb48:	785b      	ldrb	r3, [r3, #1]
 800cb4a:	2b0a      	cmp	r3, #10
 800cb4c:	d111      	bne.n	800cb72 <DMA_Iridium_MEM_IRQHandler+0x52>
 800cb4e:	4b29      	ldr	r3, [pc, #164]	; (800cbf4 <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	3b02      	subs	r3, #2
 800cb54:	4a26      	ldr	r2, [pc, #152]	; (800cbf0 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800cb56:	5cd3      	ldrb	r3, [r2, r3]
 800cb58:	2b0d      	cmp	r3, #13
 800cb5a:	d10a      	bne.n	800cb72 <DMA_Iridium_MEM_IRQHandler+0x52>
 800cb5c:	4b25      	ldr	r3, [pc, #148]	; (800cbf4 <DMA_Iridium_MEM_IRQHandler+0xd4>)
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	3b01      	subs	r3, #1
 800cb62:	4a23      	ldr	r2, [pc, #140]	; (800cbf0 <DMA_Iridium_MEM_IRQHandler+0xd0>)
 800cb64:	5cd3      	ldrb	r3, [r2, r3]
 800cb66:	2b0a      	cmp	r3, #10
 800cb68:	d103      	bne.n	800cb72 <DMA_Iridium_MEM_IRQHandler+0x52>
	{
		IR_RX_Flag = SET;
 800cb6a:	4b23      	ldr	r3, [pc, #140]	; (800cbf8 <DMA_Iridium_MEM_IRQHandler+0xd8>)
 800cb6c:	2201      	movs	r2, #1
 800cb6e:	701a      	strb	r2, [r3, #0]
 800cb70:	e002      	b.n	800cb78 <DMA_Iridium_MEM_IRQHandler+0x58>
	}else
	{
		//invalid message returned
		IR_RX_Flag = -1;
 800cb72:	4b21      	ldr	r3, [pc, #132]	; (800cbf8 <DMA_Iridium_MEM_IRQHandler+0xd8>)
 800cb74:	22ff      	movs	r2, #255	; 0xff
 800cb76:	701a      	strb	r2, [r3, #0]
	}
	__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_TC2);
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	461a      	mov	r2, r3
 800cb7e:	4b1f      	ldr	r3, [pc, #124]	; (800cbfc <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800cb80:	429a      	cmp	r2, r3
 800cb82:	d903      	bls.n	800cb8c <DMA_Iridium_MEM_IRQHandler+0x6c>
 800cb84:	4b1e      	ldr	r3, [pc, #120]	; (800cc00 <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800cb86:	2220      	movs	r2, #32
 800cb88:	605a      	str	r2, [r3, #4]
 800cb8a:	e002      	b.n	800cb92 <DMA_Iridium_MEM_IRQHandler+0x72>
 800cb8c:	4b1d      	ldr	r3, [pc, #116]	; (800cc04 <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800cb8e:	2220      	movs	r2, #32
 800cb90:	605a      	str	r2, [r3, #4]
	if(__HAL_DMA_GET_FLAG(hdma_mem,DMA_FLAG_HT2))
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	461a      	mov	r2, r3
 800cb98:	4b18      	ldr	r3, [pc, #96]	; (800cbfc <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800cb9a:	429a      	cmp	r2, r3
 800cb9c:	d909      	bls.n	800cbb2 <DMA_Iridium_MEM_IRQHandler+0x92>
 800cb9e:	4b18      	ldr	r3, [pc, #96]	; (800cc00 <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	bf14      	ite	ne
 800cbaa:	2301      	movne	r3, #1
 800cbac:	2300      	moveq	r3, #0
 800cbae:	b2db      	uxtb	r3, r3
 800cbb0:	e008      	b.n	800cbc4 <DMA_Iridium_MEM_IRQHandler+0xa4>
 800cbb2:	4b14      	ldr	r3, [pc, #80]	; (800cc04 <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	bf14      	ite	ne
 800cbbe:	2301      	movne	r3, #1
 800cbc0:	2300      	moveq	r3, #0
 800cbc2:	b2db      	uxtb	r3, r3
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d00c      	beq.n	800cbe2 <DMA_Iridium_MEM_IRQHandler+0xc2>
	{
		__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_HT2);
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	461a      	mov	r2, r3
 800cbce:	4b0b      	ldr	r3, [pc, #44]	; (800cbfc <DMA_Iridium_MEM_IRQHandler+0xdc>)
 800cbd0:	429a      	cmp	r2, r3
 800cbd2:	d903      	bls.n	800cbdc <DMA_Iridium_MEM_IRQHandler+0xbc>
 800cbd4:	4b0a      	ldr	r3, [pc, #40]	; (800cc00 <DMA_Iridium_MEM_IRQHandler+0xe0>)
 800cbd6:	2240      	movs	r2, #64	; 0x40
 800cbd8:	605a      	str	r2, [r3, #4]
	}
}
 800cbda:	e002      	b.n	800cbe2 <DMA_Iridium_MEM_IRQHandler+0xc2>
		__HAL_DMA_CLEAR_FLAG(hdma_mem,DMA_FLAG_HT2);
 800cbdc:	4b09      	ldr	r3, [pc, #36]	; (800cc04 <DMA_Iridium_MEM_IRQHandler+0xe4>)
 800cbde:	2240      	movs	r2, #64	; 0x40
 800cbe0:	605a      	str	r2, [r3, #4]
}
 800cbe2:	bf00      	nop
 800cbe4:	3708      	adds	r7, #8
 800cbe6:	46bd      	mov	sp, r7
 800cbe8:	bd80      	pop	{r7, pc}
 800cbea:	bf00      	nop
 800cbec:	20002d0c 	.word	0x20002d0c
 800cbf0:	2000350c 	.word	0x2000350c
 800cbf4:	200037c8 	.word	0x200037c8
 800cbf8:	20003814 	.word	0x20003814
 800cbfc:	40020080 	.word	0x40020080
 800cc00:	40020400 	.word	0x40020400
 800cc04:	40020000 	.word	0x40020000

0800cc08 <USART_RTO_IRQHandler>:

void USART_RTO_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cc08:	b580      	push	{r7, lr}
 800cc0a:	b082      	sub	sp, #8
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	6078      	str	r0, [r7, #4]
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_CC1))
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	68db      	ldr	r3, [r3, #12]
 800cc16:	f003 0302 	and.w	r3, r3, #2
 800cc1a:	2b02      	cmp	r3, #2
 800cc1c:	d120      	bne.n	800cc60 <USART_RTO_IRQHandler+0x58>
	{
		//clear interrupt
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	f06f 0203 	mvn.w	r2, #3
 800cc26:	611a      	str	r2, [r3, #16]
		if(Session_Flag != CSQ)
 800cc28:	4b1f      	ldr	r3, [pc, #124]	; (800cca8 <USART_RTO_IRQHandler+0xa0>)
 800cc2a:	781b      	ldrb	r3, [r3, #0]
 800cc2c:	2b04      	cmp	r3, #4
 800cc2e:	d016      	beq.n	800cc5e <USART_RTO_IRQHandler+0x56>
		{
		htim->Instance->CR1 &= ~TIM_CR1_CEN;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	687a      	ldr	r2, [r7, #4]
 800cc36:	6812      	ldr	r2, [r2, #0]
 800cc38:	6812      	ldr	r2, [r2, #0]
 800cc3a:	f022 0201 	bic.w	r2, r2, #1
 800cc3e:	601a      	str	r2, [r3, #0]

			//set reciever timeout flag
			IR_TIM_IDLE_Timeout = 1;
 800cc40:	4b1a      	ldr	r3, [pc, #104]	; (800ccac <USART_RTO_IRQHandler+0xa4>)
 800cc42:	2201      	movs	r2, #1
 800cc44:	701a      	strb	r2, [r3, #0]
			//disable timer
			HAL_TIM_Base_Stop_IT(htim);
 800cc46:	6878      	ldr	r0, [r7, #4]
 800cc48:	f7f9 fa56 	bl	80060f8 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_OC_Stop_IT(&htim3,TIM_CHANNEL_1);
 800cc4c:	2100      	movs	r1, #0
 800cc4e:	4818      	ldr	r0, [pc, #96]	; (800ccb0 <USART_RTO_IRQHandler+0xa8>)
 800cc50:	f7f9 fb4e 	bl	80062f0 <HAL_TIM_OC_Stop_IT>
			__HAL_TIM_SET_COUNTER(htim,0);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	2200      	movs	r2, #0
 800cc5a:	625a      	str	r2, [r3, #36]	; 0x24
 800cc5c:	e000      	b.n	800cc60 <USART_RTO_IRQHandler+0x58>
 800cc5e:	bf00      	nop
		{
			__NOP();
		}

	}
	if(__HAL_TIM_GET_IT_SOURCE(htim,TIM_IT_UPDATE))
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	68db      	ldr	r3, [r3, #12]
 800cc66:	f003 0301 	and.w	r3, r3, #1
 800cc6a:	2b01      	cmp	r3, #1
 800cc6c:	d117      	bne.n	800cc9e <USART_RTO_IRQHandler+0x96>
	{
		__HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1|TIM_IT_UPDATE);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	f06f 0203 	mvn.w	r2, #3
 800cc76:	611a      	str	r2, [r3, #16]
		if(Session_Flag == SBDIX || Session_Flag ==CSQ)
 800cc78:	4b0b      	ldr	r3, [pc, #44]	; (800cca8 <USART_RTO_IRQHandler+0xa0>)
 800cc7a:	781b      	ldrb	r3, [r3, #0]
 800cc7c:	2b02      	cmp	r3, #2
 800cc7e:	d003      	beq.n	800cc88 <USART_RTO_IRQHandler+0x80>
 800cc80:	4b09      	ldr	r3, [pc, #36]	; (800cca8 <USART_RTO_IRQHandler+0xa0>)
 800cc82:	781b      	ldrb	r3, [r3, #0]
 800cc84:	2b04      	cmp	r3, #4
 800cc86:	d103      	bne.n	800cc90 <USART_RTO_IRQHandler+0x88>
		{
			Session_Flag = NONE;
 800cc88:	4b07      	ldr	r3, [pc, #28]	; (800cca8 <USART_RTO_IRQHandler+0xa0>)
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	701a      	strb	r2, [r3, #0]
 800cc8e:	e005      	b.n	800cc9c <USART_RTO_IRQHandler+0x94>
		}else
		{
			IR_TIM_IDLE_Timeout = 1;
 800cc90:	4b06      	ldr	r3, [pc, #24]	; (800ccac <USART_RTO_IRQHandler+0xa4>)
 800cc92:	2201      	movs	r2, #1
 800cc94:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(htim);
 800cc96:	6878      	ldr	r0, [r7, #4]
 800cc98:	f7f9 fa2e 	bl	80060f8 <HAL_TIM_Base_Stop_IT>
 800cc9c:	bf00      	nop
		}
		__NOP();

	}
}
 800cc9e:	bf00      	nop
 800cca0:	3708      	adds	r7, #8
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}
 800cca6:	bf00      	nop
 800cca8:	20003745 	.word	0x20003745
 800ccac:	20003744 	.word	0x20003744
 800ccb0:	20003700 	.word	0x20003700

0800ccb4 <USART_Iridium_IRQHandler>:

void USART_Iridium_IRQHandler(UART_HandleTypeDef *huart)
{
 800ccb4:	b580      	push	{r7, lr}
 800ccb6:	b086      	sub	sp, #24
 800ccb8:	af00      	add	r7, sp, #0
 800ccba:	6078      	str	r0, [r7, #4]
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_IDLE))
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	f003 0310 	and.w	r3, r3, #16
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	f000 8094 	beq.w	800cdf4 <USART_Iridium_IRQHandler+0x140>
	{
		uint32_t temp = huart->Instance->ISR;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	69db      	ldr	r3, [r3, #28]
 800ccd2:	60fb      	str	r3, [r7, #12]
		temp = huart->Instance->RDR;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ccda:	b29b      	uxth	r3, r3
 800ccdc:	60fb      	str	r3, [r7, #12]
		(void)temp;
		//check for reciever timeout
		if(IR_TIM_IDLE_Timeout)
 800ccde:	4b63      	ldr	r3, [pc, #396]	; (800ce6c <USART_Iridium_IRQHandler+0x1b8>)
 800cce0:	f993 3000 	ldrsb.w	r3, [r3]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	f000 8081 	beq.w	800cdec <USART_Iridium_IRQHandler+0x138>
		{
			//check data counter
			HAL_UART_DMAStop(huart);
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f7fb f980 	bl	8007ff0 <HAL_UART_DMAStop>
			IR_length = (sizeof(IR_RX_Buffer)/sizeof(IR_RX_Buffer[0])) - __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	685b      	ldr	r3, [r3, #4]
 800ccf8:	f5c3 63ff 	rsb	r3, r3, #2040	; 0x7f8
 800ccfc:	3306      	adds	r3, #6
 800ccfe:	4a5c      	ldr	r2, [pc, #368]	; (800ce70 <USART_Iridium_IRQHandler+0x1bc>)
 800cd00:	6013      	str	r3, [r2, #0]
			if(IR_length > 0)
 800cd02:	4b5b      	ldr	r3, [pc, #364]	; (800ce70 <USART_Iridium_IRQHandler+0x1bc>)
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d066      	beq.n	800cdd8 <USART_Iridium_IRQHandler+0x124>
			{
				// transfer incomplete, move transfered data to message buffer
				uint8_t* ind;
				int len;
				if(Session_Flag == SBDWB)
 800cd0a:	4b5a      	ldr	r3, [pc, #360]	; (800ce74 <USART_Iridium_IRQHandler+0x1c0>)
 800cd0c:	781b      	ldrb	r3, [r3, #0]
 800cd0e:	2b01      	cmp	r3, #1
 800cd10:	d10a      	bne.n	800cd28 <USART_Iridium_IRQHandler+0x74>
				{
					ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r');
 800cd12:	210d      	movs	r1, #13
 800cd14:	4858      	ldr	r0, [pc, #352]	; (800ce78 <USART_Iridium_IRQHandler+0x1c4>)
 800cd16:	f004 f891 	bl	8010e3c <strchr>
 800cd1a:	6178      	str	r0, [r7, #20]
					len = strlen((char*)ind);
 800cd1c:	6978      	ldr	r0, [r7, #20]
 800cd1e:	f7f3 fa61 	bl	80001e4 <strlen>
 800cd22:	4603      	mov	r3, r0
 800cd24:	613b      	str	r3, [r7, #16]
 800cd26:	e02d      	b.n	800cd84 <USART_Iridium_IRQHandler+0xd0>
				}else if (Session_Flag == SBDRT)
 800cd28:	4b52      	ldr	r3, [pc, #328]	; (800ce74 <USART_Iridium_IRQHandler+0x1c0>)
 800cd2a:	781b      	ldrb	r3, [r3, #0]
 800cd2c:	2b03      	cmp	r3, #3
 800cd2e:	d10c      	bne.n	800cd4a <USART_Iridium_IRQHandler+0x96>
				{
					ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r') + 1 ;
 800cd30:	210d      	movs	r1, #13
 800cd32:	4851      	ldr	r0, [pc, #324]	; (800ce78 <USART_Iridium_IRQHandler+0x1c4>)
 800cd34:	f004 f882 	bl	8010e3c <strchr>
 800cd38:	4603      	mov	r3, r0
 800cd3a:	3301      	adds	r3, #1
 800cd3c:	617b      	str	r3, [r7, #20]
					len = strlen((char*)ind);
 800cd3e:	6978      	ldr	r0, [r7, #20]
 800cd40:	f7f3 fa50 	bl	80001e4 <strlen>
 800cd44:	4603      	mov	r3, r0
 800cd46:	613b      	str	r3, [r7, #16]
 800cd48:	e01c      	b.n	800cd84 <USART_Iridium_IRQHandler+0xd0>
				}
				else
				{
					if(strcmp((char*)IR_RX_Buffer,"AT+SBDIX\r") != 0)
 800cd4a:	494c      	ldr	r1, [pc, #304]	; (800ce7c <USART_Iridium_IRQHandler+0x1c8>)
 800cd4c:	484a      	ldr	r0, [pc, #296]	; (800ce78 <USART_Iridium_IRQHandler+0x1c4>)
 800cd4e:	f7f3 fa3f 	bl	80001d0 <strcmp>
 800cd52:	4603      	mov	r3, r0
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d013      	beq.n	800cd80 <USART_Iridium_IRQHandler+0xcc>
					{
						ind = (uint8_t*)strchr((char*)IR_RX_Buffer,'\r')+1;
 800cd58:	210d      	movs	r1, #13
 800cd5a:	4847      	ldr	r0, [pc, #284]	; (800ce78 <USART_Iridium_IRQHandler+0x1c4>)
 800cd5c:	f004 f86e 	bl	8010e3c <strchr>
 800cd60:	4603      	mov	r3, r0
 800cd62:	3301      	adds	r3, #1
 800cd64:	617b      	str	r3, [r7, #20]
						len = (ind - IR_RX_Buffer) -1; // chope off the \0
 800cd66:	697a      	ldr	r2, [r7, #20]
 800cd68:	4b43      	ldr	r3, [pc, #268]	; (800ce78 <USART_Iridium_IRQHandler+0x1c4>)
 800cd6a:	43db      	mvns	r3, r3
 800cd6c:	4413      	add	r3, r2
 800cd6e:	613b      	str	r3, [r7, #16]
						msg_len = IR_length -len-1;
 800cd70:	4b3f      	ldr	r3, [pc, #252]	; (800ce70 <USART_Iridium_IRQHandler+0x1bc>)
 800cd72:	681a      	ldr	r2, [r3, #0]
 800cd74:	693b      	ldr	r3, [r7, #16]
 800cd76:	1ad3      	subs	r3, r2, r3
 800cd78:	3b01      	subs	r3, #1
 800cd7a:	4a41      	ldr	r2, [pc, #260]	; (800ce80 <USART_Iridium_IRQHandler+0x1cc>)
 800cd7c:	6013      	str	r3, [r2, #0]
 800cd7e:	e001      	b.n	800cd84 <USART_Iridium_IRQHandler+0xd0>
					}else
					{
						len = 0;
 800cd80:	2300      	movs	r3, #0
 800cd82:	613b      	str	r3, [r7, #16]
					}

				}

			    if(len > 0)
 800cd84:	693b      	ldr	r3, [r7, #16]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	dd22      	ble.n	800cdd0 <USART_Iridium_IRQHandler+0x11c>
			    {
			    	__HAL_DMA_ENABLE_IT(&hdma_memtomem_dma1_channel2,DMA_IT_TC);
 800cd8a:	4b3e      	ldr	r3, [pc, #248]	; (800ce84 <USART_Iridium_IRQHandler+0x1d0>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	4a3d      	ldr	r2, [pc, #244]	; (800ce84 <USART_Iridium_IRQHandler+0x1d0>)
 800cd90:	6812      	ldr	r2, [r2, #0]
 800cd92:	6812      	ldr	r2, [r2, #0]
 800cd94:	f042 0202 	orr.w	r2, r2, #2
 800cd98:	601a      	str	r2, [r3, #0]
			    	if(Session_Flag == SBDWB || Session_Flag == SBDRT)
 800cd9a:	4b36      	ldr	r3, [pc, #216]	; (800ce74 <USART_Iridium_IRQHandler+0x1c0>)
 800cd9c:	781b      	ldrb	r3, [r3, #0]
 800cd9e:	2b01      	cmp	r3, #1
 800cda0:	d003      	beq.n	800cdaa <USART_Iridium_IRQHandler+0xf6>
 800cda2:	4b34      	ldr	r3, [pc, #208]	; (800ce74 <USART_Iridium_IRQHandler+0x1c0>)
 800cda4:	781b      	ldrb	r3, [r3, #0]
 800cda6:	2b03      	cmp	r3, #3
 800cda8:	d106      	bne.n	800cdb8 <USART_Iridium_IRQHandler+0x104>
			    	{
			    		HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(ind),(uint32_t)RM_Buffer,len);
 800cdaa:	6979      	ldr	r1, [r7, #20]
 800cdac:	4a36      	ldr	r2, [pc, #216]	; (800ce88 <USART_Iridium_IRQHandler+0x1d4>)
 800cdae:	693b      	ldr	r3, [r7, #16]
 800cdb0:	4834      	ldr	r0, [pc, #208]	; (800ce84 <USART_Iridium_IRQHandler+0x1d0>)
 800cdb2:	f7f4 ff41 	bl	8001c38 <HAL_DMA_Start>
 800cdb6:	e012      	b.n	800cdde <USART_Iridium_IRQHandler+0x12a>
			    	}else
			    	{
			    		HAL_DMA_Start(&hdma_memtomem_dma1_channel2,(uint32_t)(&IR_RX_Buffer[len+1]),(uint32_t)RM_Buffer,msg_len);
 800cdb8:	693b      	ldr	r3, [r7, #16]
 800cdba:	3301      	adds	r3, #1
 800cdbc:	4a2e      	ldr	r2, [pc, #184]	; (800ce78 <USART_Iridium_IRQHandler+0x1c4>)
 800cdbe:	4413      	add	r3, r2
 800cdc0:	4619      	mov	r1, r3
 800cdc2:	4a31      	ldr	r2, [pc, #196]	; (800ce88 <USART_Iridium_IRQHandler+0x1d4>)
 800cdc4:	4b2e      	ldr	r3, [pc, #184]	; (800ce80 <USART_Iridium_IRQHandler+0x1cc>)
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	482e      	ldr	r0, [pc, #184]	; (800ce84 <USART_Iridium_IRQHandler+0x1d0>)
 800cdca:	f7f4 ff35 	bl	8001c38 <HAL_DMA_Start>
 800cdce:	e006      	b.n	800cdde <USART_Iridium_IRQHandler+0x12a>
			    	}
			    }else
			    {
			    	IR_RX_Flag = -1;
 800cdd0:	4b2e      	ldr	r3, [pc, #184]	; (800ce8c <USART_Iridium_IRQHandler+0x1d8>)
 800cdd2:	22ff      	movs	r2, #255	; 0xff
 800cdd4:	701a      	strb	r2, [r3, #0]
 800cdd6:	e002      	b.n	800cdde <USART_Iridium_IRQHandler+0x12a>
			    (void)ind;

			}else
			{
				//reciever timeout
				IR_RX_Flag = -2;
 800cdd8:	4b2c      	ldr	r3, [pc, #176]	; (800ce8c <USART_Iridium_IRQHandler+0x1d8>)
 800cdda:	22fe      	movs	r2, #254	; 0xfe
 800cddc:	701a      	strb	r2, [r3, #0]
			}
			IR_TIM_IDLE_Timeout = 0;
 800cdde:	4b23      	ldr	r3, [pc, #140]	; (800ce6c <USART_Iridium_IRQHandler+0x1b8>)
 800cde0:	2200      	movs	r2, #0
 800cde2:	701a      	strb	r2, [r3, #0]
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	2210      	movs	r2, #16
 800cdea:	621a      	str	r2, [r3, #32]

		}
		__HAL_UART_CLEAR_IDLEFLAG(huart);
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	2210      	movs	r2, #16
 800cdf2:	621a      	str	r2, [r3, #32]
	}
	if(__HAL_UART_GET_IT_SOURCE(huart,UART_IT_ERR))
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	689b      	ldr	r3, [r3, #8]
 800cdfa:	f003 0301 	and.w	r3, r3, #1
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d030      	beq.n	800ce64 <USART_Iridium_IRQHandler+0x1b0>
	{
		//clear framing error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_FE) == SET)
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	69db      	ldr	r3, [r3, #28]
 800ce08:	f003 0302 	and.w	r3, r3, #2
 800ce0c:	2b02      	cmp	r3, #2
 800ce0e:	d103      	bne.n	800ce18 <USART_Iridium_IRQHandler+0x164>
		{
			__HAL_UART_CLEAR_FEFLAG(huart);
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	2202      	movs	r2, #2
 800ce16:	621a      	str	r2, [r3, #32]
		}
		//clear noise error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_NE) == SET)
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	69db      	ldr	r3, [r3, #28]
 800ce1e:	f003 0304 	and.w	r3, r3, #4
 800ce22:	2b04      	cmp	r3, #4
 800ce24:	d103      	bne.n	800ce2e <USART_Iridium_IRQHandler+0x17a>
		{
			__HAL_UART_CLEAR_NEFLAG(huart);
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	2204      	movs	r2, #4
 800ce2c:	621a      	str	r2, [r3, #32]
		}
		//clear overun error
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_ORE) == SET)
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	69db      	ldr	r3, [r3, #28]
 800ce34:	f003 0308 	and.w	r3, r3, #8
 800ce38:	2b08      	cmp	r3, #8
 800ce3a:	d108      	bne.n	800ce4e <USART_Iridium_IRQHandler+0x19a>
		{
			uint8_t temp = huart->Instance->RDR;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800ce42:	b29b      	uxth	r3, r3
 800ce44:	72fb      	strb	r3, [r7, #11]
			(void)temp;
			__HAL_UART_CLEAR_OREFLAG(huart);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	2208      	movs	r2, #8
 800ce4c:	621a      	str	r2, [r3, #32]
		}
		//clear parity errors
		if(__HAL_UART_GET_FLAG(huart,UART_FLAG_PE) == SET)
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	681b      	ldr	r3, [r3, #0]
 800ce52:	69db      	ldr	r3, [r3, #28]
 800ce54:	f003 0301 	and.w	r3, r3, #1
 800ce58:	2b01      	cmp	r3, #1
 800ce5a:	d103      	bne.n	800ce64 <USART_Iridium_IRQHandler+0x1b0>
		{
			__HAL_UART_CLEAR_PEFLAG(huart);
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	2201      	movs	r2, #1
 800ce62:	621a      	str	r2, [r3, #32]
		}
	}
}
 800ce64:	bf00      	nop
 800ce66:	3718      	adds	r7, #24
 800ce68:	46bd      	mov	sp, r7
 800ce6a:	bd80      	pop	{r7, pc}
 800ce6c:	20003744 	.word	0x20003744
 800ce70:	20003740 	.word	0x20003740
 800ce74:	20003745 	.word	0x20003745
 800ce78:	20002d0c 	.word	0x20002d0c
 800ce7c:	080191f0 	.word	0x080191f0
 800ce80:	200037c8 	.word	0x200037c8
 800ce84:	200037cc 	.word	0x200037cc
 800ce88:	2000350c 	.word	0x2000350c
 800ce8c:	20003814 	.word	0x20003814

0800ce90 <Iridium_ControlPin_IRQHandler>:

void Iridium_ControlPin_IRQHandler(void)
{
 800ce90:	b480      	push	{r7}
 800ce92:	af00      	add	r7, sp, #0
	if(__HAL_GPIO_EXTI_GET_IT(IR_Ring_Pin))
 800ce94:	4b0b      	ldr	r3, [pc, #44]	; (800cec4 <Iridium_ControlPin_IRQHandler+0x34>)
 800ce96:	695b      	ldr	r3, [r3, #20]
 800ce98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d003      	beq.n	800cea8 <Iridium_ControlPin_IRQHandler+0x18>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(IR_Ring_Pin);
 800cea0:	4b08      	ldr	r3, [pc, #32]	; (800cec4 <Iridium_ControlPin_IRQHandler+0x34>)
 800cea2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800cea6:	615a      	str	r2, [r3, #20]
		//download messages
	}

	if(__HAL_GPIO_EXTI_GET_IT(IR_NetAv_Pin))
 800cea8:	4b06      	ldr	r3, [pc, #24]	; (800cec4 <Iridium_ControlPin_IRQHandler+0x34>)
 800ceaa:	695b      	ldr	r3, [r3, #20]
 800ceac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d003      	beq.n	800cebc <Iridium_ControlPin_IRQHandler+0x2c>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(IR_NetAv_Pin);
 800ceb4:	4b03      	ldr	r3, [pc, #12]	; (800cec4 <Iridium_ControlPin_IRQHandler+0x34>)
 800ceb6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ceba:	615a      	str	r2, [r3, #20]

	}
}
 800cebc:	bf00      	nop
 800cebe:	46bd      	mov	sp, r7
 800cec0:	bc80      	pop	{r7}
 800cec2:	4770      	bx	lr
 800cec4:	40010400 	.word	0x40010400

0800cec8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
HAL_StatusTypeDef MX_I2C1_Init(void)
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	af00      	add	r7, sp, #0

  hi2c1.Instance = IMU_I2C;
 800cecc:	4b1b      	ldr	r3, [pc, #108]	; (800cf3c <MX_I2C1_Init+0x74>)
 800cece:	4a1c      	ldr	r2, [pc, #112]	; (800cf40 <MX_I2C1_Init+0x78>)
 800ced0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00200C28;
 800ced2:	4b1a      	ldr	r3, [pc, #104]	; (800cf3c <MX_I2C1_Init+0x74>)
 800ced4:	4a1b      	ldr	r2, [pc, #108]	; (800cf44 <MX_I2C1_Init+0x7c>)
 800ced6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800ced8:	4b18      	ldr	r3, [pc, #96]	; (800cf3c <MX_I2C1_Init+0x74>)
 800ceda:	2200      	movs	r2, #0
 800cedc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800cede:	4b17      	ldr	r3, [pc, #92]	; (800cf3c <MX_I2C1_Init+0x74>)
 800cee0:	2201      	movs	r2, #1
 800cee2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800cee4:	4b15      	ldr	r3, [pc, #84]	; (800cf3c <MX_I2C1_Init+0x74>)
 800cee6:	2200      	movs	r2, #0
 800cee8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800ceea:	4b14      	ldr	r3, [pc, #80]	; (800cf3c <MX_I2C1_Init+0x74>)
 800ceec:	2200      	movs	r2, #0
 800ceee:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800cef0:	4b12      	ldr	r3, [pc, #72]	; (800cf3c <MX_I2C1_Init+0x74>)
 800cef2:	2200      	movs	r2, #0
 800cef4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800cef6:	4b11      	ldr	r3, [pc, #68]	; (800cf3c <MX_I2C1_Init+0x74>)
 800cef8:	2200      	movs	r2, #0
 800cefa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800cefc:	4b0f      	ldr	r3, [pc, #60]	; (800cf3c <MX_I2C1_Init+0x74>)
 800cefe:	2200      	movs	r2, #0
 800cf00:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800cf02:	480e      	ldr	r0, [pc, #56]	; (800cf3c <MX_I2C1_Init+0x74>)
 800cf04:	f7f5 fb6b 	bl	80025de <HAL_I2C_Init>
 800cf08:	4603      	mov	r3, r0
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d001      	beq.n	800cf12 <MX_I2C1_Init+0x4a>
  {
    return HAL_ERROR;
 800cf0e:	2301      	movs	r3, #1
 800cf10:	e012      	b.n	800cf38 <MX_I2C1_Init+0x70>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800cf12:	2100      	movs	r1, #0
 800cf14:	4809      	ldr	r0, [pc, #36]	; (800cf3c <MX_I2C1_Init+0x74>)
 800cf16:	f7f6 f96f 	bl	80031f8 <HAL_I2CEx_ConfigAnalogFilter>
 800cf1a:	4603      	mov	r3, r0
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d001      	beq.n	800cf24 <MX_I2C1_Init+0x5c>
  {
    return HAL_ERROR;
 800cf20:	2301      	movs	r3, #1
 800cf22:	e009      	b.n	800cf38 <MX_I2C1_Init+0x70>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800cf24:	2100      	movs	r1, #0
 800cf26:	4805      	ldr	r0, [pc, #20]	; (800cf3c <MX_I2C1_Init+0x74>)
 800cf28:	f7f6 f9b0 	bl	800328c <HAL_I2CEx_ConfigDigitalFilter>
 800cf2c:	4603      	mov	r3, r0
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d001      	beq.n	800cf36 <MX_I2C1_Init+0x6e>
  {
    return HAL_ERROR;
 800cf32:	2301      	movs	r3, #1
 800cf34:	e000      	b.n	800cf38 <MX_I2C1_Init+0x70>
  }

  return HAL_OK;
 800cf36:	2300      	movs	r3, #0

}
 800cf38:	4618      	mov	r0, r3
 800cf3a:	bd80      	pop	{r7, pc}
 800cf3c:	20003864 	.word	0x20003864
 800cf40:	40005400 	.word	0x40005400
 800cf44:	00200c28 	.word	0x00200c28

0800cf48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b082      	sub	sp, #8
 800cf4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800cf4e:	4a0c      	ldr	r2, [pc, #48]	; (800cf80 <MX_DMA_Init+0x38>)
 800cf50:	4b0b      	ldr	r3, [pc, #44]	; (800cf80 <MX_DMA_Init+0x38>)
 800cf52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cf54:	f043 0301 	orr.w	r3, r3, #1
 800cf58:	6493      	str	r3, [r2, #72]	; 0x48
 800cf5a:	4b09      	ldr	r3, [pc, #36]	; (800cf80 <MX_DMA_Init+0x38>)
 800cf5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cf5e:	f003 0301 	and.w	r3, r3, #1
 800cf62:	607b      	str	r3, [r7, #4]
 800cf64:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800cf66:	2200      	movs	r2, #0
 800cf68:	2100      	movs	r1, #0
 800cf6a:	2011      	movs	r0, #17
 800cf6c:	f7f4 fcc1 	bl	80018f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800cf70:	2011      	movs	r0, #17
 800cf72:	f7f4 fcda 	bl	800192a <HAL_NVIC_EnableIRQ>

}
 800cf76:	bf00      	nop
 800cf78:	3708      	adds	r7, #8
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	bd80      	pop	{r7, pc}
 800cf7e:	bf00      	nop
 800cf80:	40021000 	.word	0x40021000

0800cf84 <MPU6050_Init_MPU>:


//======================= 6. Initializaiton Function Definitions ========================================

mpu_status_t MPU6050_Init_MPU(uint8_t g_fsr,uint8_t a_fsr, uint8_t dlpf_coeff)
{
 800cf84:	b580      	push	{r7, lr}
 800cf86:	b084      	sub	sp, #16
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	4603      	mov	r3, r0
 800cf8c:	71fb      	strb	r3, [r7, #7]
 800cf8e:	460b      	mov	r3, r1
 800cf90:	71bb      	strb	r3, [r7, #6]
 800cf92:	4613      	mov	r3, r2
 800cf94:	717b      	strb	r3, [r7, #5]

	//Initialise Peripherals
	if(MX_I2C1_Init() != HAL_OK) return MPU_PERIPHERAL_INIT_ERROR;
 800cf96:	f7ff ff97 	bl	800cec8 <MX_I2C1_Init>
 800cf9a:	4603      	mov	r3, r0
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d001      	beq.n	800cfa4 <MPU6050_Init_MPU+0x20>
 800cfa0:	2301      	movs	r3, #1
 800cfa2:	e053      	b.n	800d04c <MPU6050_Init_MPU+0xc8>
	MX_DMA_Init();
 800cfa4:	f7ff ffd0 	bl	800cf48 <MX_DMA_Init>
	//reset buffers and flags
	mpu_sample_count = 0;
 800cfa8:	4b2a      	ldr	r3, [pc, #168]	; (800d054 <MPU6050_Init_MPU+0xd0>)
 800cfaa:	2200      	movs	r2, #0
 800cfac:	801a      	strh	r2, [r3, #0]
	I2C_TX_CPLT = 0;
 800cfae:	4b2a      	ldr	r3, [pc, #168]	; (800d058 <MPU6050_Init_MPU+0xd4>)
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	701a      	strb	r2, [r3, #0]
	IMU_Log_On = 0;
 800cfb4:	4b29      	ldr	r3, [pc, #164]	; (800d05c <MPU6050_Init_MPU+0xd8>)
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	701a      	strb	r2, [r3, #0]
	IMU_Log_On = 1;
 800cfba:	4b28      	ldr	r3, [pc, #160]	; (800d05c <MPU6050_Init_MPU+0xd8>)
 800cfbc:	2201      	movs	r2, #1
 800cfbe:	701a      	strb	r2, [r3, #0]
	memset(IMU_Buffer,0,IMU_BUFFER_SIZE);
 800cfc0:	f44f 72a8 	mov.w	r2, #336	; 0x150
 800cfc4:	2100      	movs	r1, #0
 800cfc6:	4826      	ldr	r0, [pc, #152]	; (800d060 <MPU6050_Init_MPU+0xdc>)
 800cfc8:	f003 fb3f 	bl	801064a <memset>
	//get ID
	uint8_t whoami = 0;
 800cfcc:	2300      	movs	r3, #0
 800cfce:	73fb      	strb	r3, [r7, #15]
	if(MPU6050_Get_ID(&hi2c1,&whoami) != MPU_OK)
 800cfd0:	f107 030f 	add.w	r3, r7, #15
 800cfd4:	4619      	mov	r1, r3
 800cfd6:	4823      	ldr	r0, [pc, #140]	; (800d064 <MPU6050_Init_MPU+0xe0>)
 800cfd8:	f000 fa30 	bl	800d43c <MPU6050_Get_ID>
 800cfdc:	4603      	mov	r3, r0
 800cfde:	2b11      	cmp	r3, #17
 800cfe0:	d001      	beq.n	800cfe6 <MPU6050_Init_MPU+0x62>
	{
		return MPU_I2C_DEVICE_OFFLINE;
 800cfe2:	2305      	movs	r3, #5
 800cfe4:	e032      	b.n	800d04c <MPU6050_Init_MPU+0xc8>
	}

	if(whoami != WHO_AM_I_VALUE)
 800cfe6:	7bfb      	ldrb	r3, [r7, #15]
 800cfe8:	2b68      	cmp	r3, #104	; 0x68
 800cfea:	d001      	beq.n	800cff0 <MPU6050_Init_MPU+0x6c>
	{
		return MPU_I2C_ID_ERROR;
 800cfec:	2307      	movs	r3, #7
 800cfee:	e02d      	b.n	800d04c <MPU6050_Init_MPU+0xc8>
	}

	//Initialise registers
	MPU6050_reset(&hi2c1);
 800cff0:	481c      	ldr	r0, [pc, #112]	; (800d064 <MPU6050_Init_MPU+0xe0>)
 800cff2:	f000 fb55 	bl	800d6a0 <MPU6050_reset>
	HAL_Delay(100);
 800cff6:	2064      	movs	r0, #100	; 0x64
 800cff8:	f7f4 fb24 	bl	8001644 <HAL_Delay>
	MPU6050_Set_Wake(&hi2c1); //wake up device
 800cffc:	4819      	ldr	r0, [pc, #100]	; (800d064 <MPU6050_Init_MPU+0xe0>)
 800cffe:	f000 fb1d 	bl	800d63c <MPU6050_Set_Wake>
	MPU6050_Set_PLLSrc(&hi2c1, PWR_MGMT_1_CLK_SEL_3); // set clock source to PLL gyro x axis
 800d002:	2103      	movs	r1, #3
 800d004:	4817      	ldr	r0, [pc, #92]	; (800d064 <MPU6050_Init_MPU+0xe0>)
 800d006:	f000 f996 	bl	800d336 <MPU6050_Set_PLLSrc>

	//Configure sensor settings
	MPU6050_Set_Acc_FSR(&hi2c1,a_fsr);
 800d00a:	79bb      	ldrb	r3, [r7, #6]
 800d00c:	4619      	mov	r1, r3
 800d00e:	4815      	ldr	r0, [pc, #84]	; (800d064 <MPU6050_Init_MPU+0xe0>)
 800d010:	f000 f8f9 	bl	800d206 <MPU6050_Set_Acc_FSR>
	MPU6050_Set_Gyro_FSR(&hi2c1,g_fsr);
 800d014:	79fb      	ldrb	r3, [r7, #7]
 800d016:	4619      	mov	r1, r3
 800d018:	4812      	ldr	r0, [pc, #72]	; (800d064 <MPU6050_Init_MPU+0xe0>)
 800d01a:	f000 f8d0 	bl	800d1be <MPU6050_Set_Gyro_FSR>
	MPU6050_Set_DLPF(&hi2c1,dlpf_coeff);
 800d01e:	797b      	ldrb	r3, [r7, #5]
 800d020:	4619      	mov	r1, r3
 800d022:	4810      	ldr	r0, [pc, #64]	; (800d064 <MPU6050_Init_MPU+0xe0>)
 800d024:	f000 f94b 	bl	800d2be <MPU6050_Set_DLPF>
	MPU6050_Set_Sample_Rate(&hi2c1);
 800d028:	480e      	ldr	r0, [pc, #56]	; (800d064 <MPU6050_Init_MPU+0xe0>)
 800d02a:	f000 f90d 	bl	800d248 <MPU6050_Set_Sample_Rate>

	//configure interrupt pin
	MPU6050_Config_Interrupt_Pin(INT_PIN_CFG_LEVEL_HIGH, INT_PIN_CFG_PIN_PUSH_PULL,INT_PIN_CFG_LATCH_INT_EN);
 800d02e:	2220      	movs	r2, #32
 800d030:	2100      	movs	r1, #0
 800d032:	2000      	movs	r0, #0
 800d034:	f000 f9bc 	bl	800d3b0 <MPU6050_Config_Interrupt_Pin>
	MPU6050_Enable_Interrupt(&hi2c1,INT_ENABLE_DATA_RDY_EN);
 800d038:	2101      	movs	r1, #1
 800d03a:	480a      	ldr	r0, [pc, #40]	; (800d064 <MPU6050_Init_MPU+0xe0>)
 800d03c:	f000 f84e 	bl	800d0dc <MPU6050_Enable_Interrupt>
	MPU6050_Get_Interrupt_Status(&hi2c1,DATA_READY,(uint8_t*)0xFF);
 800d040:	22ff      	movs	r2, #255	; 0xff
 800d042:	2102      	movs	r1, #2
 800d044:	4807      	ldr	r0, [pc, #28]	; (800d064 <MPU6050_Init_MPU+0xe0>)
 800d046:	f000 fa90 	bl	800d56a <MPU6050_Get_Interrupt_Status>

	return MPU_OK;
 800d04a:	2311      	movs	r3, #17
}
 800d04c:	4618      	mov	r0, r3
 800d04e:	3710      	adds	r7, #16
 800d050:	46bd      	mov	sp, r7
 800d052:	bd80      	pop	{r7, pc}
 800d054:	20003860 	.word	0x20003860
 800d058:	20003a49 	.word	0x20003a49
 800d05c:	20003a48 	.word	0x20003a48
 800d060:	200038b0 	.word	0x200038b0
 800d064:	20003864 	.word	0x20003864

0800d068 <MPU6050_Deinit_MPU>:

mpu_status_t MPU6050_Deinit_MPU(void)
{
 800d068:	b580      	push	{r7, lr}
 800d06a:	af00      	add	r7, sp, #0
	 MPU6050_Disable_Interrupt(&hi2c1,DATA_READY);
 800d06c:	2102      	movs	r1, #2
 800d06e:	4817      	ldr	r0, [pc, #92]	; (800d0cc <MPU6050_Deinit_MPU+0x64>)
 800d070:	f000 f86a 	bl	800d148 <MPU6050_Disable_Interrupt>
	 MPU6050_Get_Interrupt_Status(&hi2c1,DATA_READY,(uint8_t*)0xFF);
 800d074:	22ff      	movs	r2, #255	; 0xff
 800d076:	2102      	movs	r1, #2
 800d078:	4814      	ldr	r0, [pc, #80]	; (800d0cc <MPU6050_Deinit_MPU+0x64>)
 800d07a:	f000 fa76 	bl	800d56a <MPU6050_Get_Interrupt_Status>
	//reset Device and place in sleep mode
	MPU6050_Set_PLLSrc(&hi2c1, PWR_MGMT_1_CLK_SEL_0);
 800d07e:	21f8      	movs	r1, #248	; 0xf8
 800d080:	4812      	ldr	r0, [pc, #72]	; (800d0cc <MPU6050_Deinit_MPU+0x64>)
 800d082:	f000 f958 	bl	800d336 <MPU6050_Set_PLLSrc>
	MPU6050_reset(&hi2c1);
 800d086:	4811      	ldr	r0, [pc, #68]	; (800d0cc <MPU6050_Deinit_MPU+0x64>)
 800d088:	f000 fb0a 	bl	800d6a0 <MPU6050_reset>
	HAL_Delay(100);
 800d08c:	2064      	movs	r0, #100	; 0x64
 800d08e:	f7f4 fad9 	bl	8001644 <HAL_Delay>
	//Deinit I2C peripheral
	if(HAL_I2C_DeInit(&hi2c1) != HAL_OK)
 800d092:	480e      	ldr	r0, [pc, #56]	; (800d0cc <MPU6050_Deinit_MPU+0x64>)
 800d094:	f7f5 fb31 	bl	80026fa <HAL_I2C_DeInit>
 800d098:	4603      	mov	r3, r0
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d001      	beq.n	800d0a2 <MPU6050_Deinit_MPU+0x3a>
	{
	  return MPU_CONFIG_ERROR;
 800d09e:	2304      	movs	r3, #4
 800d0a0:	e011      	b.n	800d0c6 <MPU6050_Deinit_MPU+0x5e>
	}
	if(HAL_DMA_DeInit(&hdma_i2c1_rx) != HAL_OK)
 800d0a2:	480b      	ldr	r0, [pc, #44]	; (800d0d0 <MPU6050_Deinit_MPU+0x68>)
 800d0a4:	f7f4 fd36 	bl	8001b14 <HAL_DMA_DeInit>
 800d0a8:	4603      	mov	r3, r0
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d001      	beq.n	800d0b2 <MPU6050_Deinit_MPU+0x4a>
	{
		return MPU_CONFIG_ERROR;
 800d0ae:	2304      	movs	r3, #4
 800d0b0:	e009      	b.n	800d0c6 <MPU6050_Deinit_MPU+0x5e>
	}
	mpu_sample_count = 0;
 800d0b2:	4b08      	ldr	r3, [pc, #32]	; (800d0d4 <MPU6050_Deinit_MPU+0x6c>)
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	801a      	strh	r2, [r3, #0]
	memset(IMU_Buffer,0,IMU_BUFFER_SIZE);
 800d0b8:	f44f 72a8 	mov.w	r2, #336	; 0x150
 800d0bc:	2100      	movs	r1, #0
 800d0be:	4806      	ldr	r0, [pc, #24]	; (800d0d8 <MPU6050_Deinit_MPU+0x70>)
 800d0c0:	f003 fac3 	bl	801064a <memset>
	return MPU_OK;
 800d0c4:	2311      	movs	r3, #17
}
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	bd80      	pop	{r7, pc}
 800d0ca:	bf00      	nop
 800d0cc:	20003864 	.word	0x20003864
 800d0d0:	20003a00 	.word	0x20003a00
 800d0d4:	20003860 	.word	0x20003860
 800d0d8:	200038b0 	.word	0x200038b0

0800d0dc <MPU6050_Enable_Interrupt>:
 	}
 	return MPU_OK;
 }

mpu_status_t MPU6050_Enable_Interrupt(I2C_HandleTypeDef *hi2c, uint8_t interrupts)
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b088      	sub	sp, #32
 800d0e0:	af04      	add	r7, sp, #16
 800d0e2:	6078      	str	r0, [r7, #4]
 800d0e4:	460b      	mov	r3, r1
 800d0e6:	70fb      	strb	r3, [r7, #3]
	uint8_t iconfigbyte = 0;
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,INT_ENABLE,1,&iconfigbyte,1,100) != HAL_OK)
 800d0ec:	2364      	movs	r3, #100	; 0x64
 800d0ee:	9302      	str	r3, [sp, #8]
 800d0f0:	2301      	movs	r3, #1
 800d0f2:	9301      	str	r3, [sp, #4]
 800d0f4:	f107 030f 	add.w	r3, r7, #15
 800d0f8:	9300      	str	r3, [sp, #0]
 800d0fa:	2301      	movs	r3, #1
 800d0fc:	2238      	movs	r2, #56	; 0x38
 800d0fe:	21d0      	movs	r1, #208	; 0xd0
 800d100:	6878      	ldr	r0, [r7, #4]
 800d102:	f7f5 fc3d 	bl	8002980 <HAL_I2C_Mem_Read>
 800d106:	4603      	mov	r3, r0
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d001      	beq.n	800d110 <MPU6050_Enable_Interrupt+0x34>
	{
		return MPU_I2C_ERROR;
 800d10c:	2300      	movs	r3, #0
 800d10e:	e017      	b.n	800d140 <MPU6050_Enable_Interrupt+0x64>
	}
	//set enable bit
	iconfigbyte |= interrupts;
 800d110:	7bfa      	ldrb	r2, [r7, #15]
 800d112:	78fb      	ldrb	r3, [r7, #3]
 800d114:	4313      	orrs	r3, r2
 800d116:	b2db      	uxtb	r3, r3
 800d118:	73fb      	strb	r3, [r7, #15]
	//write to register
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,INT_ENABLE,1,&iconfigbyte,1,100) != HAL_OK)
 800d11a:	2364      	movs	r3, #100	; 0x64
 800d11c:	9302      	str	r3, [sp, #8]
 800d11e:	2301      	movs	r3, #1
 800d120:	9301      	str	r3, [sp, #4]
 800d122:	f107 030f 	add.w	r3, r7, #15
 800d126:	9300      	str	r3, [sp, #0]
 800d128:	2301      	movs	r3, #1
 800d12a:	2238      	movs	r2, #56	; 0x38
 800d12c:	21d0      	movs	r1, #208	; 0xd0
 800d12e:	6878      	ldr	r0, [r7, #4]
 800d130:	f7f5 fb12 	bl	8002758 <HAL_I2C_Mem_Write>
 800d134:	4603      	mov	r3, r0
 800d136:	2b00      	cmp	r3, #0
 800d138:	d001      	beq.n	800d13e <MPU6050_Enable_Interrupt+0x62>
	{
		return MPU_I2C_ERROR;
 800d13a:	2300      	movs	r3, #0
 800d13c:	e000      	b.n	800d140 <MPU6050_Enable_Interrupt+0x64>
	}
	return MPU_OK;
 800d13e:	2311      	movs	r3, #17
}
 800d140:	4618      	mov	r0, r3
 800d142:	3710      	adds	r7, #16
 800d144:	46bd      	mov	sp, r7
 800d146:	bd80      	pop	{r7, pc}

0800d148 <MPU6050_Disable_Interrupt>:

mpu_status_t MPU6050_Disable_Interrupt(I2C_HandleTypeDef *hi2c, uint8_t interrupts)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b088      	sub	sp, #32
 800d14c:	af04      	add	r7, sp, #16
 800d14e:	6078      	str	r0, [r7, #4]
 800d150:	460b      	mov	r3, r1
 800d152:	70fb      	strb	r3, [r7, #3]
	uint8_t iconfigbyte = 0;
 800d154:	2300      	movs	r3, #0
 800d156:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,INT_ENABLE,1,&iconfigbyte,1,100) != HAL_OK)
 800d158:	2364      	movs	r3, #100	; 0x64
 800d15a:	9302      	str	r3, [sp, #8]
 800d15c:	2301      	movs	r3, #1
 800d15e:	9301      	str	r3, [sp, #4]
 800d160:	f107 030f 	add.w	r3, r7, #15
 800d164:	9300      	str	r3, [sp, #0]
 800d166:	2301      	movs	r3, #1
 800d168:	2238      	movs	r2, #56	; 0x38
 800d16a:	21d0      	movs	r1, #208	; 0xd0
 800d16c:	6878      	ldr	r0, [r7, #4]
 800d16e:	f7f5 fc07 	bl	8002980 <HAL_I2C_Mem_Read>
 800d172:	4603      	mov	r3, r0
 800d174:	2b00      	cmp	r3, #0
 800d176:	d001      	beq.n	800d17c <MPU6050_Disable_Interrupt+0x34>
	{
		return MPU_I2C_ERROR;
 800d178:	2300      	movs	r3, #0
 800d17a:	e01c      	b.n	800d1b6 <MPU6050_Disable_Interrupt+0x6e>
	}
	//set enable bit
	iconfigbyte &= ~interrupts;
 800d17c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d180:	43db      	mvns	r3, r3
 800d182:	b25a      	sxtb	r2, r3
 800d184:	7bfb      	ldrb	r3, [r7, #15]
 800d186:	b25b      	sxtb	r3, r3
 800d188:	4013      	ands	r3, r2
 800d18a:	b25b      	sxtb	r3, r3
 800d18c:	b2db      	uxtb	r3, r3
 800d18e:	73fb      	strb	r3, [r7, #15]
	//write to register
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,INT_ENABLE,1,&iconfigbyte,1,100) != HAL_OK)
 800d190:	2364      	movs	r3, #100	; 0x64
 800d192:	9302      	str	r3, [sp, #8]
 800d194:	2301      	movs	r3, #1
 800d196:	9301      	str	r3, [sp, #4]
 800d198:	f107 030f 	add.w	r3, r7, #15
 800d19c:	9300      	str	r3, [sp, #0]
 800d19e:	2301      	movs	r3, #1
 800d1a0:	2238      	movs	r2, #56	; 0x38
 800d1a2:	21d0      	movs	r1, #208	; 0xd0
 800d1a4:	6878      	ldr	r0, [r7, #4]
 800d1a6:	f7f5 fad7 	bl	8002758 <HAL_I2C_Mem_Write>
 800d1aa:	4603      	mov	r3, r0
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d001      	beq.n	800d1b4 <MPU6050_Disable_Interrupt+0x6c>
	{
		return MPU_I2C_ERROR;
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	e000      	b.n	800d1b6 <MPU6050_Disable_Interrupt+0x6e>
	}
	return MPU_OK;
 800d1b4:	2311      	movs	r3, #17
}
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	3710      	adds	r7, #16
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	bd80      	pop	{r7, pc}

0800d1be <MPU6050_Set_Gyro_FSR>:

//======================= 7. Sensor Configuration Function Definitions ==================================

mpu_status_t MPU6050_Set_Gyro_FSR(I2C_HandleTypeDef *hi2c,uint8_t FSR)
{
 800d1be:	b580      	push	{r7, lr}
 800d1c0:	b088      	sub	sp, #32
 800d1c2:	af04      	add	r7, sp, #16
 800d1c4:	6078      	str	r0, [r7, #4]
 800d1c6:	460b      	mov	r3, r1
 800d1c8:	70fb      	strb	r3, [r7, #3]
	  uint8_t byte =0;
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	73fb      	strb	r3, [r7, #15]
	  byte |= FSR;
 800d1ce:	7bfa      	ldrb	r2, [r7, #15]
 800d1d0:	78fb      	ldrb	r3, [r7, #3]
 800d1d2:	4313      	orrs	r3, r2
 800d1d4:	b2db      	uxtb	r3, r3
 800d1d6:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,GYRO_CONFIG,1,&byte,1,100)!= HAL_OK)
 800d1d8:	2364      	movs	r3, #100	; 0x64
 800d1da:	9302      	str	r3, [sp, #8]
 800d1dc:	2301      	movs	r3, #1
 800d1de:	9301      	str	r3, [sp, #4]
 800d1e0:	f107 030f 	add.w	r3, r7, #15
 800d1e4:	9300      	str	r3, [sp, #0]
 800d1e6:	2301      	movs	r3, #1
 800d1e8:	221b      	movs	r2, #27
 800d1ea:	21d0      	movs	r1, #208	; 0xd0
 800d1ec:	6878      	ldr	r0, [r7, #4]
 800d1ee:	f7f5 fab3 	bl	8002758 <HAL_I2C_Mem_Write>
 800d1f2:	4603      	mov	r3, r0
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d001      	beq.n	800d1fc <MPU6050_Set_Gyro_FSR+0x3e>
	{
		return MPU_I2C_ERROR;
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	e000      	b.n	800d1fe <MPU6050_Set_Gyro_FSR+0x40>
	}
	 return MPU_OK;
 800d1fc:	2311      	movs	r3, #17
}
 800d1fe:	4618      	mov	r0, r3
 800d200:	3710      	adds	r7, #16
 800d202:	46bd      	mov	sp, r7
 800d204:	bd80      	pop	{r7, pc}

0800d206 <MPU6050_Set_Acc_FSR>:

mpu_status_t MPU6050_Set_Acc_FSR(I2C_HandleTypeDef *hi2c,uint8_t FSR)
{
 800d206:	b580      	push	{r7, lr}
 800d208:	b088      	sub	sp, #32
 800d20a:	af04      	add	r7, sp, #16
 800d20c:	6078      	str	r0, [r7, #4]
 800d20e:	460b      	mov	r3, r1
 800d210:	70fb      	strb	r3, [r7, #3]
	uint8_t byte = 0;
 800d212:	2300      	movs	r3, #0
 800d214:	73fb      	strb	r3, [r7, #15]
	byte = FSR ;
 800d216:	78fb      	ldrb	r3, [r7, #3]
 800d218:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,ACCELEROMETER_CONFIG,1,&byte,1,100)!= HAL_OK)
 800d21a:	2364      	movs	r3, #100	; 0x64
 800d21c:	9302      	str	r3, [sp, #8]
 800d21e:	2301      	movs	r3, #1
 800d220:	9301      	str	r3, [sp, #4]
 800d222:	f107 030f 	add.w	r3, r7, #15
 800d226:	9300      	str	r3, [sp, #0]
 800d228:	2301      	movs	r3, #1
 800d22a:	221c      	movs	r2, #28
 800d22c:	21d0      	movs	r1, #208	; 0xd0
 800d22e:	6878      	ldr	r0, [r7, #4]
 800d230:	f7f5 fa92 	bl	8002758 <HAL_I2C_Mem_Write>
 800d234:	4603      	mov	r3, r0
 800d236:	2b00      	cmp	r3, #0
 800d238:	d001      	beq.n	800d23e <MPU6050_Set_Acc_FSR+0x38>
	{
		return MPU_I2C_ERROR;
 800d23a:	2300      	movs	r3, #0
 800d23c:	e000      	b.n	800d240 <MPU6050_Set_Acc_FSR+0x3a>
	}
	 return MPU_OK;
 800d23e:	2311      	movs	r3, #17
}
 800d240:	4618      	mov	r0, r3
 800d242:	3710      	adds	r7, #16
 800d244:	46bd      	mov	sp, r7
 800d246:	bd80      	pop	{r7, pc}

0800d248 <MPU6050_Set_Sample_Rate>:

mpu_status_t MPU6050_Set_Sample_Rate(I2C_HandleTypeDef *hi2c)
{
 800d248:	b580      	push	{r7, lr}
 800d24a:	b088      	sub	sp, #32
 800d24c:	af04      	add	r7, sp, #16
 800d24e:	6078      	str	r0, [r7, #4]
	//check if DLPF is enabled
	uint8_t configbyte = 0;
 800d250:	2300      	movs	r3, #0
 800d252:	73fb      	strb	r3, [r7, #15]
	uint8_t smplrtdiv= 0;
 800d254:	2300      	movs	r3, #0
 800d256:	73bb      	strb	r3, [r7, #14]
	if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,CONFIG,1,&configbyte,1,100) != HAL_OK)
 800d258:	2364      	movs	r3, #100	; 0x64
 800d25a:	9302      	str	r3, [sp, #8]
 800d25c:	2301      	movs	r3, #1
 800d25e:	9301      	str	r3, [sp, #4]
 800d260:	f107 030f 	add.w	r3, r7, #15
 800d264:	9300      	str	r3, [sp, #0]
 800d266:	2301      	movs	r3, #1
 800d268:	221a      	movs	r2, #26
 800d26a:	21d0      	movs	r1, #208	; 0xd0
 800d26c:	6878      	ldr	r0, [r7, #4]
 800d26e:	f7f5 fb87 	bl	8002980 <HAL_I2C_Mem_Read>
 800d272:	4603      	mov	r3, r0
 800d274:	2b00      	cmp	r3, #0
 800d276:	d001      	beq.n	800d27c <MPU6050_Set_Sample_Rate+0x34>
	{
		return MPU_I2C_ERROR;
 800d278:	2300      	movs	r3, #0
 800d27a:	e01c      	b.n	800d2b6 <MPU6050_Set_Sample_Rate+0x6e>
	}
	//digital low pass value is last 3 bits of CONFIG register
	if((configbyte &0b111) > 0)
 800d27c:	7bfb      	ldrb	r3, [r7, #15]
 800d27e:	f003 0307 	and.w	r3, r3, #7
 800d282:	2b00      	cmp	r3, #0
 800d284:	dd02      	ble.n	800d28c <MPU6050_Set_Sample_Rate+0x44>
	{
		smplrtdiv= (uint8_t)(GYRO_OUTPUT_RATE_DLPF_EN/SAMPLE_RATE - 1);
 800d286:	23c7      	movs	r3, #199	; 0xc7
 800d288:	73bb      	strb	r3, [r7, #14]
 800d28a:	e001      	b.n	800d290 <MPU6050_Set_Sample_Rate+0x48>
	}else
	{
		smplrtdiv = (uint8_t)(GYRO_OUTPUT_RATE_DLPF_DIS/SAMPLE_RATE -1);
 800d28c:	233f      	movs	r3, #63	; 0x3f
 800d28e:	73bb      	strb	r3, [r7, #14]
	}

	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,SMPLRT_DIV,1,&smplrtdiv,1,100) != HAL_OK)
 800d290:	2364      	movs	r3, #100	; 0x64
 800d292:	9302      	str	r3, [sp, #8]
 800d294:	2301      	movs	r3, #1
 800d296:	9301      	str	r3, [sp, #4]
 800d298:	f107 030e 	add.w	r3, r7, #14
 800d29c:	9300      	str	r3, [sp, #0]
 800d29e:	2301      	movs	r3, #1
 800d2a0:	2219      	movs	r2, #25
 800d2a2:	21d0      	movs	r1, #208	; 0xd0
 800d2a4:	6878      	ldr	r0, [r7, #4]
 800d2a6:	f7f5 fa57 	bl	8002758 <HAL_I2C_Mem_Write>
 800d2aa:	4603      	mov	r3, r0
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d001      	beq.n	800d2b4 <MPU6050_Set_Sample_Rate+0x6c>
	{
		return MPU_I2C_ERROR;
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	e000      	b.n	800d2b6 <MPU6050_Set_Sample_Rate+0x6e>
	}
	return HAL_OK;
 800d2b4:	2300      	movs	r3, #0
}
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	3710      	adds	r7, #16
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	bd80      	pop	{r7, pc}

0800d2be <MPU6050_Set_DLPF>:
	}
	return MPU_OK;
}

mpu_status_t MPU6050_Set_DLPF(I2C_HandleTypeDef *hi2c, uint8_t DLPF)
{
 800d2be:	b580      	push	{r7, lr}
 800d2c0:	b088      	sub	sp, #32
 800d2c2:	af04      	add	r7, sp, #16
 800d2c4:	6078      	str	r0, [r7, #4]
 800d2c6:	460b      	mov	r3, r1
 800d2c8:	70fb      	strb	r3, [r7, #3]
	//mask unwanted bits
	uint8_t configbyte = 0;
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,CONFIG,1,&configbyte,1,100) != HAL_OK)
 800d2ce:	2364      	movs	r3, #100	; 0x64
 800d2d0:	9302      	str	r3, [sp, #8]
 800d2d2:	2301      	movs	r3, #1
 800d2d4:	9301      	str	r3, [sp, #4]
 800d2d6:	f107 030f 	add.w	r3, r7, #15
 800d2da:	9300      	str	r3, [sp, #0]
 800d2dc:	2301      	movs	r3, #1
 800d2de:	221a      	movs	r2, #26
 800d2e0:	21d0      	movs	r1, #208	; 0xd0
 800d2e2:	6878      	ldr	r0, [r7, #4]
 800d2e4:	f7f5 fb4c 	bl	8002980 <HAL_I2C_Mem_Read>
 800d2e8:	4603      	mov	r3, r0
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d001      	beq.n	800d2f2 <MPU6050_Set_DLPF+0x34>
	{
		return MPU_I2C_ERROR;
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	e01d      	b.n	800d32e <MPU6050_Set_DLPF+0x70>
	}
	configbyte |= (DLPF &0b111);
 800d2f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d2f6:	f003 0307 	and.w	r3, r3, #7
 800d2fa:	b25a      	sxtb	r2, r3
 800d2fc:	7bfb      	ldrb	r3, [r7, #15]
 800d2fe:	b25b      	sxtb	r3, r3
 800d300:	4313      	orrs	r3, r2
 800d302:	b25b      	sxtb	r3, r3
 800d304:	b2db      	uxtb	r3, r3
 800d306:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,CONFIG,1,&configbyte,1,100) != HAL_OK)
 800d308:	2364      	movs	r3, #100	; 0x64
 800d30a:	9302      	str	r3, [sp, #8]
 800d30c:	2301      	movs	r3, #1
 800d30e:	9301      	str	r3, [sp, #4]
 800d310:	f107 030f 	add.w	r3, r7, #15
 800d314:	9300      	str	r3, [sp, #0]
 800d316:	2301      	movs	r3, #1
 800d318:	221a      	movs	r2, #26
 800d31a:	21d0      	movs	r1, #208	; 0xd0
 800d31c:	6878      	ldr	r0, [r7, #4]
 800d31e:	f7f5 fa1b 	bl	8002758 <HAL_I2C_Mem_Write>
 800d322:	4603      	mov	r3, r0
 800d324:	2b00      	cmp	r3, #0
 800d326:	d001      	beq.n	800d32c <MPU6050_Set_DLPF+0x6e>
	{
		return MPU_I2C_ERROR;
 800d328:	2300      	movs	r3, #0
 800d32a:	e000      	b.n	800d32e <MPU6050_Set_DLPF+0x70>
	}
	return MPU_OK;
 800d32c:	2311      	movs	r3, #17
}
 800d32e:	4618      	mov	r0, r3
 800d330:	3710      	adds	r7, #16
 800d332:	46bd      	mov	sp, r7
 800d334:	bd80      	pop	{r7, pc}

0800d336 <MPU6050_Set_PLLSrc>:

mpu_status_t MPU6050_Set_PLLSrc(I2C_HandleTypeDef *hi2c, uint8_t PLL)
{
 800d336:	b580      	push	{r7, lr}
 800d338:	b088      	sub	sp, #32
 800d33a:	af04      	add	r7, sp, #16
 800d33c:	6078      	str	r0, [r7, #4]
 800d33e:	460b      	mov	r3, r1
 800d340:	70fb      	strb	r3, [r7, #3]
	//get PWR_MGMT_1 reg data
	uint8_t pwrmgmtbyte = 0;
 800d342:	2300      	movs	r3, #0
 800d344:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,PWR_MGMT_1,1,&pwrmgmtbyte,1,100) != HAL_OK)
 800d346:	2364      	movs	r3, #100	; 0x64
 800d348:	9302      	str	r3, [sp, #8]
 800d34a:	2301      	movs	r3, #1
 800d34c:	9301      	str	r3, [sp, #4]
 800d34e:	f107 030f 	add.w	r3, r7, #15
 800d352:	9300      	str	r3, [sp, #0]
 800d354:	2301      	movs	r3, #1
 800d356:	226b      	movs	r2, #107	; 0x6b
 800d358:	21d0      	movs	r1, #208	; 0xd0
 800d35a:	6878      	ldr	r0, [r7, #4]
 800d35c:	f7f5 fb10 	bl	8002980 <HAL_I2C_Mem_Read>
 800d360:	4603      	mov	r3, r0
 800d362:	2b00      	cmp	r3, #0
 800d364:	d001      	beq.n	800d36a <MPU6050_Set_PLLSrc+0x34>
	{
		return MPU_I2C_ERROR;
 800d366:	2300      	movs	r3, #0
 800d368:	e01d      	b.n	800d3a6 <MPU6050_Set_PLLSrc+0x70>
	}
	//configure PLL source
	pwrmgmtbyte = (pwrmgmtbyte &0b11111000)| PLL;
 800d36a:	7bfb      	ldrb	r3, [r7, #15]
 800d36c:	b25b      	sxtb	r3, r3
 800d36e:	f023 0307 	bic.w	r3, r3, #7
 800d372:	b25a      	sxtb	r2, r3
 800d374:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d378:	4313      	orrs	r3, r2
 800d37a:	b25b      	sxtb	r3, r3
 800d37c:	b2db      	uxtb	r3, r3
 800d37e:	73fb      	strb	r3, [r7, #15]

	//write byte to register
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,PWR_MGMT_1,1,&pwrmgmtbyte,1,100) != HAL_OK)
 800d380:	2364      	movs	r3, #100	; 0x64
 800d382:	9302      	str	r3, [sp, #8]
 800d384:	2301      	movs	r3, #1
 800d386:	9301      	str	r3, [sp, #4]
 800d388:	f107 030f 	add.w	r3, r7, #15
 800d38c:	9300      	str	r3, [sp, #0]
 800d38e:	2301      	movs	r3, #1
 800d390:	226b      	movs	r2, #107	; 0x6b
 800d392:	21d0      	movs	r1, #208	; 0xd0
 800d394:	6878      	ldr	r0, [r7, #4]
 800d396:	f7f5 f9df 	bl	8002758 <HAL_I2C_Mem_Write>
 800d39a:	4603      	mov	r3, r0
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d001      	beq.n	800d3a4 <MPU6050_Set_PLLSrc+0x6e>
	{
		return MPU_I2C_ERROR;
 800d3a0:	2300      	movs	r3, #0
 800d3a2:	e000      	b.n	800d3a6 <MPU6050_Set_PLLSrc+0x70>
	}
	return MPU_OK;
 800d3a4:	2311      	movs	r3, #17
}
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	3710      	adds	r7, #16
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}
	...

0800d3b0 <MPU6050_Config_Interrupt_Pin>:

mpu_status_t MPU6050_Config_Interrupt_Pin( uint8_t level,uint8_t open,  uint8_t latch)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b088      	sub	sp, #32
 800d3b4:	af04      	add	r7, sp, #16
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	71fb      	strb	r3, [r7, #7]
 800d3ba:	460b      	mov	r3, r1
 800d3bc:	71bb      	strb	r3, [r7, #6]
 800d3be:	4613      	mov	r3, r2
 800d3c0:	717b      	strb	r3, [r7, #5]
	//get configbyte
	uint8_t byte = 0;
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Read(&hi2c1,MPU_Device_Address,INT_PIN_CFG,1,&byte,1,100) != HAL_OK)
 800d3c6:	2364      	movs	r3, #100	; 0x64
 800d3c8:	9302      	str	r3, [sp, #8]
 800d3ca:	2301      	movs	r3, #1
 800d3cc:	9301      	str	r3, [sp, #4]
 800d3ce:	f107 030f 	add.w	r3, r7, #15
 800d3d2:	9300      	str	r3, [sp, #0]
 800d3d4:	2301      	movs	r3, #1
 800d3d6:	2237      	movs	r2, #55	; 0x37
 800d3d8:	21d0      	movs	r1, #208	; 0xd0
 800d3da:	4817      	ldr	r0, [pc, #92]	; (800d438 <MPU6050_Config_Interrupt_Pin+0x88>)
 800d3dc:	f7f5 fad0 	bl	8002980 <HAL_I2C_Mem_Read>
 800d3e0:	4603      	mov	r3, r0
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d001      	beq.n	800d3ea <MPU6050_Config_Interrupt_Pin+0x3a>
	{
		return MPU_I2C_ERROR;
 800d3e6:	2300      	movs	r3, #0
 800d3e8:	e022      	b.n	800d430 <MPU6050_Config_Interrupt_Pin+0x80>
	}
	//clear config params
	byte &= 0x1F;
 800d3ea:	7bfb      	ldrb	r3, [r7, #15]
 800d3ec:	f003 031f 	and.w	r3, r3, #31
 800d3f0:	b2db      	uxtb	r3, r3
 800d3f2:	73fb      	strb	r3, [r7, #15]
	byte |= (open | level | latch);
 800d3f4:	79ba      	ldrb	r2, [r7, #6]
 800d3f6:	79fb      	ldrb	r3, [r7, #7]
 800d3f8:	4313      	orrs	r3, r2
 800d3fa:	b2da      	uxtb	r2, r3
 800d3fc:	797b      	ldrb	r3, [r7, #5]
 800d3fe:	4313      	orrs	r3, r2
 800d400:	b2da      	uxtb	r2, r3
 800d402:	7bfb      	ldrb	r3, [r7, #15]
 800d404:	4313      	orrs	r3, r2
 800d406:	b2db      	uxtb	r3, r3
 800d408:	73fb      	strb	r3, [r7, #15]

	if(HAL_I2C_Mem_Write(&hi2c1,MPU_Device_Address,INT_PIN_CFG,1,&byte,1,100)!= HAL_OK)
 800d40a:	2364      	movs	r3, #100	; 0x64
 800d40c:	9302      	str	r3, [sp, #8]
 800d40e:	2301      	movs	r3, #1
 800d410:	9301      	str	r3, [sp, #4]
 800d412:	f107 030f 	add.w	r3, r7, #15
 800d416:	9300      	str	r3, [sp, #0]
 800d418:	2301      	movs	r3, #1
 800d41a:	2237      	movs	r2, #55	; 0x37
 800d41c:	21d0      	movs	r1, #208	; 0xd0
 800d41e:	4806      	ldr	r0, [pc, #24]	; (800d438 <MPU6050_Config_Interrupt_Pin+0x88>)
 800d420:	f7f5 f99a 	bl	8002758 <HAL_I2C_Mem_Write>
 800d424:	4603      	mov	r3, r0
 800d426:	2b00      	cmp	r3, #0
 800d428:	d001      	beq.n	800d42e <MPU6050_Config_Interrupt_Pin+0x7e>
	{
		return MPU_I2C_ERROR;
 800d42a:	2300      	movs	r3, #0
 800d42c:	e000      	b.n	800d430 <MPU6050_Config_Interrupt_Pin+0x80>
	}
	return MPU_OK;
 800d42e:	2311      	movs	r3, #17
}
 800d430:	4618      	mov	r0, r3
 800d432:	3710      	adds	r7, #16
 800d434:	46bd      	mov	sp, r7
 800d436:	bd80      	pop	{r7, pc}
 800d438:	20003864 	.word	0x20003864

0800d43c <MPU6050_Get_ID>:
}

//======================= 8. Sensor Read Functions Definitions =============================================

 mpu_status_t MPU6050_Get_ID(I2C_HandleTypeDef *hi2c,uint8_t* ID)
 {
 800d43c:	b580      	push	{r7, lr}
 800d43e:	b088      	sub	sp, #32
 800d440:	af04      	add	r7, sp, #16
 800d442:	6078      	str	r0, [r7, #4]
 800d444:	6039      	str	r1, [r7, #0]
	  uint8_t whoami = 0;
 800d446:	2300      	movs	r3, #0
 800d448:	73bb      	strb	r3, [r7, #14]
	  //check if device is I2C ready
	  if(HAL_I2C_IsDeviceReady(hi2c,MPU_Device_Address,10,100)== HAL_OK)
 800d44a:	2364      	movs	r3, #100	; 0x64
 800d44c:	220a      	movs	r2, #10
 800d44e:	21d0      	movs	r1, #208	; 0xd0
 800d450:	6878      	ldr	r0, [r7, #4]
 800d452:	f7f5 fbaf 	bl	8002bb4 <HAL_I2C_IsDeviceReady>
 800d456:	4603      	mov	r3, r0
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d11d      	bne.n	800d498 <MPU6050_Get_ID+0x5c>
	  {
		  	  //read 1 byte of WHO_AM_I register into variable
			  HAL_StatusTypeDef flag = HAL_I2C_Mem_Read(&hi2c1,MPU_Device_Address,WHO_AM_I,1,&whoami,1,100);
 800d45c:	2364      	movs	r3, #100	; 0x64
 800d45e:	9302      	str	r3, [sp, #8]
 800d460:	2301      	movs	r3, #1
 800d462:	9301      	str	r3, [sp, #4]
 800d464:	f107 030e 	add.w	r3, r7, #14
 800d468:	9300      	str	r3, [sp, #0]
 800d46a:	2301      	movs	r3, #1
 800d46c:	2275      	movs	r2, #117	; 0x75
 800d46e:	21d0      	movs	r1, #208	; 0xd0
 800d470:	480c      	ldr	r0, [pc, #48]	; (800d4a4 <MPU6050_Get_ID+0x68>)
 800d472:	f7f5 fa85 	bl	8002980 <HAL_I2C_Mem_Read>
 800d476:	4603      	mov	r3, r0
 800d478:	73fb      	strb	r3, [r7, #15]
			  //verify read was successful
			  if(flag != HAL_OK)
 800d47a:	7bfb      	ldrb	r3, [r7, #15]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d006      	beq.n	800d48e <MPU6050_Get_ID+0x52>
			  {
				 if(flag == HAL_BUSY)
 800d480:	7bfb      	ldrb	r3, [r7, #15]
 800d482:	2b02      	cmp	r3, #2
 800d484:	d101      	bne.n	800d48a <MPU6050_Get_ID+0x4e>
				 {
					 return MPU_I2C_DEVICE_BUSY;
 800d486:	2302      	movs	r3, #2
 800d488:	e007      	b.n	800d49a <MPU6050_Get_ID+0x5e>
				 }

				 return MPU_I2C_ERROR;
 800d48a:	2300      	movs	r3, #0
 800d48c:	e005      	b.n	800d49a <MPU6050_Get_ID+0x5e>
			  }
			  *ID = whoami;
 800d48e:	7bba      	ldrb	r2, [r7, #14]
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	701a      	strb	r2, [r3, #0]
	  else
	  {
		  //unable to connect to device
		  return MPU_I2C_DEVICE_OFFLINE;
	  }
	  return MPU_OK;
 800d494:	2311      	movs	r3, #17
 800d496:	e000      	b.n	800d49a <MPU6050_Get_ID+0x5e>
		  return MPU_I2C_DEVICE_OFFLINE;
 800d498:	2305      	movs	r3, #5
 }
 800d49a:	4618      	mov	r0, r3
 800d49c:	3710      	adds	r7, #16
 800d49e:	46bd      	mov	sp, r7
 800d4a0:	bd80      	pop	{r7, pc}
 800d4a2:	bf00      	nop
 800d4a4:	20003864 	.word	0x20003864

0800d4a8 <MPU6050_Get_SelfTestResponse_Values>:
	 }
	 return MPU_OK;
 }

mpu_status_t MPU6050_Get_SelfTestResponse_Values(I2C_HandleTypeDef *hi2c,MPU_SelfTest_t *mpu)
 {
 800d4a8:	b580      	push	{r7, lr}
 800d4aa:	b088      	sub	sp, #32
 800d4ac:	af04      	add	r7, sp, #16
 800d4ae:	6078      	str	r0, [r7, #4]
 800d4b0:	6039      	str	r1, [r7, #0]
	 uint8_t temp[4]={0};
 800d4b2:	2300      	movs	r3, #0
 800d4b4:	60fb      	str	r3, [r7, #12]
	 if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,SELF_TEST_X,1,temp,4,100)!= HAL_OK)
 800d4b6:	2364      	movs	r3, #100	; 0x64
 800d4b8:	9302      	str	r3, [sp, #8]
 800d4ba:	2304      	movs	r3, #4
 800d4bc:	9301      	str	r3, [sp, #4]
 800d4be:	f107 030c 	add.w	r3, r7, #12
 800d4c2:	9300      	str	r3, [sp, #0]
 800d4c4:	2301      	movs	r3, #1
 800d4c6:	220d      	movs	r2, #13
 800d4c8:	21d0      	movs	r1, #208	; 0xd0
 800d4ca:	6878      	ldr	r0, [r7, #4]
 800d4cc:	f7f5 fa58 	bl	8002980 <HAL_I2C_Mem_Read>
 800d4d0:	4603      	mov	r3, r0
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d001      	beq.n	800d4da <MPU6050_Get_SelfTestResponse_Values+0x32>
	 {
		 return MPU_I2C_ERROR;
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	e043      	b.n	800d562 <MPU6050_Get_SelfTestResponse_Values+0xba>
	 }
	 mpu->A_x = (temp[0]&0b1110000)>>2 | ((temp[3]&0b00110000)>>4);
 800d4da:	7b3b      	ldrb	r3, [r7, #12]
 800d4dc:	109b      	asrs	r3, r3, #2
 800d4de:	b25b      	sxtb	r3, r3
 800d4e0:	f003 031c 	and.w	r3, r3, #28
 800d4e4:	b25a      	sxtb	r2, r3
 800d4e6:	7bfb      	ldrb	r3, [r7, #15]
 800d4e8:	111b      	asrs	r3, r3, #4
 800d4ea:	b25b      	sxtb	r3, r3
 800d4ec:	f003 0303 	and.w	r3, r3, #3
 800d4f0:	b25b      	sxtb	r3, r3
 800d4f2:	4313      	orrs	r3, r2
 800d4f4:	b25b      	sxtb	r3, r3
 800d4f6:	b2da      	uxtb	r2, r3
 800d4f8:	683b      	ldr	r3, [r7, #0]
 800d4fa:	701a      	strb	r2, [r3, #0]
	 mpu->G_x =  temp[0]&0b0001111;
 800d4fc:	7b3b      	ldrb	r3, [r7, #12]
 800d4fe:	f003 030f 	and.w	r3, r3, #15
 800d502:	b2da      	uxtb	r2, r3
 800d504:	683b      	ldr	r3, [r7, #0]
 800d506:	70da      	strb	r2, [r3, #3]
	 mpu->A_y = (temp[1]&0b1110000)>>2 | ((temp[3]&0b00001100)>>2);
 800d508:	7b7b      	ldrb	r3, [r7, #13]
 800d50a:	109b      	asrs	r3, r3, #2
 800d50c:	b25b      	sxtb	r3, r3
 800d50e:	f003 031c 	and.w	r3, r3, #28
 800d512:	b25a      	sxtb	r2, r3
 800d514:	7bfb      	ldrb	r3, [r7, #15]
 800d516:	109b      	asrs	r3, r3, #2
 800d518:	b25b      	sxtb	r3, r3
 800d51a:	f003 0303 	and.w	r3, r3, #3
 800d51e:	b25b      	sxtb	r3, r3
 800d520:	4313      	orrs	r3, r2
 800d522:	b25b      	sxtb	r3, r3
 800d524:	b2da      	uxtb	r2, r3
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	705a      	strb	r2, [r3, #1]
	 mpu->G_y =  temp[1]&0b0001111;
 800d52a:	7b7b      	ldrb	r3, [r7, #13]
 800d52c:	f003 030f 	and.w	r3, r3, #15
 800d530:	b2da      	uxtb	r2, r3
 800d532:	683b      	ldr	r3, [r7, #0]
 800d534:	711a      	strb	r2, [r3, #4]
	 mpu->A_z = (temp[2]&0b1110000) |	(temp[3]&0b11);
 800d536:	7bbb      	ldrb	r3, [r7, #14]
 800d538:	b25b      	sxtb	r3, r3
 800d53a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800d53e:	b25a      	sxtb	r2, r3
 800d540:	7bfb      	ldrb	r3, [r7, #15]
 800d542:	b25b      	sxtb	r3, r3
 800d544:	f003 0303 	and.w	r3, r3, #3
 800d548:	b25b      	sxtb	r3, r3
 800d54a:	4313      	orrs	r3, r2
 800d54c:	b25b      	sxtb	r3, r3
 800d54e:	b2da      	uxtb	r2, r3
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	709a      	strb	r2, [r3, #2]
	 mpu->G_z =  temp[2]&0b0001111;
 800d554:	7bbb      	ldrb	r3, [r7, #14]
 800d556:	f003 030f 	and.w	r3, r3, #15
 800d55a:	b2da      	uxtb	r2, r3
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	715a      	strb	r2, [r3, #5]
	 return MPU_OK;
 800d560:	2311      	movs	r3, #17
 }
 800d562:	4618      	mov	r0, r3
 800d564:	3710      	adds	r7, #16
 800d566:	46bd      	mov	sp, r7
 800d568:	bd80      	pop	{r7, pc}

0800d56a <MPU6050_Get_Interrupt_Status>:

mpu_status_t MPU6050_Get_Interrupt_Status(I2C_HandleTypeDef *hi2c, Interrupt_source_t interrupt_src,uint8_t* res)
{
 800d56a:	b580      	push	{r7, lr}
 800d56c:	b08a      	sub	sp, #40	; 0x28
 800d56e:	af04      	add	r7, sp, #16
 800d570:	60f8      	str	r0, [r7, #12]
 800d572:	460b      	mov	r3, r1
 800d574:	607a      	str	r2, [r7, #4]
 800d576:	72fb      	strb	r3, [r7, #11]
	uint8_t istatus = 0;
 800d578:	2300      	movs	r3, #0
 800d57a:	75fb      	strb	r3, [r7, #23]
	if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,INT_STATUS,1,&istatus,1,100) != HAL_OK)
 800d57c:	2364      	movs	r3, #100	; 0x64
 800d57e:	9302      	str	r3, [sp, #8]
 800d580:	2301      	movs	r3, #1
 800d582:	9301      	str	r3, [sp, #4]
 800d584:	f107 0317 	add.w	r3, r7, #23
 800d588:	9300      	str	r3, [sp, #0]
 800d58a:	2301      	movs	r3, #1
 800d58c:	223a      	movs	r2, #58	; 0x3a
 800d58e:	21d0      	movs	r1, #208	; 0xd0
 800d590:	68f8      	ldr	r0, [r7, #12]
 800d592:	f7f5 f9f5 	bl	8002980 <HAL_I2C_Mem_Read>
 800d596:	4603      	mov	r3, r0
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d001      	beq.n	800d5a0 <MPU6050_Get_Interrupt_Status+0x36>
	{
		return MPU_I2C_ERROR;
 800d59c:	2300      	movs	r3, #0
 800d59e:	e020      	b.n	800d5e2 <MPU6050_Get_Interrupt_Status+0x78>
	}

	switch (interrupt_src)
 800d5a0:	7afb      	ldrb	r3, [r7, #11]
 800d5a2:	2b01      	cmp	r3, #1
 800d5a4:	d00d      	beq.n	800d5c2 <MPU6050_Get_Interrupt_Status+0x58>
 800d5a6:	2b02      	cmp	r3, #2
 800d5a8:	d013      	beq.n	800d5d2 <MPU6050_Get_Interrupt_Status+0x68>
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d000      	beq.n	800d5b0 <MPU6050_Get_Interrupt_Status+0x46>
		case I2C_MST_INT:
			*res = (istatus&INT_STATUS_I2C_MST)>>3;
		case DATA_READY:
			*res = (istatus&INT_STATUS_DATA_RDY);
		default:
			break;
 800d5ae:	e016      	b.n	800d5de <MPU6050_Get_Interrupt_Status+0x74>
			*res = (istatus&INT_STATUS_FIFO_OVERFLOW)>>4;
 800d5b0:	7dfb      	ldrb	r3, [r7, #23]
 800d5b2:	111b      	asrs	r3, r3, #4
 800d5b4:	b2db      	uxtb	r3, r3
 800d5b6:	f003 0301 	and.w	r3, r3, #1
 800d5ba:	b2da      	uxtb	r2, r3
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	701a      	strb	r2, [r3, #0]
			break;
 800d5c0:	e00e      	b.n	800d5e0 <MPU6050_Get_Interrupt_Status+0x76>
			*res = (istatus&INT_STATUS_I2C_MST)>>3;
 800d5c2:	7dfb      	ldrb	r3, [r7, #23]
 800d5c4:	10db      	asrs	r3, r3, #3
 800d5c6:	b2db      	uxtb	r3, r3
 800d5c8:	f003 0301 	and.w	r3, r3, #1
 800d5cc:	b2da      	uxtb	r2, r3
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	701a      	strb	r2, [r3, #0]
			*res = (istatus&INT_STATUS_DATA_RDY);
 800d5d2:	7dfb      	ldrb	r3, [r7, #23]
 800d5d4:	f003 0301 	and.w	r3, r3, #1
 800d5d8:	b2da      	uxtb	r2, r3
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	701a      	strb	r2, [r3, #0]
			break;
 800d5de:	bf00      	nop

	}

	return HAL_OK;
 800d5e0:	2300      	movs	r3, #0
}
 800d5e2:	4618      	mov	r0, r3
 800d5e4:	3718      	adds	r7, #24
 800d5e6:	46bd      	mov	sp, r7
 800d5e8:	bd80      	pop	{r7, pc}
	...

0800d5ec <MPU6050_Get_IMU_RawData>:

mpu_status_t MPU6050_Get_IMU_RawData(I2C_HandleTypeDef *hi2c,uint8_t* imu)
{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b086      	sub	sp, #24
 800d5f0:	af04      	add	r7, sp, #16
 800d5f2:	6078      	str	r0, [r7, #4]
 800d5f4:	6039      	str	r1, [r7, #0]
	  __HAL_DMA_ENABLE_IT(&hdma_i2c1_rx, DMA_IT_TC);
 800d5f6:	4b0f      	ldr	r3, [pc, #60]	; (800d634 <MPU6050_Get_IMU_RawData+0x48>)
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	4a0e      	ldr	r2, [pc, #56]	; (800d634 <MPU6050_Get_IMU_RawData+0x48>)
 800d5fc:	6812      	ldr	r2, [r2, #0]
 800d5fe:	6812      	ldr	r2, [r2, #0]
 800d600:	f042 0202 	orr.w	r2, r2, #2
 800d604:	601a      	str	r2, [r3, #0]
	if( HAL_I2C_Mem_Read(&hi2c1,MPU_Device_Address,ACCEL_XOUT_H,1,imu,12,100) != HAL_OK)
 800d606:	2364      	movs	r3, #100	; 0x64
 800d608:	9302      	str	r3, [sp, #8]
 800d60a:	230c      	movs	r3, #12
 800d60c:	9301      	str	r3, [sp, #4]
 800d60e:	683b      	ldr	r3, [r7, #0]
 800d610:	9300      	str	r3, [sp, #0]
 800d612:	2301      	movs	r3, #1
 800d614:	223b      	movs	r2, #59	; 0x3b
 800d616:	21d0      	movs	r1, #208	; 0xd0
 800d618:	4807      	ldr	r0, [pc, #28]	; (800d638 <MPU6050_Get_IMU_RawData+0x4c>)
 800d61a:	f7f5 f9b1 	bl	8002980 <HAL_I2C_Mem_Read>
 800d61e:	4603      	mov	r3, r0
 800d620:	2b00      	cmp	r3, #0
 800d622:	d001      	beq.n	800d628 <MPU6050_Get_IMU_RawData+0x3c>
	{
		return MPU_I2C_ERROR;
 800d624:	2300      	movs	r3, #0
 800d626:	e000      	b.n	800d62a <MPU6050_Get_IMU_RawData+0x3e>
	}
	return MPU_OK;
 800d628:	2311      	movs	r3, #17
}
 800d62a:	4618      	mov	r0, r3
 800d62c:	3708      	adds	r7, #8
 800d62e:	46bd      	mov	sp, r7
 800d630:	bd80      	pop	{r7, pc}
 800d632:	bf00      	nop
 800d634:	20003a00 	.word	0x20003a00
 800d638:	20003864 	.word	0x20003864

0800d63c <MPU6050_Set_Wake>:
	 return MPU_OK;

}

mpu_status_t MPU6050_Set_Wake(I2C_HandleTypeDef *hi2c)
 {
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b088      	sub	sp, #32
 800d640:	af04      	add	r7, sp, #16
 800d642:	6078      	str	r0, [r7, #4]
	 uint8_t byte[2] = {0x00,00};
 800d644:	2300      	movs	r3, #0
 800d646:	733b      	strb	r3, [r7, #12]
 800d648:	2300      	movs	r3, #0
 800d64a:	737b      	strb	r3, [r7, #13]

	 if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,PWR_MGMT_1,1,&byte[0],1,100)!= HAL_OK)
 800d64c:	2364      	movs	r3, #100	; 0x64
 800d64e:	9302      	str	r3, [sp, #8]
 800d650:	2301      	movs	r3, #1
 800d652:	9301      	str	r3, [sp, #4]
 800d654:	f107 030c 	add.w	r3, r7, #12
 800d658:	9300      	str	r3, [sp, #0]
 800d65a:	2301      	movs	r3, #1
 800d65c:	226b      	movs	r2, #107	; 0x6b
 800d65e:	21d0      	movs	r1, #208	; 0xd0
 800d660:	6878      	ldr	r0, [r7, #4]
 800d662:	f7f5 f879 	bl	8002758 <HAL_I2C_Mem_Write>
 800d666:	4603      	mov	r3, r0
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d001      	beq.n	800d670 <MPU6050_Set_Wake+0x34>
	{
		return MPU_I2C_ERROR;
 800d66c:	2300      	movs	r3, #0
 800d66e:	e013      	b.n	800d698 <MPU6050_Set_Wake+0x5c>
	}
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,PWR_MGMT_1,1,&byte[1],1,100)!= HAL_OK)
 800d670:	2364      	movs	r3, #100	; 0x64
 800d672:	9302      	str	r3, [sp, #8]
 800d674:	2301      	movs	r3, #1
 800d676:	9301      	str	r3, [sp, #4]
 800d678:	f107 030c 	add.w	r3, r7, #12
 800d67c:	3301      	adds	r3, #1
 800d67e:	9300      	str	r3, [sp, #0]
 800d680:	2301      	movs	r3, #1
 800d682:	226b      	movs	r2, #107	; 0x6b
 800d684:	21d0      	movs	r1, #208	; 0xd0
 800d686:	6878      	ldr	r0, [r7, #4]
 800d688:	f7f5 f866 	bl	8002758 <HAL_I2C_Mem_Write>
 800d68c:	4603      	mov	r3, r0
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d001      	beq.n	800d696 <MPU6050_Set_Wake+0x5a>
	{
	 	return MPU_I2C_ERROR;
 800d692:	2300      	movs	r3, #0
 800d694:	e000      	b.n	800d698 <MPU6050_Set_Wake+0x5c>
	}
	 return MPU_OK;
 800d696:	2311      	movs	r3, #17
 }
 800d698:	4618      	mov	r0, r3
 800d69a:	3710      	adds	r7, #16
 800d69c:	46bd      	mov	sp, r7
 800d69e:	bd80      	pop	{r7, pc}

0800d6a0 <MPU6050_reset>:

	 return MPU_OK;
 }

mpu_status_t MPU6050_reset(I2C_HandleTypeDef *hi2c)
{
 800d6a0:	b580      	push	{r7, lr}
 800d6a2:	b088      	sub	sp, #32
 800d6a4:	af04      	add	r7, sp, #16
 800d6a6:	6078      	str	r0, [r7, #4]
	//set bit in register
	uint8_t pwrmgmtbyte = (uint8_t)PWR_MGMT_1_DEVICE_RESET;
 800d6a8:	2380      	movs	r3, #128	; 0x80
 800d6aa:	73bb      	strb	r3, [r7, #14]
	if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,PWR_MGMT_1,1,&pwrmgmtbyte,1,100) != HAL_OK)
 800d6ac:	2364      	movs	r3, #100	; 0x64
 800d6ae:	9302      	str	r3, [sp, #8]
 800d6b0:	2301      	movs	r3, #1
 800d6b2:	9301      	str	r3, [sp, #4]
 800d6b4:	f107 030e 	add.w	r3, r7, #14
 800d6b8:	9300      	str	r3, [sp, #0]
 800d6ba:	2301      	movs	r3, #1
 800d6bc:	226b      	movs	r2, #107	; 0x6b
 800d6be:	21d0      	movs	r1, #208	; 0xd0
 800d6c0:	6878      	ldr	r0, [r7, #4]
 800d6c2:	f7f5 f849 	bl	8002758 <HAL_I2C_Mem_Write>
 800d6c6:	4603      	mov	r3, r0
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d001      	beq.n	800d6d0 <MPU6050_reset+0x30>
	{
		return MPU_I2C_ERROR;
 800d6cc:	2300      	movs	r3, #0
 800d6ce:	e01f      	b.n	800d710 <MPU6050_reset+0x70>
	}
	//wait for bit to clear
	uint8_t retries = 0;
 800d6d0:	2300      	movs	r3, #0
 800d6d2:	73fb      	strb	r3, [r7, #15]
	while((pwrmgmtbyte &PWR_MGMT_1_DEVICE_RESET)!=0)
 800d6d4:	e017      	b.n	800d706 <MPU6050_reset+0x66>
	{
		//poll data register untill bit is cleared
		if(HAL_I2C_Mem_Read(&hi2c1,MPU_Device_Address,PWR_MGMT_1,1,&pwrmgmtbyte,1,100)!= HAL_OK)
 800d6d6:	2364      	movs	r3, #100	; 0x64
 800d6d8:	9302      	str	r3, [sp, #8]
 800d6da:	2301      	movs	r3, #1
 800d6dc:	9301      	str	r3, [sp, #4]
 800d6de:	f107 030e 	add.w	r3, r7, #14
 800d6e2:	9300      	str	r3, [sp, #0]
 800d6e4:	2301      	movs	r3, #1
 800d6e6:	226b      	movs	r2, #107	; 0x6b
 800d6e8:	21d0      	movs	r1, #208	; 0xd0
 800d6ea:	480b      	ldr	r0, [pc, #44]	; (800d718 <MPU6050_reset+0x78>)
 800d6ec:	f7f5 f948 	bl	8002980 <HAL_I2C_Mem_Read>
 800d6f0:	4603      	mov	r3, r0
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d002      	beq.n	800d6fc <MPU6050_reset+0x5c>
		{
			//failiure to read register
				retries++;
 800d6f6:	7bfb      	ldrb	r3, [r7, #15]
 800d6f8:	3301      	adds	r3, #1
 800d6fa:	73fb      	strb	r3, [r7, #15]
		}
		if(retries >= 100)
 800d6fc:	7bfb      	ldrb	r3, [r7, #15]
 800d6fe:	2b63      	cmp	r3, #99	; 0x63
 800d700:	d901      	bls.n	800d706 <MPU6050_reset+0x66>
		{
			return MPU_RESET_FAIL;
 800d702:	230d      	movs	r3, #13
 800d704:	e004      	b.n	800d710 <MPU6050_reset+0x70>
	while((pwrmgmtbyte &PWR_MGMT_1_DEVICE_RESET)!=0)
 800d706:	7bbb      	ldrb	r3, [r7, #14]
 800d708:	b25b      	sxtb	r3, r3
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	dbe3      	blt.n	800d6d6 <MPU6050_reset+0x36>
		}
	}

	return HAL_OK;
 800d70e:	2300      	movs	r3, #0
}
 800d710:	4618      	mov	r0, r3
 800d712:	3710      	adds	r7, #16
 800d714:	46bd      	mov	sp, r7
 800d716:	bd80      	pop	{r7, pc}
 800d718:	20003864 	.word	0x20003864
 800d71c:	00000000 	.word	0x00000000

0800d720 <MPU6050_SelfTest>:
 *
 *@return mpu_status_t - value to show the status of the function
 *
 */
mpu_status_t MPU6050_SelfTest(I2C_HandleTypeDef *hi2c,float* test_res)
{
 800d720:	b590      	push	{r4, r7, lr}
 800d722:	b091      	sub	sp, #68	; 0x44
 800d724:	af04      	add	r7, sp, #16
 800d726:	6078      	str	r0, [r7, #4]
 800d728:	6039      	str	r1, [r7, #0]
	// set clock source to PLL gyro x axis
	MPU6050_Set_PLLSrc(&hi2c1, PWR_MGMT_1_CLK_SEL_1);
 800d72a:	2101      	movs	r1, #1
 800d72c:	482b      	ldr	r0, [pc, #172]	; (800d7dc <MPU6050_SelfTest+0xbc>)
 800d72e:	f7ff fe02 	bl	800d336 <MPU6050_Set_PLLSrc>
	//set Gyro FSR to 250 dps
	MPU6050_Set_Gyro_FSR(&hi2c1,GYRO_CONFIG_FSSEL_250DPS);
 800d732:	2100      	movs	r1, #0
 800d734:	4829      	ldr	r0, [pc, #164]	; (800d7dc <MPU6050_SelfTest+0xbc>)
 800d736:	f7ff fd42 	bl	800d1be <MPU6050_Set_Gyro_FSR>
	//set Acc FSR to +-8g
	MPU6050_Set_Acc_FSR(&hi2c1,ACC_CONFIG_AFSSEL_8G);
 800d73a:	2110      	movs	r1, #16
 800d73c:	4827      	ldr	r0, [pc, #156]	; (800d7dc <MPU6050_SelfTest+0xbc>)
 800d73e:	f7ff fd62 	bl	800d206 <MPU6050_Set_Acc_FSR>
	//enable selftest
	uint8_t stbyte[2];
	 if(HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,GYRO_CONFIG,1,stbyte,2,100)!= HAL_OK)
 800d742:	2364      	movs	r3, #100	; 0x64
 800d744:	9302      	str	r3, [sp, #8]
 800d746:	2302      	movs	r3, #2
 800d748:	9301      	str	r3, [sp, #4]
 800d74a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d74e:	9300      	str	r3, [sp, #0]
 800d750:	2301      	movs	r3, #1
 800d752:	221b      	movs	r2, #27
 800d754:	21d0      	movs	r1, #208	; 0xd0
 800d756:	6878      	ldr	r0, [r7, #4]
 800d758:	f7f5 f912 	bl	8002980 <HAL_I2C_Mem_Read>
 800d75c:	4603      	mov	r3, r0
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d001      	beq.n	800d766 <MPU6050_SelfTest+0x46>
	{
		return MPU_I2C_ERROR;
 800d762:	2300      	movs	r3, #0
 800d764:	e207      	b.n	800db76 <MPU6050_SelfTest+0x456>
	}
	stbyte[0] |= GYRO_CONFIG_ST_EN_X | GYRO_CONFIG_ST_EN_Y | GYRO_CONFIG_ST_EN_Z;
 800d766:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800d76a:	f063 031f 	orn	r3, r3, #31
 800d76e:	b2db      	uxtb	r3, r3
 800d770:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	stbyte[1] |= ACC_CONFIG_ST_EN_X | ACC_CONFIG_ST_EN_Y | ACC_CONFIG_ST_EN_Z;
 800d774:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800d778:	f063 031f 	orn	r3, r3, #31
 800d77c:	b2db      	uxtb	r3, r3
 800d77e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	 if(HAL_I2C_Mem_Write(hi2c,MPU_Device_Address,GYRO_CONFIG,1,stbyte,2,100)!= HAL_OK)
 800d782:	2364      	movs	r3, #100	; 0x64
 800d784:	9302      	str	r3, [sp, #8]
 800d786:	2302      	movs	r3, #2
 800d788:	9301      	str	r3, [sp, #4]
 800d78a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d78e:	9300      	str	r3, [sp, #0]
 800d790:	2301      	movs	r3, #1
 800d792:	221b      	movs	r2, #27
 800d794:	21d0      	movs	r1, #208	; 0xd0
 800d796:	6878      	ldr	r0, [r7, #4]
 800d798:	f7f4 ffde 	bl	8002758 <HAL_I2C_Mem_Write>
 800d79c:	4603      	mov	r3, r0
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d001      	beq.n	800d7a6 <MPU6050_SelfTest+0x86>
	{
		return MPU_I2C_ERROR;
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	e1e7      	b.n	800db76 <MPU6050_SelfTest+0x456>
	}
	 HAL_I2C_Mem_Read(hi2c,MPU_Device_Address,GYRO_CONFIG,1,stbyte,2,100);
 800d7a6:	2364      	movs	r3, #100	; 0x64
 800d7a8:	9302      	str	r3, [sp, #8]
 800d7aa:	2302      	movs	r3, #2
 800d7ac:	9301      	str	r3, [sp, #4]
 800d7ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d7b2:	9300      	str	r3, [sp, #0]
 800d7b4:	2301      	movs	r3, #1
 800d7b6:	221b      	movs	r2, #27
 800d7b8:	21d0      	movs	r1, #208	; 0xd0
 800d7ba:	6878      	ldr	r0, [r7, #4]
 800d7bc:	f7f5 f8e0 	bl	8002980 <HAL_I2C_Mem_Read>
	HAL_Delay(250); //TODO: Replace with a wait till self test updated function. Value taken from https://github.com/kriswiner/MPU6050/blob/master/MPU6050BasicExample.ino line 662
 800d7c0:	20fa      	movs	r0, #250	; 0xfa
 800d7c2:	f7f3 ff3f 	bl	8001644 <HAL_Delay>

	//read Self Test register
	MPU_SelfTest_t mpu_str;
	MPU_FT_t mpu_ft;
	if(MPU6050_Get_SelfTestResponse_Values(&hi2c1,&mpu_str) != MPU_OK)
 800d7c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d7ca:	4619      	mov	r1, r3
 800d7cc:	4803      	ldr	r0, [pc, #12]	; (800d7dc <MPU6050_SelfTest+0xbc>)
 800d7ce:	f7ff fe6b 	bl	800d4a8 <MPU6050_Get_SelfTestResponse_Values>
 800d7d2:	4603      	mov	r3, r0
 800d7d4:	2b11      	cmp	r3, #17
 800d7d6:	d003      	beq.n	800d7e0 <MPU6050_SelfTest+0xc0>
	{
		return MPU_STR_READ_ERROR;
 800d7d8:	230c      	movs	r3, #12
 800d7da:	e1cc      	b.n	800db76 <MPU6050_SelfTest+0x456>
 800d7dc:	20003864 	.word	0x20003864
	}
	//calculate Factory Trim for gyro
	mpu_ft.G_x = 25*131*pow(1.046,(float)mpu_str.G_x -1);
 800d7e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d7e4:	4618      	mov	r0, r3
 800d7e6:	f7f3 fb11 	bl	8000e0c <__aeabi_ui2f>
 800d7ea:	4603      	mov	r3, r0
 800d7ec:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	f7f3 fa59 	bl	8000ca8 <__aeabi_fsub>
 800d7f6:	4603      	mov	r3, r0
 800d7f8:	4618      	mov	r0, r3
 800d7fa:	f7f2 feb5 	bl	8000568 <__aeabi_f2d>
 800d7fe:	4603      	mov	r3, r0
 800d800:	460c      	mov	r4, r1
 800d802:	461a      	mov	r2, r3
 800d804:	4623      	mov	r3, r4
 800d806:	a1ba      	add	r1, pc, #744	; (adr r1, 800daf0 <MPU6050_SelfTest+0x3d0>)
 800d808:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d80c:	f00a fc4c 	bl	80180a8 <pow>
 800d810:	a3b9      	add	r3, pc, #740	; (adr r3, 800daf8 <MPU6050_SelfTest+0x3d8>)
 800d812:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d816:	f7f2 fefb 	bl	8000610 <__aeabi_dmul>
 800d81a:	4603      	mov	r3, r0
 800d81c:	460c      	mov	r4, r1
 800d81e:	4618      	mov	r0, r3
 800d820:	4621      	mov	r1, r4
 800d822:	f7f3 f9ed 	bl	8000c00 <__aeabi_d2f>
 800d826:	4603      	mov	r3, r0
 800d828:	61bb      	str	r3, [r7, #24]
	mpu_ft.G_y =-25*131*pow(1.046,(float)mpu_str.G_y -1);
 800d82a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d82e:	4618      	mov	r0, r3
 800d830:	f7f3 faec 	bl	8000e0c <__aeabi_ui2f>
 800d834:	4603      	mov	r3, r0
 800d836:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d83a:	4618      	mov	r0, r3
 800d83c:	f7f3 fa34 	bl	8000ca8 <__aeabi_fsub>
 800d840:	4603      	mov	r3, r0
 800d842:	4618      	mov	r0, r3
 800d844:	f7f2 fe90 	bl	8000568 <__aeabi_f2d>
 800d848:	4603      	mov	r3, r0
 800d84a:	460c      	mov	r4, r1
 800d84c:	461a      	mov	r2, r3
 800d84e:	4623      	mov	r3, r4
 800d850:	a1a7      	add	r1, pc, #668	; (adr r1, 800daf0 <MPU6050_SelfTest+0x3d0>)
 800d852:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d856:	f00a fc27 	bl	80180a8 <pow>
 800d85a:	a3a9      	add	r3, pc, #676	; (adr r3, 800db00 <MPU6050_SelfTest+0x3e0>)
 800d85c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d860:	f7f2 fed6 	bl	8000610 <__aeabi_dmul>
 800d864:	4603      	mov	r3, r0
 800d866:	460c      	mov	r4, r1
 800d868:	4618      	mov	r0, r3
 800d86a:	4621      	mov	r1, r4
 800d86c:	f7f3 f9c8 	bl	8000c00 <__aeabi_d2f>
 800d870:	4603      	mov	r3, r0
 800d872:	61fb      	str	r3, [r7, #28]
	mpu_ft.G_z = 25*131*pow(1.046,(float)mpu_str.G_z -1);
 800d874:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800d878:	4618      	mov	r0, r3
 800d87a:	f7f3 fac7 	bl	8000e0c <__aeabi_ui2f>
 800d87e:	4603      	mov	r3, r0
 800d880:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d884:	4618      	mov	r0, r3
 800d886:	f7f3 fa0f 	bl	8000ca8 <__aeabi_fsub>
 800d88a:	4603      	mov	r3, r0
 800d88c:	4618      	mov	r0, r3
 800d88e:	f7f2 fe6b 	bl	8000568 <__aeabi_f2d>
 800d892:	4603      	mov	r3, r0
 800d894:	460c      	mov	r4, r1
 800d896:	461a      	mov	r2, r3
 800d898:	4623      	mov	r3, r4
 800d89a:	a195      	add	r1, pc, #596	; (adr r1, 800daf0 <MPU6050_SelfTest+0x3d0>)
 800d89c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8a0:	f00a fc02 	bl	80180a8 <pow>
 800d8a4:	a394      	add	r3, pc, #592	; (adr r3, 800daf8 <MPU6050_SelfTest+0x3d8>)
 800d8a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8aa:	f7f2 feb1 	bl	8000610 <__aeabi_dmul>
 800d8ae:	4603      	mov	r3, r0
 800d8b0:	460c      	mov	r4, r1
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	4621      	mov	r1, r4
 800d8b6:	f7f3 f9a3 	bl	8000c00 <__aeabi_d2f>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	623b      	str	r3, [r7, #32]

	//calculate Factory Trim for Acc
	mpu_ft.A_x = 4096*0.34*pow(0.92/0.34,(((float)mpu_str.A_x-1)/30.0));
 800d8be:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	f7f3 faa2 	bl	8000e0c <__aeabi_ui2f>
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	f7f3 f9ea 	bl	8000ca8 <__aeabi_fsub>
 800d8d4:	4603      	mov	r3, r0
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f7f2 fe46 	bl	8000568 <__aeabi_f2d>
 800d8dc:	f04f 0200 	mov.w	r2, #0
 800d8e0:	4b8d      	ldr	r3, [pc, #564]	; (800db18 <MPU6050_SelfTest+0x3f8>)
 800d8e2:	f7f2 ffbf 	bl	8000864 <__aeabi_ddiv>
 800d8e6:	4603      	mov	r3, r0
 800d8e8:	460c      	mov	r4, r1
 800d8ea:	461a      	mov	r2, r3
 800d8ec:	4623      	mov	r3, r4
 800d8ee:	a186      	add	r1, pc, #536	; (adr r1, 800db08 <MPU6050_SelfTest+0x3e8>)
 800d8f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8f4:	f00a fbd8 	bl	80180a8 <pow>
 800d8f8:	a385      	add	r3, pc, #532	; (adr r3, 800db10 <MPU6050_SelfTest+0x3f0>)
 800d8fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8fe:	f7f2 fe87 	bl	8000610 <__aeabi_dmul>
 800d902:	4603      	mov	r3, r0
 800d904:	460c      	mov	r4, r1
 800d906:	4618      	mov	r0, r3
 800d908:	4621      	mov	r1, r4
 800d90a:	f7f3 f979 	bl	8000c00 <__aeabi_d2f>
 800d90e:	4603      	mov	r3, r0
 800d910:	60fb      	str	r3, [r7, #12]
	mpu_ft.A_y = 4096*0.34*pow(0.92/0.34,(((float)mpu_str.A_y-1)/30.0));
 800d912:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800d916:	4618      	mov	r0, r3
 800d918:	f7f3 fa78 	bl	8000e0c <__aeabi_ui2f>
 800d91c:	4603      	mov	r3, r0
 800d91e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d922:	4618      	mov	r0, r3
 800d924:	f7f3 f9c0 	bl	8000ca8 <__aeabi_fsub>
 800d928:	4603      	mov	r3, r0
 800d92a:	4618      	mov	r0, r3
 800d92c:	f7f2 fe1c 	bl	8000568 <__aeabi_f2d>
 800d930:	f04f 0200 	mov.w	r2, #0
 800d934:	4b78      	ldr	r3, [pc, #480]	; (800db18 <MPU6050_SelfTest+0x3f8>)
 800d936:	f7f2 ff95 	bl	8000864 <__aeabi_ddiv>
 800d93a:	4603      	mov	r3, r0
 800d93c:	460c      	mov	r4, r1
 800d93e:	461a      	mov	r2, r3
 800d940:	4623      	mov	r3, r4
 800d942:	a171      	add	r1, pc, #452	; (adr r1, 800db08 <MPU6050_SelfTest+0x3e8>)
 800d944:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d948:	f00a fbae 	bl	80180a8 <pow>
 800d94c:	a370      	add	r3, pc, #448	; (adr r3, 800db10 <MPU6050_SelfTest+0x3f0>)
 800d94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d952:	f7f2 fe5d 	bl	8000610 <__aeabi_dmul>
 800d956:	4603      	mov	r3, r0
 800d958:	460c      	mov	r4, r1
 800d95a:	4618      	mov	r0, r3
 800d95c:	4621      	mov	r1, r4
 800d95e:	f7f3 f94f 	bl	8000c00 <__aeabi_d2f>
 800d962:	4603      	mov	r3, r0
 800d964:	613b      	str	r3, [r7, #16]
	mpu_ft.A_z = 4096*0.34*pow(0.92/0.34,(((float)mpu_str.A_z-1)/30.0));
 800d966:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d96a:	4618      	mov	r0, r3
 800d96c:	f7f3 fa4e 	bl	8000e0c <__aeabi_ui2f>
 800d970:	4603      	mov	r3, r0
 800d972:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d976:	4618      	mov	r0, r3
 800d978:	f7f3 f996 	bl	8000ca8 <__aeabi_fsub>
 800d97c:	4603      	mov	r3, r0
 800d97e:	4618      	mov	r0, r3
 800d980:	f7f2 fdf2 	bl	8000568 <__aeabi_f2d>
 800d984:	f04f 0200 	mov.w	r2, #0
 800d988:	4b63      	ldr	r3, [pc, #396]	; (800db18 <MPU6050_SelfTest+0x3f8>)
 800d98a:	f7f2 ff6b 	bl	8000864 <__aeabi_ddiv>
 800d98e:	4603      	mov	r3, r0
 800d990:	460c      	mov	r4, r1
 800d992:	461a      	mov	r2, r3
 800d994:	4623      	mov	r3, r4
 800d996:	a15c      	add	r1, pc, #368	; (adr r1, 800db08 <MPU6050_SelfTest+0x3e8>)
 800d998:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d99c:	f00a fb84 	bl	80180a8 <pow>
 800d9a0:	a35b      	add	r3, pc, #364	; (adr r3, 800db10 <MPU6050_SelfTest+0x3f0>)
 800d9a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9a6:	f7f2 fe33 	bl	8000610 <__aeabi_dmul>
 800d9aa:	4603      	mov	r3, r0
 800d9ac:	460c      	mov	r4, r1
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	4621      	mov	r1, r4
 800d9b2:	f7f3 f925 	bl	8000c00 <__aeabi_d2f>
 800d9b6:	4603      	mov	r3, r0
 800d9b8:	617b      	str	r3, [r7, #20]

	//calculate factory trim chage
	test_res[0] = 100+ 100*((float)mpu_str.A_x - mpu_ft.A_x)/mpu_ft.A_x;
 800d9ba:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800d9be:	4618      	mov	r0, r3
 800d9c0:	f7f3 fa24 	bl	8000e0c <__aeabi_ui2f>
 800d9c4:	4602      	mov	r2, r0
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	4619      	mov	r1, r3
 800d9ca:	4610      	mov	r0, r2
 800d9cc:	f7f3 f96c 	bl	8000ca8 <__aeabi_fsub>
 800d9d0:	4603      	mov	r3, r0
 800d9d2:	4952      	ldr	r1, [pc, #328]	; (800db1c <MPU6050_SelfTest+0x3fc>)
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	f7f3 fa71 	bl	8000ebc <__aeabi_fmul>
 800d9da:	4603      	mov	r3, r0
 800d9dc:	461a      	mov	r2, r3
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	4619      	mov	r1, r3
 800d9e2:	4610      	mov	r0, r2
 800d9e4:	f7f3 fb1e 	bl	8001024 <__aeabi_fdiv>
 800d9e8:	4603      	mov	r3, r0
 800d9ea:	494c      	ldr	r1, [pc, #304]	; (800db1c <MPU6050_SelfTest+0x3fc>)
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	f7f3 f95d 	bl	8000cac <__addsf3>
 800d9f2:	4603      	mov	r3, r0
 800d9f4:	461a      	mov	r2, r3
 800d9f6:	683b      	ldr	r3, [r7, #0]
 800d9f8:	601a      	str	r2, [r3, #0]
	test_res[1] = 100+ 100*((float)mpu_str.A_y - mpu_ft.A_y)/mpu_ft.A_y;
 800d9fa:	683b      	ldr	r3, [r7, #0]
 800d9fc:	1d1c      	adds	r4, r3, #4
 800d9fe:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800da02:	4618      	mov	r0, r3
 800da04:	f7f3 fa02 	bl	8000e0c <__aeabi_ui2f>
 800da08:	4602      	mov	r2, r0
 800da0a:	693b      	ldr	r3, [r7, #16]
 800da0c:	4619      	mov	r1, r3
 800da0e:	4610      	mov	r0, r2
 800da10:	f7f3 f94a 	bl	8000ca8 <__aeabi_fsub>
 800da14:	4603      	mov	r3, r0
 800da16:	4941      	ldr	r1, [pc, #260]	; (800db1c <MPU6050_SelfTest+0x3fc>)
 800da18:	4618      	mov	r0, r3
 800da1a:	f7f3 fa4f 	bl	8000ebc <__aeabi_fmul>
 800da1e:	4603      	mov	r3, r0
 800da20:	461a      	mov	r2, r3
 800da22:	693b      	ldr	r3, [r7, #16]
 800da24:	4619      	mov	r1, r3
 800da26:	4610      	mov	r0, r2
 800da28:	f7f3 fafc 	bl	8001024 <__aeabi_fdiv>
 800da2c:	4603      	mov	r3, r0
 800da2e:	493b      	ldr	r1, [pc, #236]	; (800db1c <MPU6050_SelfTest+0x3fc>)
 800da30:	4618      	mov	r0, r3
 800da32:	f7f3 f93b 	bl	8000cac <__addsf3>
 800da36:	4603      	mov	r3, r0
 800da38:	6023      	str	r3, [r4, #0]
	test_res[2] = 100+ 100*((float)mpu_str.A_z - mpu_ft.A_z)/mpu_ft.A_z;
 800da3a:	683b      	ldr	r3, [r7, #0]
 800da3c:	f103 0408 	add.w	r4, r3, #8
 800da40:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800da44:	4618      	mov	r0, r3
 800da46:	f7f3 f9e1 	bl	8000e0c <__aeabi_ui2f>
 800da4a:	4602      	mov	r2, r0
 800da4c:	697b      	ldr	r3, [r7, #20]
 800da4e:	4619      	mov	r1, r3
 800da50:	4610      	mov	r0, r2
 800da52:	f7f3 f929 	bl	8000ca8 <__aeabi_fsub>
 800da56:	4603      	mov	r3, r0
 800da58:	4930      	ldr	r1, [pc, #192]	; (800db1c <MPU6050_SelfTest+0x3fc>)
 800da5a:	4618      	mov	r0, r3
 800da5c:	f7f3 fa2e 	bl	8000ebc <__aeabi_fmul>
 800da60:	4603      	mov	r3, r0
 800da62:	461a      	mov	r2, r3
 800da64:	697b      	ldr	r3, [r7, #20]
 800da66:	4619      	mov	r1, r3
 800da68:	4610      	mov	r0, r2
 800da6a:	f7f3 fadb 	bl	8001024 <__aeabi_fdiv>
 800da6e:	4603      	mov	r3, r0
 800da70:	492a      	ldr	r1, [pc, #168]	; (800db1c <MPU6050_SelfTest+0x3fc>)
 800da72:	4618      	mov	r0, r3
 800da74:	f7f3 f91a 	bl	8000cac <__addsf3>
 800da78:	4603      	mov	r3, r0
 800da7a:	6023      	str	r3, [r4, #0]
	test_res[3] = 100+ 100*((float)mpu_str.G_x - mpu_ft.G_x)/mpu_ft.G_x;
 800da7c:	683b      	ldr	r3, [r7, #0]
 800da7e:	f103 040c 	add.w	r4, r3, #12
 800da82:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800da86:	4618      	mov	r0, r3
 800da88:	f7f3 f9c0 	bl	8000e0c <__aeabi_ui2f>
 800da8c:	4602      	mov	r2, r0
 800da8e:	69bb      	ldr	r3, [r7, #24]
 800da90:	4619      	mov	r1, r3
 800da92:	4610      	mov	r0, r2
 800da94:	f7f3 f908 	bl	8000ca8 <__aeabi_fsub>
 800da98:	4603      	mov	r3, r0
 800da9a:	4920      	ldr	r1, [pc, #128]	; (800db1c <MPU6050_SelfTest+0x3fc>)
 800da9c:	4618      	mov	r0, r3
 800da9e:	f7f3 fa0d 	bl	8000ebc <__aeabi_fmul>
 800daa2:	4603      	mov	r3, r0
 800daa4:	461a      	mov	r2, r3
 800daa6:	69bb      	ldr	r3, [r7, #24]
 800daa8:	4619      	mov	r1, r3
 800daaa:	4610      	mov	r0, r2
 800daac:	f7f3 faba 	bl	8001024 <__aeabi_fdiv>
 800dab0:	4603      	mov	r3, r0
 800dab2:	491a      	ldr	r1, [pc, #104]	; (800db1c <MPU6050_SelfTest+0x3fc>)
 800dab4:	4618      	mov	r0, r3
 800dab6:	f7f3 f8f9 	bl	8000cac <__addsf3>
 800daba:	4603      	mov	r3, r0
 800dabc:	6023      	str	r3, [r4, #0]
	test_res[4] = 100+ 100*((float)mpu_str.G_y - mpu_ft.G_y)/mpu_ft.G_y;
 800dabe:	683b      	ldr	r3, [r7, #0]
 800dac0:	f103 0410 	add.w	r4, r3, #16
 800dac4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800dac8:	4618      	mov	r0, r3
 800daca:	f7f3 f99f 	bl	8000e0c <__aeabi_ui2f>
 800dace:	4602      	mov	r2, r0
 800dad0:	69fb      	ldr	r3, [r7, #28]
 800dad2:	4619      	mov	r1, r3
 800dad4:	4610      	mov	r0, r2
 800dad6:	f7f3 f8e7 	bl	8000ca8 <__aeabi_fsub>
 800dada:	4603      	mov	r3, r0
 800dadc:	490f      	ldr	r1, [pc, #60]	; (800db1c <MPU6050_SelfTest+0x3fc>)
 800dade:	4618      	mov	r0, r3
 800dae0:	f7f3 f9ec 	bl	8000ebc <__aeabi_fmul>
 800dae4:	4603      	mov	r3, r0
 800dae6:	461a      	mov	r2, r3
 800dae8:	69fb      	ldr	r3, [r7, #28]
 800daea:	4619      	mov	r1, r3
 800daec:	4610      	mov	r0, r2
 800daee:	e017      	b.n	800db20 <MPU6050_SelfTest+0x400>
 800daf0:	7ef9db23 	.word	0x7ef9db23
 800daf4:	3ff0bc6a 	.word	0x3ff0bc6a
 800daf8:	00000000 	.word	0x00000000
 800dafc:	40a99600 	.word	0x40a99600
 800db00:	00000000 	.word	0x00000000
 800db04:	c0a99600 	.word	0xc0a99600
 800db08:	a5a5a5a5 	.word	0xa5a5a5a5
 800db0c:	4005a5a5 	.word	0x4005a5a5
 800db10:	5c28f5c3 	.word	0x5c28f5c3
 800db14:	4095c28f 	.word	0x4095c28f
 800db18:	403e0000 	.word	0x403e0000
 800db1c:	42c80000 	.word	0x42c80000
 800db20:	f7f3 fa80 	bl	8001024 <__aeabi_fdiv>
 800db24:	4603      	mov	r3, r0
 800db26:	4916      	ldr	r1, [pc, #88]	; (800db80 <MPU6050_SelfTest+0x460>)
 800db28:	4618      	mov	r0, r3
 800db2a:	f7f3 f8bf 	bl	8000cac <__addsf3>
 800db2e:	4603      	mov	r3, r0
 800db30:	6023      	str	r3, [r4, #0]
	test_res[5] = 100+ 100*((float)mpu_str.G_z - mpu_ft.G_z)/mpu_ft.G_z;
 800db32:	683b      	ldr	r3, [r7, #0]
 800db34:	f103 0414 	add.w	r4, r3, #20
 800db38:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800db3c:	4618      	mov	r0, r3
 800db3e:	f7f3 f965 	bl	8000e0c <__aeabi_ui2f>
 800db42:	4602      	mov	r2, r0
 800db44:	6a3b      	ldr	r3, [r7, #32]
 800db46:	4619      	mov	r1, r3
 800db48:	4610      	mov	r0, r2
 800db4a:	f7f3 f8ad 	bl	8000ca8 <__aeabi_fsub>
 800db4e:	4603      	mov	r3, r0
 800db50:	490b      	ldr	r1, [pc, #44]	; (800db80 <MPU6050_SelfTest+0x460>)
 800db52:	4618      	mov	r0, r3
 800db54:	f7f3 f9b2 	bl	8000ebc <__aeabi_fmul>
 800db58:	4603      	mov	r3, r0
 800db5a:	461a      	mov	r2, r3
 800db5c:	6a3b      	ldr	r3, [r7, #32]
 800db5e:	4619      	mov	r1, r3
 800db60:	4610      	mov	r0, r2
 800db62:	f7f3 fa5f 	bl	8001024 <__aeabi_fdiv>
 800db66:	4603      	mov	r3, r0
 800db68:	4905      	ldr	r1, [pc, #20]	; (800db80 <MPU6050_SelfTest+0x460>)
 800db6a:	4618      	mov	r0, r3
 800db6c:	f7f3 f89e 	bl	8000cac <__addsf3>
 800db70:	4603      	mov	r3, r0
 800db72:	6023      	str	r3, [r4, #0]
	return MPU_OK;
 800db74:	2311      	movs	r3, #17


}
 800db76:	4618      	mov	r0, r3
 800db78:	3734      	adds	r7, #52	; 0x34
 800db7a:	46bd      	mov	sp, r7
 800db7c:	bd90      	pop	{r4, r7, pc}
 800db7e:	bf00      	nop
 800db80:	42c80000 	.word	0x42c80000

0800db84 <MPU6050_IntPin_IRQ>:
{
	I2C_TX_CPLT = 1;
}

void MPU6050_IntPin_IRQ(void)
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b082      	sub	sp, #8
 800db88:	af00      	add	r7, sp, #0
  /* Prevent unused argument(s) compilation warning */
  if(mpu_sample_count < N_Samples)
 800db8a:	4b11      	ldr	r3, [pc, #68]	; (800dbd0 <MPU6050_IntPin_IRQ+0x4c>)
 800db8c:	881b      	ldrh	r3, [r3, #0]
 800db8e:	2b1b      	cmp	r3, #27
 800db90:	d819      	bhi.n	800dbc6 <MPU6050_IntPin_IRQ+0x42>
  {
  	  uint8_t data_ready;
  	  MPU6050_Get_IMU_RawData(&hi2c1,&IMU_Buffer[mpu_sample_count*12]);
 800db92:	4b0f      	ldr	r3, [pc, #60]	; (800dbd0 <MPU6050_IntPin_IRQ+0x4c>)
 800db94:	881b      	ldrh	r3, [r3, #0]
 800db96:	461a      	mov	r2, r3
 800db98:	4613      	mov	r3, r2
 800db9a:	005b      	lsls	r3, r3, #1
 800db9c:	4413      	add	r3, r2
 800db9e:	009b      	lsls	r3, r3, #2
 800dba0:	461a      	mov	r2, r3
 800dba2:	4b0c      	ldr	r3, [pc, #48]	; (800dbd4 <MPU6050_IntPin_IRQ+0x50>)
 800dba4:	4413      	add	r3, r2
 800dba6:	4619      	mov	r1, r3
 800dba8:	480b      	ldr	r0, [pc, #44]	; (800dbd8 <MPU6050_IntPin_IRQ+0x54>)
 800dbaa:	f7ff fd1f 	bl	800d5ec <MPU6050_Get_IMU_RawData>
  	  MPU6050_Get_Interrupt_Status(&hi2c1,DATA_READY,&data_ready);
 800dbae:	1dfb      	adds	r3, r7, #7
 800dbb0:	461a      	mov	r2, r3
 800dbb2:	2102      	movs	r1, #2
 800dbb4:	4808      	ldr	r0, [pc, #32]	; (800dbd8 <MPU6050_IntPin_IRQ+0x54>)
 800dbb6:	f7ff fcd8 	bl	800d56a <MPU6050_Get_Interrupt_Status>
  	  mpu_sample_count++;
 800dbba:	4b05      	ldr	r3, [pc, #20]	; (800dbd0 <MPU6050_IntPin_IRQ+0x4c>)
 800dbbc:	881b      	ldrh	r3, [r3, #0]
 800dbbe:	3301      	adds	r3, #1
 800dbc0:	b29a      	uxth	r2, r3
 800dbc2:	4b03      	ldr	r3, [pc, #12]	; (800dbd0 <MPU6050_IntPin_IRQ+0x4c>)
 800dbc4:	801a      	strh	r2, [r3, #0]
  }
}
 800dbc6:	bf00      	nop
 800dbc8:	3708      	adds	r7, #8
 800dbca:	46bd      	mov	sp, r7
 800dbcc:	bd80      	pop	{r7, pc}
 800dbce:	bf00      	nop
 800dbd0:	20003860 	.word	0x20003860
 800dbd4:	200038b0 	.word	0x200038b0
 800dbd8:	20003864 	.word	0x20003864

0800dbdc <Init_Debug>:


static uint8_t driftbuffer[DRIFTBUFFER_SIZE] = {0};

HAL_StatusTypeDef Init_Debug(void)
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b086      	sub	sp, #24
 800dbe0:	af00      	add	r7, sp, #0
	// set up clock output on GPIO Pin A8 for testing
#ifdef DEBUG_HSE_OUTPUT_ENABLE
	//configure pin
	/*Configure GPIO pin : PA8 */
	 GPIO_InitTypeDef GPIO_InitStruct;
	 GPIO_InitStruct.Pin = GPIO_PIN_8;
 800dbe2:	f44f 7380 	mov.w	r3, #256	; 0x100
 800dbe6:	607b      	str	r3, [r7, #4]
	 GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dbe8:	2302      	movs	r3, #2
 800dbea:	60bb      	str	r3, [r7, #8]
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dbec:	2300      	movs	r3, #0
 800dbee:	60fb      	str	r3, [r7, #12]
	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	613b      	str	r3, [r7, #16]
	 GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800dbf4:	2300      	movs	r3, #0
 800dbf6:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dbf8:	1d3b      	adds	r3, r7, #4
 800dbfa:	4619      	mov	r1, r3
 800dbfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dc00:	f7f4 fa24 	bl	800204c <HAL_GPIO_Init>
	 //map clock output to PIN PA8
	 HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 800dc04:	2200      	movs	r2, #0
 800dc06:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800dc0a:	2000      	movs	r0, #0
 800dc0c:	f7f6 fa04 	bl	8004018 <HAL_RCC_MCOConfig>
#endif
	//initialise USART 2 for USB comms
#ifdef DEBUG_USART_ENABLE
	  huart2.Instance = USART2;
 800dc10:	4b26      	ldr	r3, [pc, #152]	; (800dcac <Init_Debug+0xd0>)
 800dc12:	4a27      	ldr	r2, [pc, #156]	; (800dcb0 <Init_Debug+0xd4>)
 800dc14:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 115200;
 800dc16:	4b25      	ldr	r3, [pc, #148]	; (800dcac <Init_Debug+0xd0>)
 800dc18:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800dc1c:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800dc1e:	4b23      	ldr	r3, [pc, #140]	; (800dcac <Init_Debug+0xd0>)
 800dc20:	2200      	movs	r2, #0
 800dc22:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 800dc24:	4b21      	ldr	r3, [pc, #132]	; (800dcac <Init_Debug+0xd0>)
 800dc26:	2200      	movs	r2, #0
 800dc28:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 800dc2a:	4b20      	ldr	r3, [pc, #128]	; (800dcac <Init_Debug+0xd0>)
 800dc2c:	2200      	movs	r2, #0
 800dc2e:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 800dc30:	4b1e      	ldr	r3, [pc, #120]	; (800dcac <Init_Debug+0xd0>)
 800dc32:	220c      	movs	r2, #12
 800dc34:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800dc36:	4b1d      	ldr	r3, [pc, #116]	; (800dcac <Init_Debug+0xd0>)
 800dc38:	2200      	movs	r2, #0
 800dc3a:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800dc3c:	4b1b      	ldr	r3, [pc, #108]	; (800dcac <Init_Debug+0xd0>)
 800dc3e:	2200      	movs	r2, #0
 800dc40:	61da      	str	r2, [r3, #28]
	  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800dc42:	4b1a      	ldr	r3, [pc, #104]	; (800dcac <Init_Debug+0xd0>)
 800dc44:	2200      	movs	r2, #0
 800dc46:	621a      	str	r2, [r3, #32]
	  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800dc48:	4b18      	ldr	r3, [pc, #96]	; (800dcac <Init_Debug+0xd0>)
 800dc4a:	2200      	movs	r2, #0
 800dc4c:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 800dc4e:	4817      	ldr	r0, [pc, #92]	; (800dcac <Init_Debug+0xd0>)
 800dc50:	f7f9 fe53 	bl	80078fa <HAL_UART_Init>
 800dc54:	4603      	mov	r3, r0
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d001      	beq.n	800dc5e <Init_Debug+0x82>
	  {
	    return HAL_ERROR;
 800dc5a:	2301      	movs	r3, #1
 800dc5c:	e022      	b.n	800dca4 <Init_Debug+0xc8>
	  }
	  setbuf(stdout, NULL);
 800dc5e:	4b15      	ldr	r3, [pc, #84]	; (800dcb4 <Init_Debug+0xd8>)
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	689b      	ldr	r3, [r3, #8]
 800dc64:	2100      	movs	r1, #0
 800dc66:	4618      	mov	r0, r3
 800dc68:	f002 fff0 	bl	8010c4c <setbuf>
#endif

#ifdef DEBUG_LED1_ENABLE
	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800dc6c:	2200      	movs	r2, #0
 800dc6e:	2120      	movs	r1, #32
 800dc70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dc74:	f7f4 fc84 	bl	8002580 <HAL_GPIO_WritePin>
	  /*Configure GPIO pin : PD2 */
	  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800dc78:	2304      	movs	r3, #4
 800dc7a:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800dc7c:	2303      	movs	r3, #3
 800dc7e:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dc80:	2300      	movs	r3, #0
 800dc82:	60fb      	str	r3, [r7, #12]
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800dc84:	1d3b      	adds	r3, r7, #4
 800dc86:	4619      	mov	r1, r3
 800dc88:	480b      	ldr	r0, [pc, #44]	; (800dcb8 <Init_Debug+0xdc>)
 800dc8a:	f7f4 f9df 	bl	800204c <HAL_GPIO_Init>
	  HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800dc8e:	2201      	movs	r2, #1
 800dc90:	2120      	movs	r1, #32
 800dc92:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dc96:	f7f4 fc73 	bl	8002580 <HAL_GPIO_WritePin>
#endif

#ifdef DEBUG_LP_ENABLE
	  HAL_DBGMCU_EnableDBGStandbyMode();	//enable for shutdown mode
 800dc9a:	f7f3 fd03 	bl	80016a4 <HAL_DBGMCU_EnableDBGStandbyMode>
	  HAL_DBGMCU_EnableDBGStopMode();
 800dc9e:	f7f3 fcf3 	bl	8001688 <HAL_DBGMCU_EnableDBGStopMode>

#endif

	  return HAL_OK;
 800dca2:	2300      	movs	r3, #0
}
 800dca4:	4618      	mov	r0, r3
 800dca6:	3718      	adds	r7, #24
 800dca8:	46bd      	mov	sp, r7
 800dcaa:	bd80      	pop	{r7, pc}
 800dcac:	20003a68 	.word	0x20003a68
 800dcb0:	40004400 	.word	0x40004400
 800dcb4:	20000014 	.word	0x20000014
 800dcb8:	48000c00 	.word	0x48000c00

0800dcbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
HAL_StatusTypeDef SystemClock_Config(void)
{
 800dcbc:	b580      	push	{r7, lr}
 800dcbe:	b0b8      	sub	sp, #224	; 0xe0
 800dcc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800dcc2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800dcc6:	2244      	movs	r2, #68	; 0x44
 800dcc8:	2100      	movs	r1, #0
 800dcca:	4618      	mov	r0, r3
 800dccc:	f002 fcbd 	bl	801064a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800dcd0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800dcd4:	2200      	movs	r2, #0
 800dcd6:	601a      	str	r2, [r3, #0]
 800dcd8:	605a      	str	r2, [r3, #4]
 800dcda:	609a      	str	r2, [r3, #8]
 800dcdc:	60da      	str	r2, [r3, #12]
 800dcde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800dce0:	463b      	mov	r3, r7
 800dce2:	2288      	movs	r2, #136	; 0x88
 800dce4:	2100      	movs	r1, #0
 800dce6:	4618      	mov	r0, r3
 800dce8:	f002 fcaf 	bl	801064a <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800dcec:	f7f5 fb1a 	bl	8003324 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800dcf0:	4a3c      	ldr	r2, [pc, #240]	; (800dde4 <SystemClock_Config+0x128>)
 800dcf2:	4b3c      	ldr	r3, [pc, #240]	; (800dde4 <SystemClock_Config+0x128>)
 800dcf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dcf8:	f023 0318 	bic.w	r3, r3, #24
 800dcfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 800dd00:	2316      	movs	r3, #22
 800dd02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800dd06:	2301      	movs	r3, #1
 800dd08:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800dd0c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800dd10:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800dd14:	2310      	movs	r3, #16
 800dd16:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800dd1a:	2301      	movs	r3, #1
 800dd1c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800dd20:	2300      	movs	r3, #0
 800dd22:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800dd26:	2360      	movs	r3, #96	; 0x60
 800dd28:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800dd2c:	2302      	movs	r3, #2
 800dd2e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800dd32:	2301      	movs	r3, #1
 800dd34:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800dd38:	2301      	movs	r3, #1
 800dd3a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 26;
 800dd3e:	231a      	movs	r3, #26
 800dd40:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800dd44:	2307      	movs	r3, #7
 800dd46:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800dd4a:	2302      	movs	r3, #2
 800dd4c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800dd50:	2302      	movs	r3, #2
 800dd52:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800dd56:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	f7f5 fc94 	bl	8003688 <HAL_RCC_OscConfig>
 800dd60:	4603      	mov	r3, r0
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d001      	beq.n	800dd6a <SystemClock_Config+0xae>
  {
    return HAL_ERROR;
 800dd66:	2301      	movs	r3, #1
 800dd68:	e037      	b.n	800ddda <SystemClock_Config+0x11e>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800dd6a:	230f      	movs	r3, #15
 800dd6c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800dd70:	2303      	movs	r3, #3
 800dd72:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800dd76:	2380      	movs	r3, #128	; 0x80
 800dd78:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800dd7c:	2300      	movs	r3, #0
 800dd7e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800dd82:	2300      	movs	r3, #0
 800dd84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800dd88:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800dd8c:	2101      	movs	r1, #1
 800dd8e:	4618      	mov	r0, r3
 800dd90:	f7f6 f860 	bl	8003e54 <HAL_RCC_ClockConfig>
 800dd94:	4603      	mov	r3, r0
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d001      	beq.n	800dd9e <SystemClock_Config+0xe2>
  {
    return HAL_ERROR;
 800dd9a:	2301      	movs	r3, #1
 800dd9c:	e01d      	b.n	800ddda <SystemClock_Config+0x11e>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2;
 800dd9e:	f04f 1302 	mov.w	r3, #131074	; 0x20002
 800dda2:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 800dda4:	2308      	movs	r3, #8
 800dda6:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800dda8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ddac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800ddb0:	463b      	mov	r3, r7
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f7f6 fa84 	bl	80042c0 <HAL_RCCEx_PeriphCLKConfig>
 800ddb8:	4603      	mov	r3, r0
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d001      	beq.n	800ddc2 <SystemClock_Config+0x106>
  {
    return HAL_ERROR;
 800ddbe:	2301      	movs	r3, #1
 800ddc0:	e00b      	b.n	800ddda <SystemClock_Config+0x11e>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800ddc2:	f44f 7000 	mov.w	r0, #512	; 0x200
 800ddc6:	f7f5 fb23 	bl	8003410 <HAL_PWREx_ControlVoltageScaling>
 800ddca:	4603      	mov	r3, r0
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d001      	beq.n	800ddd4 <SystemClock_Config+0x118>
  {
    return HAL_ERROR;
 800ddd0:	2301      	movs	r3, #1
 800ddd2:	e002      	b.n	800ddda <SystemClock_Config+0x11e>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800ddd4:	f7f6 fd5a 	bl	800488c <HAL_RCCEx_EnableMSIPLLMode>
  return HAL_OK;
 800ddd8:	2300      	movs	r3, #0
}
 800ddda:	4618      	mov	r0, r3
 800dddc:	37e0      	adds	r7, #224	; 0xe0
 800ddde:	46bd      	mov	sp, r7
 800dde0:	bd80      	pop	{r7, pc}
 800dde2:	bf00      	nop
 800dde4:	40021000 	.word	0x40021000

0800dde8 <Go_To_Sleep>:

HAL_StatusTypeDef Go_To_Sleep(PWR_MODE_t mode, uint32_t seconds)
{
 800dde8:	b580      	push	{r7, lr}
 800ddea:	b084      	sub	sp, #16
 800ddec:	af00      	add	r7, sp, #0
 800ddee:	4603      	mov	r3, r0
 800ddf0:	6039      	str	r1, [r7, #0]
 800ddf2:	71fb      	strb	r3, [r7, #7]
	//reset wake up pin interrupt
	__HAL_RCC_PWR_CLK_ENABLE();
 800ddf4:	4a19      	ldr	r2, [pc, #100]	; (800de5c <Go_To_Sleep+0x74>)
 800ddf6:	4b19      	ldr	r3, [pc, #100]	; (800de5c <Go_To_Sleep+0x74>)
 800ddf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ddfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ddfe:	6593      	str	r3, [r2, #88]	; 0x58
 800de00:	4b16      	ldr	r3, [pc, #88]	; (800de5c <Go_To_Sleep+0x74>)
 800de02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800de04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800de08:	60fb      	str	r3, [r7, #12]
 800de0a:	68fb      	ldr	r3, [r7, #12]
	/* Enable Wake Up timer in interrupt mode */
	HAL_PWREx_EnableGPIOPullDown(PWR_GPIO_C, GPIO_PIN_7);
 800de0c:	2180      	movs	r1, #128	; 0x80
 800de0e:	2002      	movs	r0, #2
 800de10:	f7f5 fb6e 	bl	80034f0 <HAL_PWREx_EnableGPIOPullDown>

	HAL_PWREx_EnablePullUpPullDownConfig();
 800de14:	f7f5 fc10 	bl	8003638 <HAL_PWREx_EnablePullUpPullDownConfig>
	//set alarm
	if(seconds > 0)
 800de18:	683b      	ldr	r3, [r7, #0]
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d00b      	beq.n	800de36 <Go_To_Sleep+0x4e>
	{
	 if(HAL_RTCEx_SetWakeUpTimer_IT(&hrtc,(seconds-1),RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 800de1e:	683b      	ldr	r3, [r7, #0]
 800de20:	3b01      	subs	r3, #1
 800de22:	2204      	movs	r2, #4
 800de24:	4619      	mov	r1, r3
 800de26:	480e      	ldr	r0, [pc, #56]	; (800de60 <Go_To_Sleep+0x78>)
 800de28:	f7f7 f95e 	bl	80050e8 <HAL_RTCEx_SetWakeUpTimer_IT>
 800de2c:	4603      	mov	r3, r0
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d001      	beq.n	800de36 <Go_To_Sleep+0x4e>
	  {
		 return HAL_ERROR;
 800de32:	2301      	movs	r3, #1
 800de34:	e00d      	b.n	800de52 <Go_To_Sleep+0x6a>
	  }
	}
	 HAL_PWREx_EnableInternalWakeUpLine();
 800de36:	f7f5 fb3f 	bl	80034b8 <HAL_PWREx_EnableInternalWakeUpLine>
	 //if shutdown mode enabled
	 if(mode == SHUTDOWN)
 800de3a:	79fb      	ldrb	r3, [r7, #7]
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d102      	bne.n	800de46 <Go_To_Sleep+0x5e>
	 {
		 HAL_PWREx_EnterSHUTDOWNMode();
 800de40:	f7f5 fc08 	bl	8003654 <HAL_PWREx_EnterSHUTDOWNMode>
 800de44:	e004      	b.n	800de50 <Go_To_Sleep+0x68>
	 }
	 else if(mode == STDBY)
 800de46:	79fb      	ldrb	r3, [r7, #7]
 800de48:	2b01      	cmp	r3, #1
 800de4a:	d101      	bne.n	800de50 <Go_To_Sleep+0x68>
	 {
		 HAL_PWR_EnterSTANDBYMode();
 800de4c:	f7f5 faba 	bl	80033c4 <HAL_PWR_EnterSTANDBYMode>
	 }
	 return HAL_OK;
 800de50:	2300      	movs	r3, #0
}
 800de52:	4618      	mov	r0, r3
 800de54:	3710      	adds	r7, #16
 800de56:	46bd      	mov	sp, r7
 800de58:	bd80      	pop	{r7, pc}
 800de5a:	bf00      	nop
 800de5c:	40021000 	.word	0x40021000
 800de60:	20003aec 	.word	0x20003aec

0800de64 <set_WUP_Pin>:
	HAL_PWREx_EnterSTOP1Mode(PWR_STOPENTRY_WFI);
	return HAL_OK;
}

void set_WUP_Pin(uint32_t Pin, PinMode_typedef mode)
{
 800de64:	b580      	push	{r7, lr}
 800de66:	b090      	sub	sp, #64	; 0x40
 800de68:	af00      	add	r7, sp, #0
 800de6a:	6078      	str	r0, [r7, #4]
 800de6c:	460b      	mov	r3, r1
 800de6e:	70fb      	strb	r3, [r7, #3]

	GPIO_TypeDef *Pin_Port;
	IRQn_Type WUP_IRQn;
	GPIO_InitTypeDef GPIO_InitStruct;
	switch (Pin) {
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	3b01      	subs	r3, #1
 800de74:	2b0f      	cmp	r3, #15
 800de76:	f200 808a 	bhi.w	800df8e <set_WUP_Pin+0x12a>
 800de7a:	a201      	add	r2, pc, #4	; (adr r2, 800de80 <set_WUP_Pin+0x1c>)
 800de7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de80:	0800dec1 	.word	0x0800dec1
 800de84:	0800deeb 	.word	0x0800deeb
 800de88:	0800df8f 	.word	0x0800df8f
 800de8c:	0800df15 	.word	0x0800df15
 800de90:	0800df8f 	.word	0x0800df8f
 800de94:	0800df8f 	.word	0x0800df8f
 800de98:	0800df8f 	.word	0x0800df8f
 800de9c:	0800df3d 	.word	0x0800df3d
 800dea0:	0800df8f 	.word	0x0800df8f
 800dea4:	0800df8f 	.word	0x0800df8f
 800dea8:	0800df8f 	.word	0x0800df8f
 800deac:	0800df8f 	.word	0x0800df8f
 800deb0:	0800df8f 	.word	0x0800df8f
 800deb4:	0800df8f 	.word	0x0800df8f
 800deb8:	0800df8f 	.word	0x0800df8f
 800debc:	0800df67 	.word	0x0800df67
		case PWR_WAKEUP_PIN1:
			__HAL_RCC_GPIOA_CLK_ENABLE();
 800dec0:	4a69      	ldr	r2, [pc, #420]	; (800e068 <set_WUP_Pin+0x204>)
 800dec2:	4b69      	ldr	r3, [pc, #420]	; (800e068 <set_WUP_Pin+0x204>)
 800dec4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dec6:	f043 0301 	orr.w	r3, r3, #1
 800deca:	64d3      	str	r3, [r2, #76]	; 0x4c
 800decc:	4b66      	ldr	r3, [pc, #408]	; (800e068 <set_WUP_Pin+0x204>)
 800dece:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ded0:	f003 0301 	and.w	r3, r3, #1
 800ded4:	623b      	str	r3, [r7, #32]
 800ded6:	6a3b      	ldr	r3, [r7, #32]
			Pin_Port = GPIOA;
 800ded8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800dedc:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_0;
 800dede:	2301      	movs	r3, #1
 800dee0:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI0_IRQn;
 800dee2:	2306      	movs	r3, #6
 800dee4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800dee8:	e052      	b.n	800df90 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN2:
			__HAL_RCC_GPIOC_CLK_ENABLE();
 800deea:	4a5f      	ldr	r2, [pc, #380]	; (800e068 <set_WUP_Pin+0x204>)
 800deec:	4b5e      	ldr	r3, [pc, #376]	; (800e068 <set_WUP_Pin+0x204>)
 800deee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800def0:	f043 0304 	orr.w	r3, r3, #4
 800def4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800def6:	4b5c      	ldr	r3, [pc, #368]	; (800e068 <set_WUP_Pin+0x204>)
 800def8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800defa:	f003 0304 	and.w	r3, r3, #4
 800defe:	61fb      	str	r3, [r7, #28]
 800df00:	69fb      	ldr	r3, [r7, #28]
			Pin_Port = GPIOC;
 800df02:	4b5a      	ldr	r3, [pc, #360]	; (800e06c <set_WUP_Pin+0x208>)
 800df04:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_13;
 800df06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800df0a:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI15_10_IRQn;
 800df0c:	2328      	movs	r3, #40	; 0x28
 800df0e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800df12:	e03d      	b.n	800df90 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN3:
			__HAL_RCC_GPIOE_CLK_ENABLE();
 800df14:	4a54      	ldr	r2, [pc, #336]	; (800e068 <set_WUP_Pin+0x204>)
 800df16:	4b54      	ldr	r3, [pc, #336]	; (800e068 <set_WUP_Pin+0x204>)
 800df18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800df1a:	f043 0310 	orr.w	r3, r3, #16
 800df1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800df20:	4b51      	ldr	r3, [pc, #324]	; (800e068 <set_WUP_Pin+0x204>)
 800df22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800df24:	f003 0310 	and.w	r3, r3, #16
 800df28:	61bb      	str	r3, [r7, #24]
 800df2a:	69bb      	ldr	r3, [r7, #24]
			Pin_Port = GPIOE;
 800df2c:	4b50      	ldr	r3, [pc, #320]	; (800e070 <set_WUP_Pin+0x20c>)
 800df2e:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_6;
 800df30:	2340      	movs	r3, #64	; 0x40
 800df32:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI9_5_IRQn;
 800df34:	2317      	movs	r3, #23
 800df36:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800df3a:	e029      	b.n	800df90 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN4:
			__HAL_RCC_GPIOA_CLK_ENABLE();
 800df3c:	4a4a      	ldr	r2, [pc, #296]	; (800e068 <set_WUP_Pin+0x204>)
 800df3e:	4b4a      	ldr	r3, [pc, #296]	; (800e068 <set_WUP_Pin+0x204>)
 800df40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800df42:	f043 0301 	orr.w	r3, r3, #1
 800df46:	64d3      	str	r3, [r2, #76]	; 0x4c
 800df48:	4b47      	ldr	r3, [pc, #284]	; (800e068 <set_WUP_Pin+0x204>)
 800df4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800df4c:	f003 0301 	and.w	r3, r3, #1
 800df50:	617b      	str	r3, [r7, #20]
 800df52:	697b      	ldr	r3, [r7, #20]
			GPIO_InitStruct.Pin = GPIO_PIN_2;
 800df54:	2304      	movs	r3, #4
 800df56:	627b      	str	r3, [r7, #36]	; 0x24
			Pin_Port = GPIOA;
 800df58:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800df5c:	63fb      	str	r3, [r7, #60]	; 0x3c
			WUP_IRQn = EXTI2_IRQn;
 800df5e:	2308      	movs	r3, #8
 800df60:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800df64:	e014      	b.n	800df90 <set_WUP_Pin+0x12c>
		case PWR_WAKEUP_PIN5:
			__HAL_RCC_GPIOC_CLK_ENABLE();
 800df66:	4a40      	ldr	r2, [pc, #256]	; (800e068 <set_WUP_Pin+0x204>)
 800df68:	4b3f      	ldr	r3, [pc, #252]	; (800e068 <set_WUP_Pin+0x204>)
 800df6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800df6c:	f043 0304 	orr.w	r3, r3, #4
 800df70:	64d3      	str	r3, [r2, #76]	; 0x4c
 800df72:	4b3d      	ldr	r3, [pc, #244]	; (800e068 <set_WUP_Pin+0x204>)
 800df74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800df76:	f003 0304 	and.w	r3, r3, #4
 800df7a:	613b      	str	r3, [r7, #16]
 800df7c:	693b      	ldr	r3, [r7, #16]
			Pin_Port = GPIOC;
 800df7e:	4b3b      	ldr	r3, [pc, #236]	; (800e06c <set_WUP_Pin+0x208>)
 800df80:	63fb      	str	r3, [r7, #60]	; 0x3c
			GPIO_InitStruct.Pin = GPIO_PIN_5;
 800df82:	2320      	movs	r3, #32
 800df84:	627b      	str	r3, [r7, #36]	; 0x24
			WUP_IRQn = EXTI9_5_IRQn;
 800df86:	2317      	movs	r3, #23
 800df88:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			break;
 800df8c:	e000      	b.n	800df90 <set_WUP_Pin+0x12c>
		default:
			break;
 800df8e:	bf00      	nop
	}
	//configure pin for exti map


	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800df90:	4b38      	ldr	r3, [pc, #224]	; (800e074 <set_WUP_Pin+0x210>)
 800df92:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800df94:	2302      	movs	r3, #2
 800df96:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800df98:	2302      	movs	r3, #2
 800df9a:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(Pin_Port,&GPIO_InitStruct);
 800df9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800dfa0:	4619      	mov	r1, r3
 800dfa2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800dfa4:	f7f4 f852 	bl	800204c <HAL_GPIO_Init>
	//set NVIC interrupt
    HAL_NVIC_SetPriority(WUP_IRQn, 0x0F, 0);
 800dfa8:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800dfac:	2200      	movs	r2, #0
 800dfae:	210f      	movs	r1, #15
 800dfb0:	4618      	mov	r0, r3
 800dfb2:	f7f3 fc9e 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(WUP_IRQn);
 800dfb6:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800dfba:	4618      	mov	r0, r3
 800dfbc:	f7f3 fcb5 	bl	800192a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_ClearPendingIRQ(WUP_IRQn);
 800dfc0:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	f7f3 fcde 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
    //enable wup in PWR register
    __HAL_RCC_PWR_CLK_ENABLE();
 800dfca:	4a27      	ldr	r2, [pc, #156]	; (800e068 <set_WUP_Pin+0x204>)
 800dfcc:	4b26      	ldr	r3, [pc, #152]	; (800e068 <set_WUP_Pin+0x204>)
 800dfce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dfd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dfd4:	6593      	str	r3, [r2, #88]	; 0x58
 800dfd6:	4b24      	ldr	r3, [pc, #144]	; (800e068 <set_WUP_Pin+0x204>)
 800dfd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dfda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dfde:	60fb      	str	r3, [r7, #12]
 800dfe0:	68fb      	ldr	r3, [r7, #12]
    if(mode == MODE_WUP)
 800dfe2:	78fb      	ldrb	r3, [r7, #3]
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d10f      	bne.n	800e008 <set_WUP_Pin+0x1a4>
    {
    	__HAL_RCC_PWR_CLK_ENABLE();
 800dfe8:	4a1f      	ldr	r2, [pc, #124]	; (800e068 <set_WUP_Pin+0x204>)
 800dfea:	4b1f      	ldr	r3, [pc, #124]	; (800e068 <set_WUP_Pin+0x204>)
 800dfec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dfee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dff2:	6593      	str	r3, [r2, #88]	; 0x58
 800dff4:	4b1c      	ldr	r3, [pc, #112]	; (800e068 <set_WUP_Pin+0x204>)
 800dff6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800dff8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800dffc:	60bb      	str	r3, [r7, #8]
 800dffe:	68bb      	ldr	r3, [r7, #8]
    	HAL_PWR_EnableWakeUpPin(Pin);
 800e000:	6878      	ldr	r0, [r7, #4]
 800e002:	f7f5 f9ab 	bl	800335c <HAL_PWR_EnableWakeUpPin>
 800e006:	e005      	b.n	800e014 <set_WUP_Pin+0x1b0>
    	//clear unwanted interrupts

    }else if (mode == MODE_EXTI)
 800e008:	78fb      	ldrb	r3, [r7, #3]
 800e00a:	2b01      	cmp	r3, #1
 800e00c:	d102      	bne.n	800e014 <set_WUP_Pin+0x1b0>
    {
    	HAL_PWR_DisableWakeUpPin(Pin);
 800e00e:	6878      	ldr	r0, [r7, #4]
 800e010:	f7f5 f9c4 	bl	800339c <HAL_PWR_DisableWakeUpPin>
    }
   	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF1);
 800e014:	4b18      	ldr	r3, [pc, #96]	; (800e078 <set_WUP_Pin+0x214>)
 800e016:	2201      	movs	r2, #1
 800e018:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF2);
 800e01a:	4b17      	ldr	r3, [pc, #92]	; (800e078 <set_WUP_Pin+0x214>)
 800e01c:	2202      	movs	r2, #2
 800e01e:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF3);
 800e020:	4b15      	ldr	r3, [pc, #84]	; (800e078 <set_WUP_Pin+0x214>)
 800e022:	2204      	movs	r2, #4
 800e024:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF4);
 800e026:	4b14      	ldr	r3, [pc, #80]	; (800e078 <set_WUP_Pin+0x214>)
 800e028:	2208      	movs	r2, #8
 800e02a:	619a      	str	r2, [r3, #24]
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF5);
 800e02c:	4b12      	ldr	r3, [pc, #72]	; (800e078 <set_WUP_Pin+0x214>)
 800e02e:	2210      	movs	r2, #16
 800e030:	619a      	str	r2, [r3, #24]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_5);
 800e032:	4b12      	ldr	r3, [pc, #72]	; (800e07c <set_WUP_Pin+0x218>)
 800e034:	4a12      	ldr	r2, [pc, #72]	; (800e080 <set_WUP_Pin+0x21c>)
 800e036:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_13);
 800e038:	4b10      	ldr	r3, [pc, #64]	; (800e07c <set_WUP_Pin+0x218>)
 800e03a:	4a12      	ldr	r2, [pc, #72]	; (800e084 <set_WUP_Pin+0x220>)
 800e03c:	615a      	str	r2, [r3, #20]
    __HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_0);
 800e03e:	4b0f      	ldr	r3, [pc, #60]	; (800e07c <set_WUP_Pin+0x218>)
 800e040:	f04f 52b0 	mov.w	r2, #369098752	; 0x16000000
 800e044:	615a      	str	r2, [r3, #20]
   	__HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_2);
 800e046:	4b0d      	ldr	r3, [pc, #52]	; (800e07c <set_WUP_Pin+0x218>)
 800e048:	4a0f      	ldr	r2, [pc, #60]	; (800e088 <set_WUP_Pin+0x224>)
 800e04a:	615a      	str	r2, [r3, #20]
   	__HAL_GPIO_EXTI_CLEAR_IT(EXTI_LINE_6);
 800e04c:	4b0b      	ldr	r3, [pc, #44]	; (800e07c <set_WUP_Pin+0x218>)
 800e04e:	4a0f      	ldr	r2, [pc, #60]	; (800e08c <set_WUP_Pin+0x228>)
 800e050:	615a      	str	r2, [r3, #20]
	__HAL_RCC_PWR_CLK_DISABLE();
 800e052:	4a05      	ldr	r2, [pc, #20]	; (800e068 <set_WUP_Pin+0x204>)
 800e054:	4b04      	ldr	r3, [pc, #16]	; (800e068 <set_WUP_Pin+0x204>)
 800e056:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e058:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e05c:	6593      	str	r3, [r2, #88]	; 0x58
}
 800e05e:	bf00      	nop
 800e060:	3740      	adds	r7, #64	; 0x40
 800e062:	46bd      	mov	sp, r7
 800e064:	bd80      	pop	{r7, pc}
 800e066:	bf00      	nop
 800e068:	40021000 	.word	0x40021000
 800e06c:	48000800 	.word	0x48000800
 800e070:	48001000 	.word	0x48001000
 800e074:	10110000 	.word	0x10110000
 800e078:	40007000 	.word	0x40007000
 800e07c:	40010400 	.word	0x40010400
 800e080:	16000005 	.word	0x16000005
 800e084:	1600000d 	.word	0x1600000d
 800e088:	16000002 	.word	0x16000002
 800e08c:	16000006 	.word	0x16000006

0800e090 <__io_putchar>:

PUTCHAR_PROTOTYPE
{
 800e090:	b580      	push	{r7, lr}
 800e092:	b082      	sub	sp, #8
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,(uint8_t*) &ch,1,0xFFFF);
 800e098:	1d39      	adds	r1, r7, #4
 800e09a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e09e:	2201      	movs	r2, #1
 800e0a0:	4803      	ldr	r0, [pc, #12]	; (800e0b0 <__io_putchar+0x20>)
 800e0a2:	f7f9 fcad 	bl	8007a00 <HAL_UART_Transmit>
	return ch;
 800e0a6:	687b      	ldr	r3, [r7, #4]
}
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	3708      	adds	r7, #8
 800e0ac:	46bd      	mov	sp, r7
 800e0ae:	bd80      	pop	{r7, pc}
 800e0b0:	20003a68 	.word	0x20003a68

0800e0b4 <GPIO_Set_Pin_LP>:

void GPIO_Set_Pin_LP(void)
{
 800e0b4:	b580      	push	{r7, lr}
 800e0b6:	b08a      	sub	sp, #40	; 0x28
 800e0b8:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e0ba:	f107 0314 	add.w	r3, r7, #20
 800e0be:	2200      	movs	r2, #0
 800e0c0:	601a      	str	r2, [r3, #0]
 800e0c2:	605a      	str	r2, [r3, #4]
 800e0c4:	609a      	str	r2, [r3, #8]
 800e0c6:	60da      	str	r2, [r3, #12]
 800e0c8:	611a      	str	r2, [r3, #16]
	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 800e0ca:	4a3e      	ldr	r2, [pc, #248]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e0cc:	4b3d      	ldr	r3, [pc, #244]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e0ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e0d0:	f043 0304 	orr.w	r3, r3, #4
 800e0d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e0d6:	4b3b      	ldr	r3, [pc, #236]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e0d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e0da:	f003 0304 	and.w	r3, r3, #4
 800e0de:	613b      	str	r3, [r7, #16]
 800e0e0:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 800e0e2:	4a38      	ldr	r2, [pc, #224]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e0e4:	4b37      	ldr	r3, [pc, #220]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e0e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e0e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e0ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e0ee:	4b35      	ldr	r3, [pc, #212]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e0f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e0f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e0f6:	60fb      	str	r3, [r7, #12]
 800e0f8:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 800e0fa:	4a32      	ldr	r2, [pc, #200]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e0fc:	4b31      	ldr	r3, [pc, #196]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e0fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e100:	f043 0301 	orr.w	r3, r3, #1
 800e104:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e106:	4b2f      	ldr	r3, [pc, #188]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e108:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e10a:	f003 0301 	and.w	r3, r3, #1
 800e10e:	60bb      	str	r3, [r7, #8]
 800e110:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800e112:	4a2c      	ldr	r2, [pc, #176]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e114:	4b2b      	ldr	r3, [pc, #172]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e116:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e118:	f043 0302 	orr.w	r3, r3, #2
 800e11c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e11e:	4b29      	ldr	r3, [pc, #164]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e122:	f003 0302 	and.w	r3, r3, #2
 800e126:	607b      	str	r3, [r7, #4]
 800e128:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 800e12a:	4a26      	ldr	r2, [pc, #152]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e12c:	4b25      	ldr	r3, [pc, #148]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e12e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e130:	f043 0308 	orr.w	r3, r3, #8
 800e134:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e136:	4b23      	ldr	r3, [pc, #140]	; (800e1c4 <GPIO_Set_Pin_LP+0x110>)
 800e138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e13a:	f003 0308 	and.w	r3, r3, #8
 800e13e:	603b      	str	r3, [r7, #0]
 800e140:	683b      	ldr	r3, [r7, #0]
	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800e142:	2200      	movs	r2, #0
 800e144:	2120      	movs	r1, #32
 800e146:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e14a:	f7f4 fa19 	bl	8002580 <HAL_GPIO_WritePin>
	  /*Configure GPIO pins : PC13 PC0 PC1 PC2
	                           PC3 PC4 PC5 PC6
	                           PC7 PC8 PC9 PC10
	                           PC11 PC12 */
	  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 800e14e:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800e152:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
	                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
	                          |GPIO_PIN_11|GPIO_PIN_12;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e154:	2303      	movs	r3, #3
 800e156:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e158:	2300      	movs	r3, #0
 800e15a:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e15c:	f107 0314 	add.w	r3, r7, #20
 800e160:	4619      	mov	r1, r3
 800e162:	4819      	ldr	r0, [pc, #100]	; (800e1c8 <GPIO_Set_Pin_LP+0x114>)
 800e164:	f7f3 ff72 	bl	800204c <HAL_GPIO_Init>

	  /*Configure GPIO pins : PA0 PA1 PA4 PA6
	                           PA7 PA9 PA10 PA11
	                           PA12 PA15 */
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 800e168:	f649 63d3 	movw	r3, #40659	; 0x9ed3
 800e16c:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
	                          |GPIO_PIN_12|GPIO_PIN_15;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e16e:	2303      	movs	r3, #3
 800e170:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e172:	2300      	movs	r3, #0
 800e174:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e176:	f107 0314 	add.w	r3, r7, #20
 800e17a:	4619      	mov	r1, r3
 800e17c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e180:	f7f3 ff64 	bl	800204c <HAL_GPIO_Init>

	  /*Configure GPIO pin : LD2_Pin */
	  GPIO_InitStruct.Pin = LD2_Pin;
 800e184:	2320      	movs	r3, #32
 800e186:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e188:	2301      	movs	r3, #1
 800e18a:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e18c:	2300      	movs	r3, #0
 800e18e:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e190:	2300      	movs	r3, #0
 800e192:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800e194:	f107 0314 	add.w	r3, r7, #20
 800e198:	4619      	mov	r1, r3
 800e19a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e19e:	f7f3 ff55 	bl	800204c <HAL_GPIO_Init>

	  /*Configure GPIO pins : PB0 PB1 PB2 PB10
	                           PB11 PB12 PB13 PB14
	                           PB15 PB3 PB4 PB5
	                           PB6 PB7 PB8 PB9 */
	  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800e1a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e1a6:	617b      	str	r3, [r7, #20]
	                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
	                          |GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
	                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
	  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800e1a8:	2303      	movs	r3, #3
 800e1aa:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e1ac:	2300      	movs	r3, #0
 800e1ae:	61fb      	str	r3, [r7, #28]
	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e1b0:	f107 0314 	add.w	r3, r7, #20
 800e1b4:	4619      	mov	r1, r3
 800e1b6:	4805      	ldr	r0, [pc, #20]	; (800e1cc <GPIO_Set_Pin_LP+0x118>)
 800e1b8:	f7f3 ff48 	bl	800204c <HAL_GPIO_Init>

}
 800e1bc:	bf00      	nop
 800e1be:	3728      	adds	r7, #40	; 0x28
 800e1c0:	46bd      	mov	sp, r7
 800e1c2:	bd80      	pop	{r7, pc}
 800e1c4:	40021000 	.word	0x40021000
 800e1c8:	48000800 	.word	0x48000800
 800e1cc:	48000400 	.word	0x48000400

0800e1d0 <Get_Current_Address_Pointer>:
/*
 * @brief: Function code for returning Flash Chip address from storage
 *
 */
uint8_t Get_Current_Address_Pointer(uint8_t chip,uint8_t* address_Array)
{
 800e1d0:	b480      	push	{r7}
 800e1d2:	b087      	sub	sp, #28
 800e1d4:	af00      	add	r7, sp, #0
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	6039      	str	r1, [r7, #0]
 800e1da:	71fb      	strb	r3, [r7, #7]


	if(chip < 4 && chip > 0)
 800e1dc:	79fb      	ldrb	r3, [r7, #7]
 800e1de:	2b03      	cmp	r3, #3
 800e1e0:	d831      	bhi.n	800e246 <Get_Current_Address_Pointer+0x76>
 800e1e2:	79fb      	ldrb	r3, [r7, #7]
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d02e      	beq.n	800e246 <Get_Current_Address_Pointer+0x76>
	{
		__HAL_RCC_PWR_CLK_ENABLE();
 800e1e8:	4a1a      	ldr	r2, [pc, #104]	; (800e254 <Get_Current_Address_Pointer+0x84>)
 800e1ea:	4b1a      	ldr	r3, [pc, #104]	; (800e254 <Get_Current_Address_Pointer+0x84>)
 800e1ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e1ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e1f2:	6593      	str	r3, [r2, #88]	; 0x58
 800e1f4:	4b17      	ldr	r3, [pc, #92]	; (800e254 <Get_Current_Address_Pointer+0x84>)
 800e1f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e1f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e1fc:	60bb      	str	r3, [r7, #8]
 800e1fe:	68bb      	ldr	r3, [r7, #8]
		//create pointer to register
		uint32_t* address = (uint32_t*)(&RTC->BKP2R) + (chip -1); //
 800e200:	79fb      	ldrb	r3, [r7, #7]
 800e202:	009a      	lsls	r2, r3, #2
 800e204:	4b14      	ldr	r3, [pc, #80]	; (800e258 <Get_Current_Address_Pointer+0x88>)
 800e206:	4413      	add	r3, r2
 800e208:	613b      	str	r3, [r7, #16]
		uint32_t temp = *address;
 800e20a:	693b      	ldr	r3, [r7, #16]
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	60fb      	str	r3, [r7, #12]
		//break up 24 bit number into 3 x 8 bit integer array
		for (int i = 0; i < 3; ++i)
 800e210:	2300      	movs	r3, #0
 800e212:	617b      	str	r3, [r7, #20]
 800e214:	e00c      	b.n	800e230 <Get_Current_Address_Pointer+0x60>
		{
			address_Array[i] = (temp>>(i*8))&0xFF;
 800e216:	697b      	ldr	r3, [r7, #20]
 800e218:	683a      	ldr	r2, [r7, #0]
 800e21a:	4413      	add	r3, r2
 800e21c:	697a      	ldr	r2, [r7, #20]
 800e21e:	00d2      	lsls	r2, r2, #3
 800e220:	68f9      	ldr	r1, [r7, #12]
 800e222:	fa21 f202 	lsr.w	r2, r1, r2
 800e226:	b2d2      	uxtb	r2, r2
 800e228:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 3; ++i)
 800e22a:	697b      	ldr	r3, [r7, #20]
 800e22c:	3301      	adds	r3, #1
 800e22e:	617b      	str	r3, [r7, #20]
 800e230:	697b      	ldr	r3, [r7, #20]
 800e232:	2b02      	cmp	r3, #2
 800e234:	ddef      	ble.n	800e216 <Get_Current_Address_Pointer+0x46>
		}
		__HAL_RCC_PWR_CLK_DISABLE();
 800e236:	4a07      	ldr	r2, [pc, #28]	; (800e254 <Get_Current_Address_Pointer+0x84>)
 800e238:	4b06      	ldr	r3, [pc, #24]	; (800e254 <Get_Current_Address_Pointer+0x84>)
 800e23a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e23c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e240:	6593      	str	r3, [r2, #88]	; 0x58
		return 1;
 800e242:	2301      	movs	r3, #1
 800e244:	e000      	b.n	800e248 <Get_Current_Address_Pointer+0x78>
	}
	//chip value out of range
	return 0;
 800e246:	2300      	movs	r3, #0
}
 800e248:	4618      	mov	r0, r3
 800e24a:	371c      	adds	r7, #28
 800e24c:	46bd      	mov	sp, r7
 800e24e:	bc80      	pop	{r7}
 800e250:	4770      	bx	lr
 800e252:	bf00      	nop
 800e254:	40021000 	.word	0x40021000
 800e258:	40002854 	.word	0x40002854

0800e25c <Set_Current_Address_Pointer>:
/*
 * @brief: Function code for storing Flash Chip address
 *
 */
uint8_t Set_Current_Address_Pointer(uint8_t chip,uint8_t* address_Array)
{
 800e25c:	b480      	push	{r7}
 800e25e:	b087      	sub	sp, #28
 800e260:	af00      	add	r7, sp, #0
 800e262:	4603      	mov	r3, r0
 800e264:	6039      	str	r1, [r7, #0]
 800e266:	71fb      	strb	r3, [r7, #7]
	if(chip <= 4 && chip > 0)
 800e268:	79fb      	ldrb	r3, [r7, #7]
 800e26a:	2b04      	cmp	r3, #4
 800e26c:	d836      	bhi.n	800e2dc <Set_Current_Address_Pointer+0x80>
 800e26e:	79fb      	ldrb	r3, [r7, #7]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d033      	beq.n	800e2dc <Set_Current_Address_Pointer+0x80>
		{
			__HAL_RCC_PWR_CLK_ENABLE();
 800e274:	4a1c      	ldr	r2, [pc, #112]	; (800e2e8 <Set_Current_Address_Pointer+0x8c>)
 800e276:	4b1c      	ldr	r3, [pc, #112]	; (800e2e8 <Set_Current_Address_Pointer+0x8c>)
 800e278:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e27a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e27e:	6593      	str	r3, [r2, #88]	; 0x58
 800e280:	4b19      	ldr	r3, [pc, #100]	; (800e2e8 <Set_Current_Address_Pointer+0x8c>)
 800e282:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e284:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e288:	60bb      	str	r3, [r7, #8]
 800e28a:	68bb      	ldr	r3, [r7, #8]
			//create pointer to register
			uint32_t* address = (uint32_t*)(&RTC->BKP2R) + (chip -1); //
 800e28c:	79fb      	ldrb	r3, [r7, #7]
 800e28e:	009a      	lsls	r2, r3, #2
 800e290:	4b16      	ldr	r3, [pc, #88]	; (800e2ec <Set_Current_Address_Pointer+0x90>)
 800e292:	4413      	add	r3, r2
 800e294:	60fb      	str	r3, [r7, #12]
			uint32_t temp = 0;
 800e296:	2300      	movs	r3, #0
 800e298:	617b      	str	r3, [r7, #20]
			//break up 24 bit number into 3 x 8 bit integer array
			for (int i = 0; i < 3; ++i)
 800e29a:	2300      	movs	r3, #0
 800e29c:	613b      	str	r3, [r7, #16]
 800e29e:	e00f      	b.n	800e2c0 <Set_Current_Address_Pointer+0x64>
			{
				temp |= address_Array[i] <<(8*i);
 800e2a0:	693b      	ldr	r3, [r7, #16]
 800e2a2:	683a      	ldr	r2, [r7, #0]
 800e2a4:	4413      	add	r3, r2
 800e2a6:	781b      	ldrb	r3, [r3, #0]
 800e2a8:	461a      	mov	r2, r3
 800e2aa:	693b      	ldr	r3, [r7, #16]
 800e2ac:	00db      	lsls	r3, r3, #3
 800e2ae:	fa02 f303 	lsl.w	r3, r2, r3
 800e2b2:	461a      	mov	r2, r3
 800e2b4:	697b      	ldr	r3, [r7, #20]
 800e2b6:	4313      	orrs	r3, r2
 800e2b8:	617b      	str	r3, [r7, #20]
			for (int i = 0; i < 3; ++i)
 800e2ba:	693b      	ldr	r3, [r7, #16]
 800e2bc:	3301      	adds	r3, #1
 800e2be:	613b      	str	r3, [r7, #16]
 800e2c0:	693b      	ldr	r3, [r7, #16]
 800e2c2:	2b02      	cmp	r3, #2
 800e2c4:	ddec      	ble.n	800e2a0 <Set_Current_Address_Pointer+0x44>
			}
			*address = temp;
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	697a      	ldr	r2, [r7, #20]
 800e2ca:	601a      	str	r2, [r3, #0]
			__HAL_RCC_PWR_CLK_DISABLE();
 800e2cc:	4a06      	ldr	r2, [pc, #24]	; (800e2e8 <Set_Current_Address_Pointer+0x8c>)
 800e2ce:	4b06      	ldr	r3, [pc, #24]	; (800e2e8 <Set_Current_Address_Pointer+0x8c>)
 800e2d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e2d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e2d6:	6593      	str	r3, [r2, #88]	; 0x58
			return 1;
 800e2d8:	2301      	movs	r3, #1
 800e2da:	e000      	b.n	800e2de <Set_Current_Address_Pointer+0x82>
		}
		//chip value out of range
		return 0;
 800e2dc:	2300      	movs	r3, #0
}
 800e2de:	4618      	mov	r0, r3
 800e2e0:	371c      	adds	r7, #28
 800e2e2:	46bd      	mov	sp, r7
 800e2e4:	bc80      	pop	{r7}
 800e2e6:	4770      	bx	lr
 800e2e8:	40021000 	.word	0x40021000
 800e2ec:	40002854 	.word	0x40002854

0800e2f0 <Get_Active_Chip>:
/*
 * @brief: Code for retrieving active chip from back up registers
 *
 */
uint8_t Get_Active_Chip(void)
{
 800e2f0:	b480      	push	{r7}
 800e2f2:	b083      	sub	sp, #12
 800e2f4:	af00      	add	r7, sp, #0
	__HAL_RCC_PWR_CLK_ENABLE();
 800e2f6:	4a0e      	ldr	r2, [pc, #56]	; (800e330 <Get_Active_Chip+0x40>)
 800e2f8:	4b0d      	ldr	r3, [pc, #52]	; (800e330 <Get_Active_Chip+0x40>)
 800e2fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e2fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e300:	6593      	str	r3, [r2, #88]	; 0x58
 800e302:	4b0b      	ldr	r3, [pc, #44]	; (800e330 <Get_Active_Chip+0x40>)
 800e304:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e30a:	603b      	str	r3, [r7, #0]
 800e30c:	683b      	ldr	r3, [r7, #0]
	uint8_t chip = ((RTC->BKP1R)&0xFF00)>>8;
 800e30e:	4b09      	ldr	r3, [pc, #36]	; (800e334 <Get_Active_Chip+0x44>)
 800e310:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e312:	0a1b      	lsrs	r3, r3, #8
 800e314:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_DISABLE();
 800e316:	4a06      	ldr	r2, [pc, #24]	; (800e330 <Get_Active_Chip+0x40>)
 800e318:	4b05      	ldr	r3, [pc, #20]	; (800e330 <Get_Active_Chip+0x40>)
 800e31a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e31c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e320:	6593      	str	r3, [r2, #88]	; 0x58
	return chip;
 800e322:	79fb      	ldrb	r3, [r7, #7]
}
 800e324:	4618      	mov	r0, r3
 800e326:	370c      	adds	r7, #12
 800e328:	46bd      	mov	sp, r7
 800e32a:	bc80      	pop	{r7}
 800e32c:	4770      	bx	lr
 800e32e:	bf00      	nop
 800e330:	40021000 	.word	0x40021000
 800e334:	40002800 	.word	0x40002800

0800e338 <Set_Active_Chip>:

void Set_Active_Chip(uint8_t chipnumber)
{
 800e338:	b480      	push	{r7}
 800e33a:	b085      	sub	sp, #20
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	4603      	mov	r3, r0
 800e340:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_ENABLE();
 800e342:	4a12      	ldr	r2, [pc, #72]	; (800e38c <Set_Active_Chip+0x54>)
 800e344:	4b11      	ldr	r3, [pc, #68]	; (800e38c <Set_Active_Chip+0x54>)
 800e346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e348:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e34c:	6593      	str	r3, [r2, #88]	; 0x58
 800e34e:	4b0f      	ldr	r3, [pc, #60]	; (800e38c <Set_Active_Chip+0x54>)
 800e350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e356:	60bb      	str	r3, [r7, #8]
 800e358:	68bb      	ldr	r3, [r7, #8]
	uint32_t val = (RTC->BKP1R)&0xFFFF00FF;
 800e35a:	4b0d      	ldr	r3, [pc, #52]	; (800e390 <Set_Active_Chip+0x58>)
 800e35c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e35e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e362:	60fb      	str	r3, [r7, #12]
	val |= (chipnumber<<8);
 800e364:	79fb      	ldrb	r3, [r7, #7]
 800e366:	021b      	lsls	r3, r3, #8
 800e368:	461a      	mov	r2, r3
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	4313      	orrs	r3, r2
 800e36e:	60fb      	str	r3, [r7, #12]
	RTC->BKP1R = val;
 800e370:	4a07      	ldr	r2, [pc, #28]	; (800e390 <Set_Active_Chip+0x58>)
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	6553      	str	r3, [r2, #84]	; 0x54
	__HAL_RCC_PWR_CLK_DISABLE();
 800e376:	4a05      	ldr	r2, [pc, #20]	; (800e38c <Set_Active_Chip+0x54>)
 800e378:	4b04      	ldr	r3, [pc, #16]	; (800e38c <Set_Active_Chip+0x54>)
 800e37a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e37c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e380:	6593      	str	r3, [r2, #88]	; 0x58
}
 800e382:	bf00      	nop
 800e384:	3714      	adds	r7, #20
 800e386:	46bd      	mov	sp, r7
 800e388:	bc80      	pop	{r7}
 800e38a:	4770      	bx	lr
 800e38c:	40021000 	.word	0x40021000
 800e390:	40002800 	.word	0x40002800

0800e394 <Get_Next_Active_Chip>:

uint8_t Get_Next_Active_Chip(void)
{
 800e394:	b480      	push	{r7}
 800e396:	b083      	sub	sp, #12
 800e398:	af00      	add	r7, sp, #0
	__HAL_RCC_PWR_CLK_ENABLE();
 800e39a:	4a0e      	ldr	r2, [pc, #56]	; (800e3d4 <Get_Next_Active_Chip+0x40>)
 800e39c:	4b0d      	ldr	r3, [pc, #52]	; (800e3d4 <Get_Next_Active_Chip+0x40>)
 800e39e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e3a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e3a4:	6593      	str	r3, [r2, #88]	; 0x58
 800e3a6:	4b0b      	ldr	r3, [pc, #44]	; (800e3d4 <Get_Next_Active_Chip+0x40>)
 800e3a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e3aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e3ae:	603b      	str	r3, [r7, #0]
 800e3b0:	683b      	ldr	r3, [r7, #0]
	uint8_t chip = ((RTC->BKP1R)&0xFF000000)>>24;
 800e3b2:	4b09      	ldr	r3, [pc, #36]	; (800e3d8 <Get_Next_Active_Chip+0x44>)
 800e3b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e3b6:	0e1b      	lsrs	r3, r3, #24
 800e3b8:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_DISABLE();
 800e3ba:	4a06      	ldr	r2, [pc, #24]	; (800e3d4 <Get_Next_Active_Chip+0x40>)
 800e3bc:	4b05      	ldr	r3, [pc, #20]	; (800e3d4 <Get_Next_Active_Chip+0x40>)
 800e3be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e3c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e3c4:	6593      	str	r3, [r2, #88]	; 0x58
	return chip;
 800e3c6:	79fb      	ldrb	r3, [r7, #7]
}
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	370c      	adds	r7, #12
 800e3cc:	46bd      	mov	sp, r7
 800e3ce:	bc80      	pop	{r7}
 800e3d0:	4770      	bx	lr
 800e3d2:	bf00      	nop
 800e3d4:	40021000 	.word	0x40021000
 800e3d8:	40002800 	.word	0x40002800

0800e3dc <Set_Next_Active_Chip>:

void Set_Next_Active_Chip(uint8_t chipnumber)
{
 800e3dc:	b480      	push	{r7}
 800e3de:	b085      	sub	sp, #20
 800e3e0:	af00      	add	r7, sp, #0
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	71fb      	strb	r3, [r7, #7]
	__HAL_RCC_PWR_CLK_ENABLE();
 800e3e6:	4a12      	ldr	r2, [pc, #72]	; (800e430 <Set_Next_Active_Chip+0x54>)
 800e3e8:	4b11      	ldr	r3, [pc, #68]	; (800e430 <Set_Next_Active_Chip+0x54>)
 800e3ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e3ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e3f0:	6593      	str	r3, [r2, #88]	; 0x58
 800e3f2:	4b0f      	ldr	r3, [pc, #60]	; (800e430 <Set_Next_Active_Chip+0x54>)
 800e3f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e3f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e3fa:	60bb      	str	r3, [r7, #8]
 800e3fc:	68bb      	ldr	r3, [r7, #8]
	uint32_t val = (RTC->BKP1R)&0x00FFFFFF;
 800e3fe:	4b0d      	ldr	r3, [pc, #52]	; (800e434 <Set_Next_Active_Chip+0x58>)
 800e400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e402:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800e406:	60fb      	str	r3, [r7, #12]
	val |= (chipnumber<<24);
 800e408:	79fb      	ldrb	r3, [r7, #7]
 800e40a:	061b      	lsls	r3, r3, #24
 800e40c:	461a      	mov	r2, r3
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	4313      	orrs	r3, r2
 800e412:	60fb      	str	r3, [r7, #12]
	RTC->BKP1R = val;
 800e414:	4a07      	ldr	r2, [pc, #28]	; (800e434 <Set_Next_Active_Chip+0x58>)
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	6553      	str	r3, [r2, #84]	; 0x54
	__HAL_RCC_PWR_CLK_DISABLE();
 800e41a:	4a05      	ldr	r2, [pc, #20]	; (800e430 <Set_Next_Active_Chip+0x54>)
 800e41c:	4b04      	ldr	r3, [pc, #16]	; (800e430 <Set_Next_Active_Chip+0x54>)
 800e41e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e420:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e424:	6593      	str	r3, [r2, #88]	; 0x58
}
 800e426:	bf00      	nop
 800e428:	3714      	adds	r7, #20
 800e42a:	46bd      	mov	sp, r7
 800e42c:	bc80      	pop	{r7}
 800e42e:	4770      	bx	lr
 800e430:	40021000 	.word	0x40021000
 800e434:	40002800 	.word	0x40002800

0800e438 <to_binary_format>:

uint8_t* to_binary_format(GPS_Data_t gps_data ,uint8_t ID)
{
 800e438:	b084      	sub	sp, #16
 800e43a:	b580      	push	{r7, lr}
 800e43c:	b082      	sub	sp, #8
 800e43e:	af00      	add	r7, sp, #0
 800e440:	f107 0e10 	add.w	lr, r7, #16
 800e444:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
		int16_t  s_halfword;
		unsigned char bytes[2];
	}halfword_converter;

	/*0. Byte 0: Packet ID*/
	*driftbuffer = ID;
 800e448:	4a38      	ldr	r2, [pc, #224]	; (800e52c <to_binary_format+0xf4>)
 800e44a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800e44e:	7013      	strb	r3, [r2, #0]
	/*1. Bytes 1 - 4:  Epoch Time*/
	byte_converter.num = gps_data.Etime;
 800e450:	693b      	ldr	r3, [r7, #16]
 800e452:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[1],(byte_converter).bytes,4);
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	4a35      	ldr	r2, [pc, #212]	; (800e52c <to_binary_format+0xf4>)
 800e458:	f8c2 3001 	str.w	r3, [r2, #1]

	/* Add coordinates bytes 1 - 5 = lat, bytes 6 - 10 = long*/
	byte_converter.a = gps_data.coordinates.lat;
 800e45c:	697b      	ldr	r3, [r7, #20]
 800e45e:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[5],byte_converter.bytes,4);
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	4a32      	ldr	r2, [pc, #200]	; (800e52c <to_binary_format+0xf4>)
 800e464:	f8c2 3005 	str.w	r3, [r2, #5]
	byte_converter.a = gps_data.coordinates.longi;
 800e468:	69bb      	ldr	r3, [r7, #24]
 800e46a:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[9],byte_converter.bytes,4);
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	4a2f      	ldr	r2, [pc, #188]	; (800e52c <to_binary_format+0xf4>)
 800e470:	f8c2 3009 	str.w	r3, [r2, #9]


	//convert HDOP,VDOP, PDOP to 2 bytes big endian
	driftbuffer[13] = gps_data.diag.HDOP.digit;
 800e474:	7fba      	ldrb	r2, [r7, #30]
 800e476:	4b2d      	ldr	r3, [pc, #180]	; (800e52c <to_binary_format+0xf4>)
 800e478:	735a      	strb	r2, [r3, #13]
	driftbuffer[14] = gps_data.diag.HDOP.precision;
 800e47a:	7ffa      	ldrb	r2, [r7, #31]
 800e47c:	4b2b      	ldr	r3, [pc, #172]	; (800e52c <to_binary_format+0xf4>)
 800e47e:	739a      	strb	r2, [r3, #14]
	driftbuffer[15] = gps_data.diag.VDOP.digit;
 800e480:	f897 2020 	ldrb.w	r2, [r7, #32]
 800e484:	4b29      	ldr	r3, [pc, #164]	; (800e52c <to_binary_format+0xf4>)
 800e486:	73da      	strb	r2, [r3, #15]
	driftbuffer[16] = gps_data.diag.VDOP.precision;
 800e488:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800e48c:	4b27      	ldr	r3, [pc, #156]	; (800e52c <to_binary_format+0xf4>)
 800e48e:	741a      	strb	r2, [r3, #16]
	driftbuffer[17] = gps_data.diag.PDOP.digit;
 800e490:	7f3a      	ldrb	r2, [r7, #28]
 800e492:	4b26      	ldr	r3, [pc, #152]	; (800e52c <to_binary_format+0xf4>)
 800e494:	745a      	strb	r2, [r3, #17]
	driftbuffer[18] = gps_data.diag.PDOP.precision;
 800e496:	7f7a      	ldrb	r2, [r7, #29]
 800e498:	4b24      	ldr	r3, [pc, #144]	; (800e52c <to_binary_format+0xf4>)
 800e49a:	749a      	strb	r2, [r3, #18]
	driftbuffer[19] = (gps_data.diag.num_sats);
 800e49c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800e4a0:	4b22      	ldr	r3, [pc, #136]	; (800e52c <to_binary_format+0xf4>)
 800e4a2:	74da      	strb	r2, [r3, #19]
	driftbuffer[19] = driftbuffer[19]<<2;
 800e4a4:	4b21      	ldr	r3, [pc, #132]	; (800e52c <to_binary_format+0xf4>)
 800e4a6:	7cdb      	ldrb	r3, [r3, #19]
 800e4a8:	009b      	lsls	r3, r3, #2
 800e4aa:	b2da      	uxtb	r2, r3
 800e4ac:	4b1f      	ldr	r3, [pc, #124]	; (800e52c <to_binary_format+0xf4>)
 800e4ae:	74da      	strb	r2, [r3, #19]
	driftbuffer[19] |= gps_data.diag.fix_type;
 800e4b0:	4b1e      	ldr	r3, [pc, #120]	; (800e52c <to_binary_format+0xf4>)
 800e4b2:	7cda      	ldrb	r2, [r3, #19]
 800e4b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e4b8:	4313      	orrs	r3, r2
 800e4ba:	b2da      	uxtb	r2, r3
 800e4bc:	4b1b      	ldr	r3, [pc, #108]	; (800e52c <to_binary_format+0xf4>)
 800e4be:	74da      	strb	r2, [r3, #19]

	//breakdown temperature into 4 unsigned bytes
	byte_converter.num = (uint32_t)gps_data.env_Temp;
 800e4c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4c2:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[20],byte_converter.bytes,sizeof(uint32_t));
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	4a19      	ldr	r2, [pc, #100]	; (800e52c <to_binary_format+0xf4>)
 800e4c8:	6153      	str	r3, [r2, #20]

	//break down pressure into 4 unsigned bytes
	byte_converter.num = gps_data.atm_Press;
 800e4ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4cc:	607b      	str	r3, [r7, #4]
	memcpy(&driftbuffer[24],byte_converter.bytes,sizeof(uint32_t));
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	4a16      	ldr	r2, [pc, #88]	; (800e52c <to_binary_format+0xf4>)
 800e4d2:	6193      	str	r3, [r2, #24]

	//shunt voltage
	halfword_converter.s_halfword = gps_data.shunt_v;
 800e4d4:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800e4d8:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[29],halfword_converter.bytes,sizeof(int16_t));
 800e4da:	883b      	ldrh	r3, [r7, #0]
 800e4dc:	4a13      	ldr	r2, [pc, #76]	; (800e52c <to_binary_format+0xf4>)
 800e4de:	f8a2 301d 	strh.w	r3, [r2, #29]

	//bus voltage
	halfword_converter.s_halfword = gps_data.bus_v;
 800e4e2:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 800e4e6:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[31],halfword_converter.bytes,sizeof(int16_t));
 800e4e8:	883b      	ldrh	r3, [r7, #0]
 800e4ea:	4a10      	ldr	r2, [pc, #64]	; (800e52c <to_binary_format+0xf4>)
 800e4ec:	f8a2 301f 	strh.w	r3, [r2, #31]

	//current
	halfword_converter.s_halfword = gps_data.current;
 800e4f0:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 800e4f4:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[33],halfword_converter.bytes,sizeof(int16_t));
 800e4f6:	883b      	ldrh	r3, [r7, #0]
 800e4f8:	4a0c      	ldr	r2, [pc, #48]	; (800e52c <to_binary_format+0xf4>)
 800e4fa:	f8a2 3021 	strh.w	r3, [r2, #33]	; 0x21

	//power
	halfword_converter.s_halfword = gps_data.power;
 800e4fe:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800e502:	803b      	strh	r3, [r7, #0]
	memcpy(&driftbuffer[35],halfword_converter.bytes,sizeof(int16_t));
 800e504:	883b      	ldrh	r3, [r7, #0]
 800e506:	4a09      	ldr	r2, [pc, #36]	; (800e52c <to_binary_format+0xf4>)
 800e508:	f8a2 3023 	strh.w	r3, [r2, #35]	; 0x23

	driftbuffer[get_driftBuffer_Size() -1] = 0xd; //end of packet character
 800e50c:	f000 f810 	bl	800e530 <get_driftBuffer_Size>
 800e510:	4603      	mov	r3, r0
 800e512:	3b01      	subs	r3, #1
 800e514:	4a05      	ldr	r2, [pc, #20]	; (800e52c <to_binary_format+0xf4>)
 800e516:	210d      	movs	r1, #13
 800e518:	54d1      	strb	r1, [r2, r3]

	//return a pointer the the array driftbuffer;
	return driftbuffer;
 800e51a:	4b04      	ldr	r3, [pc, #16]	; (800e52c <to_binary_format+0xf4>)
}
 800e51c:	4618      	mov	r0, r3
 800e51e:	3708      	adds	r7, #8
 800e520:	46bd      	mov	sp, r7
 800e522:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e526:	b004      	add	sp, #16
 800e528:	4770      	bx	lr
 800e52a:	bf00      	nop
 800e52c:	20000900 	.word	0x20000900

0800e530 <get_driftBuffer_Size>:

uint8_t  get_driftBuffer_Size(void)
{
 800e530:	b480      	push	{r7}
 800e532:	af00      	add	r7, sp, #0
	return DRIFTBUFFER_SIZE;
 800e534:	2326      	movs	r3, #38	; 0x26
}
 800e536:	4618      	mov	r0, r3
 800e538:	46bd      	mov	sp, r7
 800e53a:	bc80      	pop	{r7}
 800e53c:	4770      	bx	lr
	...

0800e540 <Routine_ASYNC_IRIDIUM_RX>:
/*
 * @brief: Routine for Ring Alert Detection on IRidium Ring Pin
 */

void Routine_ASYNC_IRIDIUM_RX(void)
{
 800e540:	b580      	push	{r7, lr}
 800e542:	b09a      	sub	sp, #104	; 0x68
 800e544:	af00      	add	r7, sp, #0
	printf("Incoming Message from Satellite: Receiving...");
 800e546:	480f      	ldr	r0, [pc, #60]	; (800e584 <Routine_ASYNC_IRIDIUM_RX+0x44>)
 800e548:	f002 faf0 	bl	8010b2c <printf>
	//intialise modem
	if(IR_Init_Module() == IR_OK)
 800e54c:	f7fd fe52 	bl	800c1f4 <IR_Init_Module>
 800e550:	4603      	mov	r3, r0
 800e552:	2b00      	cmp	r3, #0
 800e554:	d10f      	bne.n	800e576 <Routine_ASYNC_IRIDIUM_RX+0x36>
	{
		//recieve message
		uint8_t message[100] = {0};
 800e556:	463b      	mov	r3, r7
 800e558:	2264      	movs	r2, #100	; 0x64
 800e55a:	2100      	movs	r1, #0
 800e55c:	4618      	mov	r0, r3
 800e55e:	f002 f874 	bl	801064a <memset>
		uint16_t num_messages = 0;
 800e562:	2300      	movs	r3, #0
 800e564:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
		IR_recieve_String(message,100,&num_messages);
 800e568:	f107 0266 	add.w	r2, r7, #102	; 0x66
 800e56c:	463b      	mov	r3, r7
 800e56e:	2164      	movs	r1, #100	; 0x64
 800e570:	4618      	mov	r0, r3
 800e572:	f7fe f9bf 	bl	800c8f4 <IR_recieve_String>
	}
	printf("Message Received!\r\n");
 800e576:	4804      	ldr	r0, [pc, #16]	; (800e588 <Routine_ASYNC_IRIDIUM_RX+0x48>)
 800e578:	f002 fb50 	bl	8010c1c <puts>
}
 800e57c:	bf00      	nop
 800e57e:	3768      	adds	r7, #104	; 0x68
 800e580:	46bd      	mov	sp, r7
 800e582:	bd80      	pop	{r7, pc}
 800e584:	08019244 	.word	0x08019244
 800e588:	08019274 	.word	0x08019274

0800e58c <Routine_Async_IMUevent_Sample>:

/*
 * @brief: Routine for IMU event detection
 */
void Routine_Async_IMUevent_Sample(void)
{
 800e58c:	b580      	push	{r7, lr}
 800e58e:	af00      	add	r7, sp, #0

		 printf("IMU Event Detected while awake: Sampling...");
 800e590:	4803      	ldr	r0, [pc, #12]	; (800e5a0 <Routine_Async_IMUevent_Sample+0x14>)
 800e592:	f002 facb 	bl	8010b2c <printf>

		printf("Done\r\n");
 800e596:	4803      	ldr	r0, [pc, #12]	; (800e5a4 <Routine_Async_IMUevent_Sample+0x18>)
 800e598:	f002 fb40 	bl	8010c1c <puts>
		//ROUTINE END
}
 800e59c:	bf00      	nop
 800e59e:	bd80      	pop	{r7, pc}
 800e5a0:	08019288 	.word	0x08019288
 800e5a4:	080192b4 	.word	0x080192b4

0800e5a8 <POR_Handler>:
/*
 * @brief: Power On Reset Handler for BUOY (CASE: NRST Line Pulled low)
 */
void POR_Handler(void)
{
 800e5a8:	b580      	push	{r7, lr}
 800e5aa:	af00      	add	r7, sp, #0
	  //clear flags
	  __HAL_RCC_CLEAR_RESET_FLAGS();
 800e5ac:	4a14      	ldr	r2, [pc, #80]	; (800e600 <POR_Handler+0x58>)
 800e5ae:	4b14      	ldr	r3, [pc, #80]	; (800e600 <POR_Handler+0x58>)
 800e5b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e5b4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800e5b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  //clear the back up registers
	  HAL_PWR_EnableBkUpAccess();
 800e5bc:	f7f4 feb2 	bl	8003324 <HAL_PWR_EnableBkUpAccess>
	  __HAL_RCC_BACKUPRESET_FORCE();
 800e5c0:	4a0f      	ldr	r2, [pc, #60]	; (800e600 <POR_Handler+0x58>)
 800e5c2:	4b0f      	ldr	r3, [pc, #60]	; (800e600 <POR_Handler+0x58>)
 800e5c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e5c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e5cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	  __HAL_RCC_BACKUPRESET_RELEASE();
 800e5d0:	4a0b      	ldr	r2, [pc, #44]	; (800e600 <POR_Handler+0x58>)
 800e5d2:	4b0b      	ldr	r3, [pc, #44]	; (800e600 <POR_Handler+0x58>)
 800e5d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e5d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e5dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	  HAL_PWR_DisableBkUpAccess();
 800e5e0:	f7f4 feae 	bl	8003340 <HAL_PWR_DisableBkUpAccess>
	  SystemClock_Config();
 800e5e4:	f7ff fb6a 	bl	800dcbc <SystemClock_Config>
	  //deactivate and disable wake up timers
	  HAL_PWREx_DisableInternalWakeUpLine();
 800e5e8:	f7f4 ff74 	bl	80034d4 <HAL_PWREx_DisableInternalWakeUpLine>
	  /* Clear PWR wake up Flag */
	 __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 800e5ec:	4b05      	ldr	r3, [pc, #20]	; (800e604 <POR_Handler+0x5c>)
 800e5ee:	221f      	movs	r2, #31
 800e5f0:	619a      	str	r2, [r3, #24]
	 __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800e5f2:	4b04      	ldr	r3, [pc, #16]	; (800e604 <POR_Handler+0x5c>)
 800e5f4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e5f8:	619a      	str	r2, [r3, #24]
	  //reinitialise the clock
}
 800e5fa:	bf00      	nop
 800e5fc:	bd80      	pop	{r7, pc}
 800e5fe:	bf00      	nop
 800e600:	40021000 	.word	0x40021000
 800e604:	40007000 	.word	0x40007000

0800e608 <BOR_Handler>:
/*
 * @brief: Brown Out Reset Handler for BUOY (case Vbat < Vbrownoutthreshold)
 */
void BOR_Handler(void)
{
 800e608:	b580      	push	{r7, lr}
 800e60a:	b082      	sub	sp, #8
 800e60c:	af00      	add	r7, sp, #0
	  //clear flags
	  __HAL_RCC_CLEAR_RESET_FLAGS();
 800e60e:	4a11      	ldr	r2, [pc, #68]	; (800e654 <BOR_Handler+0x4c>)
 800e610:	4b10      	ldr	r3, [pc, #64]	; (800e654 <BOR_Handler+0x4c>)
 800e612:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e616:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800e61a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  // transmit log to PC

	  char* msg= "Warning! Device encountered a Brown Out. Exiting Program...\r\n";
 800e61e:	4b0e      	ldr	r3, [pc, #56]	; (800e658 <BOR_Handler+0x50>)
 800e620:	607b      	str	r3, [r7, #4]
	  HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),100);
 800e622:	6878      	ldr	r0, [r7, #4]
 800e624:	f7f1 fdde 	bl	80001e4 <strlen>
 800e628:	4603      	mov	r3, r0
 800e62a:	b29a      	uxth	r2, r3
 800e62c:	2364      	movs	r3, #100	; 0x64
 800e62e:	6879      	ldr	r1, [r7, #4]
 800e630:	480a      	ldr	r0, [pc, #40]	; (800e65c <BOR_Handler+0x54>)
 800e632:	f7f9 f9e5 	bl	8007a00 <HAL_UART_Transmit>
	  //perform system reset
	  POR_Handler();
 800e636:	f7ff ffb7 	bl	800e5a8 <POR_Handler>
	  HAL_NVIC_SystemReset();
 800e63a:	f7f3 f992 	bl	8001962 <HAL_NVIC_SystemReset>
	  /*
	   * Failure to perform system reset causes device to enter an infinite loop
	   */
	  while(1)
	  {
		  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800e63e:	2120      	movs	r1, #32
 800e640:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e644:	f7f3 ffb3 	bl	80025ae <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 800e648:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800e64c:	f7f2 fffa 	bl	8001644 <HAL_Delay>
		  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800e650:	e7f5      	b.n	800e63e <BOR_Handler+0x36>
 800e652:	bf00      	nop
 800e654:	40021000 	.word	0x40021000
 800e658:	080192bc 	.word	0x080192bc
 800e65c:	20003a68 	.word	0x20003a68

0800e660 <main>:
 **
 **===========================================================================
 **/

int main(void)
{
 800e660:	b580      	push	{r7, lr}
 800e662:	b084      	sub	sp, #16
 800e664:	af00      	add	r7, sp, #0
//======================== 1. SYSTEM INIT & CLOCK CONFIG ========================//

	HAL_Init();				//Init Flash prefetch, systick timer, NVIC and LL functions
 800e666:	f7f2 ff77 	bl	8001558 <HAL_Init>
	SystemClock_Config();	//configure clock
 800e66a:	f7ff fb27 	bl	800dcbc <SystemClock_Config>
	GPIO_Set_Pin_LP();		//Configure all unused GPIO pins to low Power mode
 800e66e:	f7ff fd21 	bl	800e0b4 <GPIO_Set_Pin_LP>
	Init_Debug();			// initialize debug peripherals
 800e672:	f7ff fab3 	bl	800dbdc <Init_Debug>

/*
 * When system powers on, check for any asynchronous resets that
 * may have occured. Use this area to add in any reset handling
 */
	if(__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == SET)
 800e676:	4b9b      	ldr	r3, [pc, #620]	; (800e8e4 <main+0x284>)
 800e678:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e67c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e680:	2b00      	cmp	r3, #0
 800e682:	d001      	beq.n	800e688 <main+0x28>
	{
	  BOR_Handler();
 800e684:	f7ff ffc0 	bl	800e608 <BOR_Handler>
	}
	uint8_t flag = __HAL_RCC_GET_PORRST_FLAG();
 800e688:	4b96      	ldr	r3, [pc, #600]	; (800e8e4 <main+0x284>)
 800e68a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e68e:	0e9b      	lsrs	r3, r3, #26
 800e690:	f003 0305 	and.w	r3, r3, #5
 800e694:	2b00      	cmp	r3, #0
 800e696:	d001      	beq.n	800e69c <main+0x3c>
 800e698:	2301      	movs	r3, #1
 800e69a:	e000      	b.n	800e69e <main+0x3e>
 800e69c:	2300      	movs	r3, #0
 800e69e:	73fb      	strb	r3, [r7, #15]
	if(flag  == SET)
 800e6a0:	7bfb      	ldrb	r3, [r7, #15]
 800e6a2:	2b01      	cmp	r3, #1
 800e6a4:	d104      	bne.n	800e6b0 <main+0x50>
	{
	  printf("Software Reset Detected. Initializing main program...\r\n");
 800e6a6:	4890      	ldr	r0, [pc, #576]	; (800e8e8 <main+0x288>)
 800e6a8:	f002 fab8 	bl	8010c1c <puts>
	  POR_Handler();
 800e6ac:	f7ff ff7c 	bl	800e5a8 <POR_Handler>
	   * If an interrupt occurred while the device was sleeping, check the
	   * flags to determine if this occurred
	   */

	  //check for interrupts on wake up pins during deep sleep
	  __HAL_RCC_PWR_CLK_ENABLE();
 800e6b0:	4a8c      	ldr	r2, [pc, #560]	; (800e8e4 <main+0x284>)
 800e6b2:	4b8c      	ldr	r3, [pc, #560]	; (800e8e4 <main+0x284>)
 800e6b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e6ba:	6593      	str	r3, [r2, #88]	; 0x58
 800e6bc:	4b89      	ldr	r3, [pc, #548]	; (800e8e4 <main+0x284>)
 800e6be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e6c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e6c4:	60bb      	str	r3, [r7, #8]
 800e6c6:	68bb      	ldr	r3, [r7, #8]
	  if(__HAL_PWR_GET_FLAG(IMU_EVENT_WAKE_FLAG)|| __HAL_PWR_GET_FLAG(IRIDIUM_RING_WAKE_FLAG))
 800e6c8:	4b88      	ldr	r3, [pc, #544]	; (800e8ec <main+0x28c>)
 800e6ca:	691b      	ldr	r3, [r3, #16]
 800e6cc:	f003 0310 	and.w	r3, r3, #16
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d105      	bne.n	800e6e0 <main+0x80>
 800e6d4:	4b85      	ldr	r3, [pc, #532]	; (800e8ec <main+0x28c>)
 800e6d6:	691b      	ldr	r3, [r3, #16]
 800e6d8:	f003 0302 	and.w	r3, r3, #2
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d035      	beq.n	800e74c <main+0xec>
	  {
		  Current_State = __GET_PREV_STATE();			//get previous state from back up reg
 800e6e0:	4b83      	ldr	r3, [pc, #524]	; (800e8f0 <main+0x290>)
 800e6e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e6e4:	b2da      	uxtb	r2, r3
 800e6e6:	4b83      	ldr	r3, [pc, #524]	; (800e8f4 <main+0x294>)
 800e6e8:	701a      	strb	r2, [r3, #0]
		  if(__HAL_PWR_GET_FLAG(IMU_EVENT_WAKE_FLAG))
 800e6ea:	4b80      	ldr	r3, [pc, #512]	; (800e8ec <main+0x28c>)
 800e6ec:	691b      	ldr	r3, [r3, #16]
 800e6ee:	f003 0310 	and.w	r3, r3, #16
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d004      	beq.n	800e700 <main+0xa0>
		  {
			  __HAL_PWR_CLEAR_FLAG(IMU_EVENT_WAKE_FLAG);	//clear  flag in PWR SR
 800e6f6:	4b7d      	ldr	r3, [pc, #500]	; (800e8ec <main+0x28c>)
 800e6f8:	2210      	movs	r2, #16
 800e6fa:	619a      	str	r2, [r3, #24]
			  Routine_ASYNC_IMU_EVENT();				//Perform IMU Event Detection Routine
 800e6fc:	f000 f976 	bl	800e9ec <Routine_ASYNC_IMU_EVENT>
		  }
		  if(__HAL_PWR_GET_FLAG(IRIDIUM_RING_WAKE_FLAG))	//clear  flag in PWR SR
 800e700:	4b7a      	ldr	r3, [pc, #488]	; (800e8ec <main+0x28c>)
 800e702:	691b      	ldr	r3, [r3, #16]
 800e704:	f003 0302 	and.w	r3, r3, #2
 800e708:	2b00      	cmp	r3, #0
 800e70a:	d004      	beq.n	800e716 <main+0xb6>
		  {
			__HAL_PWR_CLEAR_FLAG(IRIDIUM_RING_WAKE_FLAG);
 800e70c:	4b77      	ldr	r3, [pc, #476]	; (800e8ec <main+0x28c>)
 800e70e:	2202      	movs	r2, #2
 800e710:	619a      	str	r2, [r3, #24]
			Routine_ASYNC_IRIDIUM_RX();
 800e712:	f7ff ff15 	bl	800e540 <Routine_ASYNC_IRIDIUM_RX>

		  }
		  if(Current_State == STATE_SLEEP)				//return to sleep if Interrupt event handled before wake up
 800e716:	4b77      	ldr	r3, [pc, #476]	; (800e8f4 <main+0x294>)
 800e718:	781b      	ldrb	r3, [r3, #0]
 800e71a:	2b03      	cmp	r3, #3
 800e71c:	d10b      	bne.n	800e736 <main+0xd6>
		  {

			  printf("System Going Back To Sleep\r\n"); 	//check how long device was asleep for
 800e71e:	4876      	ldr	r0, [pc, #472]	; (800e8f8 <main+0x298>)
 800e720:	f002 fa7c 	bl	8010c1c <puts>
			  set_WUP_Pin(IMU_EVENT_WAKE_PIN, MODE_WUP);	//reenable wake up pins
 800e724:	2100      	movs	r1, #0
 800e726:	2010      	movs	r0, #16
 800e728:	f7ff fb9c 	bl	800de64 <set_WUP_Pin>
			  Go_To_Sleep(STDBY,T_SLEEP);						//return to sleep
 800e72c:	210a      	movs	r1, #10
 800e72e:	2001      	movs	r0, #1
 800e730:	f7ff fb5a 	bl	800dde8 <Go_To_Sleep>
 800e734:	e00a      	b.n	800e74c <main+0xec>
		  }
		  	 else
		  {

		  	  printf("Going Back to Main Loop:\r\n");		//if come from wake mode
 800e736:	4871      	ldr	r0, [pc, #452]	; (800e8fc <main+0x29c>)
 800e738:	f002 fa70 	bl	8010c1c <puts>
			  __SET_CURRENT_STATE(STATE_ASYNCINT);
 800e73c:	4a6c      	ldr	r2, [pc, #432]	; (800e8f0 <main+0x290>)
 800e73e:	4b6c      	ldr	r3, [pc, #432]	; (800e8f0 <main+0x290>)
 800e740:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e742:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e746:	f043 0307 	orr.w	r3, r3, #7
 800e74a:	6513      	str	r3, [r2, #80]	; 0x50
	   * states are defined in the enum Buoy_State_typedef. The state check block performs the following routine
	   *
	   */

	  //enable access to back up registers
	  switch(__GET_PREV_STATE())
 800e74c:	4b68      	ldr	r3, [pc, #416]	; (800e8f0 <main+0x290>)
 800e74e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e750:	b2db      	uxtb	r3, r3
 800e752:	3b01      	subs	r3, #1
 800e754:	2b06      	cmp	r3, #6
 800e756:	d863      	bhi.n	800e820 <main+0x1c0>
 800e758:	a201      	add	r2, pc, #4	; (adr r2, 800e760 <main+0x100>)
 800e75a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e75e:	bf00      	nop
 800e760:	0800e77d 	.word	0x0800e77d
 800e764:	0800e785 	.word	0x0800e785
 800e768:	0800e7df 	.word	0x0800e7df
 800e76c:	0800e821 	.word	0x0800e821
 800e770:	0800e821 	.word	0x0800e821
 800e774:	0800e807 	.word	0x0800e807
 800e778:	0800e77d 	.word	0x0800e77d
	  {
	  	 case STATE_ASYNCINT:
	  	 case STATE_RESET:
	  	 //system encountered a power on reset, put peripherals here
	  	 Current_State = STATE_SAMPLE;
 800e77c:	4b5d      	ldr	r3, [pc, #372]	; (800e8f4 <main+0x294>)
 800e77e:	2202      	movs	r2, #2
 800e780:	701a      	strb	r2, [r3, #0]
	  	 break;
 800e782:	e050      	b.n	800e826 <main+0x1c6>

	  	 case STATE_SAMPLE:
	  	 //check how many samples have been recorded by the Buoy
	  	 sample_count = __GET_SAMPLE_COUNT();
 800e784:	4b5a      	ldr	r3, [pc, #360]	; (800e8f0 <main+0x290>)
 800e786:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e788:	0a1b      	lsrs	r3, r3, #8
 800e78a:	b2da      	uxtb	r2, r3
 800e78c:	4b5c      	ldr	r3, [pc, #368]	; (800e900 <main+0x2a0>)
 800e78e:	701a      	strb	r2, [r3, #0]
	  	 if(sample_count > 3)
 800e790:	4b5b      	ldr	r3, [pc, #364]	; (800e900 <main+0x2a0>)
 800e792:	781b      	ldrb	r3, [r3, #0]
 800e794:	2b03      	cmp	r3, #3
 800e796:	d903      	bls.n	800e7a0 <main+0x140>
	  	 {
	  		 //set next Buoy State to Transmit
	  		 Current_State = STATE_TRANSMIT;
 800e798:	4b56      	ldr	r3, [pc, #344]	; (800e8f4 <main+0x294>)
 800e79a:	2206      	movs	r2, #6
 800e79c:	701a      	strb	r2, [r3, #0]
	  		 Current_State = STATE_SLEEP;
	  		 __HAL_RCC_PWR_CLK_ENABLE();
	  		 __SET_CURRENT_STATE(Current_State);
	  		 __HAL_RCC_PWR_CLK_DISABLE();
	  	 }
	  	 break;
 800e79e:	e042      	b.n	800e826 <main+0x1c6>
	  		 Current_State = STATE_SLEEP;
 800e7a0:	4b54      	ldr	r3, [pc, #336]	; (800e8f4 <main+0x294>)
 800e7a2:	2203      	movs	r2, #3
 800e7a4:	701a      	strb	r2, [r3, #0]
	  		 __HAL_RCC_PWR_CLK_ENABLE();
 800e7a6:	4a4f      	ldr	r2, [pc, #316]	; (800e8e4 <main+0x284>)
 800e7a8:	4b4e      	ldr	r3, [pc, #312]	; (800e8e4 <main+0x284>)
 800e7aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e7ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e7b0:	6593      	str	r3, [r2, #88]	; 0x58
 800e7b2:	4b4c      	ldr	r3, [pc, #304]	; (800e8e4 <main+0x284>)
 800e7b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e7b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e7ba:	607b      	str	r3, [r7, #4]
 800e7bc:	687b      	ldr	r3, [r7, #4]
	  		 __SET_CURRENT_STATE(Current_State);
 800e7be:	4a4c      	ldr	r2, [pc, #304]	; (800e8f0 <main+0x290>)
 800e7c0:	4b4b      	ldr	r3, [pc, #300]	; (800e8f0 <main+0x290>)
 800e7c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e7c4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e7c8:	494a      	ldr	r1, [pc, #296]	; (800e8f4 <main+0x294>)
 800e7ca:	7809      	ldrb	r1, [r1, #0]
 800e7cc:	430b      	orrs	r3, r1
 800e7ce:	6513      	str	r3, [r2, #80]	; 0x50
	  		 __HAL_RCC_PWR_CLK_DISABLE();
 800e7d0:	4a44      	ldr	r2, [pc, #272]	; (800e8e4 <main+0x284>)
 800e7d2:	4b44      	ldr	r3, [pc, #272]	; (800e8e4 <main+0x284>)
 800e7d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e7d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e7da:	6593      	str	r3, [r2, #88]	; 0x58
	  	 break;
 800e7dc:	e023      	b.n	800e826 <main+0x1c6>

	  	 case STATE_SLEEP:
	  	hrtc.Instance = RTC;					 			//attach RTC instance to handler
 800e7de:	4b49      	ldr	r3, [pc, #292]	; (800e904 <main+0x2a4>)
 800e7e0:	4a43      	ldr	r2, [pc, #268]	; (800e8f0 <main+0x290>)
 800e7e2:	601a      	str	r2, [r3, #0]
	  	HAL_PWREx_DisableInternalWakeUpLine();				//clear wake up pending interrupt from internal wake up
 800e7e4:	f7f4 fe76 	bl	80034d4 <HAL_PWREx_DisableInternalWakeUpLine>
	  	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);					//clear pending interrupt from ext wake up pins
 800e7e8:	4b40      	ldr	r3, [pc, #256]	; (800e8ec <main+0x28c>)
 800e7ea:	221f      	movs	r2, #31
 800e7ec:	619a      	str	r2, [r3, #24]
	  	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 800e7ee:	4b3f      	ldr	r3, [pc, #252]	; (800e8ec <main+0x28c>)
 800e7f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e7f4:	619a      	str	r2, [r3, #24]
		set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_EXTI); 	  		//reconfigure wake up pins
 800e7f6:	2101      	movs	r1, #1
 800e7f8:	2010      	movs	r0, #16
 800e7fa:	f7ff fb33 	bl	800de64 <set_WUP_Pin>
	  	Current_State = STATE_SAMPLE;
 800e7fe:	4b3d      	ldr	r3, [pc, #244]	; (800e8f4 <main+0x294>)
 800e800:	2202      	movs	r2, #2
 800e802:	701a      	strb	r2, [r3, #0]
	  	 break;
 800e804:	e00f      	b.n	800e826 <main+0x1c6>

	  	 case STATE_TRANSMIT:
	  	 Current_State = STATE_SLEEP;
 800e806:	4b3b      	ldr	r3, [pc, #236]	; (800e8f4 <main+0x294>)
 800e808:	2203      	movs	r2, #3
 800e80a:	701a      	strb	r2, [r3, #0]
  		 __SET_CURRENT_STATE(Current_State);
 800e80c:	4a38      	ldr	r2, [pc, #224]	; (800e8f0 <main+0x290>)
 800e80e:	4b38      	ldr	r3, [pc, #224]	; (800e8f0 <main+0x290>)
 800e810:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e812:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e816:	4937      	ldr	r1, [pc, #220]	; (800e8f4 <main+0x294>)
 800e818:	7809      	ldrb	r1, [r1, #0]
 800e81a:	430b      	orrs	r3, r1
 800e81c:	6513      	str	r3, [r2, #80]	; 0x50
	  	 break;
 800e81e:	e002      	b.n	800e826 <main+0x1c6>

	  	 //default case: reset state
	  	 default:
	  	 Current_State = STATE_INIT;
 800e820:	4b34      	ldr	r3, [pc, #208]	; (800e8f4 <main+0x294>)
 800e822:	2200      	movs	r2, #0
 800e824:	701a      	strb	r2, [r3, #0]
	  }
	  __HAL_RCC_PWR_CLK_DISABLE();
 800e826:	4a2f      	ldr	r2, [pc, #188]	; (800e8e4 <main+0x284>)
 800e828:	4b2e      	ldr	r3, [pc, #184]	; (800e8e4 <main+0x284>)
 800e82a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e82c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e830:	6593      	str	r3, [r2, #88]	; 0x58
//============================== 5. STATE FUNCTIONS =============================//

	  /*
	   * Place Routine code Here
	   */
	  if(Current_State == STATE_INIT)
 800e832:	4b30      	ldr	r3, [pc, #192]	; (800e8f4 <main+0x294>)
 800e834:	781b      	ldrb	r3, [r3, #0]
 800e836:	2b00      	cmp	r3, #0
 800e838:	d104      	bne.n	800e844 <main+0x1e4>
	  {
		  Routine_Init_STATE();
 800e83a:	f000 fca1 	bl	800f180 <Routine_Init_STATE>
		  Current_State = STATE_RESET;
 800e83e:	4b2d      	ldr	r3, [pc, #180]	; (800e8f4 <main+0x294>)
 800e840:	2201      	movs	r2, #1
 800e842:	701a      	strb	r2, [r3, #0]
	  }

	  if(Current_State == STATE_RESET)
 800e844:	4b2b      	ldr	r3, [pc, #172]	; (800e8f4 <main+0x294>)
 800e846:	781b      	ldrb	r3, [r3, #0]
 800e848:	2b01      	cmp	r3, #1
 800e84a:	d102      	bne.n	800e852 <main+0x1f2>
	  {
	  	Routine_STATE_RESET();
 800e84c:	f000 f8f0 	bl	800ea30 <Routine_STATE_RESET>
 800e850:	e013      	b.n	800e87a <main+0x21a>
	  }
	  // SLEEP STATE
	  else if(Current_State == STATE_SLEEP)
 800e852:	4b28      	ldr	r3, [pc, #160]	; (800e8f4 <main+0x294>)
 800e854:	781b      	ldrb	r3, [r3, #0]
 800e856:	2b03      	cmp	r3, #3
 800e858:	d102      	bne.n	800e860 <main+0x200>
	  {
		  Routine_STATE_SLEEP();
 800e85a:	f000 f903 	bl	800ea64 <Routine_STATE_SLEEP>
 800e85e:	e00c      	b.n	800e87a <main+0x21a>
	  }
	  //RESET STATE

	  //SAMPLE STATE
	  else if(Current_State == STATE_SAMPLE)
 800e860:	4b24      	ldr	r3, [pc, #144]	; (800e8f4 <main+0x294>)
 800e862:	781b      	ldrb	r3, [r3, #0]
 800e864:	2b02      	cmp	r3, #2
 800e866:	d102      	bne.n	800e86e <main+0x20e>
	  {
		  Routine_STATE_SAMPLE();
 800e868:	f000 f912 	bl	800ea90 <Routine_STATE_SAMPLE>
 800e86c:	e005      	b.n	800e87a <main+0x21a>
	  }
	  //TRANSMIT STATE
	  else if(Current_State == STATE_TRANSMIT)
 800e86e:	4b21      	ldr	r3, [pc, #132]	; (800e8f4 <main+0x294>)
 800e870:	781b      	ldrb	r3, [r3, #0]
 800e872:	2b06      	cmp	r3, #6
 800e874:	d101      	bne.n	800e87a <main+0x21a>
	  {
		  Routine_STATE_TRANSMIT();
 800e876:	f000 fba1 	bl	800efbc <Routine_STATE_TRANSMIT>

//========================= 6. END OF ROUTINE FUNCTION ==========================//
	  /*
	   * After each routine has run, save state to the back up registers
	   */
	  __HAL_RCC_PWR_CLK_ENABLE();
 800e87a:	4a1a      	ldr	r2, [pc, #104]	; (800e8e4 <main+0x284>)
 800e87c:	4b19      	ldr	r3, [pc, #100]	; (800e8e4 <main+0x284>)
 800e87e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e884:	6593      	str	r3, [r2, #88]	; 0x58
 800e886:	4b17      	ldr	r3, [pc, #92]	; (800e8e4 <main+0x284>)
 800e888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e88a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e88e:	603b      	str	r3, [r7, #0]
 800e890:	683b      	ldr	r3, [r7, #0]
	  if(Current_State == STATE_SAMPLE)			//increment sample counter after each sampe
 800e892:	4b18      	ldr	r3, [pc, #96]	; (800e8f4 <main+0x294>)
 800e894:	781b      	ldrb	r3, [r3, #0]
 800e896:	2b02      	cmp	r3, #2
 800e898:	d114      	bne.n	800e8c4 <main+0x264>
	  {
		  sample_count = __GET_SAMPLE_COUNT();
 800e89a:	4b15      	ldr	r3, [pc, #84]	; (800e8f0 <main+0x290>)
 800e89c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e89e:	0a1b      	lsrs	r3, r3, #8
 800e8a0:	b2da      	uxtb	r2, r3
 800e8a2:	4b17      	ldr	r3, [pc, #92]	; (800e900 <main+0x2a0>)
 800e8a4:	701a      	strb	r2, [r3, #0]
		  __SET_SAMPLE_COUNT(++sample_count);
 800e8a6:	4912      	ldr	r1, [pc, #72]	; (800e8f0 <main+0x290>)
 800e8a8:	4b11      	ldr	r3, [pc, #68]	; (800e8f0 <main+0x290>)
 800e8aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e8ac:	b2db      	uxtb	r3, r3
 800e8ae:	4a14      	ldr	r2, [pc, #80]	; (800e900 <main+0x2a0>)
 800e8b0:	7812      	ldrb	r2, [r2, #0]
 800e8b2:	3201      	adds	r2, #1
 800e8b4:	b2d0      	uxtb	r0, r2
 800e8b6:	4a12      	ldr	r2, [pc, #72]	; (800e900 <main+0x2a0>)
 800e8b8:	7010      	strb	r0, [r2, #0]
 800e8ba:	4a11      	ldr	r2, [pc, #68]	; (800e900 <main+0x2a0>)
 800e8bc:	7812      	ldrb	r2, [r2, #0]
 800e8be:	0212      	lsls	r2, r2, #8
 800e8c0:	4313      	orrs	r3, r2
 800e8c2:	650b      	str	r3, [r1, #80]	; 0x50
	  }


	  __SET_CURRENT_STATE(Current_State);	    //write value to back up register
 800e8c4:	4a0a      	ldr	r2, [pc, #40]	; (800e8f0 <main+0x290>)
 800e8c6:	4b0a      	ldr	r3, [pc, #40]	; (800e8f0 <main+0x290>)
 800e8c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e8ca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e8ce:	4909      	ldr	r1, [pc, #36]	; (800e8f4 <main+0x294>)
 800e8d0:	7809      	ldrb	r1, [r1, #0]
 800e8d2:	430b      	orrs	r3, r1
 800e8d4:	6513      	str	r3, [r2, #80]	; 0x50
	  __HAL_RCC_PWR_CLK_DISABLE();
 800e8d6:	4a03      	ldr	r2, [pc, #12]	; (800e8e4 <main+0x284>)
 800e8d8:	4b02      	ldr	r3, [pc, #8]	; (800e8e4 <main+0x284>)
 800e8da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e8dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e8e0:	6593      	str	r3, [r2, #88]	; 0x58
	  __HAL_RCC_PWR_CLK_ENABLE();
 800e8e2:	e6e5      	b.n	800e6b0 <main+0x50>
 800e8e4:	40021000 	.word	0x40021000
 800e8e8:	080192fc 	.word	0x080192fc
 800e8ec:	40007000 	.word	0x40007000
 800e8f0:	40002800 	.word	0x40002800
 800e8f4:	20003ae8 	.word	0x20003ae8
 800e8f8:	08019334 	.word	0x08019334
 800e8fc:	08019350 	.word	0x08019350
 800e900:	20003a61 	.word	0x20003a61
 800e904:	20003aec 	.word	0x20003aec

0800e908 <MX_RTC_Init>:
//==================== 7. Configuration & Initialization Functions ====================//

/* Private functions */

static void MX_RTC_Init(void)
{
 800e908:	b580      	push	{r7, lr}
 800e90a:	b086      	sub	sp, #24
 800e90c:	af00      	add	r7, sp, #0

  RTC_TimeTypeDef sTime = {0};
 800e90e:	1d3b      	adds	r3, r7, #4
 800e910:	2200      	movs	r2, #0
 800e912:	601a      	str	r2, [r3, #0]
 800e914:	605a      	str	r2, [r3, #4]
 800e916:	609a      	str	r2, [r3, #8]
 800e918:	60da      	str	r2, [r3, #12]
 800e91a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800e91c:	2300      	movs	r3, #0
 800e91e:	603b      	str	r3, [r7, #0]
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800e920:	4b2d      	ldr	r3, [pc, #180]	; (800e9d8 <MX_RTC_Init+0xd0>)
 800e922:	4a2e      	ldr	r2, [pc, #184]	; (800e9dc <MX_RTC_Init+0xd4>)
 800e924:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800e926:	4b2c      	ldr	r3, [pc, #176]	; (800e9d8 <MX_RTC_Init+0xd0>)
 800e928:	2200      	movs	r2, #0
 800e92a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800e92c:	4b2a      	ldr	r3, [pc, #168]	; (800e9d8 <MX_RTC_Init+0xd0>)
 800e92e:	227f      	movs	r2, #127	; 0x7f
 800e930:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800e932:	4b29      	ldr	r3, [pc, #164]	; (800e9d8 <MX_RTC_Init+0xd0>)
 800e934:	22ff      	movs	r2, #255	; 0xff
 800e936:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800e938:	4b27      	ldr	r3, [pc, #156]	; (800e9d8 <MX_RTC_Init+0xd0>)
 800e93a:	2200      	movs	r2, #0
 800e93c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800e93e:	4b26      	ldr	r3, [pc, #152]	; (800e9d8 <MX_RTC_Init+0xd0>)
 800e940:	2200      	movs	r2, #0
 800e942:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800e944:	4b24      	ldr	r3, [pc, #144]	; (800e9d8 <MX_RTC_Init+0xd0>)
 800e946:	2200      	movs	r2, #0
 800e948:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800e94a:	4b23      	ldr	r3, [pc, #140]	; (800e9d8 <MX_RTC_Init+0xd0>)
 800e94c:	2200      	movs	r2, #0
 800e94e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800e950:	4821      	ldr	r0, [pc, #132]	; (800e9d8 <MX_RTC_Init+0xd0>)
 800e952:	f7f6 f973 	bl	8004c3c <HAL_RTC_Init>
 800e956:	4603      	mov	r3, r0
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d001      	beq.n	800e960 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 800e95c:	f000 f840 	bl	800e9e0 <Error_Handler>
  }

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 800e960:	230c      	movs	r3, #12
 800e962:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 57;
 800e964:	2339      	movs	r3, #57	; 0x39
 800e966:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800e968:	2300      	movs	r3, #0
 800e96a:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800e96c:	2300      	movs	r3, #0
 800e96e:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800e970:	2300      	movs	r3, #0
 800e972:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800e974:	1d3b      	adds	r3, r7, #4
 800e976:	2200      	movs	r2, #0
 800e978:	4619      	mov	r1, r3
 800e97a:	4817      	ldr	r0, [pc, #92]	; (800e9d8 <MX_RTC_Init+0xd0>)
 800e97c:	f7f6 f9d9 	bl	8004d32 <HAL_RTC_SetTime>
 800e980:	4603      	mov	r3, r0
 800e982:	2b00      	cmp	r3, #0
 800e984:	d001      	beq.n	800e98a <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800e986:	f000 f82b 	bl	800e9e0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 800e98a:	2305      	movs	r3, #5
 800e98c:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 800e98e:	2305      	movs	r3, #5
 800e990:	707b      	strb	r3, [r7, #1]
  sDate.Date = 8;
 800e992:	2308      	movs	r3, #8
 800e994:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 800e996:	2300      	movs	r3, #0
 800e998:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800e99a:	463b      	mov	r3, r7
 800e99c:	2200      	movs	r2, #0
 800e99e:	4619      	mov	r1, r3
 800e9a0:	480d      	ldr	r0, [pc, #52]	; (800e9d8 <MX_RTC_Init+0xd0>)
 800e9a2:	f7f6 fa63 	bl	8004e6c <HAL_RTC_SetDate>
 800e9a6:	4603      	mov	r3, r0
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	d001      	beq.n	800e9b0 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 800e9ac:	f000 f818 	bl	800e9e0 <Error_Handler>
  }
  //clear unwanted interrupts
  if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc,RTC_FLAG_WUTF))
 800e9b0:	4b09      	ldr	r3, [pc, #36]	; (800e9d8 <MX_RTC_Init+0xd0>)
 800e9b2:	681b      	ldr	r3, [r3, #0]
 800e9b4:	68db      	ldr	r3, [r3, #12]
 800e9b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d008      	beq.n	800e9d0 <MX_RTC_Init+0xc8>
  {
	  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc,RTC_FLAG_WUTF);
 800e9be:	4b06      	ldr	r3, [pc, #24]	; (800e9d8 <MX_RTC_Init+0xd0>)
 800e9c0:	681b      	ldr	r3, [r3, #0]
 800e9c2:	4a05      	ldr	r2, [pc, #20]	; (800e9d8 <MX_RTC_Init+0xd0>)
 800e9c4:	6812      	ldr	r2, [r2, #0]
 800e9c6:	68d2      	ldr	r2, [r2, #12]
 800e9c8:	b2d2      	uxtb	r2, r2
 800e9ca:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800e9ce:	60da      	str	r2, [r3, #12]
  }



}
 800e9d0:	bf00      	nop
 800e9d2:	3718      	adds	r7, #24
 800e9d4:	46bd      	mov	sp, r7
 800e9d6:	bd80      	pop	{r7, pc}
 800e9d8:	20003aec 	.word	0x20003aec
 800e9dc:	40002800 	.word	0x40002800

0800e9e0 <Error_Handler>:
//====================================== 7. END ======================================//

//==================================== 8. Handlers ===================================//

void Error_Handler(void)
{
 800e9e0:	b480      	push	{r7}
 800e9e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800e9e4:	bf00      	nop
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bc80      	pop	{r7}
 800e9ea:	4770      	bx	lr

0800e9ec <Routine_ASYNC_IMU_EVENT>:
//===================================== 8. END ======================================//

//=============================== 9. Routines =======================================//

static void Routine_ASYNC_IMU_EVENT(void)
{
 800e9ec:	b580      	push	{r7, lr}
 800e9ee:	b082      	sub	sp, #8
 800e9f0:	af00      	add	r7, sp, #0
	 printf("IMU Event Detected: Sampling...");
 800e9f2:	480d      	ldr	r0, [pc, #52]	; (800ea28 <Routine_ASYNC_IMU_EVENT+0x3c>)
 800e9f4:	f002 f89a 	bl	8010b2c <printf>
	 for (int i = 0; i < 50; ++i)
 800e9f8:	2300      	movs	r3, #0
 800e9fa:	607b      	str	r3, [r7, #4]
 800e9fc:	e00a      	b.n	800ea14 <Routine_ASYNC_IMU_EVENT+0x28>
	 {
	 	HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 800e9fe:	2120      	movs	r1, #32
 800ea00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ea04:	f7f3 fdd3 	bl	80025ae <HAL_GPIO_TogglePin>
	 	HAL_Delay(100);
 800ea08:	2064      	movs	r0, #100	; 0x64
 800ea0a:	f7f2 fe1b 	bl	8001644 <HAL_Delay>
	 for (int i = 0; i < 50; ++i)
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	3301      	adds	r3, #1
 800ea12:	607b      	str	r3, [r7, #4]
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	2b31      	cmp	r3, #49	; 0x31
 800ea18:	ddf1      	ble.n	800e9fe <Routine_ASYNC_IMU_EVENT+0x12>
	 }
	 printf("Done\r\n");
 800ea1a:	4804      	ldr	r0, [pc, #16]	; (800ea2c <Routine_ASYNC_IMU_EVENT+0x40>)
 800ea1c:	f002 f8fe 	bl	8010c1c <puts>
}
 800ea20:	bf00      	nop
 800ea22:	3708      	adds	r7, #8
 800ea24:	46bd      	mov	sp, r7
 800ea26:	bd80      	pop	{r7, pc}
 800ea28:	0801936c 	.word	0x0801936c
 800ea2c:	0801938c 	.word	0x0801938c

0800ea30 <Routine_STATE_RESET>:



static void Routine_STATE_RESET(void)
{
 800ea30:	b580      	push	{r7, lr}
 800ea32:	af00      	add	r7, sp, #0
	 //initialise RTC
	 MX_RTC_Init();
 800ea34:	f7ff ff68 	bl	800e908 <MX_RTC_Init>
	 //Enable Interrupt pins as EXTI Outputs
	 set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_EXTI);
 800ea38:	2101      	movs	r1, #1
 800ea3a:	2010      	movs	r0, #16
 800ea3c:	f7ff fa12 	bl	800de64 <set_WUP_Pin>
	 printf("Device Online!\r\n");
 800ea40:	4806      	ldr	r0, [pc, #24]	; (800ea5c <Routine_STATE_RESET+0x2c>)
 800ea42:	f002 f8eb 	bl	8010c1c <puts>
	 printf("Current State: RESET \t Next State: SAMPLE\r\n");
 800ea46:	4806      	ldr	r0, [pc, #24]	; (800ea60 <Routine_STATE_RESET+0x30>)
 800ea48:	f002 f8e8 	bl	8010c1c <puts>
	 HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800ea4c:	2201      	movs	r2, #1
 800ea4e:	2120      	movs	r1, #32
 800ea50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ea54:	f7f3 fd94 	bl	8002580 <HAL_GPIO_WritePin>


}
 800ea58:	bf00      	nop
 800ea5a:	bd80      	pop	{r7, pc}
 800ea5c:	08019394 	.word	0x08019394
 800ea60:	080193a4 	.word	0x080193a4

0800ea64 <Routine_STATE_SLEEP>:

static void Routine_STATE_SLEEP(void)
{
 800ea64:	b580      	push	{r7, lr}
 800ea66:	af00      	add	r7, sp, #0
	  printf("Current State: SLEEP \t Next State: SAMPLE\r\n");
 800ea68:	4807      	ldr	r0, [pc, #28]	; (800ea88 <Routine_STATE_SLEEP+0x24>)
 800ea6a:	f002 f8d7 	bl	8010c1c <puts>
	  printf("Good Night! \r\n");
 800ea6e:	4807      	ldr	r0, [pc, #28]	; (800ea8c <Routine_STATE_SLEEP+0x28>)
 800ea70:	f002 f8d4 	bl	8010c1c <puts>
	  set_WUP_Pin(IMU_EVENT_WAKE_PIN,MODE_WUP);
 800ea74:	2100      	movs	r1, #0
 800ea76:	2010      	movs	r0, #16
 800ea78:	f7ff f9f4 	bl	800de64 <set_WUP_Pin>
	  Go_To_Sleep(STDBY,T_SLEEP);
 800ea7c:	210a      	movs	r1, #10
 800ea7e:	2001      	movs	r0, #1
 800ea80:	f7ff f9b2 	bl	800dde8 <Go_To_Sleep>
}
 800ea84:	bf00      	nop
 800ea86:	bd80      	pop	{r7, pc}
 800ea88:	080193d0 	.word	0x080193d0
 800ea8c:	080193fc 	.word	0x080193fc

0800ea90 <Routine_STATE_SAMPLE>:

static void Routine_STATE_SAMPLE(void)
{
 800ea90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ea94:	b0a5      	sub	sp, #148	; 0x94
 800ea96:	af06      	add	r7, sp, #24
	  //GPS  Init Routine
	  GPS_Data_t Gdata;
	  sample_count = __GET_SAMPLE_COUNT();
 800ea98:	4bb0      	ldr	r3, [pc, #704]	; (800ed5c <Routine_STATE_SAMPLE+0x2cc>)
 800ea9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ea9c:	0a1b      	lsrs	r3, r3, #8
 800ea9e:	b2da      	uxtb	r2, r3
 800eaa0:	4baf      	ldr	r3, [pc, #700]	; (800ed60 <Routine_STATE_SAMPLE+0x2d0>)
 800eaa2:	701a      	strb	r2, [r3, #0]
	  if(sample_count < 3)
 800eaa4:	4bae      	ldr	r3, [pc, #696]	; (800ed60 <Routine_STATE_SAMPLE+0x2d0>)
 800eaa6:	781b      	ldrb	r3, [r3, #0]
 800eaa8:	2b02      	cmp	r3, #2
 800eaaa:	d803      	bhi.n	800eab4 <Routine_STATE_SAMPLE+0x24>
	  {
		  printf("Current State: SAMPLE \t Next State: SLEEP\r\n");
 800eaac:	48ad      	ldr	r0, [pc, #692]	; (800ed64 <Routine_STATE_SAMPLE+0x2d4>)
 800eaae:	f002 f8b5 	bl	8010c1c <puts>
 800eab2:	e002      	b.n	800eaba <Routine_STATE_SAMPLE+0x2a>
	  } else
	  {
		  printf("Current State: SAMPLE \t Next State: TRANS\r\n");
 800eab4:	48ac      	ldr	r0, [pc, #688]	; (800ed68 <Routine_STATE_SAMPLE+0x2d8>)
 800eab6:	f002 f8b1 	bl	8010c1c <puts>
	  }

	  /* Attempt to initialize sensor within a number of retries */
	  uint8_t retries = 0;
 800eaba:	2300      	movs	r3, #0
 800eabc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	  do
	  {
		  //initialise gps peripherals and begin comms on sensor instance
		  if(init_GPS(&hgps)== GPS_Init_OK)
 800eac0:	48aa      	ldr	r0, [pc, #680]	; (800ed6c <Routine_STATE_SAMPLE+0x2dc>)
 800eac2:	f7fc f851 	bl	800ab68 <init_GPS>
 800eac6:	4603      	mov	r3, r0
 800eac8:	2b01      	cmp	r3, #1
 800eaca:	d106      	bne.n	800eada <Routine_STATE_SAMPLE+0x4a>
		  {
			 printf("GPS Online! Acquiring Signal...\r\n");
 800eacc:	48a8      	ldr	r0, [pc, #672]	; (800ed70 <Routine_STATE_SAMPLE+0x2e0>)
 800eace:	f002 f8a5 	bl	8010c1c <puts>
			 GPS_On = 1;
 800ead2:	4ba8      	ldr	r3, [pc, #672]	; (800ed74 <Routine_STATE_SAMPLE+0x2e4>)
 800ead4:	2201      	movs	r2, #1
 800ead6:	701a      	strb	r2, [r3, #0]
			 break;
 800ead8:	e00b      	b.n	800eaf2 <Routine_STATE_SAMPLE+0x62>
		  }
		deinit_GPS(&hgps);
 800eada:	48a4      	ldr	r0, [pc, #656]	; (800ed6c <Routine_STATE_SAMPLE+0x2dc>)
 800eadc:	f7fc f8de 	bl	800ac9c <deinit_GPS>
		retries++;
 800eae0:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800eae4:	3301      	adds	r3, #1
 800eae6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	  }
	  while (retries < GPS_INIT_RETRIES);
 800eaea:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800eaee:	2b63      	cmp	r3, #99	; 0x63
 800eaf0:	d9e6      	bls.n	800eac0 <Routine_STATE_SAMPLE+0x30>

	  // Sample Routine

	  if(GPS_On)
 800eaf2:	4ba0      	ldr	r3, [pc, #640]	; (800ed74 <Routine_STATE_SAMPLE+0x2e4>)
 800eaf4:	781b      	ldrb	r3, [r3, #0]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d06e      	beq.n	800ebd8 <Routine_STATE_SAMPLE+0x148>
	  {
		  	  int x = HAL_GetTick();
 800eafa:	f7f2 fd99 	bl	8001630 <HAL_GetTick>
 800eafe:	4603      	mov	r3, r0
 800eb00:	667b      	str	r3, [r7, #100]	; 0x64
			  while(packet_full != 7)
 800eb02:	e010      	b.n	800eb26 <Routine_STATE_SAMPLE+0x96>
			  {
				  GPS_Log_Begin();
 800eb04:	f7fb fd02 	bl	800a50c <GPS_Log_Begin>
				  int y = HAL_GetTick()- x;
 800eb08:	f7f2 fd92 	bl	8001630 <HAL_GetTick>
 800eb0c:	4602      	mov	r2, r0
 800eb0e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800eb10:	1ad3      	subs	r3, r2, r3
 800eb12:	663b      	str	r3, [r7, #96]	; 0x60
				  if(y >  30000) //30s to acquire signal
 800eb14:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800eb16:	f247 5230 	movw	r2, #30000	; 0x7530
 800eb1a:	4293      	cmp	r3, r2
 800eb1c:	dd03      	ble.n	800eb26 <Routine_STATE_SAMPLE+0x96>
				  {
					  printf("Failed to Acquire Signal\r\n");
 800eb1e:	4896      	ldr	r0, [pc, #600]	; (800ed78 <Routine_STATE_SAMPLE+0x2e8>)
 800eb20:	f002 f87c 	bl	8010c1c <puts>
					  break;
 800eb24:	e003      	b.n	800eb2e <Routine_STATE_SAMPLE+0x9e>
			  while(packet_full != 7)
 800eb26:	4b95      	ldr	r3, [pc, #596]	; (800ed7c <Routine_STATE_SAMPLE+0x2ec>)
 800eb28:	781b      	ldrb	r3, [r3, #0]
 800eb2a:	2b07      	cmp	r3, #7
 800eb2c:	d1ea      	bne.n	800eb04 <Routine_STATE_SAMPLE+0x74>
				  }

			  }
			  GPS_Log_Stop();
 800eb2e:	f7fb fd41 	bl	800a5b4 <GPS_Log_Stop>
			  printf("Logging Data...\r\n");
 800eb32:	4893      	ldr	r0, [pc, #588]	; (800ed80 <Routine_STATE_SAMPLE+0x2f0>)
 800eb34:	f002 f872 	bl	8010c1c <puts>
			  HAL_GPIO_WritePin(LD2_GPIO_Port,LD2_Pin,SET);
 800eb38:	2201      	movs	r2, #1
 800eb3a:	2120      	movs	r1, #32
 800eb3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800eb40:	f7f3 fd1e 	bl	8002580 <HAL_GPIO_WritePin>
			  Gdata.coordinates = GPS_coord;
 800eb44:	4a8f      	ldr	r2, [pc, #572]	; (800ed84 <Routine_STATE_SAMPLE+0x2f4>)
 800eb46:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800eb4a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800eb4e:	e883 0003 	stmia.w	r3, {r0, r1}
			  Gdata.Etime = eTime;
 800eb52:	4b8d      	ldr	r3, [pc, #564]	; (800ed88 <Routine_STATE_SAMPLE+0x2f8>)
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	633b      	str	r3, [r7, #48]	; 0x30
			  Gdata.diag = diag;
 800eb58:	4a8c      	ldr	r2, [pc, #560]	; (800ed8c <Routine_STATE_SAMPLE+0x2fc>)
 800eb5a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800eb5e:	6810      	ldr	r0, [r2, #0]
 800eb60:	6851      	ldr	r1, [r2, #4]
 800eb62:	c303      	stmia	r3!, {r0, r1}
			  printf("local time: %lu, position: %f Lat, %f long\r\n", Gdata.Etime, Gdata.coordinates.lat, Gdata.coordinates.longi);
 800eb64:	6b3d      	ldr	r5, [r7, #48]	; 0x30
 800eb66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb68:	4618      	mov	r0, r3
 800eb6a:	f7f1 fcfd 	bl	8000568 <__aeabi_f2d>
 800eb6e:	4680      	mov	r8, r0
 800eb70:	4689      	mov	r9, r1
 800eb72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eb74:	4618      	mov	r0, r3
 800eb76:	f7f1 fcf7 	bl	8000568 <__aeabi_f2d>
 800eb7a:	4603      	mov	r3, r0
 800eb7c:	460c      	mov	r4, r1
 800eb7e:	e88d 0018 	stmia.w	sp, {r3, r4}
 800eb82:	4642      	mov	r2, r8
 800eb84:	464b      	mov	r3, r9
 800eb86:	4629      	mov	r1, r5
 800eb88:	4881      	ldr	r0, [pc, #516]	; (800ed90 <Routine_STATE_SAMPLE+0x300>)
 800eb8a:	f001 ffcf 	bl	8010b2c <printf>
			  printf("HDOP = %d.%d, \t PDOP = %d.%d, VDOP = %d.%d\r\n",  Gdata.diag.HDOP.digit, Gdata.diag.HDOP.precision,  Gdata.diag.PDOP.digit, Gdata.diag.PDOP.precision,  Gdata.diag.VDOP.digit, Gdata.diag.VDOP.precision);
 800eb8e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800eb92:	4618      	mov	r0, r3
 800eb94:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800eb98:	461c      	mov	r4, r3
 800eb9a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800eb9e:	461d      	mov	r5, r3
 800eba0:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800eba4:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 800eba8:	f897 1041 	ldrb.w	r1, [r7, #65]	; 0x41
 800ebac:	9102      	str	r1, [sp, #8]
 800ebae:	9201      	str	r2, [sp, #4]
 800ebb0:	9300      	str	r3, [sp, #0]
 800ebb2:	462b      	mov	r3, r5
 800ebb4:	4622      	mov	r2, r4
 800ebb6:	4601      	mov	r1, r0
 800ebb8:	4876      	ldr	r0, [pc, #472]	; (800ed94 <Routine_STATE_SAMPLE+0x304>)
 800ebba:	f001 ffb7 	bl	8010b2c <printf>
			  printf("Number of Satellites %d, Fix Type = %d\r\n", Gdata.diag.num_sats, Gdata.diag.fix_type);
 800ebbe:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800ebc2:	4619      	mov	r1, r3
 800ebc4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ebc8:	461a      	mov	r2, r3
 800ebca:	4873      	ldr	r0, [pc, #460]	; (800ed98 <Routine_STATE_SAMPLE+0x308>)
 800ebcc:	f001 ffae 	bl	8010b2c <printf>

		  deinit_GPS(&hgps);
 800ebd0:	4866      	ldr	r0, [pc, #408]	; (800ed6c <Routine_STATE_SAMPLE+0x2dc>)
 800ebd2:	f7fc f863 	bl	800ac9c <deinit_GPS>
 800ebd6:	e002      	b.n	800ebde <Routine_STATE_SAMPLE+0x14e>
	  }else
	  {
		  printf("Error GPS Not Found!\r\n");
 800ebd8:	4870      	ldr	r0, [pc, #448]	; (800ed9c <Routine_STATE_SAMPLE+0x30c>)
 800ebda:	f002 f81f 	bl	8010c1c <puts>
	  }
	  // Environmental Sensor Init Routine
	  BMP_Init_Typedef BMP_InitStruct = {0};
 800ebde:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ebe2:	2200      	movs	r2, #0
 800ebe4:	601a      	str	r2, [r3, #0]
 800ebe6:	711a      	strb	r2, [r3, #4]
	  //configure device for environmental sensing
	  BMP_InitStruct.BMP_Pressure_OverSample = BMP280_CTRLMEAS_OSRSP_OS_1;
 800ebe8:	2304      	movs	r3, #4
 800ebea:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	  BMP_InitStruct.BMP_Temperature_OverSample = BMP280_CTRLMEAS_OSRST_OS_1;
 800ebee:	2320      	movs	r3, #32
 800ebf0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	  BMP_InitStruct.BMP_IIR_FILTER_COEFFICIENTS = BMP280_CONFIG_FILTER_COEFF_OFF;
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	  BMP_InitStruct.BMP_Power_Mode = BMP280_CTRLMEAS_MODE_FORCED;
 800ebfa:	2301      	movs	r3, #1
 800ebfc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	  if(BMP280_Init(&BMP_InitStruct) == BMP_OK)
 800ec00:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ec04:	4618      	mov	r0, r3
 800ec06:	f7fa fedb 	bl	80099c0 <BMP280_Init>
 800ec0a:	4603      	mov	r3, r0
 800ec0c:	2b09      	cmp	r3, #9
 800ec0e:	d141      	bne.n	800ec94 <Routine_STATE_SAMPLE+0x204>
	  {
		  printf("Environmental Sensor Online!\r\n");
 800ec10:	4863      	ldr	r0, [pc, #396]	; (800eda0 <Routine_STATE_SAMPLE+0x310>)
 800ec12:	f002 f803 	bl	8010c1c <puts>
		  //create variables
		  uint32_t temp,press;
		  int32_t t_fine;
		  for (int i = 0; i < 5; ++i)
 800ec16:	2300      	movs	r3, #0
 800ec18:	673b      	str	r3, [r7, #112]	; 0x70
 800ec1a:	e032      	b.n	800ec82 <Routine_STATE_SAMPLE+0x1f2>
		  {
			BMP280_Force_Measure(&temp,&press);		//trigger conversion
 800ec1c:	f107 021c 	add.w	r2, r7, #28
 800ec20:	f107 0320 	add.w	r3, r7, #32
 800ec24:	4611      	mov	r1, r2
 800ec26:	4618      	mov	r0, r3
 800ec28:	f7fb f8f5 	bl	8009e16 <BMP280_Force_Measure>
			Gdata.env_Temp = BMP280_Compensate_Temp(temp,&t_fine,bmp.Factory_Trim);			//compensate temperature
 800ec2c:	6a3b      	ldr	r3, [r7, #32]
 800ec2e:	469e      	mov	lr, r3
 800ec30:	4c5c      	ldr	r4, [pc, #368]	; (800eda4 <Routine_STATE_SAMPLE+0x314>)
 800ec32:	f107 0618 	add.w	r6, r7, #24
 800ec36:	466d      	mov	r5, sp
 800ec38:	f104 0310 	add.w	r3, r4, #16
 800ec3c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ec3e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800ec42:	f104 0308 	add.w	r3, r4, #8
 800ec46:	cb0c      	ldmia	r3, {r2, r3}
 800ec48:	4631      	mov	r1, r6
 800ec4a:	4670      	mov	r0, lr
 800ec4c:	f7fb f93d 	bl	8009eca <BMP280_Compensate_Temp>
 800ec50:	4603      	mov	r3, r0
 800ec52:	647b      	str	r3, [r7, #68]	; 0x44
			Gdata.atm_Press = BMP280_Compensate_Pressure(press,t_fine,bmp.Factory_Trim)/256;	//compensate pressure
 800ec54:	69fe      	ldr	r6, [r7, #28]
 800ec56:	69bb      	ldr	r3, [r7, #24]
 800ec58:	607b      	str	r3, [r7, #4]
 800ec5a:	4c52      	ldr	r4, [pc, #328]	; (800eda4 <Routine_STATE_SAMPLE+0x314>)
 800ec5c:	466d      	mov	r5, sp
 800ec5e:	f104 0310 	add.w	r3, r4, #16
 800ec62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ec64:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800ec68:	f104 0308 	add.w	r3, r4, #8
 800ec6c:	cb0c      	ldmia	r3, {r2, r3}
 800ec6e:	6879      	ldr	r1, [r7, #4]
 800ec70:	4630      	mov	r0, r6
 800ec72:	f7fb f966 	bl	8009f42 <BMP280_Compensate_Pressure>
 800ec76:	4603      	mov	r3, r0
 800ec78:	0a1b      	lsrs	r3, r3, #8
 800ec7a:	64bb      	str	r3, [r7, #72]	; 0x48
		  for (int i = 0; i < 5; ++i)
 800ec7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ec7e:	3301      	adds	r3, #1
 800ec80:	673b      	str	r3, [r7, #112]	; 0x70
 800ec82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ec84:	2b04      	cmp	r3, #4
 800ec86:	ddc9      	ble.n	800ec1c <Routine_STATE_SAMPLE+0x18c>

		  }
		  printf("Temp = %ldC \t Pressure = %lu Pa \r\n",Gdata.env_Temp,Gdata.atm_Press);
 800ec88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ec8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ec8c:	4619      	mov	r1, r3
 800ec8e:	4846      	ldr	r0, [pc, #280]	; (800eda8 <Routine_STATE_SAMPLE+0x318>)
 800ec90:	f001 ff4c 	bl	8010b2c <printf>
	  }

	  //INA219 Sample Routine
	  if(INA219_Init_Sensor() == INA_OK)
 800ec94:	f7fc fdba 	bl	800b80c <INA219_Init_Sensor>
 800ec98:	4603      	mov	r3, r0
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d147      	bne.n	800ed2e <Routine_STATE_SAMPLE+0x29e>
	  {
		  int16_t p_temp = 0;
 800ec9e:	2300      	movs	r3, #0
 800eca0:	82fb      	strh	r3, [r7, #22]
		  printf("INA219 Ready! \r\n");
 800eca2:	4842      	ldr	r0, [pc, #264]	; (800edac <Routine_STATE_SAMPLE+0x31c>)
 800eca4:	f001 ffba 	bl	8010c1c <puts>
		  //Trigger a conversion
		  INA219_Trigger_Conversion(2);
 800eca8:	2002      	movs	r0, #2
 800ecaa:	f7fc ffab 	bl	800bc04 <INA219_Trigger_Conversion>
		  //read registers
		  INA219_Get_Shunt_Voltage(&Gdata.shunt_v);
 800ecae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ecb2:	331c      	adds	r3, #28
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	f7fc ffef 	bl	800bc98 <INA219_Get_Shunt_Voltage>
		  INA219_Get_Bus_Voltage(&Gdata.bus_v);
 800ecba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ecbe:	331e      	adds	r3, #30
 800ecc0:	4618      	mov	r0, r3
 800ecc2:	f7fd f847 	bl	800bd54 <INA219_Get_Bus_Voltage>
		  INA219_Get_Current(&Gdata.current);
 800ecc6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800ecca:	3320      	adds	r3, #32
 800eccc:	4618      	mov	r0, r3
 800ecce:	f7fd f871 	bl	800bdb4 <INA219_Get_Current>
		  INA219_Get_Power(&p_temp);
 800ecd2:	f107 0316 	add.w	r3, r7, #22
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	f7fd f894 	bl	800be04 <INA219_Get_Power>
		  Gdata.power = (ina.INA219_P_LSB*(float)p_temp)*1000;
 800ecdc:	4b34      	ldr	r3, [pc, #208]	; (800edb0 <Routine_STATE_SAMPLE+0x320>)
 800ecde:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 800ece0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800ece4:	4618      	mov	r0, r3
 800ece6:	f7f2 f895 	bl	8000e14 <__aeabi_i2f>
 800ecea:	4603      	mov	r3, r0
 800ecec:	4619      	mov	r1, r3
 800ecee:	4620      	mov	r0, r4
 800ecf0:	f7f2 f8e4 	bl	8000ebc <__aeabi_fmul>
 800ecf4:	4603      	mov	r3, r0
 800ecf6:	492f      	ldr	r1, [pc, #188]	; (800edb4 <Routine_STATE_SAMPLE+0x324>)
 800ecf8:	4618      	mov	r0, r3
 800ecfa:	f7f2 f8df 	bl	8000ebc <__aeabi_fmul>
 800ecfe:	4603      	mov	r3, r0
 800ed00:	4618      	mov	r0, r3
 800ed02:	f7f2 fa2b 	bl	800115c <__aeabi_f2iz>
 800ed06:	4603      	mov	r3, r0
 800ed08:	b21b      	sxth	r3, r3
 800ed0a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		  printf("V_Shunt %d mV V_Bus %d mV Current %d mA Power %d mW",Gdata.shunt_v,Gdata.bus_v, Gdata.current,Gdata.power);
 800ed0e:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 800ed12:	4619      	mov	r1, r3
 800ed14:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 800ed18:	461a      	mov	r2, r3
 800ed1a:	f9b7 3050 	ldrsh.w	r3, [r7, #80]	; 0x50
 800ed1e:	4618      	mov	r0, r3
 800ed20:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 800ed24:	9300      	str	r3, [sp, #0]
 800ed26:	4603      	mov	r3, r0
 800ed28:	4823      	ldr	r0, [pc, #140]	; (800edb8 <Routine_STATE_SAMPLE+0x328>)
 800ed2a:	f001 feff 	bl	8010b2c <printf>
	  }

	  /* after the final sample period, sample IMU for 340 points */

	  if(MPU6050_Init_MPU(GYRO_CONFIG_FSSEL_2000DPS,ACC_CONFIG_AFSSEL_2G,CONFIG_DLFP_2) == MPU_OK)
 800ed2e:	2202      	movs	r2, #2
 800ed30:	2100      	movs	r1, #0
 800ed32:	2018      	movs	r0, #24
 800ed34:	f7fe f926 	bl	800cf84 <MPU6050_Init_MPU>
 800ed38:	4603      	mov	r3, r0
 800ed3a:	2b11      	cmp	r3, #17
 800ed3c:	d146      	bne.n	800edcc <Routine_STATE_SAMPLE+0x33c>
	  {
		  printf("IMU Logging data...");
 800ed3e:	481f      	ldr	r0, [pc, #124]	; (800edbc <Routine_STATE_SAMPLE+0x32c>)
 800ed40:	f001 fef4 	bl	8010b2c <printf>
		  IMU_Log_On = 1;
 800ed44:	4b1e      	ldr	r3, [pc, #120]	; (800edc0 <Routine_STATE_SAMPLE+0x330>)
 800ed46:	2201      	movs	r2, #1
 800ed48:	701a      	strb	r2, [r3, #0]
		  while(1)
		  {
			  if(mpu_sample_count == N_Samples)
 800ed4a:	4b1e      	ldr	r3, [pc, #120]	; (800edc4 <Routine_STATE_SAMPLE+0x334>)
 800ed4c:	881b      	ldrh	r3, [r3, #0]
 800ed4e:	2b1c      	cmp	r3, #28
 800ed50:	d1fb      	bne.n	800ed4a <Routine_STATE_SAMPLE+0x2ba>
			  {
				 printf("done!\r\n");
 800ed52:	481d      	ldr	r0, [pc, #116]	; (800edc8 <Routine_STATE_SAMPLE+0x338>)
 800ed54:	f001 ff62 	bl	8010c1c <puts>
				 break;
 800ed58:	e03b      	b.n	800edd2 <Routine_STATE_SAMPLE+0x342>
 800ed5a:	bf00      	nop
 800ed5c:	40002800 	.word	0x40002800
 800ed60:	20003a61 	.word	0x20003a61
 800ed64:	0801940c 	.word	0x0801940c
 800ed68:	08019438 	.word	0x08019438
 800ed6c:	20000ac4 	.word	0x20000ac4
 800ed70:	08019464 	.word	0x08019464
 800ed74:	20000926 	.word	0x20000926
 800ed78:	08019488 	.word	0x08019488
 800ed7c:	20000af0 	.word	0x20000af0
 800ed80:	080194a4 	.word	0x080194a4
 800ed84:	20000af4 	.word	0x20000af4
 800ed88:	20000aec 	.word	0x20000aec
 800ed8c:	20000ae0 	.word	0x20000ae0
 800ed90:	080194b8 	.word	0x080194b8
 800ed94:	080194e8 	.word	0x080194e8
 800ed98:	08019518 	.word	0x08019518
 800ed9c:	08019544 	.word	0x08019544
 800eda0:	0801955c 	.word	0x0801955c
 800eda4:	200009f0 	.word	0x200009f0
 800eda8:	0801957c 	.word	0x0801957c
 800edac:	080195a0 	.word	0x080195a0
 800edb0:	200024a4 	.word	0x200024a4
 800edb4:	447a0000 	.word	0x447a0000
 800edb8:	080195b0 	.word	0x080195b0
 800edbc:	080195e4 	.word	0x080195e4
 800edc0:	20003a48 	.word	0x20003a48
 800edc4:	20003860 	.word	0x20003860
 800edc8:	080195f8 	.word	0x080195f8
			  }
		  }
	  }else
	  {
		  printf("IMU Offline!\r\n");
 800edcc:	4875      	ldr	r0, [pc, #468]	; (800efa4 <Routine_STATE_SAMPLE+0x514>)
 800edce:	f001 ff25 	bl	8010c1c <puts>
	  }
	  MPU6050_Deinit_MPU();
 800edd2:	f7fe f949 	bl	800d068 <MPU6050_Deinit_MPU>
	  //Init Flash Chips
	  uint8_t statusbyte = 0;
 800edd6:	2300      	movs	r3, #0
 800edd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	  uint8_t* buffer = to_binary_format(Gdata,__GET_SAMPLE_COUNT());
 800eddc:	4b72      	ldr	r3, [pc, #456]	; (800efa8 <Routine_STATE_SAMPLE+0x518>)
 800edde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ede0:	0a1b      	lsrs	r3, r3, #8
 800ede2:	b2db      	uxtb	r3, r3
 800ede4:	9305      	str	r3, [sp, #20]
 800ede6:	466d      	mov	r5, sp
 800ede8:	f107 0440 	add.w	r4, r7, #64	; 0x40
 800edec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800edee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800edf0:	6823      	ldr	r3, [r4, #0]
 800edf2:	602b      	str	r3, [r5, #0]
 800edf4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800edf8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800edfa:	f7ff fb1d 	bl	800e438 <to_binary_format>
 800edfe:	65f8      	str	r0, [r7, #92]	; 0x5c

	  HAL_StatusTypeDef flash_flag = Init_Flash_Chips(&statusbyte);
 800ee00:	f107 0327 	add.w	r3, r7, #39	; 0x27
 800ee04:	4618      	mov	r0, r3
 800ee06:	f7fa f92d 	bl	8009064 <Init_Flash_Chips>
 800ee0a:	4603      	mov	r3, r0
 800ee0c:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
	  if((flash_flag == HAL_OK)&&(statusbyte > 0))
 800ee10:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	f040 80bd 	bne.w	800ef94 <Routine_STATE_SAMPLE+0x504>
 800ee1a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	f000 80b8 	beq.w	800ef94 <Routine_STATE_SAMPLE+0x504>
	  {

		  uint8_t chipnumber = Get_Active_Chip();
 800ee24:	f7ff fa64 	bl	800e2f0 <Get_Active_Chip>
 800ee28:	4603      	mov	r3, r0
 800ee2a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		  //get current pointer to free memory in chip
		  uint8_t address[3] = {0};
 800ee2e:	f107 0310 	add.w	r3, r7, #16
 800ee32:	2100      	movs	r1, #0
 800ee34:	460a      	mov	r2, r1
 800ee36:	801a      	strh	r2, [r3, #0]
 800ee38:	460a      	mov	r2, r1
 800ee3a:	709a      	strb	r2, [r3, #2]
		  Get_Current_Address_Pointer(chipnumber,address);
 800ee3c:	f107 0210 	add.w	r2, r7, #16
 800ee40:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800ee44:	4611      	mov	r1, r2
 800ee46:	4618      	mov	r0, r3
 800ee48:	f7ff f9c2 	bl	800e1d0 <Get_Current_Address_Pointer>
		  FLASH_SetAddress(address[2],address[1],address[0]);
 800ee4c:	7cbb      	ldrb	r3, [r7, #18]
 800ee4e:	7c79      	ldrb	r1, [r7, #17]
 800ee50:	7c3a      	ldrb	r2, [r7, #16]
 800ee52:	4618      	mov	r0, r3
 800ee54:	f7fa fa28 	bl	80092a8 <FLASH_SetAddress>
		  //check if there is still space
		  if(!FLASH_Is_Available(chipnumber,get_driftBuffer_Size()))
 800ee58:	f7ff fb6a 	bl	800e530 <get_driftBuffer_Size>
 800ee5c:	4603      	mov	r3, r0
 800ee5e:	461a      	mov	r2, r3
 800ee60:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800ee64:	4611      	mov	r1, r2
 800ee66:	4618      	mov	r0, r3
 800ee68:	f7fa fa84 	bl	8009374 <FLASH_Is_Available>
 800ee6c:	4603      	mov	r3, r0
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d158      	bne.n	800ef24 <Routine_STATE_SAMPLE+0x494>
		  {
			  //Routine to select next available chip for memory storage
			  printf("Warning! chip %d is at maximum capacity\r\n",chipnumber);
 800ee72:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800ee76:	4619      	mov	r1, r3
 800ee78:	484c      	ldr	r0, [pc, #304]	; (800efac <Routine_STATE_SAMPLE+0x51c>)
 800ee7a:	f001 fe57 	bl	8010b2c <printf>
			  //set status to full
			  FLASH_SetAddress(0x00,0x00,0x00);
 800ee7e:	2200      	movs	r2, #0
 800ee80:	2100      	movs	r1, #0
 800ee82:	2000      	movs	r0, #0
 800ee84:	f7fa fa10 	bl	80092a8 <FLASH_SetAddress>
			  uint8_t chipstatus = Full;
 800ee88:	2304      	movs	r3, #4
 800ee8a:	73fb      	strb	r3, [r7, #15]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800ee8c:	f897 006f 	ldrb.w	r0, [r7, #111]	; 0x6f
 800ee90:	f107 020f 	add.w	r2, r7, #15
 800ee94:	2301      	movs	r3, #1
 800ee96:	2101      	movs	r1, #1
 800ee98:	f7fa fb14 	bl	80094c4 <FLASH_WRITE_ReadModifyWrite>
			  //get next active chip and set as active
			  chipnumber = Get_Next_Active_Chip();
 800ee9c:	f7ff fa7a 	bl	800e394 <Get_Next_Active_Chip>
 800eea0:	4603      	mov	r3, r0
 800eea2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			  chipstatus = Active;
 800eea6:	2301      	movs	r3, #1
 800eea8:	73fb      	strb	r3, [r7, #15]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800eeaa:	f897 006f 	ldrb.w	r0, [r7, #111]	; 0x6f
 800eeae:	f107 020f 	add.w	r2, r7, #15
 800eeb2:	2301      	movs	r3, #1
 800eeb4:	2101      	movs	r1, #1
 800eeb6:	f7fa fb05 	bl	80094c4 <FLASH_WRITE_ReadModifyWrite>
			  //Set Next Active Chip
			  Set_Active_Chip(chipnumber);
 800eeba:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800eebe:	4618      	mov	r0, r3
 800eec0:	f7ff fa3a 	bl	800e338 <Set_Active_Chip>
			  //Select inactive chip to be next for storage
			  //cycle through remaining chips
			  chipnumber = 0;
 800eec4:	2300      	movs	r3, #0
 800eec6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			  for (int i = Get_Next_Active_Chip(); i <FLASH_CHIPS; ++i)
 800eeca:	f7ff fa63 	bl	800e394 <Get_Next_Active_Chip>
 800eece:	4603      	mov	r3, r0
 800eed0:	66bb      	str	r3, [r7, #104]	; 0x68
 800eed2:	e012      	b.n	800eefa <Routine_STATE_SAMPLE+0x46a>
			  {
				  if((statusbyte& 0b1<<i)? SET: RESET)
 800eed4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800eed8:	461a      	mov	r2, r3
 800eeda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800eedc:	fa42 f303 	asr.w	r3, r2, r3
 800eee0:	f003 0301 	and.w	r3, r3, #1
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d005      	beq.n	800eef4 <Routine_STATE_SAMPLE+0x464>
				  {
					  chipnumber = i+1;
 800eee8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800eeea:	b2db      	uxtb	r3, r3
 800eeec:	3301      	adds	r3, #1
 800eeee:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					  break;
 800eef2:	e005      	b.n	800ef00 <Routine_STATE_SAMPLE+0x470>
			  for (int i = Get_Next_Active_Chip(); i <FLASH_CHIPS; ++i)
 800eef4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800eef6:	3301      	adds	r3, #1
 800eef8:	66bb      	str	r3, [r7, #104]	; 0x68
 800eefa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800eefc:	2b03      	cmp	r3, #3
 800eefe:	dde9      	ble.n	800eed4 <Routine_STATE_SAMPLE+0x444>
				  }

			  }
			  //set the status byte of the chip to next active
			  Set_Next_Active_Chip(chipnumber);
 800ef00:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800ef04:	4618      	mov	r0, r3
 800ef06:	f7ff fa69 	bl	800e3dc <Set_Next_Active_Chip>
			  chipstatus = Next_Active;
 800ef0a:	2302      	movs	r3, #2
 800ef0c:	73fb      	strb	r3, [r7, #15]
			  FLASH_WRITE_ReadModifyWrite(chipnumber,BUFFER1,&chipstatus,1);
 800ef0e:	f897 006f 	ldrb.w	r0, [r7, #111]	; 0x6f
 800ef12:	f107 020f 	add.w	r2, r7, #15
 800ef16:	2301      	movs	r3, #1
 800ef18:	2101      	movs	r1, #1
 800ef1a:	f7fa fad3 	bl	80094c4 <FLASH_WRITE_ReadModifyWrite>
			  FLASH_IncAddress(1);
 800ef1e:	2001      	movs	r0, #1
 800ef20:	f7fa f9dc 	bl	80092dc <FLASH_IncAddress>
		  }
		  if(FLASH_WRITE_ReadModifyWrite(Get_Active_Chip(),BUFFER1,buffer,get_driftBuffer_Size()) != 1)
 800ef24:	f7ff f9e4 	bl	800e2f0 <Get_Active_Chip>
 800ef28:	4603      	mov	r3, r0
 800ef2a:	461c      	mov	r4, r3
 800ef2c:	f7ff fb00 	bl	800e530 <get_driftBuffer_Size>
 800ef30:	4603      	mov	r3, r0
 800ef32:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ef34:	2101      	movs	r1, #1
 800ef36:	4620      	mov	r0, r4
 800ef38:	f7fa fac4 	bl	80094c4 <FLASH_WRITE_ReadModifyWrite>
 800ef3c:	4603      	mov	r3, r0
 800ef3e:	2b01      	cmp	r3, #1
 800ef40:	d024      	beq.n	800ef8c <Routine_STATE_SAMPLE+0x4fc>
		 {
		 	printf("Successfully saved data to chip %d\r\n",Get_Active_Chip());
 800ef42:	f7ff f9d5 	bl	800e2f0 <Get_Active_Chip>
 800ef46:	4603      	mov	r3, r0
 800ef48:	4619      	mov	r1, r3
 800ef4a:	4819      	ldr	r0, [pc, #100]	; (800efb0 <Routine_STATE_SAMPLE+0x520>)
 800ef4c:	f001 fdee 	bl	8010b2c <printf>
		 	//increment pointer to next available memory block
		 	FLASH_IncAddress(get_driftBuffer_Size());
 800ef50:	f7ff faee 	bl	800e530 <get_driftBuffer_Size>
 800ef54:	4603      	mov	r3, r0
 800ef56:	4618      	mov	r0, r3
 800ef58:	f7fa f9c0 	bl	80092dc <FLASH_IncAddress>
		 	//save address to chip
		 	uint32_t temp = FLASH_GetAddress();
 800ef5c:	f7fa f9f8 	bl	8009350 <FLASH_GetAddress>
 800ef60:	4603      	mov	r3, r0
 800ef62:	657b      	str	r3, [r7, #84]	; 0x54
		 	address[2] = (temp & 0xFF0000)>>16;
 800ef64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ef66:	0c1b      	lsrs	r3, r3, #16
 800ef68:	b2db      	uxtb	r3, r3
 800ef6a:	74bb      	strb	r3, [r7, #18]
		 	address[1] = (temp & 0xFF00)>>8;
 800ef6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ef6e:	0a1b      	lsrs	r3, r3, #8
 800ef70:	b2db      	uxtb	r3, r3
 800ef72:	747b      	strb	r3, [r7, #17]
		 	address[0] = (temp & 0xFF);
 800ef74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ef76:	b2db      	uxtb	r3, r3
 800ef78:	743b      	strb	r3, [r7, #16]
		 	Set_Current_Address_Pointer(chipnumber,address);
 800ef7a:	f107 0210 	add.w	r2, r7, #16
 800ef7e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800ef82:	4611      	mov	r1, r2
 800ef84:	4618      	mov	r0, r3
 800ef86:	f7ff f969 	bl	800e25c <Set_Current_Address_Pointer>
	  {
 800ef8a:	e006      	b.n	800ef9a <Routine_STATE_SAMPLE+0x50a>
		 }
		 else
		 {
		   printf("Error Saving to Flash Chip\r\n");
 800ef8c:	4809      	ldr	r0, [pc, #36]	; (800efb4 <Routine_STATE_SAMPLE+0x524>)
 800ef8e:	f001 fe45 	bl	8010c1c <puts>
	  {
 800ef92:	e002      	b.n	800ef9a <Routine_STATE_SAMPLE+0x50a>
		 }


	  }else
	  {
		  printf("Error! Memory Full");
 800ef94:	4808      	ldr	r0, [pc, #32]	; (800efb8 <Routine_STATE_SAMPLE+0x528>)
 800ef96:	f001 fdc9 	bl	8010b2c <printf>
	  }

}
 800ef9a:	bf00      	nop
 800ef9c:	377c      	adds	r7, #124	; 0x7c
 800ef9e:	46bd      	mov	sp, r7
 800efa0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800efa4:	08019600 	.word	0x08019600
 800efa8:	40002800 	.word	0x40002800
 800efac:	08019610 	.word	0x08019610
 800efb0:	0801963c 	.word	0x0801963c
 800efb4:	08019664 	.word	0x08019664
 800efb8:	08019680 	.word	0x08019680

0800efbc <Routine_STATE_TRANSMIT>:

static void Routine_STATE_TRANSMIT(void)
{
 800efbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800efc0:	b093      	sub	sp, #76	; 0x4c
 800efc2:	af00      	add	r7, sp, #0
	  printf("Current State: TRANS \t Next State: SLEEP\r\n");
 800efc4:	4868      	ldr	r0, [pc, #416]	; (800f168 <Routine_STATE_TRANSMIT+0x1ac>)
 800efc6:	f001 fe29 	bl	8010c1c <puts>

	  /* 1. Initialize Iridium Modem */
	  uint8_t chip = Get_Active_Chip();		 	 											//Get active chip
 800efca:	f7ff f991 	bl	800e2f0 <Get_Active_Chip>
 800efce:	4603      	mov	r3, r0
 800efd0:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	  uint8_t Address[3] = {0};					 											//get current address pointer
 800efd4:	f107 031c 	add.w	r3, r7, #28
 800efd8:	2100      	movs	r1, #0
 800efda:	460a      	mov	r2, r1
 800efdc:	801a      	strh	r2, [r3, #0]
 800efde:	460a      	mov	r2, r1
 800efe0:	709a      	strb	r2, [r3, #2]
	  Get_Current_Address_Pointer(chip,Address);
 800efe2:	f107 021c 	add.w	r2, r7, #28
 800efe6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800efea:	4611      	mov	r1, r2
 800efec:	4618      	mov	r0, r3
 800efee:	f7ff f8ef 	bl	800e1d0 <Get_Current_Address_Pointer>
	  if(IR_Init_Module() == IR_OK)
 800eff2:	f7fd f8ff 	bl	800c1f4 <IR_Init_Module>
 800eff6:	4603      	mov	r3, r0
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d17b      	bne.n	800f0f4 <Routine_STATE_TRANSMIT+0x138>
	  {
 800effc:	466b      	mov	r3, sp
 800effe:	461e      	mov	r6, r3
		  uint32_t size = ((Address[2] - 0x00)<<16)|((Address[1] - 0x00)<<8)|(Address[0]-0x01); //calculate length of data
 800f000:	7fbb      	ldrb	r3, [r7, #30]
 800f002:	041a      	lsls	r2, r3, #16
 800f004:	7f7b      	ldrb	r3, [r7, #29]
 800f006:	021b      	lsls	r3, r3, #8
 800f008:	431a      	orrs	r2, r3
 800f00a:	7f3b      	ldrb	r3, [r7, #28]
 800f00c:	3b01      	subs	r3, #1
 800f00e:	4313      	orrs	r3, r2
 800f010:	63fb      	str	r3, [r7, #60]	; 0x3c
		  int num_pages = size/FLASH_GetPageSize() +1;											//calculate number of pages to be read
 800f012:	f7fa f93f 	bl	8009294 <FLASH_GetPageSize>
 800f016:	4603      	mov	r3, r0
 800f018:	461a      	mov	r2, r3
 800f01a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f01c:	fbb3 f3f2 	udiv	r3, r3, r2
 800f020:	3301      	adds	r3, #1
 800f022:	63bb      	str	r3, [r7, #56]	; 0x38
		  /* Load Data */
		  printf("Preparing To Transmit...");
 800f024:	4851      	ldr	r0, [pc, #324]	; (800f16c <Routine_STATE_TRANSMIT+0x1b0>)
 800f026:	f001 fd81 	bl	8010b2c <printf>
		  /* 2. LOOP THROUGH NUMBER OF PAGES WITH DATA */
		  int payload_size = DRIFTBUFFER_SIZE*(__GET_SAMPLE_COUNT());
 800f02a:	4b51      	ldr	r3, [pc, #324]	; (800f170 <Routine_STATE_TRANSMIT+0x1b4>)
 800f02c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f02e:	0a1b      	lsrs	r3, r3, #8
 800f030:	b2db      	uxtb	r3, r3
 800f032:	2226      	movs	r2, #38	; 0x26
 800f034:	fb02 f303 	mul.w	r3, r2, r3
 800f038:	637b      	str	r3, [r7, #52]	; 0x34
		  uint8_t packet [payload_size];
 800f03a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800f03c:	1e4b      	subs	r3, r1, #1
 800f03e:	633b      	str	r3, [r7, #48]	; 0x30
 800f040:	460b      	mov	r3, r1
 800f042:	461a      	mov	r2, r3
 800f044:	f04f 0300 	mov.w	r3, #0
 800f048:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800f04c:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800f050:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800f054:	460b      	mov	r3, r1
 800f056:	461a      	mov	r2, r3
 800f058:	f04f 0300 	mov.w	r3, #0
 800f05c:	00dd      	lsls	r5, r3, #3
 800f05e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f062:	00d4      	lsls	r4, r2, #3
 800f064:	460b      	mov	r3, r1
 800f066:	3307      	adds	r3, #7
 800f068:	08db      	lsrs	r3, r3, #3
 800f06a:	00db      	lsls	r3, r3, #3
 800f06c:	ebad 0d03 	sub.w	sp, sp, r3
 800f070:	466b      	mov	r3, sp
 800f072:	3300      	adds	r3, #0
 800f074:	62fb      	str	r3, [r7, #44]	; 0x2c

		  for (int i = 0; i < num_pages; ++i)
 800f076:	2300      	movs	r3, #0
 800f078:	647b      	str	r3, [r7, #68]	; 0x44
 800f07a:	e036      	b.n	800f0ea <Routine_STATE_TRANSMIT+0x12e>
		  {
			  FLASH_SetAddress(0x00,0x00,0x01);														//read size variables from memory
 800f07c:	2201      	movs	r2, #1
 800f07e:	2100      	movs	r1, #0
 800f080:	2000      	movs	r0, #0
 800f082:	f7fa f911 	bl	80092a8 <FLASH_SetAddress>
			  uint8_t* buffer = FLASH_READ_BufferHF(chip,BUFFER1);
 800f086:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f08a:	2101      	movs	r1, #1
 800f08c:	4618      	mov	r0, r3
 800f08e:	f7fa f9d3 	bl	8009438 <FLASH_READ_BufferHF>
 800f092:	62b8      	str	r0, [r7, #40]	; 0x28
			  memcpy(packet,&buffer[1],payload_size);
 800f094:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f098:	3301      	adds	r3, #1
 800f09a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f09c:	4619      	mov	r1, r3
 800f09e:	f001 fac9 	bl	8010634 <memcpy>
			  IR_Status_t flag = IR_send_Bin_String(packet,payload_size);
 800f0a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f0a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f0a6:	4611      	mov	r1, r2
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	f7fd fb45 	bl	800c738 <IR_send_Bin_String>
 800f0ae:	4603      	mov	r3, r0
 800f0b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		  	  if(flag == IR_MSG_UPLOAD_OK)
 800f0b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f0b8:	2b0a      	cmp	r3, #10
 800f0ba:	d113      	bne.n	800f0e4 <Routine_STATE_TRANSMIT+0x128>
		  	  {
			  	  printf("Message Uploaded!\r\nTransmitting...");
 800f0bc:	482d      	ldr	r0, [pc, #180]	; (800f174 <Routine_STATE_TRANSMIT+0x1b8>)
 800f0be:	f001 fd35 	bl	8010b2c <printf>
			  	  //create SBD Session
			  	  SBDX_Status_t sbd;
			  	  if(IR_start_SBD_Session(&sbd)== IR_OK)
 800f0c2:	463b      	mov	r3, r7
 800f0c4:	4618      	mov	r0, r3
 800f0c6:	f7fd fa2f 	bl	800c528 <IR_start_SBD_Session>
 800f0ca:	4603      	mov	r3, r0
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d109      	bne.n	800f0e4 <Routine_STATE_TRANSMIT+0x128>
			  	  {

		 		  	  //check return status
		 		  	  if(sbd.MO_Status < 2)
 800f0d0:	783b      	ldrb	r3, [r7, #0]
 800f0d2:	2b01      	cmp	r3, #1
 800f0d4:	d803      	bhi.n	800f0de <Routine_STATE_TRANSMIT+0x122>
		 		  	  {
		 			  	  //message sent
		 			  	  printf("Success!\r\n");
 800f0d6:	4828      	ldr	r0, [pc, #160]	; (800f178 <Routine_STATE_TRANSMIT+0x1bc>)
 800f0d8:	f001 fda0 	bl	8010c1c <puts>
 800f0dc:	e002      	b.n	800f0e4 <Routine_STATE_TRANSMIT+0x128>
		 		  	  }else
		 		  	  {
		 		  		  printf("Failed!\r\n");
 800f0de:	4827      	ldr	r0, [pc, #156]	; (800f17c <Routine_STATE_TRANSMIT+0x1c0>)
 800f0e0:	f001 fd9c 	bl	8010c1c <puts>
		  for (int i = 0; i < num_pages; ++i)
 800f0e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f0e6:	3301      	adds	r3, #1
 800f0e8:	647b      	str	r3, [r7, #68]	; 0x44
 800f0ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f0ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0ee:	429a      	cmp	r2, r3
 800f0f0:	dbc4      	blt.n	800f07c <Routine_STATE_TRANSMIT+0xc0>
 800f0f2:	46b5      	mov	sp, r6

		  	  }
		  }

	  }
	  IR_DeInit_Module();
 800f0f4:	f7fd f8ce 	bl	800c294 <IR_DeInit_Module>

/* Reset Memory pointer*/
  //reset sample count
  __SET_SAMPLE_COUNT(0);
 800f0f8:	4a1d      	ldr	r2, [pc, #116]	; (800f170 <Routine_STATE_TRANSMIT+0x1b4>)
 800f0fa:	4b1d      	ldr	r3, [pc, #116]	; (800f170 <Routine_STATE_TRANSMIT+0x1b4>)
 800f0fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f0fe:	b2db      	uxtb	r3, r3
 800f100:	6513      	str	r3, [r2, #80]	; 0x50
  //erase page and reset counter
  FLASH_ERASE_Page(chip);
 800f102:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f106:	4618      	mov	r0, r3
 800f108:	f7fa fa5a 	bl	80095c0 <FLASH_ERASE_Page>
  FLASH_SetAddress(0x00,0x00,0x00);
 800f10c:	2200      	movs	r2, #0
 800f10e:	2100      	movs	r1, #0
 800f110:	2000      	movs	r0, #0
 800f112:	f7fa f8c9 	bl	80092a8 <FLASH_SetAddress>
  uint8_t val = Active;
 800f116:	2301      	movs	r3, #1
 800f118:	76fb      	strb	r3, [r7, #27]
  FLASH_WRITE_PageOrByte_NoErase(chip,&val,1);
 800f11a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f11e:	f107 011b 	add.w	r1, r7, #27
 800f122:	2201      	movs	r2, #1
 800f124:	4618      	mov	r0, r3
 800f126:	f7fa fa11 	bl	800954c <FLASH_WRITE_PageOrByte_NoErase>
  FLASH_IncAddress(1);
 800f12a:	2001      	movs	r0, #1
 800f12c:	f7fa f8d6 	bl	80092dc <FLASH_IncAddress>
  uint32_t temp = FLASH_GetAddress();
 800f130:	f7fa f90e 	bl	8009350 <FLASH_GetAddress>
 800f134:	4603      	mov	r3, r0
 800f136:	623b      	str	r3, [r7, #32]
  Address[0] = temp&0xFF;
 800f138:	6a3b      	ldr	r3, [r7, #32]
 800f13a:	b2db      	uxtb	r3, r3
 800f13c:	773b      	strb	r3, [r7, #28]
  Address[1] = (temp&0xFF00)>>8;
 800f13e:	6a3b      	ldr	r3, [r7, #32]
 800f140:	0a1b      	lsrs	r3, r3, #8
 800f142:	b2db      	uxtb	r3, r3
 800f144:	777b      	strb	r3, [r7, #29]
  Address[2] = (temp&0xFF0000)>>16;
 800f146:	6a3b      	ldr	r3, [r7, #32]
 800f148:	0c1b      	lsrs	r3, r3, #16
 800f14a:	b2db      	uxtb	r3, r3
 800f14c:	77bb      	strb	r3, [r7, #30]
  Set_Current_Address_Pointer(chip,Address);
 800f14e:	f107 021c 	add.w	r2, r7, #28
 800f152:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f156:	4611      	mov	r1, r2
 800f158:	4618      	mov	r0, r3
 800f15a:	f7ff f87f 	bl	800e25c <Set_Current_Address_Pointer>
}
 800f15e:	bf00      	nop
 800f160:	374c      	adds	r7, #76	; 0x4c
 800f162:	46bd      	mov	sp, r7
 800f164:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f168:	08019694 	.word	0x08019694
 800f16c:	080196c0 	.word	0x080196c0
 800f170:	40002800 	.word	0x40002800
 800f174:	080196dc 	.word	0x080196dc
 800f178:	08019700 	.word	0x08019700
 800f17c:	0801970c 	.word	0x0801970c

0800f180 <Routine_Init_STATE>:

static void Routine_Init_STATE(void)
{
 800f180:	b580      	push	{r7, lr}
 800f182:	b090      	sub	sp, #64	; 0x40
 800f184:	af00      	add	r7, sp, #0
	//Initialize and configure the flash chips
	printf("Setting Up Flash Chips...\r\n");
 800f186:	4884      	ldr	r0, [pc, #528]	; (800f398 <Routine_Init_STATE+0x218>)
 800f188:	f001 fd48 	bl	8010c1c <puts>
	uint8_t status;

	uint32_t backup_val;
	Init_Flash_Chips(&status);
 800f18c:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800f190:	4618      	mov	r0, r3
 800f192:	f7f9 ff67 	bl	8009064 <Init_Flash_Chips>
	backup_val = status;
 800f196:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f19a:	63fb      	str	r3, [r7, #60]	; 0x3c
	//set address to point to statusbyte (memory location 0x00,0x00,0x00)

	//Find the bit set in the lowest bit of the status position

	uint8_t Active_Set = 0;			//flag to keep track of chip statuses
 800f19c:	2300      	movs	r3, #0
 800f19e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	printf("Allocating Chip Statuses...\r\n");
 800f1a2:	487e      	ldr	r0, [pc, #504]	; (800f39c <Routine_Init_STATE+0x21c>)
 800f1a4:	f001 fd3a 	bl	8010c1c <puts>
	for (int i = 0; i < 4; ++i)
 800f1a8:	2300      	movs	r3, #0
 800f1aa:	637b      	str	r3, [r7, #52]	; 0x34
 800f1ac:	e077      	b.n	800f29e <Routine_Init_STATE+0x11e>
	{
		uint8_t set = (status & 0b1<<i)>>i;
 800f1ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f1b2:	4619      	mov	r1, r3
 800f1b4:	2201      	movs	r2, #1
 800f1b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1b8:	fa02 f303 	lsl.w	r3, r2, r3
 800f1bc:	ea01 0203 	and.w	r2, r1, r3
 800f1c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1c2:	fa42 f303 	asr.w	r3, r2, r3
 800f1c6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
		if(set)
 800f1ca:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d05c      	beq.n	800f28c <Routine_Init_STATE+0x10c>
		{

			Chip_Status_t flashchips;
			if(Active_Set == 0)		// no chip set yet
 800f1d2:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	d10f      	bne.n	800f1fa <Routine_Init_STATE+0x7a>
			{
				flashchips = Active;
 800f1da:	2301      	movs	r3, #1
 800f1dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				backup_val |= ((i+1)<<8);
 800f1e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1e2:	3301      	adds	r3, #1
 800f1e4:	021b      	lsls	r3, r3, #8
 800f1e6:	461a      	mov	r2, r3
 800f1e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f1ea:	4313      	orrs	r3, r2
 800f1ec:	63fb      	str	r3, [r7, #60]	; 0x3c
				Active_Set++;
 800f1ee:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f1f2:	3301      	adds	r3, #1
 800f1f4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800f1f8:	e016      	b.n	800f228 <Routine_Init_STATE+0xa8>
			}else if(Active_Set == 1)//1st chip found
 800f1fa:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f1fe:	2b01      	cmp	r3, #1
 800f200:	d10f      	bne.n	800f222 <Routine_Init_STATE+0xa2>
			{
				flashchips = Next_Active;
 800f202:	2302      	movs	r3, #2
 800f204:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
				backup_val |= (i+1)<<24;
 800f208:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f20a:	3301      	adds	r3, #1
 800f20c:	061b      	lsls	r3, r3, #24
 800f20e:	461a      	mov	r2, r3
 800f210:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f212:	4313      	orrs	r3, r2
 800f214:	63fb      	str	r3, [r7, #60]	; 0x3c
				Active_Set++;
 800f216:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800f21a:	3301      	adds	r3, #1
 800f21c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800f220:	e002      	b.n	800f228 <Routine_Init_STATE+0xa8>
			}else
			{
				flashchips = Inactive;
 800f222:	2303      	movs	r3, #3
 800f224:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
			}
			FLASH_SetAddress(0x00,0x00,0x00);
 800f228:	2200      	movs	r2, #0
 800f22a:	2100      	movs	r1, #0
 800f22c:	2000      	movs	r0, #0
 800f22e:	f7fa f83b 	bl	80092a8 <FLASH_SetAddress>
			FLASH_ERASE_Page(i+1);
 800f232:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f234:	3301      	adds	r3, #1
 800f236:	4618      	mov	r0, r3
 800f238:	f7fa f9c2 	bl	80095c0 <FLASH_ERASE_Page>
			FLASH_WRITE_PageOrByte_NoErase((i+1),&flashchips,1);
 800f23c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f23e:	3301      	adds	r3, #1
 800f240:	f107 0123 	add.w	r1, r7, #35	; 0x23
 800f244:	2201      	movs	r2, #1
 800f246:	4618      	mov	r0, r3
 800f248:	f7fa f980 	bl	800954c <FLASH_WRITE_PageOrByte_NoErase>
			uint8_t* buff;
			buff = FLASH_READ_Page(i+1);
 800f24c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f24e:	3301      	adds	r3, #1
 800f250:	4618      	mov	r0, r3
 800f252:	f7fa f8af 	bl	80093b4 <FLASH_READ_Page>
 800f256:	62f8      	str	r0, [r7, #44]	; 0x2c
			printf("Chip %d Status: %d\r\n",i+1,*buff);
 800f258:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f25a:	1c59      	adds	r1, r3, #1
 800f25c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f25e:	781b      	ldrb	r3, [r3, #0]
 800f260:	461a      	mov	r2, r3
 800f262:	484f      	ldr	r0, [pc, #316]	; (800f3a0 <Routine_Init_STATE+0x220>)
 800f264:	f001 fc62 	bl	8010b2c <printf>
			//increment current address for the chip and save to back up registers
			FLASH_IncAddress(1);
 800f268:	2001      	movs	r0, #1
 800f26a:	f7fa f837 	bl	80092dc <FLASH_IncAddress>
			uint32_t address = FLASH_GetAddress();
 800f26e:	f7fa f86f 	bl	8009350 <FLASH_GetAddress>
 800f272:	4603      	mov	r3, r0
 800f274:	61fb      	str	r3, [r7, #28]
			Set_Current_Address_Pointer(i+1,(uint8_t*)&address);
 800f276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f278:	b2db      	uxtb	r3, r3
 800f27a:	3301      	adds	r3, #1
 800f27c:	b2db      	uxtb	r3, r3
 800f27e:	f107 021c 	add.w	r2, r7, #28
 800f282:	4611      	mov	r1, r2
 800f284:	4618      	mov	r0, r3
 800f286:	f7fe ffe9 	bl	800e25c <Set_Current_Address_Pointer>
 800f28a:	e005      	b.n	800f298 <Routine_Init_STATE+0x118>
		}else
		{
			printf("Chip %d Offline!\r\n",i+1);
 800f28c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f28e:	3301      	adds	r3, #1
 800f290:	4619      	mov	r1, r3
 800f292:	4844      	ldr	r0, [pc, #272]	; (800f3a4 <Routine_Init_STATE+0x224>)
 800f294:	f001 fc4a 	bl	8010b2c <printf>
	for (int i = 0; i < 4; ++i)
 800f298:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f29a:	3301      	adds	r3, #1
 800f29c:	637b      	str	r3, [r7, #52]	; 0x34
 800f29e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2a0:	2b03      	cmp	r3, #3
 800f2a2:	dd84      	ble.n	800f1ae <Routine_Init_STATE+0x2e>
		}
	}
	//Store Chip status variable in RTC->BCKUP byte 0 : chip status, byte 1 : active chip, byte 2: back up chip
	 __HAL_RCC_PWR_CLK_ENABLE();
 800f2a4:	4a40      	ldr	r2, [pc, #256]	; (800f3a8 <Routine_Init_STATE+0x228>)
 800f2a6:	4b40      	ldr	r3, [pc, #256]	; (800f3a8 <Routine_Init_STATE+0x228>)
 800f2a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f2aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f2ae:	6593      	str	r3, [r2, #88]	; 0x58
 800f2b0:	4b3d      	ldr	r3, [pc, #244]	; (800f3a8 <Routine_Init_STATE+0x228>)
 800f2b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f2b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f2b8:	61bb      	str	r3, [r7, #24]
 800f2ba:	69bb      	ldr	r3, [r7, #24]
	 RTC->BKP1R = backup_val;
 800f2bc:	4a3b      	ldr	r2, [pc, #236]	; (800f3ac <Routine_Init_STATE+0x22c>)
 800f2be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f2c0:	6553      	str	r3, [r2, #84]	; 0x54
	 __HAL_RCC_PWR_CLK_DISABLE();
 800f2c2:	4a39      	ldr	r2, [pc, #228]	; (800f3a8 <Routine_Init_STATE+0x228>)
 800f2c4:	4b38      	ldr	r3, [pc, #224]	; (800f3a8 <Routine_Init_STATE+0x228>)
 800f2c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f2c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f2cc:	6593      	str	r3, [r2, #88]	; 0x58

	 /* Test Iridium Modem */
	 uint8_t retries = 0;
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	 while(retries++ < 20)
 800f2d4:	e00a      	b.n	800f2ec <Routine_Init_STATE+0x16c>
	 {
		 if(IR_Init_Module() == IR_OK)
 800f2d6:	f7fc ff8d 	bl	800c1f4 <IR_Init_Module>
 800f2da:	4603      	mov	r3, r0
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d103      	bne.n	800f2e8 <Routine_Init_STATE+0x168>
	 	 {
			 IR_On = 1;
 800f2e0:	4b33      	ldr	r3, [pc, #204]	; (800f3b0 <Routine_Init_STATE+0x230>)
 800f2e2:	2201      	movs	r2, #1
 800f2e4:	701a      	strb	r2, [r3, #0]
			 break;
 800f2e6:	e008      	b.n	800f2fa <Routine_Init_STATE+0x17a>
	 	 }
	 	 IR_DeInit_Module();
 800f2e8:	f7fc ffd4 	bl	800c294 <IR_DeInit_Module>
	 while(retries++ < 20)
 800f2ec:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800f2f0:	1c5a      	adds	r2, r3, #1
 800f2f2:	f887 2033 	strb.w	r2, [r7, #51]	; 0x33
 800f2f6:	2b13      	cmp	r3, #19
 800f2f8:	d9ed      	bls.n	800f2d6 <Routine_Init_STATE+0x156>
	 }
	 if(IR_On)
 800f2fa:	4b2d      	ldr	r3, [pc, #180]	; (800f3b0 <Routine_Init_STATE+0x230>)
 800f2fc:	781b      	ldrb	r3, [r3, #0]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d003      	beq.n	800f30a <Routine_Init_STATE+0x18a>
	 {
		 printf("Iridium Module online!\r\n");
 800f302:	482c      	ldr	r0, [pc, #176]	; (800f3b4 <Routine_Init_STATE+0x234>)
 800f304:	f001 fc8a 	bl	8010c1c <puts>
 800f308:	e002      	b.n	800f310 <Routine_Init_STATE+0x190>
	 }else
	 {
		 printf("Error Connecting To Modem\r\n");
 800f30a:	482b      	ldr	r0, [pc, #172]	; (800f3b8 <Routine_Init_STATE+0x238>)
 800f30c:	f001 fc86 	bl	8010c1c <puts>
	 }
	 IR_DeInit_Module();
 800f310:	f7fc ffc0 	bl	800c294 <IR_DeInit_Module>

	 /* Test BMP280 Sensor*/
	 BMP_Init_Typedef BMP_InitStruct = {0};
 800f314:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f318:	2200      	movs	r2, #0
 800f31a:	601a      	str	r2, [r3, #0]
 800f31c:	711a      	strb	r2, [r3, #4]
	 BMP280_Init_Preset_Mode(Weather_Monitoring,&BMP_InitStruct);
 800f31e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f322:	4619      	mov	r1, r3
 800f324:	2002      	movs	r0, #2
 800f326:	f7fa fbb9 	bl	8009a9c <BMP280_Init_Preset_Mode>
	 if(BMP280_Init(&BMP_InitStruct) == BMP_OK)
 800f32a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f32e:	4618      	mov	r0, r3
 800f330:	f7fa fb46 	bl	80099c0 <BMP280_Init>
 800f334:	4603      	mov	r3, r0
 800f336:	2b09      	cmp	r3, #9
 800f338:	d103      	bne.n	800f342 <Routine_Init_STATE+0x1c2>
	 {
		 printf("Environmental Sensor Online!\r\n");
 800f33a:	4820      	ldr	r0, [pc, #128]	; (800f3bc <Routine_Init_STATE+0x23c>)
 800f33c:	f001 fc6e 	bl	8010c1c <puts>
 800f340:	e002      	b.n	800f348 <Routine_Init_STATE+0x1c8>
	 }else
	 {
		 printf("Environmental Sensor Offline!\r\n");
 800f342:	481f      	ldr	r0, [pc, #124]	; (800f3c0 <Routine_Init_STATE+0x240>)
 800f344:	f001 fc6a 	bl	8010c1c <puts>
	 }

	 /* Test INA 219 Sensor */
	 if(INA219_Init_Sensor() == INA_OK)
 800f348:	f7fc fa60 	bl	800b80c <INA219_Init_Sensor>
 800f34c:	4603      	mov	r3, r0
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d103      	bne.n	800f35a <Routine_Init_STATE+0x1da>
	 {
		 printf("Current Monitor Online!");
 800f352:	481c      	ldr	r0, [pc, #112]	; (800f3c4 <Routine_Init_STATE+0x244>)
 800f354:	f001 fbea 	bl	8010b2c <printf>
 800f358:	e002      	b.n	800f360 <Routine_Init_STATE+0x1e0>
	 } else
	 {
		 printf("Current Monitor Offline!\r\n");
 800f35a:	481b      	ldr	r0, [pc, #108]	; (800f3c8 <Routine_Init_STATE+0x248>)
 800f35c:	f001 fc5e 	bl	8010c1c <puts>
	 }

	 /* Test MPU6050 Sensor */

	 if(MPU6050_Init_MPU(GYRO_CONFIG_FSSEL_2000DPS,ACC_CONFIG_AFSSEL_2G,CONFIG_DLFP_2) == MPU_OK)
 800f360:	2202      	movs	r2, #2
 800f362:	2100      	movs	r1, #0
 800f364:	2018      	movs	r0, #24
 800f366:	f7fd fe0d 	bl	800cf84 <MPU6050_Init_MPU>
 800f36a:	4603      	mov	r3, r0
 800f36c:	2b11      	cmp	r3, #17
 800f36e:	d109      	bne.n	800f384 <Routine_Init_STATE+0x204>
	 {
		 printf("IMU Online\r\n");
 800f370:	4816      	ldr	r0, [pc, #88]	; (800f3cc <Routine_Init_STATE+0x24c>)
 800f372:	f001 fc53 	bl	8010c1c <puts>
		 //perform self-test
		 float test_results[6];
		 MPU6050_SelfTest(&hi2c1,test_results);
 800f376:	463b      	mov	r3, r7
 800f378:	4619      	mov	r1, r3
 800f37a:	4815      	ldr	r0, [pc, #84]	; (800f3d0 <Routine_Init_STATE+0x250>)
 800f37c:	f7fe f9d0 	bl	800d720 <MPU6050_SelfTest>
 800f380:	bf00      	nop
 800f382:	e002      	b.n	800f38a <Routine_Init_STATE+0x20a>
		 __NOP();
	 }else
	 {
		 printf("IMU Offline\r\n");
 800f384:	4813      	ldr	r0, [pc, #76]	; (800f3d4 <Routine_Init_STATE+0x254>)
 800f386:	f001 fc49 	bl	8010c1c <puts>
	 }
	 MPU6050_Deinit_MPU();
 800f38a:	f7fd fe6d 	bl	800d068 <MPU6050_Deinit_MPU>

}
 800f38e:	bf00      	nop
 800f390:	3740      	adds	r7, #64	; 0x40
 800f392:	46bd      	mov	sp, r7
 800f394:	bd80      	pop	{r7, pc}
 800f396:	bf00      	nop
 800f398:	08019718 	.word	0x08019718
 800f39c:	08019734 	.word	0x08019734
 800f3a0:	08019754 	.word	0x08019754
 800f3a4:	0801976c 	.word	0x0801976c
 800f3a8:	40021000 	.word	0x40021000
 800f3ac:	40002800 	.word	0x40002800
 800f3b0:	20000927 	.word	0x20000927
 800f3b4:	08019780 	.word	0x08019780
 800f3b8:	08019798 	.word	0x08019798
 800f3bc:	0801955c 	.word	0x0801955c
 800f3c0:	080197b4 	.word	0x080197b4
 800f3c4:	080197d4 	.word	0x080197d4
 800f3c8:	080197ec 	.word	0x080197ec
 800f3cc:	08019808 	.word	0x08019808
 800f3d0:	20003864 	.word	0x20003864
 800f3d4:	08019814 	.word	0x08019814

0800f3d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800f3d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 800f410 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800f3dc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800f3de:	e003      	b.n	800f3e8 <LoopCopyDataInit>

0800f3e0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800f3e0:	4b0c      	ldr	r3, [pc, #48]	; (800f414 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800f3e2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800f3e4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800f3e6:	3104      	adds	r1, #4

0800f3e8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800f3e8:	480b      	ldr	r0, [pc, #44]	; (800f418 <LoopForever+0xa>)
	ldr	r3, =_edata
 800f3ea:	4b0c      	ldr	r3, [pc, #48]	; (800f41c <LoopForever+0xe>)
	adds	r2, r0, r1
 800f3ec:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800f3ee:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800f3f0:	d3f6      	bcc.n	800f3e0 <CopyDataInit>
	ldr	r2, =_sbss
 800f3f2:	4a0b      	ldr	r2, [pc, #44]	; (800f420 <LoopForever+0x12>)
	b	LoopFillZerobss
 800f3f4:	e002      	b.n	800f3fc <LoopFillZerobss>

0800f3f6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800f3f6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800f3f8:	f842 3b04 	str.w	r3, [r2], #4

0800f3fc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800f3fc:	4b09      	ldr	r3, [pc, #36]	; (800f424 <LoopForever+0x16>)
	cmp	r2, r3
 800f3fe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800f400:	d3f9      	bcc.n	800f3f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800f402:	f000 fda5 	bl	800ff50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800f406:	f000 fddd 	bl	800ffc4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800f40a:	f7ff f929 	bl	800e660 <main>

0800f40e <LoopForever>:

LoopForever:
    b LoopForever
 800f40e:	e7fe      	b.n	800f40e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800f410:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800f414:	08019d30 	.word	0x08019d30
	ldr	r0, =_sdata
 800f418:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800f41c:	200006d0 	.word	0x200006d0
	ldr	r2, =_sbss
 800f420:	200006d0 	.word	0x200006d0
	ldr	r3, = _ebss
 800f424:	20003b20 	.word	0x20003b20

0800f428 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800f428:	e7fe      	b.n	800f428 <ADC1_2_IRQHandler>
	...

0800f42c <HAL_MspInit>:
  * @brief  Initialize the Global MSP.
  * @param  None
  * @retval None
  */
void HAL_MspInit(void)
{
 800f42c:	b480      	push	{r7}
 800f42e:	b083      	sub	sp, #12
 800f430:	af00      	add	r7, sp, #0
  /* NOTE : This function is generated automatically by STM32CubeMX and eventually  
            modified by the user
   */ 
	  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f432:	4a0e      	ldr	r2, [pc, #56]	; (800f46c <HAL_MspInit+0x40>)
 800f434:	4b0d      	ldr	r3, [pc, #52]	; (800f46c <HAL_MspInit+0x40>)
 800f436:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f438:	f043 0301 	orr.w	r3, r3, #1
 800f43c:	6613      	str	r3, [r2, #96]	; 0x60
 800f43e:	4b0b      	ldr	r3, [pc, #44]	; (800f46c <HAL_MspInit+0x40>)
 800f440:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f442:	f003 0301 	and.w	r3, r3, #1
 800f446:	607b      	str	r3, [r7, #4]
 800f448:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_PWR_CLK_ENABLE();
 800f44a:	4a08      	ldr	r2, [pc, #32]	; (800f46c <HAL_MspInit+0x40>)
 800f44c:	4b07      	ldr	r3, [pc, #28]	; (800f46c <HAL_MspInit+0x40>)
 800f44e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f450:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f454:	6593      	str	r3, [r2, #88]	; 0x58
 800f456:	4b05      	ldr	r3, [pc, #20]	; (800f46c <HAL_MspInit+0x40>)
 800f458:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f45a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f45e:	603b      	str	r3, [r7, #0]
 800f460:	683b      	ldr	r3, [r7, #0]
}
 800f462:	bf00      	nop
 800f464:	370c      	adds	r7, #12
 800f466:	46bd      	mov	sp, r7
 800f468:	bc80      	pop	{r7}
 800f46a:	4770      	bx	lr
 800f46c:	40021000 	.word	0x40021000

0800f470 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800f470:	b580      	push	{r7, lr}
 800f472:	b082      	sub	sp, #8
 800f474:	af00      	add	r7, sp, #0
 800f476:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	4a0b      	ldr	r2, [pc, #44]	; (800f4ac <HAL_RTC_MspInit+0x3c>)
 800f47e:	4293      	cmp	r3, r2
 800f480:	d10f      	bne.n	800f4a2 <HAL_RTC_MspInit+0x32>
  {
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800f482:	4a0b      	ldr	r2, [pc, #44]	; (800f4b0 <HAL_RTC_MspInit+0x40>)
 800f484:	4b0a      	ldr	r3, [pc, #40]	; (800f4b0 <HAL_RTC_MspInit+0x40>)
 800f486:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800f48a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f48e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800f492:	2200      	movs	r2, #0
 800f494:	2100      	movs	r1, #0
 800f496:	2003      	movs	r0, #3
 800f498:	f7f2 fa2b 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 800f49c:	2003      	movs	r0, #3
 800f49e:	f7f2 fa44 	bl	800192a <HAL_NVIC_EnableIRQ>

  }

}
 800f4a2:	bf00      	nop
 800f4a4:	3708      	adds	r7, #8
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	bd80      	pop	{r7, pc}
 800f4aa:	bf00      	nop
 800f4ac:	40002800 	.word	0x40002800
 800f4b0:	40021000 	.word	0x40021000

0800f4b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800f4b4:	b580      	push	{r7, lr}
 800f4b6:	b08e      	sub	sp, #56	; 0x38
 800f4b8:	af00      	add	r7, sp, #0
 800f4ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f4bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f4c0:	2200      	movs	r2, #0
 800f4c2:	601a      	str	r2, [r3, #0]
 800f4c4:	605a      	str	r2, [r3, #4]
 800f4c6:	609a      	str	r2, [r3, #8]
 800f4c8:	60da      	str	r2, [r3, #12]
 800f4ca:	611a      	str	r2, [r3, #16]
  // Debug USART Peripheral
  if(huart->Instance==USART2)
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	4aa0      	ldr	r2, [pc, #640]	; (800f754 <HAL_UART_MspInit+0x2a0>)
 800f4d2:	4293      	cmp	r3, r2
 800f4d4:	d130      	bne.n	800f538 <HAL_UART_MspInit+0x84>
  {

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800f4d6:	4aa0      	ldr	r2, [pc, #640]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f4d8:	4b9f      	ldr	r3, [pc, #636]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f4da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f4dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800f4e0:	6593      	str	r3, [r2, #88]	; 0x58
 800f4e2:	4b9d      	ldr	r3, [pc, #628]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f4e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f4e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f4ea:	623b      	str	r3, [r7, #32]
 800f4ec:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f4ee:	4a9a      	ldr	r2, [pc, #616]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f4f0:	4b99      	ldr	r3, [pc, #612]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f4f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f4f4:	f043 0301 	orr.w	r3, r3, #1
 800f4f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800f4fa:	4b97      	ldr	r3, [pc, #604]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f4fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f4fe:	f003 0301 	and.w	r3, r3, #1
 800f502:	61fb      	str	r3, [r7, #28]
 800f504:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800f506:	230c      	movs	r3, #12
 800f508:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f50a:	2302      	movs	r3, #2
 800f50c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f50e:	2300      	movs	r3, #0
 800f510:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f512:	2303      	movs	r3, #3
 800f514:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800f516:	2307      	movs	r3, #7
 800f518:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f51a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f51e:	4619      	mov	r1, r3
 800f520:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800f524:	f7f2 fd92 	bl	800204c <HAL_GPIO_Init>
    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800f528:	2200      	movs	r2, #0
 800f52a:	2100      	movs	r1, #0
 800f52c:	2026      	movs	r0, #38	; 0x26
 800f52e:	f7f2 f9e0 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800f532:	2026      	movs	r0, #38	; 0x26
 800f534:	f7f2 f9f9 	bl	800192a <HAL_NVIC_EnableIRQ>
  }

  //GPS UART Init
  if(huart->Instance==UART4)
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	4a87      	ldr	r2, [pc, #540]	; (800f75c <HAL_UART_MspInit+0x2a8>)
 800f53e:	4293      	cmp	r3, r2
 800f540:	f040 808d 	bne.w	800f65e <HAL_UART_MspInit+0x1aa>
  {

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800f544:	4a84      	ldr	r2, [pc, #528]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f546:	4b84      	ldr	r3, [pc, #528]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f54a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f54e:	6593      	str	r3, [r2, #88]	; 0x58
 800f550:	4b81      	ldr	r3, [pc, #516]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f554:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800f558:	61bb      	str	r3, [r7, #24]
 800f55a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f55c:	4a7e      	ldr	r2, [pc, #504]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f55e:	4b7e      	ldr	r3, [pc, #504]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f560:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f562:	f043 0304 	orr.w	r3, r3, #4
 800f566:	64d3      	str	r3, [r2, #76]	; 0x4c
 800f568:	4b7b      	ldr	r3, [pc, #492]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f56a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f56c:	f003 0304 	and.w	r3, r3, #4
 800f570:	617b      	str	r3, [r7, #20]
 800f572:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 800f574:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800f578:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f57a:	2302      	movs	r3, #2
 800f57c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f57e:	2300      	movs	r3, #0
 800f580:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f582:	2303      	movs	r3, #3
 800f584:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800f586:	2308      	movs	r3, #8
 800f588:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f58a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f58e:	4619      	mov	r1, r3
 800f590:	4873      	ldr	r0, [pc, #460]	; (800f760 <HAL_UART_MspInit+0x2ac>)
 800f592:	f7f2 fd5b 	bl	800204c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 800f596:	4b73      	ldr	r3, [pc, #460]	; (800f764 <HAL_UART_MspInit+0x2b0>)
 800f598:	4a73      	ldr	r2, [pc, #460]	; (800f768 <HAL_UART_MspInit+0x2b4>)
 800f59a:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 800f59c:	4b71      	ldr	r3, [pc, #452]	; (800f764 <HAL_UART_MspInit+0x2b0>)
 800f59e:	2202      	movs	r2, #2
 800f5a0:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800f5a2:	4b70      	ldr	r3, [pc, #448]	; (800f764 <HAL_UART_MspInit+0x2b0>)
 800f5a4:	2200      	movs	r2, #0
 800f5a6:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800f5a8:	4b6e      	ldr	r3, [pc, #440]	; (800f764 <HAL_UART_MspInit+0x2b0>)
 800f5aa:	2200      	movs	r2, #0
 800f5ac:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800f5ae:	4b6d      	ldr	r3, [pc, #436]	; (800f764 <HAL_UART_MspInit+0x2b0>)
 800f5b0:	2280      	movs	r2, #128	; 0x80
 800f5b2:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800f5b4:	4b6b      	ldr	r3, [pc, #428]	; (800f764 <HAL_UART_MspInit+0x2b0>)
 800f5b6:	2200      	movs	r2, #0
 800f5b8:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800f5ba:	4b6a      	ldr	r3, [pc, #424]	; (800f764 <HAL_UART_MspInit+0x2b0>)
 800f5bc:	2200      	movs	r2, #0
 800f5be:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800f5c0:	4b68      	ldr	r3, [pc, #416]	; (800f764 <HAL_UART_MspInit+0x2b0>)
 800f5c2:	2200      	movs	r2, #0
 800f5c4:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800f5c6:	4b67      	ldr	r3, [pc, #412]	; (800f764 <HAL_UART_MspInit+0x2b0>)
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800f5cc:	4865      	ldr	r0, [pc, #404]	; (800f764 <HAL_UART_MspInit+0x2b0>)
 800f5ce:	f7f2 f9e9 	bl	80019a4 <HAL_DMA_Init>
 800f5d2:	4603      	mov	r3, r0
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d000      	beq.n	800f5da <HAL_UART_MspInit+0x126>
 800f5d8:	bf00      	nop
    {
      __NOP();
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800f5da:	687b      	ldr	r3, [r7, #4]
 800f5dc:	4a61      	ldr	r2, [pc, #388]	; (800f764 <HAL_UART_MspInit+0x2b0>)
 800f5de:	66da      	str	r2, [r3, #108]	; 0x6c
 800f5e0:	4a60      	ldr	r2, [pc, #384]	; (800f764 <HAL_UART_MspInit+0x2b0>)
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel3;
 800f5e6:	4b61      	ldr	r3, [pc, #388]	; (800f76c <HAL_UART_MspInit+0x2b8>)
 800f5e8:	4a61      	ldr	r2, [pc, #388]	; (800f770 <HAL_UART_MspInit+0x2bc>)
 800f5ea:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_2;
 800f5ec:	4b5f      	ldr	r3, [pc, #380]	; (800f76c <HAL_UART_MspInit+0x2b8>)
 800f5ee:	2202      	movs	r2, #2
 800f5f0:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800f5f2:	4b5e      	ldr	r3, [pc, #376]	; (800f76c <HAL_UART_MspInit+0x2b8>)
 800f5f4:	2210      	movs	r2, #16
 800f5f6:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800f5f8:	4b5c      	ldr	r3, [pc, #368]	; (800f76c <HAL_UART_MspInit+0x2b8>)
 800f5fa:	2200      	movs	r2, #0
 800f5fc:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800f5fe:	4b5b      	ldr	r3, [pc, #364]	; (800f76c <HAL_UART_MspInit+0x2b8>)
 800f600:	2280      	movs	r2, #128	; 0x80
 800f602:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800f604:	4b59      	ldr	r3, [pc, #356]	; (800f76c <HAL_UART_MspInit+0x2b8>)
 800f606:	2200      	movs	r2, #0
 800f608:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800f60a:	4b58      	ldr	r3, [pc, #352]	; (800f76c <HAL_UART_MspInit+0x2b8>)
 800f60c:	2200      	movs	r2, #0
 800f60e:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800f610:	4b56      	ldr	r3, [pc, #344]	; (800f76c <HAL_UART_MspInit+0x2b8>)
 800f612:	2200      	movs	r2, #0
 800f614:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800f616:	4b55      	ldr	r3, [pc, #340]	; (800f76c <HAL_UART_MspInit+0x2b8>)
 800f618:	2200      	movs	r2, #0
 800f61a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800f61c:	4853      	ldr	r0, [pc, #332]	; (800f76c <HAL_UART_MspInit+0x2b8>)
 800f61e:	f7f2 f9c1 	bl	80019a4 <HAL_DMA_Init>
 800f622:	4603      	mov	r3, r0
 800f624:	2b00      	cmp	r3, #0
 800f626:	d000      	beq.n	800f62a <HAL_UART_MspInit+0x176>
 800f628:	bf00      	nop
    {
      __NOP();
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	4a4f      	ldr	r2, [pc, #316]	; (800f76c <HAL_UART_MspInit+0x2b8>)
 800f62e:	669a      	str	r2, [r3, #104]	; 0x68
 800f630:	4a4e      	ldr	r2, [pc, #312]	; (800f76c <HAL_UART_MspInit+0x2b8>)
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */

	CLEAR_REG(huart->Instance->CR1);
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	2200      	movs	r2, #0
 800f63c:	601a      	str	r2, [r3, #0]
	CLEAR_REG(huart->Instance->CR2);
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	681b      	ldr	r3, [r3, #0]
 800f642:	2200      	movs	r2, #0
 800f644:	605a      	str	r2, [r3, #4]
	CLEAR_REG(huart->Instance->CR3);
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	2200      	movs	r2, #0
 800f64c:	609a      	str	r2, [r3, #8]

    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800f64e:	2200      	movs	r2, #0
 800f650:	2100      	movs	r1, #0
 800f652:	2034      	movs	r0, #52	; 0x34
 800f654:	f7f2 f94d 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800f658:	2034      	movs	r0, #52	; 0x34
 800f65a:	f7f2 f966 	bl	800192a <HAL_NVIC_EnableIRQ>
  }
  //Iridium Peripheral
  if(huart->Instance==UART5)
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	681b      	ldr	r3, [r3, #0]
 800f662:	4a44      	ldr	r2, [pc, #272]	; (800f774 <HAL_UART_MspInit+0x2c0>)
 800f664:	4293      	cmp	r3, r2
 800f666:	d170      	bne.n	800f74a <HAL_UART_MspInit+0x296>
   {


     /* Peripheral clock enable */
     __HAL_RCC_UART5_CLK_ENABLE();
 800f668:	4a3b      	ldr	r2, [pc, #236]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f66a:	4b3b      	ldr	r3, [pc, #236]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f66c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f66e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f672:	6593      	str	r3, [r2, #88]	; 0x58
 800f674:	4b38      	ldr	r3, [pc, #224]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f676:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f678:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f67c:	613b      	str	r3, [r7, #16]
 800f67e:	693b      	ldr	r3, [r7, #16]

     __HAL_RCC_GPIOC_CLK_ENABLE();
 800f680:	4a35      	ldr	r2, [pc, #212]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f682:	4b35      	ldr	r3, [pc, #212]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f686:	f043 0304 	orr.w	r3, r3, #4
 800f68a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800f68c:	4b32      	ldr	r3, [pc, #200]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f68e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f690:	f003 0304 	and.w	r3, r3, #4
 800f694:	60fb      	str	r3, [r7, #12]
 800f696:	68fb      	ldr	r3, [r7, #12]
     __HAL_RCC_GPIOD_CLK_ENABLE();
 800f698:	4a2f      	ldr	r2, [pc, #188]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f69a:	4b2f      	ldr	r3, [pc, #188]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f69c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f69e:	f043 0308 	orr.w	r3, r3, #8
 800f6a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 800f6a4:	4b2c      	ldr	r3, [pc, #176]	; (800f758 <HAL_UART_MspInit+0x2a4>)
 800f6a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f6a8:	f003 0308 	and.w	r3, r3, #8
 800f6ac:	60bb      	str	r3, [r7, #8]
 800f6ae:	68bb      	ldr	r3, [r7, #8]
     /**UART5 GPIO Configuration
     PC12     ------> UART5_TX
     PD2     ------> UART5_RX
     */
     GPIO_InitStruct.Pin = IR_TX_Pin;
 800f6b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f6b4:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f6b6:	2302      	movs	r3, #2
 800f6b8:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f6ba:	2300      	movs	r3, #0
 800f6bc:	62fb      	str	r3, [r7, #44]	; 0x2c
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f6be:	2303      	movs	r3, #3
 800f6c0:	633b      	str	r3, [r7, #48]	; 0x30
     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800f6c2:	2308      	movs	r3, #8
 800f6c4:	637b      	str	r3, [r7, #52]	; 0x34
     HAL_GPIO_Init(IR_TX_GPIO_Port, &GPIO_InitStruct);
 800f6c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f6ca:	4619      	mov	r1, r3
 800f6cc:	4824      	ldr	r0, [pc, #144]	; (800f760 <HAL_UART_MspInit+0x2ac>)
 800f6ce:	f7f2 fcbd 	bl	800204c <HAL_GPIO_Init>

     GPIO_InitStruct.Pin = IR_RX_Pin;
 800f6d2:	2304      	movs	r3, #4
 800f6d4:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f6d6:	2302      	movs	r3, #2
 800f6d8:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f6da:	2300      	movs	r3, #0
 800f6dc:	62fb      	str	r3, [r7, #44]	; 0x2c
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f6de:	2303      	movs	r3, #3
 800f6e0:	633b      	str	r3, [r7, #48]	; 0x30
     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800f6e2:	2308      	movs	r3, #8
 800f6e4:	637b      	str	r3, [r7, #52]	; 0x34
     HAL_GPIO_Init(IR_RX_GPIO_Port, &GPIO_InitStruct);
 800f6e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f6ea:	4619      	mov	r1, r3
 800f6ec:	4822      	ldr	r0, [pc, #136]	; (800f778 <HAL_UART_MspInit+0x2c4>)
 800f6ee:	f7f2 fcad 	bl	800204c <HAL_GPIO_Init>

     /* UART5 DMA Init */
     /* UART5_RX Init */
     hdma_uart5_rx.Instance = DMA2_Channel2;
 800f6f2:	4b22      	ldr	r3, [pc, #136]	; (800f77c <HAL_UART_MspInit+0x2c8>)
 800f6f4:	4a22      	ldr	r2, [pc, #136]	; (800f780 <HAL_UART_MspInit+0x2cc>)
 800f6f6:	601a      	str	r2, [r3, #0]
     hdma_uart5_rx.Init.Request = DMA_REQUEST_2;
 800f6f8:	4b20      	ldr	r3, [pc, #128]	; (800f77c <HAL_UART_MspInit+0x2c8>)
 800f6fa:	2202      	movs	r2, #2
 800f6fc:	605a      	str	r2, [r3, #4]
     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800f6fe:	4b1f      	ldr	r3, [pc, #124]	; (800f77c <HAL_UART_MspInit+0x2c8>)
 800f700:	2200      	movs	r2, #0
 800f702:	609a      	str	r2, [r3, #8]
     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800f704:	4b1d      	ldr	r3, [pc, #116]	; (800f77c <HAL_UART_MspInit+0x2c8>)
 800f706:	2200      	movs	r2, #0
 800f708:	60da      	str	r2, [r3, #12]
     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800f70a:	4b1c      	ldr	r3, [pc, #112]	; (800f77c <HAL_UART_MspInit+0x2c8>)
 800f70c:	2280      	movs	r2, #128	; 0x80
 800f70e:	611a      	str	r2, [r3, #16]
     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800f710:	4b1a      	ldr	r3, [pc, #104]	; (800f77c <HAL_UART_MspInit+0x2c8>)
 800f712:	2200      	movs	r2, #0
 800f714:	615a      	str	r2, [r3, #20]
     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800f716:	4b19      	ldr	r3, [pc, #100]	; (800f77c <HAL_UART_MspInit+0x2c8>)
 800f718:	2200      	movs	r2, #0
 800f71a:	619a      	str	r2, [r3, #24]
     hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 800f71c:	4b17      	ldr	r3, [pc, #92]	; (800f77c <HAL_UART_MspInit+0x2c8>)
 800f71e:	2200      	movs	r2, #0
 800f720:	61da      	str	r2, [r3, #28]
     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 800f722:	4b16      	ldr	r3, [pc, #88]	; (800f77c <HAL_UART_MspInit+0x2c8>)
 800f724:	2200      	movs	r2, #0
 800f726:	621a      	str	r2, [r3, #32]
     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 800f728:	4814      	ldr	r0, [pc, #80]	; (800f77c <HAL_UART_MspInit+0x2c8>)
 800f72a:	f7f2 f93b 	bl	80019a4 <HAL_DMA_Init>
     {

     }

     __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	4a12      	ldr	r2, [pc, #72]	; (800f77c <HAL_UART_MspInit+0x2c8>)
 800f732:	66da      	str	r2, [r3, #108]	; 0x6c
 800f734:	4a11      	ldr	r2, [pc, #68]	; (800f77c <HAL_UART_MspInit+0x2c8>)
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	6293      	str	r3, [r2, #40]	; 0x28

     /* UART5 interrupt Init */
     HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 800f73a:	2200      	movs	r2, #0
 800f73c:	2100      	movs	r1, #0
 800f73e:	2035      	movs	r0, #53	; 0x35
 800f740:	f7f2 f8d7 	bl	80018f2 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ(UART5_IRQn);
 800f744:	2035      	movs	r0, #53	; 0x35
 800f746:	f7f2 f8f0 	bl	800192a <HAL_NVIC_EnableIRQ>

   }
}
 800f74a:	bf00      	nop
 800f74c:	3738      	adds	r7, #56	; 0x38
 800f74e:	46bd      	mov	sp, r7
 800f750:	bd80      	pop	{r7, pc}
 800f752:	bf00      	nop
 800f754:	40004400 	.word	0x40004400
 800f758:	40021000 	.word	0x40021000
 800f75c:	40004c00 	.word	0x40004c00
 800f760:	48000800 	.word	0x48000800
 800f764:	20000a78 	.word	0x20000a78
 800f768:	40020458 	.word	0x40020458
 800f76c:	20001c0c 	.word	0x20001c0c
 800f770:	40020430 	.word	0x40020430
 800f774:	40005000 	.word	0x40005000
 800f778:	48000c00 	.word	0x48000c00
 800f77c:	20003818 	.word	0x20003818
 800f780:	4002041c 	.word	0x4002041c

0800f784 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800f784:	b580      	push	{r7, lr}
 800f786:	b082      	sub	sp, #8
 800f788:	af00      	add	r7, sp, #0
 800f78a:	6078      	str	r0, [r7, #4]
  //Serial Output UART Deinit
  if(huart->Instance==USART2)
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	4a26      	ldr	r2, [pc, #152]	; (800f82c <HAL_UART_MspDeInit+0xa8>)
 800f792:	4293      	cmp	r3, r2
 800f794:	d10d      	bne.n	800f7b2 <HAL_UART_MspDeInit+0x2e>
  {

    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800f796:	4a26      	ldr	r2, [pc, #152]	; (800f830 <HAL_UART_MspDeInit+0xac>)
 800f798:	4b25      	ldr	r3, [pc, #148]	; (800f830 <HAL_UART_MspDeInit+0xac>)
 800f79a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f79c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800f7a0:	6593      	str	r3, [r2, #88]	; 0x58

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800f7a2:	210c      	movs	r1, #12
 800f7a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800f7a8:	f7f2 fdf8 	bl	800239c <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800f7ac:	2026      	movs	r0, #38	; 0x26
 800f7ae:	f7f2 f8ca 	bl	8001946 <HAL_NVIC_DisableIRQ>

  }
  //GPS UART Deinit
  if(huart->Instance==UART4)
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	4a1f      	ldr	r2, [pc, #124]	; (800f834 <HAL_UART_MspDeInit+0xb0>)
 800f7b8:	4293      	cmp	r3, r2
 800f7ba:	d117      	bne.n	800f7ec <HAL_UART_MspDeInit+0x68>
  {

    /* Peripheral clock disable */
    __HAL_RCC_UART4_CLK_DISABLE();
 800f7bc:	4a1c      	ldr	r2, [pc, #112]	; (800f830 <HAL_UART_MspDeInit+0xac>)
 800f7be:	4b1c      	ldr	r3, [pc, #112]	; (800f830 <HAL_UART_MspDeInit+0xac>)
 800f7c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f7c2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800f7c6:	6593      	str	r3, [r2, #88]	; 0x58

    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPS_TX_Pin|GPS_RX_Pin);
 800f7c8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800f7cc:	481a      	ldr	r0, [pc, #104]	; (800f838 <HAL_UART_MspDeInit+0xb4>)
 800f7ce:	f7f2 fde5 	bl	800239c <HAL_GPIO_DeInit>

    /* UART4 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f7d6:	4618      	mov	r0, r3
 800f7d8:	f7f2 f99c 	bl	8001b14 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(huart->hdmatx);
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800f7e0:	4618      	mov	r0, r3
 800f7e2:	f7f2 f997 	bl	8001b14 <HAL_DMA_DeInit>

    /* UART4 interrupt DeInit */
    HAL_NVIC_DisableIRQ(UART4_IRQn);
 800f7e6:	2034      	movs	r0, #52	; 0x34
 800f7e8:	f7f2 f8ad 	bl	8001946 <HAL_NVIC_DisableIRQ>

  }

  //Iridium UART DeInit
  if(huart->Instance==UART5)
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	681b      	ldr	r3, [r3, #0]
 800f7f0:	4a12      	ldr	r2, [pc, #72]	; (800f83c <HAL_UART_MspDeInit+0xb8>)
 800f7f2:	4293      	cmp	r3, r2
 800f7f4:	d116      	bne.n	800f824 <HAL_UART_MspDeInit+0xa0>
   {

     /* Peripheral clock disable */
     __HAL_RCC_UART5_CLK_DISABLE();
 800f7f6:	4a0e      	ldr	r2, [pc, #56]	; (800f830 <HAL_UART_MspDeInit+0xac>)
 800f7f8:	4b0d      	ldr	r3, [pc, #52]	; (800f830 <HAL_UART_MspDeInit+0xac>)
 800f7fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f7fc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800f800:	6593      	str	r3, [r2, #88]	; 0x58

     /**UART5 GPIO Configuration
     PC12     ------> UART5_TX
     PD2     ------> UART5_RX
     */
     HAL_GPIO_DeInit(IR_TX_GPIO_Port, IR_TX_Pin);
 800f802:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800f806:	480c      	ldr	r0, [pc, #48]	; (800f838 <HAL_UART_MspDeInit+0xb4>)
 800f808:	f7f2 fdc8 	bl	800239c <HAL_GPIO_DeInit>

     HAL_GPIO_DeInit(IR_RX_GPIO_Port, IR_RX_Pin);
 800f80c:	2104      	movs	r1, #4
 800f80e:	480c      	ldr	r0, [pc, #48]	; (800f840 <HAL_UART_MspDeInit+0xbc>)
 800f810:	f7f2 fdc4 	bl	800239c <HAL_GPIO_DeInit>

     /* UART5 DMA DeInit */
     HAL_DMA_DeInit(huart->hdmarx);
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f818:	4618      	mov	r0, r3
 800f81a:	f7f2 f97b 	bl	8001b14 <HAL_DMA_DeInit>

     /* UART5 interrupt DeInit */
     HAL_NVIC_DisableIRQ(UART5_IRQn);
 800f81e:	2035      	movs	r0, #53	; 0x35
 800f820:	f7f2 f891 	bl	8001946 <HAL_NVIC_DisableIRQ>

   }


}
 800f824:	bf00      	nop
 800f826:	3708      	adds	r7, #8
 800f828:	46bd      	mov	sp, r7
 800f82a:	bd80      	pop	{r7, pc}
 800f82c:	40004400 	.word	0x40004400
 800f830:	40021000 	.word	0x40021000
 800f834:	40004c00 	.word	0x40004c00
 800f838:	48000800 	.word	0x48000800
 800f83c:	40005000 	.word	0x40005000
 800f840:	48000c00 	.word	0x48000c00

0800f844 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800f844:	b580      	push	{r7, lr}
 800f846:	b08a      	sub	sp, #40	; 0x28
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f84c:	f107 0314 	add.w	r3, r7, #20
 800f850:	2200      	movs	r2, #0
 800f852:	601a      	str	r2, [r3, #0]
 800f854:	605a      	str	r2, [r3, #4]
 800f856:	609a      	str	r2, [r3, #8]
 800f858:	60da      	str	r2, [r3, #12]
 800f85a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f864:	d130      	bne.n	800f8c8 <HAL_TIM_Base_MspInit+0x84>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800f866:	4a27      	ldr	r2, [pc, #156]	; (800f904 <HAL_TIM_Base_MspInit+0xc0>)
 800f868:	4b26      	ldr	r3, [pc, #152]	; (800f904 <HAL_TIM_Base_MspInit+0xc0>)
 800f86a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f86c:	f043 0301 	orr.w	r3, r3, #1
 800f870:	6593      	str	r3, [r2, #88]	; 0x58
 800f872:	4b24      	ldr	r3, [pc, #144]	; (800f904 <HAL_TIM_Base_MspInit+0xc0>)
 800f874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f876:	f003 0301 	and.w	r3, r3, #1
 800f87a:	613b      	str	r3, [r7, #16]
 800f87c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f87e:	4a21      	ldr	r2, [pc, #132]	; (800f904 <HAL_TIM_Base_MspInit+0xc0>)
 800f880:	4b20      	ldr	r3, [pc, #128]	; (800f904 <HAL_TIM_Base_MspInit+0xc0>)
 800f882:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f884:	f043 0301 	orr.w	r3, r3, #1
 800f888:	64d3      	str	r3, [r2, #76]	; 0x4c
 800f88a:	4b1e      	ldr	r3, [pc, #120]	; (800f904 <HAL_TIM_Base_MspInit+0xc0>)
 800f88c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f88e:	f003 0301 	and.w	r3, r3, #1
 800f892:	60fb      	str	r3, [r7, #12]
 800f894:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800f896:	2302      	movs	r3, #2
 800f898:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f89a:	2302      	movs	r3, #2
 800f89c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f89e:	2300      	movs	r3, #0
 800f8a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f8a2:	2300      	movs	r3, #0
 800f8a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800f8a6:	2301      	movs	r3, #1
 800f8a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f8aa:	f107 0314 	add.w	r3, r7, #20
 800f8ae:	4619      	mov	r1, r3
 800f8b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800f8b4:	f7f2 fbca 	bl	800204c <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800f8b8:	2200      	movs	r2, #0
 800f8ba:	2100      	movs	r1, #0
 800f8bc:	201c      	movs	r0, #28
 800f8be:	f7f2 f818 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800f8c2:	201c      	movs	r0, #28
 800f8c4:	f7f2 f831 	bl	800192a <HAL_NVIC_EnableIRQ>

  }
  if(htim_base->Instance==TIM3)
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	4a0e      	ldr	r2, [pc, #56]	; (800f908 <HAL_TIM_Base_MspInit+0xc4>)
 800f8ce:	4293      	cmp	r3, r2
 800f8d0:	d113      	bne.n	800f8fa <HAL_TIM_Base_MspInit+0xb6>
  {

    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800f8d2:	4a0c      	ldr	r2, [pc, #48]	; (800f904 <HAL_TIM_Base_MspInit+0xc0>)
 800f8d4:	4b0b      	ldr	r3, [pc, #44]	; (800f904 <HAL_TIM_Base_MspInit+0xc0>)
 800f8d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f8d8:	f043 0302 	orr.w	r3, r3, #2
 800f8dc:	6593      	str	r3, [r2, #88]	; 0x58
 800f8de:	4b09      	ldr	r3, [pc, #36]	; (800f904 <HAL_TIM_Base_MspInit+0xc0>)
 800f8e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f8e2:	f003 0302 	and.w	r3, r3, #2
 800f8e6:	60bb      	str	r3, [r7, #8]
 800f8e8:	68bb      	ldr	r3, [r7, #8]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800f8ea:	2200      	movs	r2, #0
 800f8ec:	2100      	movs	r1, #0
 800f8ee:	201d      	movs	r0, #29
 800f8f0:	f7f1 ffff 	bl	80018f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800f8f4:	201d      	movs	r0, #29
 800f8f6:	f7f2 f818 	bl	800192a <HAL_NVIC_EnableIRQ>

  }

}
 800f8fa:	bf00      	nop
 800f8fc:	3728      	adds	r7, #40	; 0x28
 800f8fe:	46bd      	mov	sp, r7
 800f900:	bd80      	pop	{r7, pc}
 800f902:	bf00      	nop
 800f904:	40021000 	.word	0x40021000
 800f908:	40000400 	.word	0x40000400

0800f90c <HAL_TIM_Base_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 800f90c:	b580      	push	{r7, lr}
 800f90e:	b082      	sub	sp, #8
 800f910:	af00      	add	r7, sp, #0
 800f912:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f91c:	d110      	bne.n	800f940 <HAL_TIM_Base_MspDeInit+0x34>
  {

	    /* TIM2 interrupt DeInit */
	    HAL_NVIC_ClearPendingIRQ(TIM2_IRQn);
 800f91e:	201c      	movs	r0, #28
 800f920:	f7f2 f831 	bl	8001986 <HAL_NVIC_ClearPendingIRQ>
	    HAL_NVIC_DisableIRQ(TIM2_IRQn);
 800f924:	201c      	movs	r0, #28
 800f926:	f7f2 f80e 	bl	8001946 <HAL_NVIC_DisableIRQ>

    /* Peripheral clock disable */
    __HAL_RCC_TIM2_CLK_DISABLE();
 800f92a:	4a0e      	ldr	r2, [pc, #56]	; (800f964 <HAL_TIM_Base_MspDeInit+0x58>)
 800f92c:	4b0d      	ldr	r3, [pc, #52]	; (800f964 <HAL_TIM_Base_MspDeInit+0x58>)
 800f92e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f930:	f023 0301 	bic.w	r3, r3, #1
 800f934:	6593      	str	r3, [r2, #88]	; 0x58

    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1);
 800f936:	2102      	movs	r1, #2
 800f938:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800f93c:	f7f2 fd2e 	bl	800239c <HAL_GPIO_DeInit>

  }
  if(htim_base->Instance==TIM3)
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	4a08      	ldr	r2, [pc, #32]	; (800f968 <HAL_TIM_Base_MspDeInit+0x5c>)
 800f946:	4293      	cmp	r3, r2
 800f948:	d108      	bne.n	800f95c <HAL_TIM_Base_MspDeInit+0x50>
   {

     /* Peripheral clock disable */
     __HAL_RCC_TIM3_CLK_DISABLE();
 800f94a:	4a06      	ldr	r2, [pc, #24]	; (800f964 <HAL_TIM_Base_MspDeInit+0x58>)
 800f94c:	4b05      	ldr	r3, [pc, #20]	; (800f964 <HAL_TIM_Base_MspDeInit+0x58>)
 800f94e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f950:	f023 0302 	bic.w	r3, r3, #2
 800f954:	6593      	str	r3, [r2, #88]	; 0x58

     /* TIM3 interrupt DeInit */
     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 800f956:	201d      	movs	r0, #29
 800f958:	f7f1 fff5 	bl	8001946 <HAL_NVIC_DisableIRQ>

   }

}
 800f95c:	bf00      	nop
 800f95e:	3708      	adds	r7, #8
 800f960:	46bd      	mov	sp, r7
 800f962:	bd80      	pop	{r7, pc}
 800f964:	40021000 	.word	0x40021000
 800f968:	40000400 	.word	0x40000400

0800f96c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800f96c:	b580      	push	{r7, lr}
 800f96e:	b08c      	sub	sp, #48	; 0x30
 800f970:	af00      	add	r7, sp, #0
 800f972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f974:	f107 031c 	add.w	r3, r7, #28
 800f978:	2200      	movs	r2, #0
 800f97a:	601a      	str	r2, [r3, #0]
 800f97c:	605a      	str	r2, [r3, #4]
 800f97e:	609a      	str	r2, [r3, #8]
 800f980:	60da      	str	r2, [r3, #12]
 800f982:	611a      	str	r2, [r3, #16]
  //BMP280 SPI Init
  if(hspi->Instance==SPI1)
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	4a2e      	ldr	r2, [pc, #184]	; (800fa44 <HAL_SPI_MspInit+0xd8>)
 800f98a:	4293      	cmp	r3, r2
 800f98c:	d127      	bne.n	800f9de <HAL_SPI_MspInit+0x72>
   {
     /* Peripheral clock enable */
     __HAL_RCC_SPI1_CLK_ENABLE();
 800f98e:	4a2e      	ldr	r2, [pc, #184]	; (800fa48 <HAL_SPI_MspInit+0xdc>)
 800f990:	4b2d      	ldr	r3, [pc, #180]	; (800fa48 <HAL_SPI_MspInit+0xdc>)
 800f992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f994:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800f998:	6613      	str	r3, [r2, #96]	; 0x60
 800f99a:	4b2b      	ldr	r3, [pc, #172]	; (800fa48 <HAL_SPI_MspInit+0xdc>)
 800f99c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800f99e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800f9a2:	61bb      	str	r3, [r7, #24]
 800f9a4:	69bb      	ldr	r3, [r7, #24]
     __HAL_RCC_GPIOB_CLK_ENABLE();
 800f9a6:	4a28      	ldr	r2, [pc, #160]	; (800fa48 <HAL_SPI_MspInit+0xdc>)
 800f9a8:	4b27      	ldr	r3, [pc, #156]	; (800fa48 <HAL_SPI_MspInit+0xdc>)
 800f9aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f9ac:	f043 0302 	orr.w	r3, r3, #2
 800f9b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800f9b2:	4b25      	ldr	r3, [pc, #148]	; (800fa48 <HAL_SPI_MspInit+0xdc>)
 800f9b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f9b6:	f003 0302 	and.w	r3, r3, #2
 800f9ba:	617b      	str	r3, [r7, #20]
 800f9bc:	697b      	ldr	r3, [r7, #20]
     /**SPI1 GPIO Configuration
     PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
     PB4 (NJTRST)     ------> SPI1_MISO
     PB5     ------> SPI1_MOSI
     */
     GPIO_InitStruct.Pin = BMP_SPI_SCLK_PIN|BMP_SPI_MISO_PIN| BMP_SPI_MOSI_PIN;
 800f9be:	2338      	movs	r3, #56	; 0x38
 800f9c0:	61fb      	str	r3, [r7, #28]
     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f9c2:	2302      	movs	r3, #2
 800f9c4:	623b      	str	r3, [r7, #32]
     GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f9c6:	2300      	movs	r3, #0
 800f9c8:	627b      	str	r3, [r7, #36]	; 0x24
     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f9ca:	2303      	movs	r3, #3
 800f9cc:	62bb      	str	r3, [r7, #40]	; 0x28
     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800f9ce:	2305      	movs	r3, #5
 800f9d0:	62fb      	str	r3, [r7, #44]	; 0x2c
     HAL_GPIO_Init(BMP_SPI_GPIO_PORT, &GPIO_InitStruct);
 800f9d2:	f107 031c 	add.w	r3, r7, #28
 800f9d6:	4619      	mov	r1, r3
 800f9d8:	481c      	ldr	r0, [pc, #112]	; (800fa4c <HAL_SPI_MspInit+0xe0>)
 800f9da:	f7f2 fb37 	bl	800204c <HAL_GPIO_Init>
   }
  //FLASH CHIPS SPI Init
  if(hspi->Instance==SPI2)
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	4a1b      	ldr	r2, [pc, #108]	; (800fa50 <HAL_SPI_MspInit+0xe4>)
 800f9e4:	4293      	cmp	r3, r2
 800f9e6:	d128      	bne.n	800fa3a <HAL_SPI_MspInit+0xce>
  {
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800f9e8:	4a17      	ldr	r2, [pc, #92]	; (800fa48 <HAL_SPI_MspInit+0xdc>)
 800f9ea:	4b17      	ldr	r3, [pc, #92]	; (800fa48 <HAL_SPI_MspInit+0xdc>)
 800f9ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f9ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f9f2:	6593      	str	r3, [r2, #88]	; 0x58
 800f9f4:	4b14      	ldr	r3, [pc, #80]	; (800fa48 <HAL_SPI_MspInit+0xdc>)
 800f9f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f9f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f9fc:	613b      	str	r3, [r7, #16]
 800f9fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800fa00:	4a11      	ldr	r2, [pc, #68]	; (800fa48 <HAL_SPI_MspInit+0xdc>)
 800fa02:	4b11      	ldr	r3, [pc, #68]	; (800fa48 <HAL_SPI_MspInit+0xdc>)
 800fa04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fa06:	f043 0302 	orr.w	r3, r3, #2
 800fa0a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800fa0c:	4b0e      	ldr	r3, [pc, #56]	; (800fa48 <HAL_SPI_MspInit+0xdc>)
 800fa0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fa10:	f003 0302 	and.w	r3, r3, #2
 800fa14:	60fb      	str	r3, [r7, #12]
 800fa16:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
     PB13     ------> SPI2_SCK
     PB14     ------> SPI2_MISO
     PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800fa18:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800fa1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fa1e:	2302      	movs	r3, #2
 800fa20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fa22:	2300      	movs	r3, #0
 800fa24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fa26:	2303      	movs	r3, #3
 800fa28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800fa2a:	2305      	movs	r3, #5
 800fa2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800fa2e:	f107 031c 	add.w	r3, r7, #28
 800fa32:	4619      	mov	r1, r3
 800fa34:	4805      	ldr	r0, [pc, #20]	; (800fa4c <HAL_SPI_MspInit+0xe0>)
 800fa36:	f7f2 fb09 	bl	800204c <HAL_GPIO_Init>

  }

}
 800fa3a:	bf00      	nop
 800fa3c:	3730      	adds	r7, #48	; 0x30
 800fa3e:	46bd      	mov	sp, r7
 800fa40:	bd80      	pop	{r7, pc}
 800fa42:	bf00      	nop
 800fa44:	40013000 	.word	0x40013000
 800fa48:	40021000 	.word	0x40021000
 800fa4c:	48000400 	.word	0x48000400
 800fa50:	40003800 	.word	0x40003800

0800fa54 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800fa54:	b580      	push	{r7, lr}
 800fa56:	b08c      	sub	sp, #48	; 0x30
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fa5c:	f107 031c 	add.w	r3, r7, #28
 800fa60:	2200      	movs	r2, #0
 800fa62:	601a      	str	r2, [r3, #0]
 800fa64:	605a      	str	r2, [r3, #4]
 800fa66:	609a      	str	r2, [r3, #8]
 800fa68:	60da      	str	r2, [r3, #12]
 800fa6a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	4a4f      	ldr	r2, [pc, #316]	; (800fbb0 <HAL_I2C_MspInit+0x15c>)
 800fa72:	4293      	cmp	r3, r2
 800fa74:	d131      	bne.n	800fada <HAL_I2C_MspInit+0x86>
  {

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800fa76:	4a4f      	ldr	r2, [pc, #316]	; (800fbb4 <HAL_I2C_MspInit+0x160>)
 800fa78:	4b4e      	ldr	r3, [pc, #312]	; (800fbb4 <HAL_I2C_MspInit+0x160>)
 800fa7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fa7c:	f043 0302 	orr.w	r3, r3, #2
 800fa80:	64d3      	str	r3, [r2, #76]	; 0x4c
 800fa82:	4b4c      	ldr	r3, [pc, #304]	; (800fbb4 <HAL_I2C_MspInit+0x160>)
 800fa84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fa86:	f003 0302 	and.w	r3, r3, #2
 800fa8a:	61bb      	str	r3, [r7, #24]
 800fa8c:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INA_I2C_SCL_PIN;
 800fa8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fa92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800fa94:	2312      	movs	r3, #18
 800fa96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800fa98:	2301      	movs	r3, #1
 800fa9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fa9c:	2303      	movs	r3, #3
 800fa9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800faa0:	2304      	movs	r3, #4
 800faa2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(INA_I2C_SCL_GPIO_PORT, &GPIO_InitStruct);
 800faa4:	f107 031c 	add.w	r3, r7, #28
 800faa8:	4619      	mov	r1, r3
 800faaa:	4843      	ldr	r0, [pc, #268]	; (800fbb8 <HAL_I2C_MspInit+0x164>)
 800faac:	f7f2 face 	bl	800204c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INA_I2C_SDA_PIN;
 800fab0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800fab4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(INA_I2C_SDA_GPIO_PORT,&GPIO_InitStruct);
 800fab6:	f107 031c 	add.w	r3, r7, #28
 800faba:	4619      	mov	r1, r3
 800fabc:	483e      	ldr	r0, [pc, #248]	; (800fbb8 <HAL_I2C_MspInit+0x164>)
 800fabe:	f7f2 fac5 	bl	800204c <HAL_GPIO_Init>
    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800fac2:	4a3c      	ldr	r2, [pc, #240]	; (800fbb4 <HAL_I2C_MspInit+0x160>)
 800fac4:	4b3b      	ldr	r3, [pc, #236]	; (800fbb4 <HAL_I2C_MspInit+0x160>)
 800fac6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fac8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800facc:	6593      	str	r3, [r2, #88]	; 0x58
 800face:	4b39      	ldr	r3, [pc, #228]	; (800fbb4 <HAL_I2C_MspInit+0x160>)
 800fad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fad2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800fad6:	617b      	str	r3, [r7, #20]
 800fad8:	697b      	ldr	r3, [r7, #20]

  }

  if(hi2c->Instance==IMU_I2C)
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	4a37      	ldr	r2, [pc, #220]	; (800fbbc <HAL_I2C_MspInit+0x168>)
 800fae0:	4293      	cmp	r3, r2
 800fae2:	d161      	bne.n	800fba8 <HAL_I2C_MspInit+0x154>
    {
      __HAL_RCC_GPIOB_CLK_ENABLE();
 800fae4:	4a33      	ldr	r2, [pc, #204]	; (800fbb4 <HAL_I2C_MspInit+0x160>)
 800fae6:	4b33      	ldr	r3, [pc, #204]	; (800fbb4 <HAL_I2C_MspInit+0x160>)
 800fae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800faea:	f043 0302 	orr.w	r3, r3, #2
 800faee:	64d3      	str	r3, [r2, #76]	; 0x4c
 800faf0:	4b30      	ldr	r3, [pc, #192]	; (800fbb4 <HAL_I2C_MspInit+0x160>)
 800faf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800faf4:	f003 0302 	and.w	r3, r3, #2
 800faf8:	613b      	str	r3, [r7, #16]
 800fafa:	693b      	ldr	r3, [r7, #16]
      /**I2C1 GPIO Configuration
      PB8     ------> I2C1_SCL
      PB9     ------> I2C1_SDA
      */
      GPIO_InitStruct.Pin = IMU_SCL_PIN;
 800fafc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800fb00:	61fb      	str	r3, [r7, #28]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800fb02:	2312      	movs	r3, #18
 800fb04:	623b      	str	r3, [r7, #32]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 800fb06:	2301      	movs	r3, #1
 800fb08:	627b      	str	r3, [r7, #36]	; 0x24
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fb0a:	2303      	movs	r3, #3
 800fb0c:	62bb      	str	r3, [r7, #40]	; 0x28
      GPIO_InitStruct.Alternate = IMU_I2C_AF;
 800fb0e:	2304      	movs	r3, #4
 800fb10:	62fb      	str	r3, [r7, #44]	; 0x2c
      HAL_GPIO_Init(IMU_SCL_PORT, &GPIO_InitStruct);
 800fb12:	f107 031c 	add.w	r3, r7, #28
 800fb16:	4619      	mov	r1, r3
 800fb18:	4827      	ldr	r0, [pc, #156]	; (800fbb8 <HAL_I2C_MspInit+0x164>)
 800fb1a:	f7f2 fa97 	bl	800204c <HAL_GPIO_Init>

      GPIO_InitStruct.Pin = IMU_SDA_PIN;
 800fb1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fb22:	61fb      	str	r3, [r7, #28]
      HAL_GPIO_Init(IMU_SDA_PORT, &GPIO_InitStruct);
 800fb24:	f107 031c 	add.w	r3, r7, #28
 800fb28:	4619      	mov	r1, r3
 800fb2a:	4823      	ldr	r0, [pc, #140]	; (800fbb8 <HAL_I2C_MspInit+0x164>)
 800fb2c:	f7f2 fa8e 	bl	800204c <HAL_GPIO_Init>

      /* Peripheral clock enable */
      __HAL_RCC_I2C1_CLK_ENABLE();
 800fb30:	4a20      	ldr	r2, [pc, #128]	; (800fbb4 <HAL_I2C_MspInit+0x160>)
 800fb32:	4b20      	ldr	r3, [pc, #128]	; (800fbb4 <HAL_I2C_MspInit+0x160>)
 800fb34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fb36:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800fb3a:	6593      	str	r3, [r2, #88]	; 0x58
 800fb3c:	4b1d      	ldr	r3, [pc, #116]	; (800fbb4 <HAL_I2C_MspInit+0x160>)
 800fb3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fb40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800fb44:	60fb      	str	r3, [r7, #12]
 800fb46:	68fb      	ldr	r3, [r7, #12]

      /* I2C1 DMA Init */
      /* I2C1_RX Init */
      hdma_i2c1_rx.Instance = DMA1_Channel7;
 800fb48:	4b1d      	ldr	r3, [pc, #116]	; (800fbc0 <HAL_I2C_MspInit+0x16c>)
 800fb4a:	4a1e      	ldr	r2, [pc, #120]	; (800fbc4 <HAL_I2C_MspInit+0x170>)
 800fb4c:	601a      	str	r2, [r3, #0]
      hdma_i2c1_rx.Init.Request = DMA_REQUEST_3;
 800fb4e:	4b1c      	ldr	r3, [pc, #112]	; (800fbc0 <HAL_I2C_MspInit+0x16c>)
 800fb50:	2203      	movs	r2, #3
 800fb52:	605a      	str	r2, [r3, #4]
      hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800fb54:	4b1a      	ldr	r3, [pc, #104]	; (800fbc0 <HAL_I2C_MspInit+0x16c>)
 800fb56:	2200      	movs	r2, #0
 800fb58:	609a      	str	r2, [r3, #8]
      hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800fb5a:	4b19      	ldr	r3, [pc, #100]	; (800fbc0 <HAL_I2C_MspInit+0x16c>)
 800fb5c:	2200      	movs	r2, #0
 800fb5e:	60da      	str	r2, [r3, #12]
      hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800fb60:	4b17      	ldr	r3, [pc, #92]	; (800fbc0 <HAL_I2C_MspInit+0x16c>)
 800fb62:	2280      	movs	r2, #128	; 0x80
 800fb64:	611a      	str	r2, [r3, #16]
      hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800fb66:	4b16      	ldr	r3, [pc, #88]	; (800fbc0 <HAL_I2C_MspInit+0x16c>)
 800fb68:	2200      	movs	r2, #0
 800fb6a:	615a      	str	r2, [r3, #20]
      hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800fb6c:	4b14      	ldr	r3, [pc, #80]	; (800fbc0 <HAL_I2C_MspInit+0x16c>)
 800fb6e:	2200      	movs	r2, #0
 800fb70:	619a      	str	r2, [r3, #24]
      hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800fb72:	4b13      	ldr	r3, [pc, #76]	; (800fbc0 <HAL_I2C_MspInit+0x16c>)
 800fb74:	2200      	movs	r2, #0
 800fb76:	61da      	str	r2, [r3, #28]
      hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800fb78:	4b11      	ldr	r3, [pc, #68]	; (800fbc0 <HAL_I2C_MspInit+0x16c>)
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	621a      	str	r2, [r3, #32]
      if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800fb7e:	4810      	ldr	r0, [pc, #64]	; (800fbc0 <HAL_I2C_MspInit+0x16c>)
 800fb80:	f7f1 ff10 	bl	80019a4 <HAL_DMA_Init>
 800fb84:	4603      	mov	r3, r0
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d000      	beq.n	800fb8c <HAL_I2C_MspInit+0x138>
 800fb8a:	bf00      	nop
      {
         __NOP();
      }
      __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	4a0c      	ldr	r2, [pc, #48]	; (800fbc0 <HAL_I2C_MspInit+0x16c>)
 800fb90:	63da      	str	r2, [r3, #60]	; 0x3c
 800fb92:	4a0b      	ldr	r2, [pc, #44]	; (800fbc0 <HAL_I2C_MspInit+0x16c>)
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	6293      	str	r3, [r2, #40]	; 0x28

      /* I2C1 interrupt Init */
      HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800fb98:	2200      	movs	r2, #0
 800fb9a:	2100      	movs	r1, #0
 800fb9c:	201f      	movs	r0, #31
 800fb9e:	f7f1 fea8 	bl	80018f2 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800fba2:	201f      	movs	r0, #31
 800fba4:	f7f1 fec1 	bl	800192a <HAL_NVIC_EnableIRQ>

    }

}
 800fba8:	bf00      	nop
 800fbaa:	3730      	adds	r7, #48	; 0x30
 800fbac:	46bd      	mov	sp, r7
 800fbae:	bd80      	pop	{r7, pc}
 800fbb0:	40005800 	.word	0x40005800
 800fbb4:	40021000 	.word	0x40021000
 800fbb8:	48000400 	.word	0x48000400
 800fbbc:	40005400 	.word	0x40005400
 800fbc0:	20003a00 	.word	0x20003a00
 800fbc4:	40020080 	.word	0x40020080

0800fbc8 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800fbc8:	b580      	push	{r7, lr}
 800fbca:	b088      	sub	sp, #32
 800fbcc:	af00      	add	r7, sp, #0
 800fbce:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	4a23      	ldr	r2, [pc, #140]	; (800fc64 <HAL_I2C_MspDeInit+0x9c>)
 800fbd6:	4293      	cmp	r3, r2
 800fbd8:	d123      	bne.n	800fc22 <HAL_I2C_MspDeInit+0x5a>
  {

    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 800fbda:	4a23      	ldr	r2, [pc, #140]	; (800fc68 <HAL_I2C_MspDeInit+0xa0>)
 800fbdc:	4b22      	ldr	r3, [pc, #136]	; (800fc68 <HAL_I2C_MspDeInit+0xa0>)
 800fbde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fbe0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800fbe4:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fbe6:	f107 030c 	add.w	r3, r7, #12
 800fbea:	2200      	movs	r2, #0
 800fbec:	601a      	str	r2, [r3, #0]
 800fbee:	605a      	str	r2, [r3, #4]
 800fbf0:	609a      	str	r2, [r3, #8]
 800fbf2:	60da      	str	r2, [r3, #12]
 800fbf4:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800fbf6:	2303      	movs	r3, #3
 800fbf8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pin = INA_I2C_SCL_PIN;
 800fbfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800fc02:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(INA_I2C_SCL_GPIO_PORT, &GPIO_InitStruct);
 800fc04:	f107 030c 	add.w	r3, r7, #12
 800fc08:	4619      	mov	r1, r3
 800fc0a:	4818      	ldr	r0, [pc, #96]	; (800fc6c <HAL_I2C_MspDeInit+0xa4>)
 800fc0c:	f7f2 fa1e 	bl	800204c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = INA_I2C_SDA_PIN;
 800fc10:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800fc14:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(INA_I2C_SDA_GPIO_PORT,&GPIO_InitStruct);
 800fc16:	f107 030c 	add.w	r3, r7, #12
 800fc1a:	4619      	mov	r1, r3
 800fc1c:	4813      	ldr	r0, [pc, #76]	; (800fc6c <HAL_I2C_MspDeInit+0xa4>)
 800fc1e:	f7f2 fa15 	bl	800204c <HAL_GPIO_Init>

  }

  if(hi2c->Instance==IMU_I2C)
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	4a12      	ldr	r2, [pc, #72]	; (800fc70 <HAL_I2C_MspDeInit+0xa8>)
 800fc28:	4293      	cmp	r3, r2
 800fc2a:	d117      	bne.n	800fc5c <HAL_I2C_MspDeInit+0x94>
  {

    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800fc2c:	4a0e      	ldr	r2, [pc, #56]	; (800fc68 <HAL_I2C_MspDeInit+0xa0>)
 800fc2e:	4b0e      	ldr	r3, [pc, #56]	; (800fc68 <HAL_I2C_MspDeInit+0xa0>)
 800fc30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fc32:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800fc36:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(IMU_SCL_PORT, IMU_SCL_PIN);
 800fc38:	f44f 7180 	mov.w	r1, #256	; 0x100
 800fc3c:	480b      	ldr	r0, [pc, #44]	; (800fc6c <HAL_I2C_MspDeInit+0xa4>)
 800fc3e:	f7f2 fbad 	bl	800239c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(IMU_SDA_PORT , IMU_SDA_PIN);
 800fc42:	f44f 7100 	mov.w	r1, #512	; 0x200
 800fc46:	4809      	ldr	r0, [pc, #36]	; (800fc6c <HAL_I2C_MspDeInit+0xa4>)
 800fc48:	f7f2 fba8 	bl	800239c <HAL_GPIO_DeInit>

    /* I2C1 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmarx);
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fc50:	4618      	mov	r0, r3
 800fc52:	f7f1 ff5f 	bl	8001b14 <HAL_DMA_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 800fc56:	201f      	movs	r0, #31
 800fc58:	f7f1 fe75 	bl	8001946 <HAL_NVIC_DisableIRQ>

  }
}
 800fc5c:	bf00      	nop
 800fc5e:	3720      	adds	r7, #32
 800fc60:	46bd      	mov	sp, r7
 800fc62:	bd80      	pop	{r7, pc}
 800fc64:	40005800 	.word	0x40005800
 800fc68:	40021000 	.word	0x40021000
 800fc6c:	48000400 	.word	0x48000400
 800fc70:	40005400 	.word	0x40005400

0800fc74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800fc74:	b480      	push	{r7}
 800fc76:	af00      	add	r7, sp, #0
  /* USER CODE NonMaskableInt_IRQn 0 */


}
 800fc78:	bf00      	nop
 800fc7a:	46bd      	mov	sp, r7
 800fc7c:	bc80      	pop	{r7}
 800fc7e:	4770      	bx	lr

0800fc80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800fc80:	b480      	push	{r7}
 800fc82:	af00      	add	r7, sp, #0
  /* USER CODE HardFault_IRQn 0 */


  while (1)
 800fc84:	e7fe      	b.n	800fc84 <HardFault_Handler+0x4>

0800fc86 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800fc86:	b480      	push	{r7}
 800fc88:	af00      	add	r7, sp, #0
  /* USER CODE MemoryManagement_IRQn 0 */


  while (1)
 800fc8a:	e7fe      	b.n	800fc8a <MemManage_Handler+0x4>

0800fc8c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800fc8c:	b480      	push	{r7}
 800fc8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */


  while (1)
 800fc90:	e7fe      	b.n	800fc90 <BusFault_Handler+0x4>

0800fc92 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800fc92:	b480      	push	{r7}
 800fc94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */


  while (1)
 800fc96:	e7fe      	b.n	800fc96 <UsageFault_Handler+0x4>

0800fc98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800fc98:	b480      	push	{r7}
 800fc9a:	af00      	add	r7, sp, #0
  /* USER CODE SVCall_IRQn 0 */


}
 800fc9c:	bf00      	nop
 800fc9e:	46bd      	mov	sp, r7
 800fca0:	bc80      	pop	{r7}
 800fca2:	4770      	bx	lr

0800fca4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800fca4:	b480      	push	{r7}
 800fca6:	af00      	add	r7, sp, #0
  /* USER CODE DebugMonitor_IRQn 0 */


}
 800fca8:	bf00      	nop
 800fcaa:	46bd      	mov	sp, r7
 800fcac:	bc80      	pop	{r7}
 800fcae:	4770      	bx	lr

0800fcb0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800fcb0:	b480      	push	{r7}
 800fcb2:	af00      	add	r7, sp, #0
  /* USER CODE PendSV_IRQn 0 */


}
 800fcb4:	bf00      	nop
 800fcb6:	46bd      	mov	sp, r7
 800fcb8:	bc80      	pop	{r7}
 800fcba:	4770      	bx	lr

0800fcbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800fcbc:	b580      	push	{r7, lr}
 800fcbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  HAL_IncTick();
 800fcc0:	f7f1 fca4 	bl	800160c <HAL_IncTick>

}
 800fcc4:	bf00      	nop
 800fcc6:	bd80      	pop	{r7, pc}

0800fcc8 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 800fcc8:	b580      	push	{r7, lr}
 800fcca:	af00      	add	r7, sp, #0
  /* USER CODE RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 800fccc:	4802      	ldr	r0, [pc, #8]	; (800fcd8 <RTC_WKUP_IRQHandler+0x10>)
 800fcce:	f7f5 fa9f 	bl	8005210 <HAL_RTCEx_WakeUpTimerIRQHandler>

}
 800fcd2:	bf00      	nop
 800fcd4:	bd80      	pop	{r7, pc}
 800fcd6:	bf00      	nop
 800fcd8:	20003aec 	.word	0x20003aec

0800fcdc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800fcdc:	b580      	push	{r7, lr}
 800fcde:	af00      	add	r7, sp, #0
  /* USER CODE TIM2_IRQn 0 */
  USART_TIM_RTO_Handler(hgps.gps_htim); //custom call back function
 800fce0:	4b05      	ldr	r3, [pc, #20]	; (800fcf8 <TIM2_IRQHandler+0x1c>)
 800fce2:	689b      	ldr	r3, [r3, #8]
 800fce4:	4618      	mov	r0, r3
 800fce6:	f7fb fadd 	bl	800b2a4 <USART_TIM_RTO_Handler>

  HAL_TIM_IRQHandler(hgps.gps_htim);	 //HAL default handler
 800fcea:	4b03      	ldr	r3, [pc, #12]	; (800fcf8 <TIM2_IRQHandler+0x1c>)
 800fcec:	689b      	ldr	r3, [r3, #8]
 800fcee:	4618      	mov	r0, r3
 800fcf0:	f7f6 fbe2 	bl	80064b8 <HAL_TIM_IRQHandler>

}
 800fcf4:	bf00      	nop
 800fcf6:	bd80      	pop	{r7, pc}
 800fcf8:	20000ac4 	.word	0x20000ac4

0800fcfc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800fcfc:	b580      	push	{r7, lr}
 800fcfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	USART_RTO_IRQHandler(&htim3);
 800fd00:	4803      	ldr	r0, [pc, #12]	; (800fd10 <TIM3_IRQHandler+0x14>)
 800fd02:	f7fc ff81 	bl	800cc08 <USART_RTO_IRQHandler>
	HAL_TIM_IRQHandler(&htim3);
 800fd06:	4802      	ldr	r0, [pc, #8]	; (800fd10 <TIM3_IRQHandler+0x14>)
 800fd08:	f7f6 fbd6 	bl	80064b8 <HAL_TIM_IRQHandler>
}
 800fd0c:	bf00      	nop
 800fd0e:	bd80      	pop	{r7, pc}
 800fd10:	20003700 	.word	0x20003700

0800fd14 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800fd14:	b580      	push	{r7, lr}
 800fd16:	af00      	add	r7, sp, #0
  /* USER CODE USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800fd18:	4802      	ldr	r0, [pc, #8]	; (800fd24 <USART2_IRQHandler+0x10>)
 800fd1a:	f7f8 fa2b 	bl	8008174 <HAL_UART_IRQHandler>

}
 800fd1e:	bf00      	nop
 800fd20:	bd80      	pop	{r7, pc}
 800fd22:	bf00      	nop
 800fd24:	20003a68 	.word	0x20003a68

0800fd28 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800fd28:	b580      	push	{r7, lr}
 800fd2a:	af00      	add	r7, sp, #0
  /* USER CODE UART4_IRQn 0 */
	USART_GPS_IRQHandler(&hgps); //custom user Call Back function
 800fd2c:	4802      	ldr	r0, [pc, #8]	; (800fd38 <UART4_IRQHandler+0x10>)
 800fd2e:	f7fb fc4d 	bl	800b5cc <USART_GPS_IRQHandler>

}
 800fd32:	bf00      	nop
 800fd34:	bd80      	pop	{r7, pc}
 800fd36:	bf00      	nop
 800fd38:	20000ac4 	.word	0x20000ac4

0800fd3c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 800fd3c:	b580      	push	{r7, lr}
 800fd3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
  USART_Iridium_IRQHandler(&huart5);
 800fd40:	4802      	ldr	r0, [pc, #8]	; (800fd4c <UART5_IRQHandler+0x10>)
 800fd42:	f7fc ffb7 	bl	800ccb4 <USART_Iridium_IRQHandler>
}
 800fd46:	bf00      	nop
 800fd48:	bd80      	pop	{r7, pc}
 800fd4a:	bf00      	nop
 800fd4c:	20003748 	.word	0x20003748

0800fd50 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 800fd50:	b580      	push	{r7, lr}
 800fd52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 800fd54:	4803      	ldr	r0, [pc, #12]	; (800fd64 <DMA2_Channel2_IRQHandler+0x14>)
 800fd56:	f7f2 f890 	bl	8001e7a <HAL_DMA_IRQHandler>
  DMA_Iridium_Periph_IRQHandler(&huart5);
 800fd5a:	4803      	ldr	r0, [pc, #12]	; (800fd68 <DMA2_Channel2_IRQHandler+0x18>)
 800fd5c:	f7fc fe6a 	bl	800ca34 <DMA_Iridium_Periph_IRQHandler>
}
 800fd60:	bf00      	nop
 800fd62:	bd80      	pop	{r7, pc}
 800fd64:	20003818 	.word	0x20003818
 800fd68:	20003748 	.word	0x20003748

0800fd6c <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 800fd6c:	b580      	push	{r7, lr}
 800fd6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 800fd70:	4802      	ldr	r0, [pc, #8]	; (800fd7c <DMA2_Channel3_IRQHandler+0x10>)
 800fd72:	f7f2 f882 	bl	8001e7a <HAL_DMA_IRQHandler>

}
 800fd76:	bf00      	nop
 800fd78:	bd80      	pop	{r7, pc}
 800fd7a:	bf00      	nop
 800fd7c:	20001c0c 	.word	0x20001c0c

0800fd80 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 800fd80:	b580      	push	{r7, lr}
 800fd82:	af00      	add	r7, sp, #0
  /* USER CODE DMA2_Channel5_IRQn 0 */
  DMA_GNSS_Periph_IRQHandler(&hgps);
 800fd84:	4802      	ldr	r0, [pc, #8]	; (800fd90 <DMA2_Channel5_IRQHandler+0x10>)
 800fd86:	f7fb fb81 	bl	800b48c <DMA_GNSS_Periph_IRQHandler>
}
 800fd8a:	bf00      	nop
 800fd8c:	bd80      	pop	{r7, pc}
 800fd8e:	bf00      	nop
 800fd90:	20000ac4 	.word	0x20000ac4

0800fd94 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800fd94:	b580      	push	{r7, lr}
 800fd96:	af00      	add	r7, sp, #0
  /* USER CODE DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 800fd98:	4803      	ldr	r0, [pc, #12]	; (800fda8 <DMA1_Channel1_IRQHandler+0x14>)
 800fd9a:	f7f2 f86e 	bl	8001e7a <HAL_DMA_IRQHandler>
  DMA_GNSS_MEM_IRQHandler(&hgps);
 800fd9e:	4803      	ldr	r0, [pc, #12]	; (800fdac <DMA1_Channel1_IRQHandler+0x18>)
 800fda0:	f7fb fa9c 	bl	800b2dc <DMA_GNSS_MEM_IRQHandler>

}
 800fda4:	bf00      	nop
 800fda6:	bd80      	pop	{r7, pc}
 800fda8:	20000afc 	.word	0x20000afc
 800fdac:	20000ac4 	.word	0x20000ac4

0800fdb0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800fdb0:	b580      	push	{r7, lr}
 800fdb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel2);
 800fdb4:	4803      	ldr	r0, [pc, #12]	; (800fdc4 <DMA1_Channel2_IRQHandler+0x14>)
 800fdb6:	f7f2 f860 	bl	8001e7a <HAL_DMA_IRQHandler>
  DMA_Iridium_MEM_IRQHandler(&hdma_memtomem_dma1_channel2);
 800fdba:	4802      	ldr	r0, [pc, #8]	; (800fdc4 <DMA1_Channel2_IRQHandler+0x14>)
 800fdbc:	f7fc feb0 	bl	800cb20 <DMA_Iridium_MEM_IRQHandler>

}
 800fdc0:	bf00      	nop
 800fdc2:	bd80      	pop	{r7, pc}
 800fdc4:	200037cc 	.word	0x200037cc

0800fdc8 <EXTI15_10_IRQHandler>:

/*
 * @brief: EXTI IRQ Handler for Wake Up Pin 2 (PC13)
 */
void EXTI15_10_IRQHandler(void)
{
 800fdc8:	b580      	push	{r7, lr}
 800fdca:	af00      	add	r7, sp, #0
	/* Wake Up Pin Handler */
	if(__HAL_GPIO_EXTI_GET_FLAG(EXTI_IRIDIUM_RING_WAKE_PIN))
 800fdcc:	4b07      	ldr	r3, [pc, #28]	; (800fdec <EXTI15_10_IRQHandler+0x24>)
 800fdce:	695b      	ldr	r3, [r3, #20]
 800fdd0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d005      	beq.n	800fde4 <EXTI15_10_IRQHandler+0x1c>
	{
		__HAL_GPIO_EXTI_CLEAR_FLAG(EXTI_IRIDIUM_RING_WAKE_PIN);
 800fdd8:	4b04      	ldr	r3, [pc, #16]	; (800fdec <EXTI15_10_IRQHandler+0x24>)
 800fdda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800fdde:	615a      	str	r2, [r3, #20]
		//interrupt source from PWR WAKE PIN 2 == IRIDIUM Recieve Event
		Routine_ASYNC_IRIDIUM_RX();
 800fde0:	f7fe fbae 	bl	800e540 <Routine_ASYNC_IRIDIUM_RX>
	}

	/* Iridium Control Pin Handlers */

	Iridium_ControlPin_IRQHandler();
 800fde4:	f7fd f854 	bl	800ce90 <Iridium_ControlPin_IRQHandler>
}
 800fde8:	bf00      	nop
 800fdea:	bd80      	pop	{r7, pc}
 800fdec:	40010400 	.word	0x40010400

0800fdf0 <EXTI9_5_IRQHandler>:

/*
 * @brief: EXTI IRQ Handler for Wake Up Pin 5 (PC5)
 */
void EXTI9_5_IRQHandler(void)
{
 800fdf0:	b580      	push	{r7, lr}
 800fdf2:	af00      	add	r7, sp, #0
	/* Wake Up Pin Handler */
	if(__HAL_GPIO_EXTI_GET_FLAG(EXTI_IMU_EVENT_WAKE_PIN))
 800fdf4:	4b09      	ldr	r3, [pc, #36]	; (800fe1c <EXTI9_5_IRQHandler+0x2c>)
 800fdf6:	695b      	ldr	r3, [r3, #20]
 800fdf8:	f003 0320 	and.w	r3, r3, #32
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d00b      	beq.n	800fe18 <EXTI9_5_IRQHandler+0x28>
	{
		__HAL_GPIO_EXTI_CLEAR_FLAG(EXTI_IMU_EVENT_WAKE_PIN);
 800fe00:	4b06      	ldr	r3, [pc, #24]	; (800fe1c <EXTI9_5_IRQHandler+0x2c>)
 800fe02:	2220      	movs	r2, #32
 800fe04:	615a      	str	r2, [r3, #20]
		//ROUTINE STARTING
		if(IMU_Log_On)
 800fe06:	4b06      	ldr	r3, [pc, #24]	; (800fe20 <EXTI9_5_IRQHandler+0x30>)
 800fe08:	781b      	ldrb	r3, [r3, #0]
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d002      	beq.n	800fe14 <EXTI9_5_IRQHandler+0x24>
		{
			MPU6050_IntPin_IRQ();
 800fe0e:	f7fd feb9 	bl	800db84 <MPU6050_IntPin_IRQ>
			Routine_Async_IMUevent_Sample();
		}
	}


}
 800fe12:	e001      	b.n	800fe18 <EXTI9_5_IRQHandler+0x28>
			Routine_Async_IMUevent_Sample();
 800fe14:	f7fe fbba 	bl	800e58c <Routine_Async_IMUevent_Sample>
}
 800fe18:	bf00      	nop
 800fe1a:	bd80      	pop	{r7, pc}
 800fe1c:	40010400 	.word	0x40010400
 800fe20:	20003a48 	.word	0x20003a48

0800fe24 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800fe24:	b590      	push	{r4, r7, lr}
 800fe26:	b087      	sub	sp, #28
 800fe28:	af00      	add	r7, sp, #0
 800fe2a:	60f8      	str	r0, [r7, #12]
 800fe2c:	60b9      	str	r1, [r7, #8]
 800fe2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800fe30:	2300      	movs	r3, #0
 800fe32:	617b      	str	r3, [r7, #20]
 800fe34:	e00a      	b.n	800fe4c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800fe36:	68bc      	ldr	r4, [r7, #8]
 800fe38:	1c63      	adds	r3, r4, #1
 800fe3a:	60bb      	str	r3, [r7, #8]
 800fe3c:	f3af 8000 	nop.w
 800fe40:	4603      	mov	r3, r0
 800fe42:	b2db      	uxtb	r3, r3
 800fe44:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800fe46:	697b      	ldr	r3, [r7, #20]
 800fe48:	3301      	adds	r3, #1
 800fe4a:	617b      	str	r3, [r7, #20]
 800fe4c:	697a      	ldr	r2, [r7, #20]
 800fe4e:	687b      	ldr	r3, [r7, #4]
 800fe50:	429a      	cmp	r2, r3
 800fe52:	dbf0      	blt.n	800fe36 <_read+0x12>
	}

return len;
 800fe54:	687b      	ldr	r3, [r7, #4]
}
 800fe56:	4618      	mov	r0, r3
 800fe58:	371c      	adds	r7, #28
 800fe5a:	46bd      	mov	sp, r7
 800fe5c:	bd90      	pop	{r4, r7, pc}

0800fe5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800fe5e:	b580      	push	{r7, lr}
 800fe60:	b086      	sub	sp, #24
 800fe62:	af00      	add	r7, sp, #0
 800fe64:	60f8      	str	r0, [r7, #12]
 800fe66:	60b9      	str	r1, [r7, #8]
 800fe68:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	617b      	str	r3, [r7, #20]
 800fe6e:	e009      	b.n	800fe84 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800fe70:	68bb      	ldr	r3, [r7, #8]
 800fe72:	1c5a      	adds	r2, r3, #1
 800fe74:	60ba      	str	r2, [r7, #8]
 800fe76:	781b      	ldrb	r3, [r3, #0]
 800fe78:	4618      	mov	r0, r3
 800fe7a:	f7fe f909 	bl	800e090 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800fe7e:	697b      	ldr	r3, [r7, #20]
 800fe80:	3301      	adds	r3, #1
 800fe82:	617b      	str	r3, [r7, #20]
 800fe84:	697a      	ldr	r2, [r7, #20]
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	429a      	cmp	r2, r3
 800fe8a:	dbf1      	blt.n	800fe70 <_write+0x12>
	}
	return len;
 800fe8c:	687b      	ldr	r3, [r7, #4]
}
 800fe8e:	4618      	mov	r0, r3
 800fe90:	3718      	adds	r7, #24
 800fe92:	46bd      	mov	sp, r7
 800fe94:	bd80      	pop	{r7, pc}
	...

0800fe98 <_sbrk>:

caddr_t _sbrk(int incr)
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b084      	sub	sp, #16
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800fea0:	4b11      	ldr	r3, [pc, #68]	; (800fee8 <_sbrk+0x50>)
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	d102      	bne.n	800feae <_sbrk+0x16>
		heap_end = &end;
 800fea8:	4b0f      	ldr	r3, [pc, #60]	; (800fee8 <_sbrk+0x50>)
 800feaa:	4a10      	ldr	r2, [pc, #64]	; (800feec <_sbrk+0x54>)
 800feac:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800feae:	4b0e      	ldr	r3, [pc, #56]	; (800fee8 <_sbrk+0x50>)
 800feb0:	681b      	ldr	r3, [r3, #0]
 800feb2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800feb4:	4b0c      	ldr	r3, [pc, #48]	; (800fee8 <_sbrk+0x50>)
 800feb6:	681a      	ldr	r2, [r3, #0]
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	4413      	add	r3, r2
 800febc:	466a      	mov	r2, sp
 800febe:	4293      	cmp	r3, r2
 800fec0:	d907      	bls.n	800fed2 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800fec2:	f000 f879 	bl	800ffb8 <__errno>
 800fec6:	4602      	mov	r2, r0
 800fec8:	230c      	movs	r3, #12
 800feca:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800fecc:	f04f 33ff 	mov.w	r3, #4294967295
 800fed0:	e006      	b.n	800fee0 <_sbrk+0x48>
	}

	heap_end += incr;
 800fed2:	4b05      	ldr	r3, [pc, #20]	; (800fee8 <_sbrk+0x50>)
 800fed4:	681a      	ldr	r2, [r3, #0]
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	4413      	add	r3, r2
 800feda:	4a03      	ldr	r2, [pc, #12]	; (800fee8 <_sbrk+0x50>)
 800fedc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800fede:	68fb      	ldr	r3, [r7, #12]
}
 800fee0:	4618      	mov	r0, r3
 800fee2:	3710      	adds	r7, #16
 800fee4:	46bd      	mov	sp, r7
 800fee6:	bd80      	pop	{r7, pc}
 800fee8:	2000092c 	.word	0x2000092c
 800feec:	20003b20 	.word	0x20003b20

0800fef0 <_close>:

int _close(int file)
{
 800fef0:	b480      	push	{r7}
 800fef2:	b083      	sub	sp, #12
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	6078      	str	r0, [r7, #4]
	return -1;
 800fef8:	f04f 33ff 	mov.w	r3, #4294967295
}
 800fefc:	4618      	mov	r0, r3
 800fefe:	370c      	adds	r7, #12
 800ff00:	46bd      	mov	sp, r7
 800ff02:	bc80      	pop	{r7}
 800ff04:	4770      	bx	lr

0800ff06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800ff06:	b480      	push	{r7}
 800ff08:	b083      	sub	sp, #12
 800ff0a:	af00      	add	r7, sp, #0
 800ff0c:	6078      	str	r0, [r7, #4]
 800ff0e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800ff10:	683b      	ldr	r3, [r7, #0]
 800ff12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800ff16:	605a      	str	r2, [r3, #4]
	return 0;
 800ff18:	2300      	movs	r3, #0
}
 800ff1a:	4618      	mov	r0, r3
 800ff1c:	370c      	adds	r7, #12
 800ff1e:	46bd      	mov	sp, r7
 800ff20:	bc80      	pop	{r7}
 800ff22:	4770      	bx	lr

0800ff24 <_isatty>:

int _isatty(int file)
{
 800ff24:	b480      	push	{r7}
 800ff26:	b083      	sub	sp, #12
 800ff28:	af00      	add	r7, sp, #0
 800ff2a:	6078      	str	r0, [r7, #4]
	return 1;
 800ff2c:	2301      	movs	r3, #1
}
 800ff2e:	4618      	mov	r0, r3
 800ff30:	370c      	adds	r7, #12
 800ff32:	46bd      	mov	sp, r7
 800ff34:	bc80      	pop	{r7}
 800ff36:	4770      	bx	lr

0800ff38 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800ff38:	b480      	push	{r7}
 800ff3a:	b085      	sub	sp, #20
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	60f8      	str	r0, [r7, #12]
 800ff40:	60b9      	str	r1, [r7, #8]
 800ff42:	607a      	str	r2, [r7, #4]
	return 0;
 800ff44:	2300      	movs	r3, #0
}
 800ff46:	4618      	mov	r0, r3
 800ff48:	3714      	adds	r7, #20
 800ff4a:	46bd      	mov	sp, r7
 800ff4c:	bc80      	pop	{r7}
 800ff4e:	4770      	bx	lr

0800ff50 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800ff50:	b480      	push	{r7}
 800ff52:	af00      	add	r7, sp, #0
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800ff54:	4a12      	ldr	r2, [pc, #72]	; (800ffa0 <SystemInit+0x50>)
 800ff56:	4b12      	ldr	r3, [pc, #72]	; (800ffa0 <SystemInit+0x50>)
 800ff58:	681b      	ldr	r3, [r3, #0]
 800ff5a:	f043 0301 	orr.w	r3, r3, #1
 800ff5e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800ff60:	4b0f      	ldr	r3, [pc, #60]	; (800ffa0 <SystemInit+0x50>)
 800ff62:	2200      	movs	r2, #0
 800ff64:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800ff66:	4a0e      	ldr	r2, [pc, #56]	; (800ffa0 <SystemInit+0x50>)
 800ff68:	4b0d      	ldr	r3, [pc, #52]	; (800ffa0 <SystemInit+0x50>)
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800ff70:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800ff74:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800ff76:	4b0a      	ldr	r3, [pc, #40]	; (800ffa0 <SystemInit+0x50>)
 800ff78:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ff7c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800ff7e:	4a08      	ldr	r2, [pc, #32]	; (800ffa0 <SystemInit+0x50>)
 800ff80:	4b07      	ldr	r3, [pc, #28]	; (800ffa0 <SystemInit+0x50>)
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ff88:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800ff8a:	4b05      	ldr	r3, [pc, #20]	; (800ffa0 <SystemInit+0x50>)
 800ff8c:	2200      	movs	r2, #0
 800ff8e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800ff90:	4b04      	ldr	r3, [pc, #16]	; (800ffa4 <SystemInit+0x54>)
 800ff92:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800ff96:	609a      	str	r2, [r3, #8]
#endif
}
 800ff98:	bf00      	nop
 800ff9a:	46bd      	mov	sp, r7
 800ff9c:	bc80      	pop	{r7}
 800ff9e:	4770      	bx	lr
 800ffa0:	40021000 	.word	0x40021000
 800ffa4:	e000ed00 	.word	0xe000ed00

0800ffa8 <atof>:
 800ffa8:	2100      	movs	r1, #0
 800ffaa:	f001 bd6d 	b.w	8011a88 <strtod>

0800ffae <atoi>:
 800ffae:	220a      	movs	r2, #10
 800ffb0:	2100      	movs	r1, #0
 800ffb2:	f001 be63 	b.w	8011c7c <strtol>
	...

0800ffb8 <__errno>:
 800ffb8:	4b01      	ldr	r3, [pc, #4]	; (800ffc0 <__errno+0x8>)
 800ffba:	6818      	ldr	r0, [r3, #0]
 800ffbc:	4770      	bx	lr
 800ffbe:	bf00      	nop
 800ffc0:	20000014 	.word	0x20000014

0800ffc4 <__libc_init_array>:
 800ffc4:	b570      	push	{r4, r5, r6, lr}
 800ffc6:	4e0d      	ldr	r6, [pc, #52]	; (800fffc <__libc_init_array+0x38>)
 800ffc8:	4c0d      	ldr	r4, [pc, #52]	; (8010000 <__libc_init_array+0x3c>)
 800ffca:	1ba4      	subs	r4, r4, r6
 800ffcc:	10a4      	asrs	r4, r4, #2
 800ffce:	2500      	movs	r5, #0
 800ffd0:	42a5      	cmp	r5, r4
 800ffd2:	d109      	bne.n	800ffe8 <__libc_init_array+0x24>
 800ffd4:	4e0b      	ldr	r6, [pc, #44]	; (8010004 <__libc_init_array+0x40>)
 800ffd6:	4c0c      	ldr	r4, [pc, #48]	; (8010008 <__libc_init_array+0x44>)
 800ffd8:	f009 f880 	bl	80190dc <_init>
 800ffdc:	1ba4      	subs	r4, r4, r6
 800ffde:	10a4      	asrs	r4, r4, #2
 800ffe0:	2500      	movs	r5, #0
 800ffe2:	42a5      	cmp	r5, r4
 800ffe4:	d105      	bne.n	800fff2 <__libc_init_array+0x2e>
 800ffe6:	bd70      	pop	{r4, r5, r6, pc}
 800ffe8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ffec:	4798      	blx	r3
 800ffee:	3501      	adds	r5, #1
 800fff0:	e7ee      	b.n	800ffd0 <__libc_init_array+0xc>
 800fff2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800fff6:	4798      	blx	r3
 800fff8:	3501      	adds	r5, #1
 800fffa:	e7f2      	b.n	800ffe2 <__libc_init_array+0x1e>
 800fffc:	08019d28 	.word	0x08019d28
 8010000:	08019d28 	.word	0x08019d28
 8010004:	08019d28 	.word	0x08019d28
 8010008:	08019d2c 	.word	0x08019d2c

0801000c <localtime>:
 801000c:	b538      	push	{r3, r4, r5, lr}
 801000e:	4b07      	ldr	r3, [pc, #28]	; (801002c <localtime+0x20>)
 8010010:	681c      	ldr	r4, [r3, #0]
 8010012:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8010014:	4605      	mov	r5, r0
 8010016:	b91b      	cbnz	r3, 8010020 <localtime+0x14>
 8010018:	2024      	movs	r0, #36	; 0x24
 801001a:	f000 f8ed 	bl	80101f8 <malloc>
 801001e:	63e0      	str	r0, [r4, #60]	; 0x3c
 8010020:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8010022:	4628      	mov	r0, r5
 8010024:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010028:	f000 b802 	b.w	8010030 <localtime_r>
 801002c:	20000014 	.word	0x20000014

08010030 <localtime_r>:
 8010030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010034:	460c      	mov	r4, r1
 8010036:	4680      	mov	r8, r0
 8010038:	f005 ff4c 	bl	8015ed4 <__gettzinfo>
 801003c:	4621      	mov	r1, r4
 801003e:	4607      	mov	r7, r0
 8010040:	4640      	mov	r0, r8
 8010042:	f005 ff4b 	bl	8015edc <gmtime_r>
 8010046:	6946      	ldr	r6, [r0, #20]
 8010048:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 801004c:	07b3      	lsls	r3, r6, #30
 801004e:	4604      	mov	r4, r0
 8010050:	d105      	bne.n	801005e <localtime_r+0x2e>
 8010052:	2264      	movs	r2, #100	; 0x64
 8010054:	fb96 f3f2 	sdiv	r3, r6, r2
 8010058:	fb02 6313 	mls	r3, r2, r3, r6
 801005c:	b9fb      	cbnz	r3, 801009e <localtime_r+0x6e>
 801005e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8010062:	fb96 f5f3 	sdiv	r5, r6, r3
 8010066:	fb03 6515 	mls	r5, r3, r5, r6
 801006a:	fab5 f585 	clz	r5, r5
 801006e:	096d      	lsrs	r5, r5, #5
 8010070:	4b5f      	ldr	r3, [pc, #380]	; (80101f0 <localtime_r+0x1c0>)
 8010072:	2230      	movs	r2, #48	; 0x30
 8010074:	fb02 3505 	mla	r5, r2, r5, r3
 8010078:	f002 fea2 	bl	8012dc0 <__tz_lock>
 801007c:	f002 feac 	bl	8012dd8 <_tzset_unlocked>
 8010080:	4b5c      	ldr	r3, [pc, #368]	; (80101f4 <localtime_r+0x1c4>)
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	b1e3      	cbz	r3, 80100c0 <localtime_r+0x90>
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	429e      	cmp	r6, r3
 801008a:	d10a      	bne.n	80100a2 <localtime_r+0x72>
 801008c:	6839      	ldr	r1, [r7, #0]
 801008e:	f8d8 3000 	ldr.w	r3, [r8]
 8010092:	69fa      	ldr	r2, [r7, #28]
 8010094:	b969      	cbnz	r1, 80100b2 <localtime_r+0x82>
 8010096:	4293      	cmp	r3, r2
 8010098:	db0d      	blt.n	80100b6 <localtime_r+0x86>
 801009a:	2301      	movs	r3, #1
 801009c:	e010      	b.n	80100c0 <localtime_r+0x90>
 801009e:	2501      	movs	r5, #1
 80100a0:	e7e6      	b.n	8010070 <localtime_r+0x40>
 80100a2:	4630      	mov	r0, r6
 80100a4:	f002 fde4 	bl	8012c70 <__tzcalc_limits>
 80100a8:	2800      	cmp	r0, #0
 80100aa:	d1ef      	bne.n	801008c <localtime_r+0x5c>
 80100ac:	f04f 33ff 	mov.w	r3, #4294967295
 80100b0:	e006      	b.n	80100c0 <localtime_r+0x90>
 80100b2:	4293      	cmp	r3, r2
 80100b4:	db55      	blt.n	8010162 <localtime_r+0x132>
 80100b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80100b8:	4293      	cmp	r3, r2
 80100ba:	bfac      	ite	ge
 80100bc:	2300      	movge	r3, #0
 80100be:	2301      	movlt	r3, #1
 80100c0:	6223      	str	r3, [r4, #32]
 80100c2:	6a23      	ldr	r3, [r4, #32]
 80100c4:	2b01      	cmp	r3, #1
 80100c6:	bf0c      	ite	eq
 80100c8:	6bf9      	ldreq	r1, [r7, #60]	; 0x3c
 80100ca:	6a39      	ldrne	r1, [r7, #32]
 80100cc:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80100d0:	203c      	movs	r0, #60	; 0x3c
 80100d2:	fb91 f6f3 	sdiv	r6, r1, r3
 80100d6:	fb03 1316 	mls	r3, r3, r6, r1
 80100da:	6861      	ldr	r1, [r4, #4]
 80100dc:	fb93 f2f0 	sdiv	r2, r3, r0
 80100e0:	fb00 3012 	mls	r0, r0, r2, r3
 80100e4:	6823      	ldr	r3, [r4, #0]
 80100e6:	1a89      	subs	r1, r1, r2
 80100e8:	68a2      	ldr	r2, [r4, #8]
 80100ea:	6061      	str	r1, [r4, #4]
 80100ec:	1a1b      	subs	r3, r3, r0
 80100ee:	1b92      	subs	r2, r2, r6
 80100f0:	2b3b      	cmp	r3, #59	; 0x3b
 80100f2:	6023      	str	r3, [r4, #0]
 80100f4:	60a2      	str	r2, [r4, #8]
 80100f6:	dd36      	ble.n	8010166 <localtime_r+0x136>
 80100f8:	3101      	adds	r1, #1
 80100fa:	6061      	str	r1, [r4, #4]
 80100fc:	3b3c      	subs	r3, #60	; 0x3c
 80100fe:	6023      	str	r3, [r4, #0]
 8010100:	6863      	ldr	r3, [r4, #4]
 8010102:	2b3b      	cmp	r3, #59	; 0x3b
 8010104:	dd35      	ble.n	8010172 <localtime_r+0x142>
 8010106:	3201      	adds	r2, #1
 8010108:	60a2      	str	r2, [r4, #8]
 801010a:	3b3c      	subs	r3, #60	; 0x3c
 801010c:	6063      	str	r3, [r4, #4]
 801010e:	68a3      	ldr	r3, [r4, #8]
 8010110:	2b17      	cmp	r3, #23
 8010112:	dd34      	ble.n	801017e <localtime_r+0x14e>
 8010114:	69e2      	ldr	r2, [r4, #28]
 8010116:	3201      	adds	r2, #1
 8010118:	61e2      	str	r2, [r4, #28]
 801011a:	69a2      	ldr	r2, [r4, #24]
 801011c:	3201      	adds	r2, #1
 801011e:	2a06      	cmp	r2, #6
 8010120:	bfc8      	it	gt
 8010122:	2200      	movgt	r2, #0
 8010124:	61a2      	str	r2, [r4, #24]
 8010126:	68e2      	ldr	r2, [r4, #12]
 8010128:	3b18      	subs	r3, #24
 801012a:	3201      	adds	r2, #1
 801012c:	60a3      	str	r3, [r4, #8]
 801012e:	6923      	ldr	r3, [r4, #16]
 8010130:	60e2      	str	r2, [r4, #12]
 8010132:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8010136:	428a      	cmp	r2, r1
 8010138:	dd0e      	ble.n	8010158 <localtime_r+0x128>
 801013a:	3301      	adds	r3, #1
 801013c:	2b0c      	cmp	r3, #12
 801013e:	bf0c      	ite	eq
 8010140:	6963      	ldreq	r3, [r4, #20]
 8010142:	6123      	strne	r3, [r4, #16]
 8010144:	eba2 0201 	sub.w	r2, r2, r1
 8010148:	60e2      	str	r2, [r4, #12]
 801014a:	bf01      	itttt	eq
 801014c:	3301      	addeq	r3, #1
 801014e:	2200      	moveq	r2, #0
 8010150:	6122      	streq	r2, [r4, #16]
 8010152:	6163      	streq	r3, [r4, #20]
 8010154:	bf08      	it	eq
 8010156:	61e2      	streq	r2, [r4, #28]
 8010158:	f002 fe38 	bl	8012dcc <__tz_unlock>
 801015c:	4620      	mov	r0, r4
 801015e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010162:	2300      	movs	r3, #0
 8010164:	e7ac      	b.n	80100c0 <localtime_r+0x90>
 8010166:	2b00      	cmp	r3, #0
 8010168:	daca      	bge.n	8010100 <localtime_r+0xd0>
 801016a:	3901      	subs	r1, #1
 801016c:	6061      	str	r1, [r4, #4]
 801016e:	333c      	adds	r3, #60	; 0x3c
 8010170:	e7c5      	b.n	80100fe <localtime_r+0xce>
 8010172:	2b00      	cmp	r3, #0
 8010174:	dacb      	bge.n	801010e <localtime_r+0xde>
 8010176:	3a01      	subs	r2, #1
 8010178:	60a2      	str	r2, [r4, #8]
 801017a:	333c      	adds	r3, #60	; 0x3c
 801017c:	e7c6      	b.n	801010c <localtime_r+0xdc>
 801017e:	2b00      	cmp	r3, #0
 8010180:	daea      	bge.n	8010158 <localtime_r+0x128>
 8010182:	69e2      	ldr	r2, [r4, #28]
 8010184:	3a01      	subs	r2, #1
 8010186:	61e2      	str	r2, [r4, #28]
 8010188:	69a2      	ldr	r2, [r4, #24]
 801018a:	3a01      	subs	r2, #1
 801018c:	bf48      	it	mi
 801018e:	2206      	movmi	r2, #6
 8010190:	61a2      	str	r2, [r4, #24]
 8010192:	68e2      	ldr	r2, [r4, #12]
 8010194:	3318      	adds	r3, #24
 8010196:	3a01      	subs	r2, #1
 8010198:	60e2      	str	r2, [r4, #12]
 801019a:	60a3      	str	r3, [r4, #8]
 801019c:	2a00      	cmp	r2, #0
 801019e:	d1db      	bne.n	8010158 <localtime_r+0x128>
 80101a0:	6923      	ldr	r3, [r4, #16]
 80101a2:	3b01      	subs	r3, #1
 80101a4:	d405      	bmi.n	80101b2 <localtime_r+0x182>
 80101a6:	6123      	str	r3, [r4, #16]
 80101a8:	6923      	ldr	r3, [r4, #16]
 80101aa:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 80101ae:	60e3      	str	r3, [r4, #12]
 80101b0:	e7d2      	b.n	8010158 <localtime_r+0x128>
 80101b2:	230b      	movs	r3, #11
 80101b4:	6123      	str	r3, [r4, #16]
 80101b6:	6963      	ldr	r3, [r4, #20]
 80101b8:	1e5a      	subs	r2, r3, #1
 80101ba:	f012 0f03 	tst.w	r2, #3
 80101be:	6162      	str	r2, [r4, #20]
 80101c0:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 80101c4:	d105      	bne.n	80101d2 <localtime_r+0x1a2>
 80101c6:	2164      	movs	r1, #100	; 0x64
 80101c8:	fb92 f3f1 	sdiv	r3, r2, r1
 80101cc:	fb01 2313 	mls	r3, r1, r3, r2
 80101d0:	b963      	cbnz	r3, 80101ec <localtime_r+0x1bc>
 80101d2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80101d6:	fb92 f3f1 	sdiv	r3, r2, r1
 80101da:	fb01 2313 	mls	r3, r1, r3, r2
 80101de:	fab3 f383 	clz	r3, r3
 80101e2:	095b      	lsrs	r3, r3, #5
 80101e4:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 80101e8:	61e3      	str	r3, [r4, #28]
 80101ea:	e7dd      	b.n	80101a8 <localtime_r+0x178>
 80101ec:	2301      	movs	r3, #1
 80101ee:	e7f9      	b.n	80101e4 <localtime_r+0x1b4>
 80101f0:	080198d0 	.word	0x080198d0
 80101f4:	20000980 	.word	0x20000980

080101f8 <malloc>:
 80101f8:	4b02      	ldr	r3, [pc, #8]	; (8010204 <malloc+0xc>)
 80101fa:	4601      	mov	r1, r0
 80101fc:	6818      	ldr	r0, [r3, #0]
 80101fe:	f000 b80b 	b.w	8010218 <_malloc_r>
 8010202:	bf00      	nop
 8010204:	20000014 	.word	0x20000014

08010208 <free>:
 8010208:	4b02      	ldr	r3, [pc, #8]	; (8010214 <free+0xc>)
 801020a:	4601      	mov	r1, r0
 801020c:	6818      	ldr	r0, [r3, #0]
 801020e:	f005 b8c1 	b.w	8015394 <_free_r>
 8010212:	bf00      	nop
 8010214:	20000014 	.word	0x20000014

08010218 <_malloc_r>:
 8010218:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801021c:	f101 040b 	add.w	r4, r1, #11
 8010220:	2c16      	cmp	r4, #22
 8010222:	4681      	mov	r9, r0
 8010224:	d907      	bls.n	8010236 <_malloc_r+0x1e>
 8010226:	f034 0407 	bics.w	r4, r4, #7
 801022a:	d505      	bpl.n	8010238 <_malloc_r+0x20>
 801022c:	230c      	movs	r3, #12
 801022e:	f8c9 3000 	str.w	r3, [r9]
 8010232:	2600      	movs	r6, #0
 8010234:	e131      	b.n	801049a <_malloc_r+0x282>
 8010236:	2410      	movs	r4, #16
 8010238:	428c      	cmp	r4, r1
 801023a:	d3f7      	bcc.n	801022c <_malloc_r+0x14>
 801023c:	4648      	mov	r0, r9
 801023e:	f000 fc69 	bl	8010b14 <__malloc_lock>
 8010242:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8010246:	4d9c      	ldr	r5, [pc, #624]	; (80104b8 <_malloc_r+0x2a0>)
 8010248:	d236      	bcs.n	80102b8 <_malloc_r+0xa0>
 801024a:	f104 0208 	add.w	r2, r4, #8
 801024e:	442a      	add	r2, r5
 8010250:	f1a2 0108 	sub.w	r1, r2, #8
 8010254:	6856      	ldr	r6, [r2, #4]
 8010256:	428e      	cmp	r6, r1
 8010258:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 801025c:	d102      	bne.n	8010264 <_malloc_r+0x4c>
 801025e:	68d6      	ldr	r6, [r2, #12]
 8010260:	42b2      	cmp	r2, r6
 8010262:	d010      	beq.n	8010286 <_malloc_r+0x6e>
 8010264:	6873      	ldr	r3, [r6, #4]
 8010266:	68f2      	ldr	r2, [r6, #12]
 8010268:	68b1      	ldr	r1, [r6, #8]
 801026a:	f023 0303 	bic.w	r3, r3, #3
 801026e:	60ca      	str	r2, [r1, #12]
 8010270:	4433      	add	r3, r6
 8010272:	6091      	str	r1, [r2, #8]
 8010274:	685a      	ldr	r2, [r3, #4]
 8010276:	f042 0201 	orr.w	r2, r2, #1
 801027a:	605a      	str	r2, [r3, #4]
 801027c:	4648      	mov	r0, r9
 801027e:	f000 fc4f 	bl	8010b20 <__malloc_unlock>
 8010282:	3608      	adds	r6, #8
 8010284:	e109      	b.n	801049a <_malloc_r+0x282>
 8010286:	3302      	adds	r3, #2
 8010288:	4a8c      	ldr	r2, [pc, #560]	; (80104bc <_malloc_r+0x2a4>)
 801028a:	692e      	ldr	r6, [r5, #16]
 801028c:	4296      	cmp	r6, r2
 801028e:	4611      	mov	r1, r2
 8010290:	d06d      	beq.n	801036e <_malloc_r+0x156>
 8010292:	6870      	ldr	r0, [r6, #4]
 8010294:	f020 0003 	bic.w	r0, r0, #3
 8010298:	1b07      	subs	r7, r0, r4
 801029a:	2f0f      	cmp	r7, #15
 801029c:	dd47      	ble.n	801032e <_malloc_r+0x116>
 801029e:	1933      	adds	r3, r6, r4
 80102a0:	f044 0401 	orr.w	r4, r4, #1
 80102a4:	6074      	str	r4, [r6, #4]
 80102a6:	616b      	str	r3, [r5, #20]
 80102a8:	612b      	str	r3, [r5, #16]
 80102aa:	60da      	str	r2, [r3, #12]
 80102ac:	609a      	str	r2, [r3, #8]
 80102ae:	f047 0201 	orr.w	r2, r7, #1
 80102b2:	605a      	str	r2, [r3, #4]
 80102b4:	5037      	str	r7, [r6, r0]
 80102b6:	e7e1      	b.n	801027c <_malloc_r+0x64>
 80102b8:	0a63      	lsrs	r3, r4, #9
 80102ba:	d02a      	beq.n	8010312 <_malloc_r+0xfa>
 80102bc:	2b04      	cmp	r3, #4
 80102be:	d812      	bhi.n	80102e6 <_malloc_r+0xce>
 80102c0:	09a3      	lsrs	r3, r4, #6
 80102c2:	3338      	adds	r3, #56	; 0x38
 80102c4:	1c5a      	adds	r2, r3, #1
 80102c6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80102ca:	f1a2 0008 	sub.w	r0, r2, #8
 80102ce:	6856      	ldr	r6, [r2, #4]
 80102d0:	4286      	cmp	r6, r0
 80102d2:	d006      	beq.n	80102e2 <_malloc_r+0xca>
 80102d4:	6872      	ldr	r2, [r6, #4]
 80102d6:	f022 0203 	bic.w	r2, r2, #3
 80102da:	1b11      	subs	r1, r2, r4
 80102dc:	290f      	cmp	r1, #15
 80102de:	dd1c      	ble.n	801031a <_malloc_r+0x102>
 80102e0:	3b01      	subs	r3, #1
 80102e2:	3301      	adds	r3, #1
 80102e4:	e7d0      	b.n	8010288 <_malloc_r+0x70>
 80102e6:	2b14      	cmp	r3, #20
 80102e8:	d801      	bhi.n	80102ee <_malloc_r+0xd6>
 80102ea:	335b      	adds	r3, #91	; 0x5b
 80102ec:	e7ea      	b.n	80102c4 <_malloc_r+0xac>
 80102ee:	2b54      	cmp	r3, #84	; 0x54
 80102f0:	d802      	bhi.n	80102f8 <_malloc_r+0xe0>
 80102f2:	0b23      	lsrs	r3, r4, #12
 80102f4:	336e      	adds	r3, #110	; 0x6e
 80102f6:	e7e5      	b.n	80102c4 <_malloc_r+0xac>
 80102f8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80102fc:	d802      	bhi.n	8010304 <_malloc_r+0xec>
 80102fe:	0be3      	lsrs	r3, r4, #15
 8010300:	3377      	adds	r3, #119	; 0x77
 8010302:	e7df      	b.n	80102c4 <_malloc_r+0xac>
 8010304:	f240 5254 	movw	r2, #1364	; 0x554
 8010308:	4293      	cmp	r3, r2
 801030a:	d804      	bhi.n	8010316 <_malloc_r+0xfe>
 801030c:	0ca3      	lsrs	r3, r4, #18
 801030e:	337c      	adds	r3, #124	; 0x7c
 8010310:	e7d8      	b.n	80102c4 <_malloc_r+0xac>
 8010312:	233f      	movs	r3, #63	; 0x3f
 8010314:	e7d6      	b.n	80102c4 <_malloc_r+0xac>
 8010316:	237e      	movs	r3, #126	; 0x7e
 8010318:	e7d4      	b.n	80102c4 <_malloc_r+0xac>
 801031a:	2900      	cmp	r1, #0
 801031c:	68f1      	ldr	r1, [r6, #12]
 801031e:	db04      	blt.n	801032a <_malloc_r+0x112>
 8010320:	68b3      	ldr	r3, [r6, #8]
 8010322:	60d9      	str	r1, [r3, #12]
 8010324:	608b      	str	r3, [r1, #8]
 8010326:	18b3      	adds	r3, r6, r2
 8010328:	e7a4      	b.n	8010274 <_malloc_r+0x5c>
 801032a:	460e      	mov	r6, r1
 801032c:	e7d0      	b.n	80102d0 <_malloc_r+0xb8>
 801032e:	2f00      	cmp	r7, #0
 8010330:	616a      	str	r2, [r5, #20]
 8010332:	612a      	str	r2, [r5, #16]
 8010334:	db05      	blt.n	8010342 <_malloc_r+0x12a>
 8010336:	4430      	add	r0, r6
 8010338:	6843      	ldr	r3, [r0, #4]
 801033a:	f043 0301 	orr.w	r3, r3, #1
 801033e:	6043      	str	r3, [r0, #4]
 8010340:	e79c      	b.n	801027c <_malloc_r+0x64>
 8010342:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8010346:	d244      	bcs.n	80103d2 <_malloc_r+0x1ba>
 8010348:	08c0      	lsrs	r0, r0, #3
 801034a:	1087      	asrs	r7, r0, #2
 801034c:	2201      	movs	r2, #1
 801034e:	fa02 f707 	lsl.w	r7, r2, r7
 8010352:	686a      	ldr	r2, [r5, #4]
 8010354:	3001      	adds	r0, #1
 8010356:	433a      	orrs	r2, r7
 8010358:	606a      	str	r2, [r5, #4]
 801035a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 801035e:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8010362:	60b7      	str	r7, [r6, #8]
 8010364:	3a08      	subs	r2, #8
 8010366:	60f2      	str	r2, [r6, #12]
 8010368:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 801036c:	60fe      	str	r6, [r7, #12]
 801036e:	2001      	movs	r0, #1
 8010370:	109a      	asrs	r2, r3, #2
 8010372:	fa00 f202 	lsl.w	r2, r0, r2
 8010376:	6868      	ldr	r0, [r5, #4]
 8010378:	4282      	cmp	r2, r0
 801037a:	f200 80a1 	bhi.w	80104c0 <_malloc_r+0x2a8>
 801037e:	4202      	tst	r2, r0
 8010380:	d106      	bne.n	8010390 <_malloc_r+0x178>
 8010382:	f023 0303 	bic.w	r3, r3, #3
 8010386:	0052      	lsls	r2, r2, #1
 8010388:	4202      	tst	r2, r0
 801038a:	f103 0304 	add.w	r3, r3, #4
 801038e:	d0fa      	beq.n	8010386 <_malloc_r+0x16e>
 8010390:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8010394:	46e0      	mov	r8, ip
 8010396:	469e      	mov	lr, r3
 8010398:	f8d8 600c 	ldr.w	r6, [r8, #12]
 801039c:	4546      	cmp	r6, r8
 801039e:	d153      	bne.n	8010448 <_malloc_r+0x230>
 80103a0:	f10e 0e01 	add.w	lr, lr, #1
 80103a4:	f01e 0f03 	tst.w	lr, #3
 80103a8:	f108 0808 	add.w	r8, r8, #8
 80103ac:	d1f4      	bne.n	8010398 <_malloc_r+0x180>
 80103ae:	0798      	lsls	r0, r3, #30
 80103b0:	d179      	bne.n	80104a6 <_malloc_r+0x28e>
 80103b2:	686b      	ldr	r3, [r5, #4]
 80103b4:	ea23 0302 	bic.w	r3, r3, r2
 80103b8:	606b      	str	r3, [r5, #4]
 80103ba:	6868      	ldr	r0, [r5, #4]
 80103bc:	0052      	lsls	r2, r2, #1
 80103be:	4282      	cmp	r2, r0
 80103c0:	d87e      	bhi.n	80104c0 <_malloc_r+0x2a8>
 80103c2:	2a00      	cmp	r2, #0
 80103c4:	d07c      	beq.n	80104c0 <_malloc_r+0x2a8>
 80103c6:	4673      	mov	r3, lr
 80103c8:	4202      	tst	r2, r0
 80103ca:	d1e1      	bne.n	8010390 <_malloc_r+0x178>
 80103cc:	3304      	adds	r3, #4
 80103ce:	0052      	lsls	r2, r2, #1
 80103d0:	e7fa      	b.n	80103c8 <_malloc_r+0x1b0>
 80103d2:	0a42      	lsrs	r2, r0, #9
 80103d4:	2a04      	cmp	r2, #4
 80103d6:	d815      	bhi.n	8010404 <_malloc_r+0x1ec>
 80103d8:	0982      	lsrs	r2, r0, #6
 80103da:	3238      	adds	r2, #56	; 0x38
 80103dc:	1c57      	adds	r7, r2, #1
 80103de:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80103e2:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80103e6:	45be      	cmp	lr, r7
 80103e8:	d126      	bne.n	8010438 <_malloc_r+0x220>
 80103ea:	2001      	movs	r0, #1
 80103ec:	1092      	asrs	r2, r2, #2
 80103ee:	fa00 f202 	lsl.w	r2, r0, r2
 80103f2:	6868      	ldr	r0, [r5, #4]
 80103f4:	4310      	orrs	r0, r2
 80103f6:	6068      	str	r0, [r5, #4]
 80103f8:	f8c6 e00c 	str.w	lr, [r6, #12]
 80103fc:	60b7      	str	r7, [r6, #8]
 80103fe:	f8ce 6008 	str.w	r6, [lr, #8]
 8010402:	e7b3      	b.n	801036c <_malloc_r+0x154>
 8010404:	2a14      	cmp	r2, #20
 8010406:	d801      	bhi.n	801040c <_malloc_r+0x1f4>
 8010408:	325b      	adds	r2, #91	; 0x5b
 801040a:	e7e7      	b.n	80103dc <_malloc_r+0x1c4>
 801040c:	2a54      	cmp	r2, #84	; 0x54
 801040e:	d802      	bhi.n	8010416 <_malloc_r+0x1fe>
 8010410:	0b02      	lsrs	r2, r0, #12
 8010412:	326e      	adds	r2, #110	; 0x6e
 8010414:	e7e2      	b.n	80103dc <_malloc_r+0x1c4>
 8010416:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 801041a:	d802      	bhi.n	8010422 <_malloc_r+0x20a>
 801041c:	0bc2      	lsrs	r2, r0, #15
 801041e:	3277      	adds	r2, #119	; 0x77
 8010420:	e7dc      	b.n	80103dc <_malloc_r+0x1c4>
 8010422:	f240 5754 	movw	r7, #1364	; 0x554
 8010426:	42ba      	cmp	r2, r7
 8010428:	bf9a      	itte	ls
 801042a:	0c82      	lsrls	r2, r0, #18
 801042c:	327c      	addls	r2, #124	; 0x7c
 801042e:	227e      	movhi	r2, #126	; 0x7e
 8010430:	e7d4      	b.n	80103dc <_malloc_r+0x1c4>
 8010432:	68bf      	ldr	r7, [r7, #8]
 8010434:	45be      	cmp	lr, r7
 8010436:	d004      	beq.n	8010442 <_malloc_r+0x22a>
 8010438:	687a      	ldr	r2, [r7, #4]
 801043a:	f022 0203 	bic.w	r2, r2, #3
 801043e:	4290      	cmp	r0, r2
 8010440:	d3f7      	bcc.n	8010432 <_malloc_r+0x21a>
 8010442:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8010446:	e7d7      	b.n	80103f8 <_malloc_r+0x1e0>
 8010448:	6870      	ldr	r0, [r6, #4]
 801044a:	68f7      	ldr	r7, [r6, #12]
 801044c:	f020 0003 	bic.w	r0, r0, #3
 8010450:	eba0 0a04 	sub.w	sl, r0, r4
 8010454:	f1ba 0f0f 	cmp.w	sl, #15
 8010458:	dd10      	ble.n	801047c <_malloc_r+0x264>
 801045a:	68b2      	ldr	r2, [r6, #8]
 801045c:	1933      	adds	r3, r6, r4
 801045e:	f044 0401 	orr.w	r4, r4, #1
 8010462:	6074      	str	r4, [r6, #4]
 8010464:	60d7      	str	r7, [r2, #12]
 8010466:	60ba      	str	r2, [r7, #8]
 8010468:	f04a 0201 	orr.w	r2, sl, #1
 801046c:	616b      	str	r3, [r5, #20]
 801046e:	612b      	str	r3, [r5, #16]
 8010470:	60d9      	str	r1, [r3, #12]
 8010472:	6099      	str	r1, [r3, #8]
 8010474:	605a      	str	r2, [r3, #4]
 8010476:	f846 a000 	str.w	sl, [r6, r0]
 801047a:	e6ff      	b.n	801027c <_malloc_r+0x64>
 801047c:	f1ba 0f00 	cmp.w	sl, #0
 8010480:	db0f      	blt.n	80104a2 <_malloc_r+0x28a>
 8010482:	4430      	add	r0, r6
 8010484:	6843      	ldr	r3, [r0, #4]
 8010486:	f043 0301 	orr.w	r3, r3, #1
 801048a:	6043      	str	r3, [r0, #4]
 801048c:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8010490:	4648      	mov	r0, r9
 8010492:	60df      	str	r7, [r3, #12]
 8010494:	60bb      	str	r3, [r7, #8]
 8010496:	f000 fb43 	bl	8010b20 <__malloc_unlock>
 801049a:	4630      	mov	r0, r6
 801049c:	b003      	add	sp, #12
 801049e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104a2:	463e      	mov	r6, r7
 80104a4:	e77a      	b.n	801039c <_malloc_r+0x184>
 80104a6:	f85c 0908 	ldr.w	r0, [ip], #-8
 80104aa:	4584      	cmp	ip, r0
 80104ac:	f103 33ff 	add.w	r3, r3, #4294967295
 80104b0:	f43f af7d 	beq.w	80103ae <_malloc_r+0x196>
 80104b4:	e781      	b.n	80103ba <_malloc_r+0x1a2>
 80104b6:	bf00      	nop
 80104b8:	20000108 	.word	0x20000108
 80104bc:	20000110 	.word	0x20000110
 80104c0:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80104c4:	f8db 6004 	ldr.w	r6, [fp, #4]
 80104c8:	f026 0603 	bic.w	r6, r6, #3
 80104cc:	42b4      	cmp	r4, r6
 80104ce:	d803      	bhi.n	80104d8 <_malloc_r+0x2c0>
 80104d0:	1b33      	subs	r3, r6, r4
 80104d2:	2b0f      	cmp	r3, #15
 80104d4:	f300 8096 	bgt.w	8010604 <_malloc_r+0x3ec>
 80104d8:	4a4f      	ldr	r2, [pc, #316]	; (8010618 <_malloc_r+0x400>)
 80104da:	6817      	ldr	r7, [r2, #0]
 80104dc:	4a4f      	ldr	r2, [pc, #316]	; (801061c <_malloc_r+0x404>)
 80104de:	6811      	ldr	r1, [r2, #0]
 80104e0:	3710      	adds	r7, #16
 80104e2:	3101      	adds	r1, #1
 80104e4:	eb0b 0306 	add.w	r3, fp, r6
 80104e8:	4427      	add	r7, r4
 80104ea:	d005      	beq.n	80104f8 <_malloc_r+0x2e0>
 80104ec:	494c      	ldr	r1, [pc, #304]	; (8010620 <_malloc_r+0x408>)
 80104ee:	3901      	subs	r1, #1
 80104f0:	440f      	add	r7, r1
 80104f2:	3101      	adds	r1, #1
 80104f4:	4249      	negs	r1, r1
 80104f6:	400f      	ands	r7, r1
 80104f8:	4639      	mov	r1, r7
 80104fa:	4648      	mov	r0, r9
 80104fc:	9201      	str	r2, [sp, #4]
 80104fe:	9300      	str	r3, [sp, #0]
 8010500:	f000 fb94 	bl	8010c2c <_sbrk_r>
 8010504:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010508:	4680      	mov	r8, r0
 801050a:	d056      	beq.n	80105ba <_malloc_r+0x3a2>
 801050c:	9b00      	ldr	r3, [sp, #0]
 801050e:	9a01      	ldr	r2, [sp, #4]
 8010510:	4283      	cmp	r3, r0
 8010512:	d901      	bls.n	8010518 <_malloc_r+0x300>
 8010514:	45ab      	cmp	fp, r5
 8010516:	d150      	bne.n	80105ba <_malloc_r+0x3a2>
 8010518:	4842      	ldr	r0, [pc, #264]	; (8010624 <_malloc_r+0x40c>)
 801051a:	6801      	ldr	r1, [r0, #0]
 801051c:	4543      	cmp	r3, r8
 801051e:	eb07 0e01 	add.w	lr, r7, r1
 8010522:	f8c0 e000 	str.w	lr, [r0]
 8010526:	4940      	ldr	r1, [pc, #256]	; (8010628 <_malloc_r+0x410>)
 8010528:	4682      	mov	sl, r0
 801052a:	d113      	bne.n	8010554 <_malloc_r+0x33c>
 801052c:	420b      	tst	r3, r1
 801052e:	d111      	bne.n	8010554 <_malloc_r+0x33c>
 8010530:	68ab      	ldr	r3, [r5, #8]
 8010532:	443e      	add	r6, r7
 8010534:	f046 0601 	orr.w	r6, r6, #1
 8010538:	605e      	str	r6, [r3, #4]
 801053a:	4a3c      	ldr	r2, [pc, #240]	; (801062c <_malloc_r+0x414>)
 801053c:	f8da 3000 	ldr.w	r3, [sl]
 8010540:	6811      	ldr	r1, [r2, #0]
 8010542:	428b      	cmp	r3, r1
 8010544:	bf88      	it	hi
 8010546:	6013      	strhi	r3, [r2, #0]
 8010548:	4a39      	ldr	r2, [pc, #228]	; (8010630 <_malloc_r+0x418>)
 801054a:	6811      	ldr	r1, [r2, #0]
 801054c:	428b      	cmp	r3, r1
 801054e:	bf88      	it	hi
 8010550:	6013      	strhi	r3, [r2, #0]
 8010552:	e032      	b.n	80105ba <_malloc_r+0x3a2>
 8010554:	6810      	ldr	r0, [r2, #0]
 8010556:	3001      	adds	r0, #1
 8010558:	bf1b      	ittet	ne
 801055a:	eba8 0303 	subne.w	r3, r8, r3
 801055e:	4473      	addne	r3, lr
 8010560:	f8c2 8000 	streq.w	r8, [r2]
 8010564:	f8ca 3000 	strne.w	r3, [sl]
 8010568:	f018 0007 	ands.w	r0, r8, #7
 801056c:	bf1c      	itt	ne
 801056e:	f1c0 0008 	rsbne	r0, r0, #8
 8010572:	4480      	addne	r8, r0
 8010574:	4b2a      	ldr	r3, [pc, #168]	; (8010620 <_malloc_r+0x408>)
 8010576:	4447      	add	r7, r8
 8010578:	4418      	add	r0, r3
 801057a:	400f      	ands	r7, r1
 801057c:	1bc7      	subs	r7, r0, r7
 801057e:	4639      	mov	r1, r7
 8010580:	4648      	mov	r0, r9
 8010582:	f000 fb53 	bl	8010c2c <_sbrk_r>
 8010586:	1c43      	adds	r3, r0, #1
 8010588:	bf08      	it	eq
 801058a:	4640      	moveq	r0, r8
 801058c:	f8da 3000 	ldr.w	r3, [sl]
 8010590:	f8c5 8008 	str.w	r8, [r5, #8]
 8010594:	bf08      	it	eq
 8010596:	2700      	moveq	r7, #0
 8010598:	eba0 0008 	sub.w	r0, r0, r8
 801059c:	443b      	add	r3, r7
 801059e:	4407      	add	r7, r0
 80105a0:	f047 0701 	orr.w	r7, r7, #1
 80105a4:	45ab      	cmp	fp, r5
 80105a6:	f8ca 3000 	str.w	r3, [sl]
 80105aa:	f8c8 7004 	str.w	r7, [r8, #4]
 80105ae:	d0c4      	beq.n	801053a <_malloc_r+0x322>
 80105b0:	2e0f      	cmp	r6, #15
 80105b2:	d810      	bhi.n	80105d6 <_malloc_r+0x3be>
 80105b4:	2301      	movs	r3, #1
 80105b6:	f8c8 3004 	str.w	r3, [r8, #4]
 80105ba:	68ab      	ldr	r3, [r5, #8]
 80105bc:	685a      	ldr	r2, [r3, #4]
 80105be:	f022 0203 	bic.w	r2, r2, #3
 80105c2:	4294      	cmp	r4, r2
 80105c4:	eba2 0304 	sub.w	r3, r2, r4
 80105c8:	d801      	bhi.n	80105ce <_malloc_r+0x3b6>
 80105ca:	2b0f      	cmp	r3, #15
 80105cc:	dc1a      	bgt.n	8010604 <_malloc_r+0x3ec>
 80105ce:	4648      	mov	r0, r9
 80105d0:	f000 faa6 	bl	8010b20 <__malloc_unlock>
 80105d4:	e62d      	b.n	8010232 <_malloc_r+0x1a>
 80105d6:	f8db 3004 	ldr.w	r3, [fp, #4]
 80105da:	3e0c      	subs	r6, #12
 80105dc:	f026 0607 	bic.w	r6, r6, #7
 80105e0:	f003 0301 	and.w	r3, r3, #1
 80105e4:	4333      	orrs	r3, r6
 80105e6:	f8cb 3004 	str.w	r3, [fp, #4]
 80105ea:	eb0b 0306 	add.w	r3, fp, r6
 80105ee:	2205      	movs	r2, #5
 80105f0:	2e0f      	cmp	r6, #15
 80105f2:	605a      	str	r2, [r3, #4]
 80105f4:	609a      	str	r2, [r3, #8]
 80105f6:	d9a0      	bls.n	801053a <_malloc_r+0x322>
 80105f8:	f10b 0108 	add.w	r1, fp, #8
 80105fc:	4648      	mov	r0, r9
 80105fe:	f004 fec9 	bl	8015394 <_free_r>
 8010602:	e79a      	b.n	801053a <_malloc_r+0x322>
 8010604:	68ae      	ldr	r6, [r5, #8]
 8010606:	f044 0201 	orr.w	r2, r4, #1
 801060a:	4434      	add	r4, r6
 801060c:	f043 0301 	orr.w	r3, r3, #1
 8010610:	6072      	str	r2, [r6, #4]
 8010612:	60ac      	str	r4, [r5, #8]
 8010614:	6063      	str	r3, [r4, #4]
 8010616:	e631      	b.n	801027c <_malloc_r+0x64>
 8010618:	20000960 	.word	0x20000960
 801061c:	20000510 	.word	0x20000510
 8010620:	00000080 	.word	0x00000080
 8010624:	20000930 	.word	0x20000930
 8010628:	0000007f 	.word	0x0000007f
 801062c:	20000958 	.word	0x20000958
 8010630:	2000095c 	.word	0x2000095c

08010634 <memcpy>:
 8010634:	b510      	push	{r4, lr}
 8010636:	1e43      	subs	r3, r0, #1
 8010638:	440a      	add	r2, r1
 801063a:	4291      	cmp	r1, r2
 801063c:	d100      	bne.n	8010640 <memcpy+0xc>
 801063e:	bd10      	pop	{r4, pc}
 8010640:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010644:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010648:	e7f7      	b.n	801063a <memcpy+0x6>

0801064a <memset>:
 801064a:	4402      	add	r2, r0
 801064c:	4603      	mov	r3, r0
 801064e:	4293      	cmp	r3, r2
 8010650:	d100      	bne.n	8010654 <memset+0xa>
 8010652:	4770      	bx	lr
 8010654:	f803 1b01 	strb.w	r1, [r3], #1
 8010658:	e7f9      	b.n	801064e <memset+0x4>
	...

0801065c <validate_structure>:
 801065c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801065e:	6801      	ldr	r1, [r0, #0]
 8010660:	293b      	cmp	r1, #59	; 0x3b
 8010662:	4604      	mov	r4, r0
 8010664:	d911      	bls.n	801068a <validate_structure+0x2e>
 8010666:	223c      	movs	r2, #60	; 0x3c
 8010668:	4668      	mov	r0, sp
 801066a:	f003 fe23 	bl	80142b4 <div>
 801066e:	9a01      	ldr	r2, [sp, #4]
 8010670:	6863      	ldr	r3, [r4, #4]
 8010672:	9900      	ldr	r1, [sp, #0]
 8010674:	2a00      	cmp	r2, #0
 8010676:	440b      	add	r3, r1
 8010678:	6063      	str	r3, [r4, #4]
 801067a:	bfbb      	ittet	lt
 801067c:	323c      	addlt	r2, #60	; 0x3c
 801067e:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8010682:	6022      	strge	r2, [r4, #0]
 8010684:	6022      	strlt	r2, [r4, #0]
 8010686:	bfb8      	it	lt
 8010688:	6063      	strlt	r3, [r4, #4]
 801068a:	6861      	ldr	r1, [r4, #4]
 801068c:	293b      	cmp	r1, #59	; 0x3b
 801068e:	d911      	bls.n	80106b4 <validate_structure+0x58>
 8010690:	223c      	movs	r2, #60	; 0x3c
 8010692:	4668      	mov	r0, sp
 8010694:	f003 fe0e 	bl	80142b4 <div>
 8010698:	9a01      	ldr	r2, [sp, #4]
 801069a:	68a3      	ldr	r3, [r4, #8]
 801069c:	9900      	ldr	r1, [sp, #0]
 801069e:	2a00      	cmp	r2, #0
 80106a0:	440b      	add	r3, r1
 80106a2:	60a3      	str	r3, [r4, #8]
 80106a4:	bfbb      	ittet	lt
 80106a6:	323c      	addlt	r2, #60	; 0x3c
 80106a8:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80106ac:	6062      	strge	r2, [r4, #4]
 80106ae:	6062      	strlt	r2, [r4, #4]
 80106b0:	bfb8      	it	lt
 80106b2:	60a3      	strlt	r3, [r4, #8]
 80106b4:	68a1      	ldr	r1, [r4, #8]
 80106b6:	2917      	cmp	r1, #23
 80106b8:	d911      	bls.n	80106de <validate_structure+0x82>
 80106ba:	2218      	movs	r2, #24
 80106bc:	4668      	mov	r0, sp
 80106be:	f003 fdf9 	bl	80142b4 <div>
 80106c2:	9a01      	ldr	r2, [sp, #4]
 80106c4:	68e3      	ldr	r3, [r4, #12]
 80106c6:	9900      	ldr	r1, [sp, #0]
 80106c8:	2a00      	cmp	r2, #0
 80106ca:	440b      	add	r3, r1
 80106cc:	60e3      	str	r3, [r4, #12]
 80106ce:	bfbb      	ittet	lt
 80106d0:	3218      	addlt	r2, #24
 80106d2:	f103 33ff 	addlt.w	r3, r3, #4294967295
 80106d6:	60a2      	strge	r2, [r4, #8]
 80106d8:	60a2      	strlt	r2, [r4, #8]
 80106da:	bfb8      	it	lt
 80106dc:	60e3      	strlt	r3, [r4, #12]
 80106de:	6921      	ldr	r1, [r4, #16]
 80106e0:	290b      	cmp	r1, #11
 80106e2:	d911      	bls.n	8010708 <validate_structure+0xac>
 80106e4:	220c      	movs	r2, #12
 80106e6:	4668      	mov	r0, sp
 80106e8:	f003 fde4 	bl	80142b4 <div>
 80106ec:	9a01      	ldr	r2, [sp, #4]
 80106ee:	6963      	ldr	r3, [r4, #20]
 80106f0:	9900      	ldr	r1, [sp, #0]
 80106f2:	2a00      	cmp	r2, #0
 80106f4:	440b      	add	r3, r1
 80106f6:	6163      	str	r3, [r4, #20]
 80106f8:	bfbb      	ittet	lt
 80106fa:	320c      	addlt	r2, #12
 80106fc:	f103 33ff 	addlt.w	r3, r3, #4294967295
 8010700:	6122      	strge	r2, [r4, #16]
 8010702:	6122      	strlt	r2, [r4, #16]
 8010704:	bfb8      	it	lt
 8010706:	6163      	strlt	r3, [r4, #20]
 8010708:	6963      	ldr	r3, [r4, #20]
 801070a:	0799      	lsls	r1, r3, #30
 801070c:	d143      	bne.n	8010796 <validate_structure+0x13a>
 801070e:	2164      	movs	r1, #100	; 0x64
 8010710:	fb93 f2f1 	sdiv	r2, r3, r1
 8010714:	fb01 3212 	mls	r2, r1, r2, r3
 8010718:	2a00      	cmp	r2, #0
 801071a:	d13e      	bne.n	801079a <validate_structure+0x13e>
 801071c:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8010720:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8010724:	fb93 f2f1 	sdiv	r2, r3, r1
 8010728:	fb01 3312 	mls	r3, r1, r2, r3
 801072c:	2b00      	cmp	r3, #0
 801072e:	bf14      	ite	ne
 8010730:	231c      	movne	r3, #28
 8010732:	231d      	moveq	r3, #29
 8010734:	68e2      	ldr	r2, [r4, #12]
 8010736:	2a00      	cmp	r2, #0
 8010738:	dd31      	ble.n	801079e <validate_structure+0x142>
 801073a:	4f37      	ldr	r7, [pc, #220]	; (8010818 <validate_structure+0x1bc>)
 801073c:	2602      	movs	r6, #2
 801073e:	f04f 0e00 	mov.w	lr, #0
 8010742:	2064      	movs	r0, #100	; 0x64
 8010744:	f44f 75c8 	mov.w	r5, #400	; 0x190
 8010748:	6921      	ldr	r1, [r4, #16]
 801074a:	68e2      	ldr	r2, [r4, #12]
 801074c:	2901      	cmp	r1, #1
 801074e:	d05d      	beq.n	801080c <validate_structure+0x1b0>
 8010750:	f857 c021 	ldr.w	ip, [r7, r1, lsl #2]
 8010754:	4562      	cmp	r2, ip
 8010756:	dd2c      	ble.n	80107b2 <validate_structure+0x156>
 8010758:	3101      	adds	r1, #1
 801075a:	eba2 020c 	sub.w	r2, r2, ip
 801075e:	290c      	cmp	r1, #12
 8010760:	60e2      	str	r2, [r4, #12]
 8010762:	6121      	str	r1, [r4, #16]
 8010764:	d1f0      	bne.n	8010748 <validate_structure+0xec>
 8010766:	6963      	ldr	r3, [r4, #20]
 8010768:	f8c4 e010 	str.w	lr, [r4, #16]
 801076c:	1c5a      	adds	r2, r3, #1
 801076e:	0791      	lsls	r1, r2, #30
 8010770:	6162      	str	r2, [r4, #20]
 8010772:	d147      	bne.n	8010804 <validate_structure+0x1a8>
 8010774:	fb92 f1f0 	sdiv	r1, r2, r0
 8010778:	fb00 2211 	mls	r2, r0, r1, r2
 801077c:	2a00      	cmp	r2, #0
 801077e:	d143      	bne.n	8010808 <validate_structure+0x1ac>
 8010780:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 8010784:	fb93 f2f5 	sdiv	r2, r3, r5
 8010788:	fb05 3312 	mls	r3, r5, r2, r3
 801078c:	2b00      	cmp	r3, #0
 801078e:	bf14      	ite	ne
 8010790:	231c      	movne	r3, #28
 8010792:	231d      	moveq	r3, #29
 8010794:	e7d8      	b.n	8010748 <validate_structure+0xec>
 8010796:	231c      	movs	r3, #28
 8010798:	e7cc      	b.n	8010734 <validate_structure+0xd8>
 801079a:	231d      	movs	r3, #29
 801079c:	e7ca      	b.n	8010734 <validate_structure+0xd8>
 801079e:	4f1e      	ldr	r7, [pc, #120]	; (8010818 <validate_structure+0x1bc>)
 80107a0:	260b      	movs	r6, #11
 80107a2:	2064      	movs	r0, #100	; 0x64
 80107a4:	f44f 75c8 	mov.w	r5, #400	; 0x190
 80107a8:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 80107ac:	f1be 0f00 	cmp.w	lr, #0
 80107b0:	dd01      	ble.n	80107b6 <validate_structure+0x15a>
 80107b2:	b003      	add	sp, #12
 80107b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80107b6:	6921      	ldr	r1, [r4, #16]
 80107b8:	3901      	subs	r1, #1
 80107ba:	6121      	str	r1, [r4, #16]
 80107bc:	3101      	adds	r1, #1
 80107be:	d114      	bne.n	80107ea <validate_structure+0x18e>
 80107c0:	6963      	ldr	r3, [r4, #20]
 80107c2:	6126      	str	r6, [r4, #16]
 80107c4:	1e59      	subs	r1, r3, #1
 80107c6:	078a      	lsls	r2, r1, #30
 80107c8:	6161      	str	r1, [r4, #20]
 80107ca:	d117      	bne.n	80107fc <validate_structure+0x1a0>
 80107cc:	fb91 f2f0 	sdiv	r2, r1, r0
 80107d0:	fb00 1112 	mls	r1, r0, r2, r1
 80107d4:	b9a1      	cbnz	r1, 8010800 <validate_structure+0x1a4>
 80107d6:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 80107da:	fb93 f2f5 	sdiv	r2, r3, r5
 80107de:	fb05 3312 	mls	r3, r5, r2, r3
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	bf14      	ite	ne
 80107e6:	231c      	movne	r3, #28
 80107e8:	231d      	moveq	r3, #29
 80107ea:	6922      	ldr	r2, [r4, #16]
 80107ec:	2a01      	cmp	r2, #1
 80107ee:	bf14      	ite	ne
 80107f0:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 80107f4:	461a      	moveq	r2, r3
 80107f6:	4472      	add	r2, lr
 80107f8:	60e2      	str	r2, [r4, #12]
 80107fa:	e7d5      	b.n	80107a8 <validate_structure+0x14c>
 80107fc:	231c      	movs	r3, #28
 80107fe:	e7f4      	b.n	80107ea <validate_structure+0x18e>
 8010800:	231d      	movs	r3, #29
 8010802:	e7f2      	b.n	80107ea <validate_structure+0x18e>
 8010804:	231c      	movs	r3, #28
 8010806:	e79f      	b.n	8010748 <validate_structure+0xec>
 8010808:	231d      	movs	r3, #29
 801080a:	e79d      	b.n	8010748 <validate_structure+0xec>
 801080c:	4293      	cmp	r3, r2
 801080e:	dad0      	bge.n	80107b2 <validate_structure+0x156>
 8010810:	1ad2      	subs	r2, r2, r3
 8010812:	60e2      	str	r2, [r4, #12]
 8010814:	6126      	str	r6, [r4, #16]
 8010816:	e797      	b.n	8010748 <validate_structure+0xec>
 8010818:	08019870 	.word	0x08019870

0801081c <mktime>:
 801081c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010820:	4681      	mov	r9, r0
 8010822:	f005 fb57 	bl	8015ed4 <__gettzinfo>
 8010826:	4680      	mov	r8, r0
 8010828:	4648      	mov	r0, r9
 801082a:	f7ff ff17 	bl	801065c <validate_structure>
 801082e:	e899 0081 	ldmia.w	r9, {r0, r7}
 8010832:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010836:	4ab4      	ldr	r2, [pc, #720]	; (8010b08 <mktime+0x2ec>)
 8010838:	f8d9 400c 	ldr.w	r4, [r9, #12]
 801083c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8010840:	253c      	movs	r5, #60	; 0x3c
 8010842:	fb05 0707 	mla	r7, r5, r7, r0
 8010846:	f8d9 0008 	ldr.w	r0, [r9, #8]
 801084a:	f44f 6561 	mov.w	r5, #3600	; 0xe10
 801084e:	3c01      	subs	r4, #1
 8010850:	2b01      	cmp	r3, #1
 8010852:	fb05 7000 	mla	r0, r5, r0, r7
 8010856:	4414      	add	r4, r2
 8010858:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801085c:	dd11      	ble.n	8010882 <mktime+0x66>
 801085e:	0799      	lsls	r1, r3, #30
 8010860:	d10f      	bne.n	8010882 <mktime+0x66>
 8010862:	2164      	movs	r1, #100	; 0x64
 8010864:	fb93 f2f1 	sdiv	r2, r3, r1
 8010868:	fb01 3212 	mls	r2, r1, r2, r3
 801086c:	b942      	cbnz	r2, 8010880 <mktime+0x64>
 801086e:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 8010872:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8010876:	fb95 f2f1 	sdiv	r2, r5, r1
 801087a:	fb01 5212 	mls	r2, r1, r2, r5
 801087e:	b902      	cbnz	r2, 8010882 <mktime+0x66>
 8010880:	3401      	adds	r4, #1
 8010882:	f503 521c 	add.w	r2, r3, #9984	; 0x2700
 8010886:	3210      	adds	r2, #16
 8010888:	f644 6120 	movw	r1, #20000	; 0x4e20
 801088c:	428a      	cmp	r2, r1
 801088e:	f8c9 401c 	str.w	r4, [r9, #28]
 8010892:	f200 812d 	bhi.w	8010af0 <mktime+0x2d4>
 8010896:	2b46      	cmp	r3, #70	; 0x46
 8010898:	dd70      	ble.n	801097c <mktime+0x160>
 801089a:	2546      	movs	r5, #70	; 0x46
 801089c:	f240 176d 	movw	r7, #365	; 0x16d
 80108a0:	2164      	movs	r1, #100	; 0x64
 80108a2:	f44f 76c8 	mov.w	r6, #400	; 0x190
 80108a6:	07aa      	lsls	r2, r5, #30
 80108a8:	d162      	bne.n	8010970 <mktime+0x154>
 80108aa:	fb95 f2f1 	sdiv	r2, r5, r1
 80108ae:	fb01 5212 	mls	r2, r1, r2, r5
 80108b2:	2a00      	cmp	r2, #0
 80108b4:	d15f      	bne.n	8010976 <mktime+0x15a>
 80108b6:	f205 7e6c 	addw	lr, r5, #1900	; 0x76c
 80108ba:	fb9e f2f6 	sdiv	r2, lr, r6
 80108be:	fb06 e212 	mls	r2, r6, r2, lr
 80108c2:	2a00      	cmp	r2, #0
 80108c4:	bf14      	ite	ne
 80108c6:	463a      	movne	r2, r7
 80108c8:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 80108cc:	3501      	adds	r5, #1
 80108ce:	42ab      	cmp	r3, r5
 80108d0:	4414      	add	r4, r2
 80108d2:	d1e8      	bne.n	80108a6 <mktime+0x8a>
 80108d4:	4f8d      	ldr	r7, [pc, #564]	; (8010b0c <mktime+0x2f0>)
 80108d6:	fb07 0704 	mla	r7, r7, r4, r0
 80108da:	f002 fa71 	bl	8012dc0 <__tz_lock>
 80108de:	f002 fa7b 	bl	8012dd8 <_tzset_unlocked>
 80108e2:	4b8b      	ldr	r3, [pc, #556]	; (8010b10 <mktime+0x2f4>)
 80108e4:	681e      	ldr	r6, [r3, #0]
 80108e6:	2e00      	cmp	r6, #0
 80108e8:	f000 810a 	beq.w	8010b00 <mktime+0x2e4>
 80108ec:	f8d9 3020 	ldr.w	r3, [r9, #32]
 80108f0:	f8d9 0014 	ldr.w	r0, [r9, #20]
 80108f4:	2b01      	cmp	r3, #1
 80108f6:	bfa8      	it	ge
 80108f8:	2301      	movge	r3, #1
 80108fa:	469a      	mov	sl, r3
 80108fc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010900:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 8010904:	4298      	cmp	r0, r3
 8010906:	d17c      	bne.n	8010a02 <mktime+0x1e6>
 8010908:	f8d8 2038 	ldr.w	r2, [r8, #56]	; 0x38
 801090c:	f8d8 3020 	ldr.w	r3, [r8, #32]
 8010910:	f8d8 003c 	ldr.w	r0, [r8, #60]	; 0x3c
 8010914:	f8d8 101c 	ldr.w	r1, [r8, #28]
 8010918:	1ad6      	subs	r6, r2, r3
 801091a:	42b7      	cmp	r7, r6
 801091c:	eba1 0100 	sub.w	r1, r1, r0
 8010920:	da76      	bge.n	8010a10 <mktime+0x1f4>
 8010922:	f8d8 2000 	ldr.w	r2, [r8]
 8010926:	2a00      	cmp	r2, #0
 8010928:	d076      	beq.n	8010a18 <mktime+0x1fc>
 801092a:	428f      	cmp	r7, r1
 801092c:	f2c0 80e3 	blt.w	8010af6 <mktime+0x2da>
 8010930:	42b7      	cmp	r7, r6
 8010932:	bfac      	ite	ge
 8010934:	2600      	movge	r6, #0
 8010936:	2601      	movlt	r6, #1
 8010938:	f1ba 0f00 	cmp.w	sl, #0
 801093c:	da72      	bge.n	8010a24 <mktime+0x208>
 801093e:	2e01      	cmp	r6, #1
 8010940:	f040 80de 	bne.w	8010b00 <mktime+0x2e4>
 8010944:	f8d8 503c 	ldr.w	r5, [r8, #60]	; 0x3c
 8010948:	2601      	movs	r6, #1
 801094a:	443d      	add	r5, r7
 801094c:	f002 fa3e 	bl	8012dcc <__tz_unlock>
 8010950:	3404      	adds	r4, #4
 8010952:	2307      	movs	r3, #7
 8010954:	fb94 f3f3 	sdiv	r3, r4, r3
 8010958:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 801095c:	1ae4      	subs	r4, r4, r3
 801095e:	bf48      	it	mi
 8010960:	3407      	addmi	r4, #7
 8010962:	f8c9 6020 	str.w	r6, [r9, #32]
 8010966:	f8c9 4018 	str.w	r4, [r9, #24]
 801096a:	4628      	mov	r0, r5
 801096c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010970:	f240 126d 	movw	r2, #365	; 0x16d
 8010974:	e7aa      	b.n	80108cc <mktime+0xb0>
 8010976:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801097a:	e7a7      	b.n	80108cc <mktime+0xb0>
 801097c:	d01e      	beq.n	80109bc <mktime+0x1a0>
 801097e:	2245      	movs	r2, #69	; 0x45
 8010980:	f240 176d 	movw	r7, #365	; 0x16d
 8010984:	2564      	movs	r5, #100	; 0x64
 8010986:	f44f 76c8 	mov.w	r6, #400	; 0x190
 801098a:	429a      	cmp	r2, r3
 801098c:	dc18      	bgt.n	80109c0 <mktime+0x1a4>
 801098e:	079d      	lsls	r5, r3, #30
 8010990:	d131      	bne.n	80109f6 <mktime+0x1da>
 8010992:	2164      	movs	r1, #100	; 0x64
 8010994:	fb93 f2f1 	sdiv	r2, r3, r1
 8010998:	fb01 3212 	mls	r2, r1, r2, r3
 801099c:	bb72      	cbnz	r2, 80109fc <mktime+0x1e0>
 801099e:	f203 756c 	addw	r5, r3, #1900	; 0x76c
 80109a2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80109a6:	fb95 f2f1 	sdiv	r2, r5, r1
 80109aa:	fb01 5212 	mls	r2, r1, r2, r5
 80109ae:	2a00      	cmp	r2, #0
 80109b0:	f240 126d 	movw	r2, #365	; 0x16d
 80109b4:	bf08      	it	eq
 80109b6:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 80109ba:	1aa4      	subs	r4, r4, r2
 80109bc:	461d      	mov	r5, r3
 80109be:	e789      	b.n	80108d4 <mktime+0xb8>
 80109c0:	0791      	lsls	r1, r2, #30
 80109c2:	d112      	bne.n	80109ea <mktime+0x1ce>
 80109c4:	fb92 f1f5 	sdiv	r1, r2, r5
 80109c8:	fb05 2111 	mls	r1, r5, r1, r2
 80109cc:	b981      	cbnz	r1, 80109f0 <mktime+0x1d4>
 80109ce:	f202 7e6c 	addw	lr, r2, #1900	; 0x76c
 80109d2:	fb9e f1f6 	sdiv	r1, lr, r6
 80109d6:	fb06 e111 	mls	r1, r6, r1, lr
 80109da:	2900      	cmp	r1, #0
 80109dc:	bf14      	ite	ne
 80109de:	4639      	movne	r1, r7
 80109e0:	f44f 71b7 	moveq.w	r1, #366	; 0x16e
 80109e4:	1a64      	subs	r4, r4, r1
 80109e6:	3a01      	subs	r2, #1
 80109e8:	e7cf      	b.n	801098a <mktime+0x16e>
 80109ea:	f240 116d 	movw	r1, #365	; 0x16d
 80109ee:	e7f9      	b.n	80109e4 <mktime+0x1c8>
 80109f0:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 80109f4:	e7f6      	b.n	80109e4 <mktime+0x1c8>
 80109f6:	f240 126d 	movw	r2, #365	; 0x16d
 80109fa:	e7de      	b.n	80109ba <mktime+0x19e>
 80109fc:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8010a00:	e7db      	b.n	80109ba <mktime+0x19e>
 8010a02:	f002 f935 	bl	8012c70 <__tzcalc_limits>
 8010a06:	2800      	cmp	r0, #0
 8010a08:	f47f af7e 	bne.w	8010908 <mktime+0xec>
 8010a0c:	4656      	mov	r6, sl
 8010a0e:	e796      	b.n	801093e <mktime+0x122>
 8010a10:	1a12      	subs	r2, r2, r0
 8010a12:	4297      	cmp	r7, r2
 8010a14:	dbfa      	blt.n	8010a0c <mktime+0x1f0>
 8010a16:	e784      	b.n	8010922 <mktime+0x106>
 8010a18:	428f      	cmp	r7, r1
 8010a1a:	db89      	blt.n	8010930 <mktime+0x114>
 8010a1c:	f1ba 0f00 	cmp.w	sl, #0
 8010a20:	db90      	blt.n	8010944 <mktime+0x128>
 8010a22:	2601      	movs	r6, #1
 8010a24:	ea8a 0a06 	eor.w	sl, sl, r6
 8010a28:	f1ba 0f01 	cmp.w	sl, #1
 8010a2c:	d187      	bne.n	801093e <mktime+0x122>
 8010a2e:	1a1b      	subs	r3, r3, r0
 8010a30:	b906      	cbnz	r6, 8010a34 <mktime+0x218>
 8010a32:	425b      	negs	r3, r3
 8010a34:	f8d9 2000 	ldr.w	r2, [r9]
 8010a38:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 8010a3c:	441a      	add	r2, r3
 8010a3e:	f8c9 2000 	str.w	r2, [r9]
 8010a42:	4648      	mov	r0, r9
 8010a44:	441f      	add	r7, r3
 8010a46:	f7ff fe09 	bl	801065c <validate_structure>
 8010a4a:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8010a4e:	ebb3 030a 	subs.w	r3, r3, sl
 8010a52:	f43f af74 	beq.w	801093e <mktime+0x122>
 8010a56:	2b01      	cmp	r3, #1
 8010a58:	dc21      	bgt.n	8010a9e <mktime+0x282>
 8010a5a:	1c98      	adds	r0, r3, #2
 8010a5c:	bfd8      	it	le
 8010a5e:	2301      	movle	r3, #1
 8010a60:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8010a64:	441c      	add	r4, r3
 8010a66:	189b      	adds	r3, r3, r2
 8010a68:	d522      	bpl.n	8010ab0 <mktime+0x294>
 8010a6a:	1e6a      	subs	r2, r5, #1
 8010a6c:	0791      	lsls	r1, r2, #30
 8010a6e:	d119      	bne.n	8010aa4 <mktime+0x288>
 8010a70:	2164      	movs	r1, #100	; 0x64
 8010a72:	fb92 f3f1 	sdiv	r3, r2, r1
 8010a76:	fb01 2313 	mls	r3, r1, r3, r2
 8010a7a:	b9b3      	cbnz	r3, 8010aaa <mktime+0x28e>
 8010a7c:	f205 756b 	addw	r5, r5, #1899	; 0x76b
 8010a80:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8010a84:	fb95 f3f2 	sdiv	r3, r5, r2
 8010a88:	fb02 5513 	mls	r5, r2, r3, r5
 8010a8c:	2d00      	cmp	r5, #0
 8010a8e:	f240 136d 	movw	r3, #365	; 0x16d
 8010a92:	bf18      	it	ne
 8010a94:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 8010a98:	f8c9 301c 	str.w	r3, [r9, #28]
 8010a9c:	e74f      	b.n	801093e <mktime+0x122>
 8010a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8010aa2:	e7dd      	b.n	8010a60 <mktime+0x244>
 8010aa4:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 8010aa8:	e7f6      	b.n	8010a98 <mktime+0x27c>
 8010aaa:	f240 136d 	movw	r3, #365	; 0x16d
 8010aae:	e7f3      	b.n	8010a98 <mktime+0x27c>
 8010ab0:	07aa      	lsls	r2, r5, #30
 8010ab2:	d117      	bne.n	8010ae4 <mktime+0x2c8>
 8010ab4:	2164      	movs	r1, #100	; 0x64
 8010ab6:	fb95 f2f1 	sdiv	r2, r5, r1
 8010aba:	fb01 5212 	mls	r2, r1, r2, r5
 8010abe:	b9a2      	cbnz	r2, 8010aea <mktime+0x2ce>
 8010ac0:	f205 756c 	addw	r5, r5, #1900	; 0x76c
 8010ac4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8010ac8:	fb95 f2f1 	sdiv	r2, r5, r1
 8010acc:	fb01 5512 	mls	r5, r1, r2, r5
 8010ad0:	2d00      	cmp	r5, #0
 8010ad2:	f240 126d 	movw	r2, #365	; 0x16d
 8010ad6:	bf08      	it	eq
 8010ad8:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 8010adc:	429a      	cmp	r2, r3
 8010ade:	bfd8      	it	le
 8010ae0:	1a9b      	suble	r3, r3, r2
 8010ae2:	e7d9      	b.n	8010a98 <mktime+0x27c>
 8010ae4:	f240 126d 	movw	r2, #365	; 0x16d
 8010ae8:	e7f8      	b.n	8010adc <mktime+0x2c0>
 8010aea:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8010aee:	e7f5      	b.n	8010adc <mktime+0x2c0>
 8010af0:	f04f 35ff 	mov.w	r5, #4294967295
 8010af4:	e739      	b.n	801096a <mktime+0x14e>
 8010af6:	f1ba 0f00 	cmp.w	sl, #0
 8010afa:	f04f 0600 	mov.w	r6, #0
 8010afe:	da91      	bge.n	8010a24 <mktime+0x208>
 8010b00:	f8d8 5020 	ldr.w	r5, [r8, #32]
 8010b04:	443d      	add	r5, r7
 8010b06:	e721      	b.n	801094c <mktime+0x130>
 8010b08:	080198a0 	.word	0x080198a0
 8010b0c:	00015180 	.word	0x00015180
 8010b10:	20000980 	.word	0x20000980

08010b14 <__malloc_lock>:
 8010b14:	4801      	ldr	r0, [pc, #4]	; (8010b1c <__malloc_lock+0x8>)
 8010b16:	f005 baae 	b.w	8016076 <__retarget_lock_acquire_recursive>
 8010b1a:	bf00      	nop
 8010b1c:	20003b14 	.word	0x20003b14

08010b20 <__malloc_unlock>:
 8010b20:	4801      	ldr	r0, [pc, #4]	; (8010b28 <__malloc_unlock+0x8>)
 8010b22:	f005 baaa 	b.w	801607a <__retarget_lock_release_recursive>
 8010b26:	bf00      	nop
 8010b28:	20003b14 	.word	0x20003b14

08010b2c <printf>:
 8010b2c:	b40f      	push	{r0, r1, r2, r3}
 8010b2e:	4b0a      	ldr	r3, [pc, #40]	; (8010b58 <printf+0x2c>)
 8010b30:	b513      	push	{r0, r1, r4, lr}
 8010b32:	681c      	ldr	r4, [r3, #0]
 8010b34:	b124      	cbz	r4, 8010b40 <printf+0x14>
 8010b36:	69a3      	ldr	r3, [r4, #24]
 8010b38:	b913      	cbnz	r3, 8010b40 <printf+0x14>
 8010b3a:	4620      	mov	r0, r4
 8010b3c:	f004 fb54 	bl	80151e8 <__sinit>
 8010b40:	ab05      	add	r3, sp, #20
 8010b42:	9a04      	ldr	r2, [sp, #16]
 8010b44:	68a1      	ldr	r1, [r4, #8]
 8010b46:	9301      	str	r3, [sp, #4]
 8010b48:	4620      	mov	r0, r4
 8010b4a:	f002 facd 	bl	80130e8 <_vfprintf_r>
 8010b4e:	b002      	add	sp, #8
 8010b50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010b54:	b004      	add	sp, #16
 8010b56:	4770      	bx	lr
 8010b58:	20000014 	.word	0x20000014

08010b5c <_puts_r>:
 8010b5c:	b530      	push	{r4, r5, lr}
 8010b5e:	4605      	mov	r5, r0
 8010b60:	b089      	sub	sp, #36	; 0x24
 8010b62:	4608      	mov	r0, r1
 8010b64:	460c      	mov	r4, r1
 8010b66:	f7ef fb3d 	bl	80001e4 <strlen>
 8010b6a:	4b28      	ldr	r3, [pc, #160]	; (8010c0c <_puts_r+0xb0>)
 8010b6c:	9306      	str	r3, [sp, #24]
 8010b6e:	2301      	movs	r3, #1
 8010b70:	9005      	str	r0, [sp, #20]
 8010b72:	9307      	str	r3, [sp, #28]
 8010b74:	4418      	add	r0, r3
 8010b76:	ab04      	add	r3, sp, #16
 8010b78:	9301      	str	r3, [sp, #4]
 8010b7a:	2302      	movs	r3, #2
 8010b7c:	9404      	str	r4, [sp, #16]
 8010b7e:	9003      	str	r0, [sp, #12]
 8010b80:	9302      	str	r3, [sp, #8]
 8010b82:	b125      	cbz	r5, 8010b8e <_puts_r+0x32>
 8010b84:	69ab      	ldr	r3, [r5, #24]
 8010b86:	b913      	cbnz	r3, 8010b8e <_puts_r+0x32>
 8010b88:	4628      	mov	r0, r5
 8010b8a:	f004 fb2d 	bl	80151e8 <__sinit>
 8010b8e:	69ab      	ldr	r3, [r5, #24]
 8010b90:	68ac      	ldr	r4, [r5, #8]
 8010b92:	b913      	cbnz	r3, 8010b9a <_puts_r+0x3e>
 8010b94:	4628      	mov	r0, r5
 8010b96:	f004 fb27 	bl	80151e8 <__sinit>
 8010b9a:	4b1d      	ldr	r3, [pc, #116]	; (8010c10 <_puts_r+0xb4>)
 8010b9c:	429c      	cmp	r4, r3
 8010b9e:	d12a      	bne.n	8010bf6 <_puts_r+0x9a>
 8010ba0:	686c      	ldr	r4, [r5, #4]
 8010ba2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010ba4:	07db      	lsls	r3, r3, #31
 8010ba6:	d405      	bmi.n	8010bb4 <_puts_r+0x58>
 8010ba8:	89a3      	ldrh	r3, [r4, #12]
 8010baa:	0598      	lsls	r0, r3, #22
 8010bac:	d402      	bmi.n	8010bb4 <_puts_r+0x58>
 8010bae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010bb0:	f005 fa61 	bl	8016076 <__retarget_lock_acquire_recursive>
 8010bb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010bb8:	0499      	lsls	r1, r3, #18
 8010bba:	d406      	bmi.n	8010bca <_puts_r+0x6e>
 8010bbc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8010bc0:	81a3      	strh	r3, [r4, #12]
 8010bc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010bc4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010bc8:	6663      	str	r3, [r4, #100]	; 0x64
 8010bca:	4628      	mov	r0, r5
 8010bcc:	aa01      	add	r2, sp, #4
 8010bce:	4621      	mov	r1, r4
 8010bd0:	f004 fc9c 	bl	801550c <__sfvwrite_r>
 8010bd4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010bd6:	2800      	cmp	r0, #0
 8010bd8:	bf14      	ite	ne
 8010bda:	f04f 35ff 	movne.w	r5, #4294967295
 8010bde:	250a      	moveq	r5, #10
 8010be0:	07da      	lsls	r2, r3, #31
 8010be2:	d405      	bmi.n	8010bf0 <_puts_r+0x94>
 8010be4:	89a3      	ldrh	r3, [r4, #12]
 8010be6:	059b      	lsls	r3, r3, #22
 8010be8:	d402      	bmi.n	8010bf0 <_puts_r+0x94>
 8010bea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010bec:	f005 fa45 	bl	801607a <__retarget_lock_release_recursive>
 8010bf0:	4628      	mov	r0, r5
 8010bf2:	b009      	add	sp, #36	; 0x24
 8010bf4:	bd30      	pop	{r4, r5, pc}
 8010bf6:	4b07      	ldr	r3, [pc, #28]	; (8010c14 <_puts_r+0xb8>)
 8010bf8:	429c      	cmp	r4, r3
 8010bfa:	d101      	bne.n	8010c00 <_puts_r+0xa4>
 8010bfc:	68ac      	ldr	r4, [r5, #8]
 8010bfe:	e7d0      	b.n	8010ba2 <_puts_r+0x46>
 8010c00:	4b05      	ldr	r3, [pc, #20]	; (8010c18 <_puts_r+0xbc>)
 8010c02:	429c      	cmp	r4, r3
 8010c04:	bf08      	it	eq
 8010c06:	68ec      	ldreq	r4, [r5, #12]
 8010c08:	e7cb      	b.n	8010ba2 <_puts_r+0x46>
 8010c0a:	bf00      	nop
 8010c0c:	08019930 	.word	0x08019930
 8010c10:	08019a68 	.word	0x08019a68
 8010c14:	08019a88 	.word	0x08019a88
 8010c18:	08019a48 	.word	0x08019a48

08010c1c <puts>:
 8010c1c:	4b02      	ldr	r3, [pc, #8]	; (8010c28 <puts+0xc>)
 8010c1e:	4601      	mov	r1, r0
 8010c20:	6818      	ldr	r0, [r3, #0]
 8010c22:	f7ff bf9b 	b.w	8010b5c <_puts_r>
 8010c26:	bf00      	nop
 8010c28:	20000014 	.word	0x20000014

08010c2c <_sbrk_r>:
 8010c2c:	b538      	push	{r3, r4, r5, lr}
 8010c2e:	4c06      	ldr	r4, [pc, #24]	; (8010c48 <_sbrk_r+0x1c>)
 8010c30:	2300      	movs	r3, #0
 8010c32:	4605      	mov	r5, r0
 8010c34:	4608      	mov	r0, r1
 8010c36:	6023      	str	r3, [r4, #0]
 8010c38:	f7ff f92e 	bl	800fe98 <_sbrk>
 8010c3c:	1c43      	adds	r3, r0, #1
 8010c3e:	d102      	bne.n	8010c46 <_sbrk_r+0x1a>
 8010c40:	6823      	ldr	r3, [r4, #0]
 8010c42:	b103      	cbz	r3, 8010c46 <_sbrk_r+0x1a>
 8010c44:	602b      	str	r3, [r5, #0]
 8010c46:	bd38      	pop	{r3, r4, r5, pc}
 8010c48:	20003b1c 	.word	0x20003b1c

08010c4c <setbuf>:
 8010c4c:	2900      	cmp	r1, #0
 8010c4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010c52:	bf0c      	ite	eq
 8010c54:	2202      	moveq	r2, #2
 8010c56:	2200      	movne	r2, #0
 8010c58:	f000 b800 	b.w	8010c5c <setvbuf>

08010c5c <setvbuf>:
 8010c5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010c60:	461d      	mov	r5, r3
 8010c62:	4b60      	ldr	r3, [pc, #384]	; (8010de4 <setvbuf+0x188>)
 8010c64:	681e      	ldr	r6, [r3, #0]
 8010c66:	4604      	mov	r4, r0
 8010c68:	460f      	mov	r7, r1
 8010c6a:	4690      	mov	r8, r2
 8010c6c:	b126      	cbz	r6, 8010c78 <setvbuf+0x1c>
 8010c6e:	69b3      	ldr	r3, [r6, #24]
 8010c70:	b913      	cbnz	r3, 8010c78 <setvbuf+0x1c>
 8010c72:	4630      	mov	r0, r6
 8010c74:	f004 fab8 	bl	80151e8 <__sinit>
 8010c78:	4b5b      	ldr	r3, [pc, #364]	; (8010de8 <setvbuf+0x18c>)
 8010c7a:	429c      	cmp	r4, r3
 8010c7c:	d166      	bne.n	8010d4c <setvbuf+0xf0>
 8010c7e:	6874      	ldr	r4, [r6, #4]
 8010c80:	f1b8 0f02 	cmp.w	r8, #2
 8010c84:	d006      	beq.n	8010c94 <setvbuf+0x38>
 8010c86:	f1b8 0f01 	cmp.w	r8, #1
 8010c8a:	f200 80a7 	bhi.w	8010ddc <setvbuf+0x180>
 8010c8e:	2d00      	cmp	r5, #0
 8010c90:	f2c0 80a4 	blt.w	8010ddc <setvbuf+0x180>
 8010c94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010c96:	07da      	lsls	r2, r3, #31
 8010c98:	d405      	bmi.n	8010ca6 <setvbuf+0x4a>
 8010c9a:	89a3      	ldrh	r3, [r4, #12]
 8010c9c:	059b      	lsls	r3, r3, #22
 8010c9e:	d402      	bmi.n	8010ca6 <setvbuf+0x4a>
 8010ca0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010ca2:	f005 f9e8 	bl	8016076 <__retarget_lock_acquire_recursive>
 8010ca6:	4621      	mov	r1, r4
 8010ca8:	4630      	mov	r0, r6
 8010caa:	f004 fa09 	bl	80150c0 <_fflush_r>
 8010cae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010cb0:	b141      	cbz	r1, 8010cc4 <setvbuf+0x68>
 8010cb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010cb6:	4299      	cmp	r1, r3
 8010cb8:	d002      	beq.n	8010cc0 <setvbuf+0x64>
 8010cba:	4630      	mov	r0, r6
 8010cbc:	f004 fb6a 	bl	8015394 <_free_r>
 8010cc0:	2300      	movs	r3, #0
 8010cc2:	6363      	str	r3, [r4, #52]	; 0x34
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	61a3      	str	r3, [r4, #24]
 8010cc8:	6063      	str	r3, [r4, #4]
 8010cca:	89a3      	ldrh	r3, [r4, #12]
 8010ccc:	0618      	lsls	r0, r3, #24
 8010cce:	d503      	bpl.n	8010cd8 <setvbuf+0x7c>
 8010cd0:	6921      	ldr	r1, [r4, #16]
 8010cd2:	4630      	mov	r0, r6
 8010cd4:	f004 fb5e 	bl	8015394 <_free_r>
 8010cd8:	89a3      	ldrh	r3, [r4, #12]
 8010cda:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8010cde:	f023 0303 	bic.w	r3, r3, #3
 8010ce2:	f1b8 0f02 	cmp.w	r8, #2
 8010ce6:	81a3      	strh	r3, [r4, #12]
 8010ce8:	d072      	beq.n	8010dd0 <setvbuf+0x174>
 8010cea:	ab01      	add	r3, sp, #4
 8010cec:	466a      	mov	r2, sp
 8010cee:	4621      	mov	r1, r4
 8010cf0:	4630      	mov	r0, r6
 8010cf2:	f005 f9c3 	bl	801607c <__swhatbuf_r>
 8010cf6:	89a3      	ldrh	r3, [r4, #12]
 8010cf8:	4318      	orrs	r0, r3
 8010cfa:	81a0      	strh	r0, [r4, #12]
 8010cfc:	2d00      	cmp	r5, #0
 8010cfe:	d12f      	bne.n	8010d60 <setvbuf+0x104>
 8010d00:	9d00      	ldr	r5, [sp, #0]
 8010d02:	4628      	mov	r0, r5
 8010d04:	f7ff fa78 	bl	80101f8 <malloc>
 8010d08:	4607      	mov	r7, r0
 8010d0a:	2800      	cmp	r0, #0
 8010d0c:	d162      	bne.n	8010dd4 <setvbuf+0x178>
 8010d0e:	f8dd 9000 	ldr.w	r9, [sp]
 8010d12:	45a9      	cmp	r9, r5
 8010d14:	d150      	bne.n	8010db8 <setvbuf+0x15c>
 8010d16:	f04f 35ff 	mov.w	r5, #4294967295
 8010d1a:	2200      	movs	r2, #0
 8010d1c:	60a2      	str	r2, [r4, #8]
 8010d1e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8010d22:	6022      	str	r2, [r4, #0]
 8010d24:	6122      	str	r2, [r4, #16]
 8010d26:	2201      	movs	r2, #1
 8010d28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d2c:	6162      	str	r2, [r4, #20]
 8010d2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010d30:	f043 0302 	orr.w	r3, r3, #2
 8010d34:	07d1      	lsls	r1, r2, #31
 8010d36:	81a3      	strh	r3, [r4, #12]
 8010d38:	d404      	bmi.n	8010d44 <setvbuf+0xe8>
 8010d3a:	059b      	lsls	r3, r3, #22
 8010d3c:	d402      	bmi.n	8010d44 <setvbuf+0xe8>
 8010d3e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010d40:	f005 f99b 	bl	801607a <__retarget_lock_release_recursive>
 8010d44:	4628      	mov	r0, r5
 8010d46:	b003      	add	sp, #12
 8010d48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010d4c:	4b27      	ldr	r3, [pc, #156]	; (8010dec <setvbuf+0x190>)
 8010d4e:	429c      	cmp	r4, r3
 8010d50:	d101      	bne.n	8010d56 <setvbuf+0xfa>
 8010d52:	68b4      	ldr	r4, [r6, #8]
 8010d54:	e794      	b.n	8010c80 <setvbuf+0x24>
 8010d56:	4b26      	ldr	r3, [pc, #152]	; (8010df0 <setvbuf+0x194>)
 8010d58:	429c      	cmp	r4, r3
 8010d5a:	bf08      	it	eq
 8010d5c:	68f4      	ldreq	r4, [r6, #12]
 8010d5e:	e78f      	b.n	8010c80 <setvbuf+0x24>
 8010d60:	2f00      	cmp	r7, #0
 8010d62:	d0ce      	beq.n	8010d02 <setvbuf+0xa6>
 8010d64:	69b3      	ldr	r3, [r6, #24]
 8010d66:	b913      	cbnz	r3, 8010d6e <setvbuf+0x112>
 8010d68:	4630      	mov	r0, r6
 8010d6a:	f004 fa3d 	bl	80151e8 <__sinit>
 8010d6e:	9b00      	ldr	r3, [sp, #0]
 8010d70:	6127      	str	r7, [r4, #16]
 8010d72:	429d      	cmp	r5, r3
 8010d74:	bf18      	it	ne
 8010d76:	89a3      	ldrhne	r3, [r4, #12]
 8010d78:	6027      	str	r7, [r4, #0]
 8010d7a:	bf1c      	itt	ne
 8010d7c:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8010d80:	81a3      	strhne	r3, [r4, #12]
 8010d82:	f1b8 0f01 	cmp.w	r8, #1
 8010d86:	bf08      	it	eq
 8010d88:	89a3      	ldrheq	r3, [r4, #12]
 8010d8a:	6165      	str	r5, [r4, #20]
 8010d8c:	bf04      	itt	eq
 8010d8e:	f043 0301 	orreq.w	r3, r3, #1
 8010d92:	81a3      	strheq	r3, [r4, #12]
 8010d94:	89a3      	ldrh	r3, [r4, #12]
 8010d96:	f013 0208 	ands.w	r2, r3, #8
 8010d9a:	d01d      	beq.n	8010dd8 <setvbuf+0x17c>
 8010d9c:	07da      	lsls	r2, r3, #31
 8010d9e:	bf41      	itttt	mi
 8010da0:	2200      	movmi	r2, #0
 8010da2:	426d      	negmi	r5, r5
 8010da4:	60a2      	strmi	r2, [r4, #8]
 8010da6:	61a5      	strmi	r5, [r4, #24]
 8010da8:	bf58      	it	pl
 8010daa:	60a5      	strpl	r5, [r4, #8]
 8010dac:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8010dae:	f015 0501 	ands.w	r5, r5, #1
 8010db2:	d0c2      	beq.n	8010d3a <setvbuf+0xde>
 8010db4:	2500      	movs	r5, #0
 8010db6:	e7c5      	b.n	8010d44 <setvbuf+0xe8>
 8010db8:	4648      	mov	r0, r9
 8010dba:	f7ff fa1d 	bl	80101f8 <malloc>
 8010dbe:	4607      	mov	r7, r0
 8010dc0:	2800      	cmp	r0, #0
 8010dc2:	d0a8      	beq.n	8010d16 <setvbuf+0xba>
 8010dc4:	89a3      	ldrh	r3, [r4, #12]
 8010dc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010dca:	81a3      	strh	r3, [r4, #12]
 8010dcc:	464d      	mov	r5, r9
 8010dce:	e7c9      	b.n	8010d64 <setvbuf+0x108>
 8010dd0:	2500      	movs	r5, #0
 8010dd2:	e7a2      	b.n	8010d1a <setvbuf+0xbe>
 8010dd4:	46a9      	mov	r9, r5
 8010dd6:	e7f5      	b.n	8010dc4 <setvbuf+0x168>
 8010dd8:	60a2      	str	r2, [r4, #8]
 8010dda:	e7e7      	b.n	8010dac <setvbuf+0x150>
 8010ddc:	f04f 35ff 	mov.w	r5, #4294967295
 8010de0:	e7b0      	b.n	8010d44 <setvbuf+0xe8>
 8010de2:	bf00      	nop
 8010de4:	20000014 	.word	0x20000014
 8010de8:	08019a68 	.word	0x08019a68
 8010dec:	08019a88 	.word	0x08019a88
 8010df0:	08019a48 	.word	0x08019a48

08010df4 <sprintf>:
 8010df4:	b40e      	push	{r1, r2, r3}
 8010df6:	b500      	push	{lr}
 8010df8:	b09c      	sub	sp, #112	; 0x70
 8010dfa:	f44f 7102 	mov.w	r1, #520	; 0x208
 8010dfe:	ab1d      	add	r3, sp, #116	; 0x74
 8010e00:	f8ad 1014 	strh.w	r1, [sp, #20]
 8010e04:	9002      	str	r0, [sp, #8]
 8010e06:	9006      	str	r0, [sp, #24]
 8010e08:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010e0c:	480a      	ldr	r0, [pc, #40]	; (8010e38 <sprintf+0x44>)
 8010e0e:	9104      	str	r1, [sp, #16]
 8010e10:	9107      	str	r1, [sp, #28]
 8010e12:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8010e16:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e1a:	f8ad 1016 	strh.w	r1, [sp, #22]
 8010e1e:	6800      	ldr	r0, [r0, #0]
 8010e20:	9301      	str	r3, [sp, #4]
 8010e22:	a902      	add	r1, sp, #8
 8010e24:	f000 ff40 	bl	8011ca8 <_svfprintf_r>
 8010e28:	9b02      	ldr	r3, [sp, #8]
 8010e2a:	2200      	movs	r2, #0
 8010e2c:	701a      	strb	r2, [r3, #0]
 8010e2e:	b01c      	add	sp, #112	; 0x70
 8010e30:	f85d eb04 	ldr.w	lr, [sp], #4
 8010e34:	b003      	add	sp, #12
 8010e36:	4770      	bx	lr
 8010e38:	20000014 	.word	0x20000014

08010e3c <strchr>:
 8010e3c:	b2c9      	uxtb	r1, r1
 8010e3e:	4603      	mov	r3, r0
 8010e40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010e44:	b11a      	cbz	r2, 8010e4e <strchr+0x12>
 8010e46:	4291      	cmp	r1, r2
 8010e48:	d1f9      	bne.n	8010e3e <strchr+0x2>
 8010e4a:	4618      	mov	r0, r3
 8010e4c:	4770      	bx	lr
 8010e4e:	2900      	cmp	r1, #0
 8010e50:	bf0c      	ite	eq
 8010e52:	4618      	moveq	r0, r3
 8010e54:	2000      	movne	r0, #0
 8010e56:	4770      	bx	lr

08010e58 <sulp>:
 8010e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e5c:	460f      	mov	r7, r1
 8010e5e:	4690      	mov	r8, r2
 8010e60:	f005 fc64 	bl	801672c <__ulp>
 8010e64:	4604      	mov	r4, r0
 8010e66:	460d      	mov	r5, r1
 8010e68:	f1b8 0f00 	cmp.w	r8, #0
 8010e6c:	d011      	beq.n	8010e92 <sulp+0x3a>
 8010e6e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8010e72:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	dd0b      	ble.n	8010e92 <sulp+0x3a>
 8010e7a:	051b      	lsls	r3, r3, #20
 8010e7c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8010e80:	2400      	movs	r4, #0
 8010e82:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8010e86:	4622      	mov	r2, r4
 8010e88:	462b      	mov	r3, r5
 8010e8a:	f7ef fbc1 	bl	8000610 <__aeabi_dmul>
 8010e8e:	4604      	mov	r4, r0
 8010e90:	460d      	mov	r5, r1
 8010e92:	4620      	mov	r0, r4
 8010e94:	4629      	mov	r1, r5
 8010e96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e9a:	0000      	movs	r0, r0
 8010e9c:	0000      	movs	r0, r0
	...

08010ea0 <_strtod_l>:
 8010ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ea4:	4699      	mov	r9, r3
 8010ea6:	b09f      	sub	sp, #124	; 0x7c
 8010ea8:	2300      	movs	r3, #0
 8010eaa:	4680      	mov	r8, r0
 8010eac:	4648      	mov	r0, r9
 8010eae:	460c      	mov	r4, r1
 8010eb0:	9215      	str	r2, [sp, #84]	; 0x54
 8010eb2:	931a      	str	r3, [sp, #104]	; 0x68
 8010eb4:	f005 f8cc 	bl	8016050 <__localeconv_l>
 8010eb8:	4607      	mov	r7, r0
 8010eba:	6800      	ldr	r0, [r0, #0]
 8010ebc:	f7ef f992 	bl	80001e4 <strlen>
 8010ec0:	f04f 0a00 	mov.w	sl, #0
 8010ec4:	4605      	mov	r5, r0
 8010ec6:	f04f 0b00 	mov.w	fp, #0
 8010eca:	9419      	str	r4, [sp, #100]	; 0x64
 8010ecc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010ece:	781a      	ldrb	r2, [r3, #0]
 8010ed0:	2a0d      	cmp	r2, #13
 8010ed2:	d833      	bhi.n	8010f3c <_strtod_l+0x9c>
 8010ed4:	2a09      	cmp	r2, #9
 8010ed6:	d237      	bcs.n	8010f48 <_strtod_l+0xa8>
 8010ed8:	2a00      	cmp	r2, #0
 8010eda:	d03f      	beq.n	8010f5c <_strtod_l+0xbc>
 8010edc:	2300      	movs	r3, #0
 8010ede:	9309      	str	r3, [sp, #36]	; 0x24
 8010ee0:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8010ee2:	7833      	ldrb	r3, [r6, #0]
 8010ee4:	2b30      	cmp	r3, #48	; 0x30
 8010ee6:	f040 8101 	bne.w	80110ec <_strtod_l+0x24c>
 8010eea:	7873      	ldrb	r3, [r6, #1]
 8010eec:	2b58      	cmp	r3, #88	; 0x58
 8010eee:	d001      	beq.n	8010ef4 <_strtod_l+0x54>
 8010ef0:	2b78      	cmp	r3, #120	; 0x78
 8010ef2:	d16b      	bne.n	8010fcc <_strtod_l+0x12c>
 8010ef4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010ef6:	9301      	str	r3, [sp, #4]
 8010ef8:	ab1a      	add	r3, sp, #104	; 0x68
 8010efa:	9300      	str	r3, [sp, #0]
 8010efc:	f8cd 9008 	str.w	r9, [sp, #8]
 8010f00:	ab1b      	add	r3, sp, #108	; 0x6c
 8010f02:	4aaa      	ldr	r2, [pc, #680]	; (80111ac <_strtod_l+0x30c>)
 8010f04:	a919      	add	r1, sp, #100	; 0x64
 8010f06:	4640      	mov	r0, r8
 8010f08:	f004 fcb6 	bl	8015878 <__gethex>
 8010f0c:	f010 0407 	ands.w	r4, r0, #7
 8010f10:	4605      	mov	r5, r0
 8010f12:	d005      	beq.n	8010f20 <_strtod_l+0x80>
 8010f14:	2c06      	cmp	r4, #6
 8010f16:	d12b      	bne.n	8010f70 <_strtod_l+0xd0>
 8010f18:	3601      	adds	r6, #1
 8010f1a:	2300      	movs	r3, #0
 8010f1c:	9619      	str	r6, [sp, #100]	; 0x64
 8010f1e:	9309      	str	r3, [sp, #36]	; 0x24
 8010f20:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	f040 8599 	bne.w	8011a5a <_strtod_l+0xbba>
 8010f28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f2a:	b1e3      	cbz	r3, 8010f66 <_strtod_l+0xc6>
 8010f2c:	4652      	mov	r2, sl
 8010f2e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010f32:	4610      	mov	r0, r2
 8010f34:	4619      	mov	r1, r3
 8010f36:	b01f      	add	sp, #124	; 0x7c
 8010f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f3c:	2a2b      	cmp	r2, #43	; 0x2b
 8010f3e:	d006      	beq.n	8010f4e <_strtod_l+0xae>
 8010f40:	2a2d      	cmp	r2, #45	; 0x2d
 8010f42:	d013      	beq.n	8010f6c <_strtod_l+0xcc>
 8010f44:	2a20      	cmp	r2, #32
 8010f46:	d1c9      	bne.n	8010edc <_strtod_l+0x3c>
 8010f48:	3301      	adds	r3, #1
 8010f4a:	9319      	str	r3, [sp, #100]	; 0x64
 8010f4c:	e7be      	b.n	8010ecc <_strtod_l+0x2c>
 8010f4e:	2200      	movs	r2, #0
 8010f50:	9209      	str	r2, [sp, #36]	; 0x24
 8010f52:	1c5a      	adds	r2, r3, #1
 8010f54:	9219      	str	r2, [sp, #100]	; 0x64
 8010f56:	785b      	ldrb	r3, [r3, #1]
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d1c1      	bne.n	8010ee0 <_strtod_l+0x40>
 8010f5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010f5e:	9419      	str	r4, [sp, #100]	; 0x64
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	f040 8578 	bne.w	8011a56 <_strtod_l+0xbb6>
 8010f66:	4652      	mov	r2, sl
 8010f68:	465b      	mov	r3, fp
 8010f6a:	e7e2      	b.n	8010f32 <_strtod_l+0x92>
 8010f6c:	2201      	movs	r2, #1
 8010f6e:	e7ef      	b.n	8010f50 <_strtod_l+0xb0>
 8010f70:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010f72:	b13a      	cbz	r2, 8010f84 <_strtod_l+0xe4>
 8010f74:	2135      	movs	r1, #53	; 0x35
 8010f76:	a81c      	add	r0, sp, #112	; 0x70
 8010f78:	f005 fcc5 	bl	8016906 <__copybits>
 8010f7c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8010f7e:	4640      	mov	r0, r8
 8010f80:	f005 f948 	bl	8016214 <_Bfree>
 8010f84:	3c01      	subs	r4, #1
 8010f86:	2c04      	cmp	r4, #4
 8010f88:	d808      	bhi.n	8010f9c <_strtod_l+0xfc>
 8010f8a:	e8df f004 	tbb	[pc, r4]
 8010f8e:	030c      	.short	0x030c
 8010f90:	1a17      	.short	0x1a17
 8010f92:	0c          	.byte	0x0c
 8010f93:	00          	.byte	0x00
 8010f94:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8010f98:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 8010f9c:	0729      	lsls	r1, r5, #28
 8010f9e:	d5bf      	bpl.n	8010f20 <_strtod_l+0x80>
 8010fa0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8010fa4:	e7bc      	b.n	8010f20 <_strtod_l+0x80>
 8010fa6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8010fa8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8010faa:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8010fae:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010fb2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8010fb6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010fba:	e7ef      	b.n	8010f9c <_strtod_l+0xfc>
 8010fbc:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 80111b8 <_strtod_l+0x318>
 8010fc0:	e7ec      	b.n	8010f9c <_strtod_l+0xfc>
 8010fc2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8010fc6:	f04f 3aff 	mov.w	sl, #4294967295
 8010fca:	e7e7      	b.n	8010f9c <_strtod_l+0xfc>
 8010fcc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010fce:	1c5a      	adds	r2, r3, #1
 8010fd0:	9219      	str	r2, [sp, #100]	; 0x64
 8010fd2:	785b      	ldrb	r3, [r3, #1]
 8010fd4:	2b30      	cmp	r3, #48	; 0x30
 8010fd6:	d0f9      	beq.n	8010fcc <_strtod_l+0x12c>
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d0a1      	beq.n	8010f20 <_strtod_l+0x80>
 8010fdc:	2301      	movs	r3, #1
 8010fde:	9308      	str	r3, [sp, #32]
 8010fe0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010fe2:	930a      	str	r3, [sp, #40]	; 0x28
 8010fe4:	2300      	movs	r3, #0
 8010fe6:	9305      	str	r3, [sp, #20]
 8010fe8:	9306      	str	r3, [sp, #24]
 8010fea:	9304      	str	r3, [sp, #16]
 8010fec:	220a      	movs	r2, #10
 8010fee:	9819      	ldr	r0, [sp, #100]	; 0x64
 8010ff0:	7806      	ldrb	r6, [r0, #0]
 8010ff2:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8010ff6:	b2d9      	uxtb	r1, r3
 8010ff8:	2909      	cmp	r1, #9
 8010ffa:	d979      	bls.n	80110f0 <_strtod_l+0x250>
 8010ffc:	462a      	mov	r2, r5
 8010ffe:	6839      	ldr	r1, [r7, #0]
 8011000:	f005 feb3 	bl	8016d6a <strncmp>
 8011004:	2800      	cmp	r0, #0
 8011006:	f000 8085 	beq.w	8011114 <_strtod_l+0x274>
 801100a:	2000      	movs	r0, #0
 801100c:	9d04      	ldr	r5, [sp, #16]
 801100e:	4633      	mov	r3, r6
 8011010:	4602      	mov	r2, r0
 8011012:	4601      	mov	r1, r0
 8011014:	2b65      	cmp	r3, #101	; 0x65
 8011016:	d002      	beq.n	801101e <_strtod_l+0x17e>
 8011018:	2b45      	cmp	r3, #69	; 0x45
 801101a:	f040 80ef 	bne.w	80111fc <_strtod_l+0x35c>
 801101e:	b925      	cbnz	r5, 801102a <_strtod_l+0x18a>
 8011020:	b910      	cbnz	r0, 8011028 <_strtod_l+0x188>
 8011022:	9b08      	ldr	r3, [sp, #32]
 8011024:	2b00      	cmp	r3, #0
 8011026:	d099      	beq.n	8010f5c <_strtod_l+0xbc>
 8011028:	2500      	movs	r5, #0
 801102a:	9c19      	ldr	r4, [sp, #100]	; 0x64
 801102c:	1c63      	adds	r3, r4, #1
 801102e:	9319      	str	r3, [sp, #100]	; 0x64
 8011030:	7863      	ldrb	r3, [r4, #1]
 8011032:	2b2b      	cmp	r3, #43	; 0x2b
 8011034:	f000 80cf 	beq.w	80111d6 <_strtod_l+0x336>
 8011038:	2b2d      	cmp	r3, #45	; 0x2d
 801103a:	f000 80d2 	beq.w	80111e2 <_strtod_l+0x342>
 801103e:	2600      	movs	r6, #0
 8011040:	9607      	str	r6, [sp, #28]
 8011042:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8011046:	2e09      	cmp	r6, #9
 8011048:	f200 80d7 	bhi.w	80111fa <_strtod_l+0x35a>
 801104c:	2b30      	cmp	r3, #48	; 0x30
 801104e:	f000 80ca 	beq.w	80111e6 <_strtod_l+0x346>
 8011052:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 8011056:	2e08      	cmp	r6, #8
 8011058:	f200 80d0 	bhi.w	80111fc <_strtod_l+0x35c>
 801105c:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8011060:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011062:	f04f 0c0a 	mov.w	ip, #10
 8011066:	461f      	mov	r7, r3
 8011068:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801106a:	1c5e      	adds	r6, r3, #1
 801106c:	9619      	str	r6, [sp, #100]	; 0x64
 801106e:	785b      	ldrb	r3, [r3, #1]
 8011070:	f1a3 0930 	sub.w	r9, r3, #48	; 0x30
 8011074:	f1b9 0f09 	cmp.w	r9, #9
 8011078:	f240 80ba 	bls.w	80111f0 <_strtod_l+0x350>
 801107c:	1bf6      	subs	r6, r6, r7
 801107e:	2e08      	cmp	r6, #8
 8011080:	f644 691f 	movw	r9, #19999	; 0x4e1f
 8011084:	dc02      	bgt.n	801108c <_strtod_l+0x1ec>
 8011086:	45f1      	cmp	r9, lr
 8011088:	bfa8      	it	ge
 801108a:	46f1      	movge	r9, lr
 801108c:	9e07      	ldr	r6, [sp, #28]
 801108e:	b10e      	cbz	r6, 8011094 <_strtod_l+0x1f4>
 8011090:	f1c9 0900 	rsb	r9, r9, #0
 8011094:	2d00      	cmp	r5, #0
 8011096:	f040 80d7 	bne.w	8011248 <_strtod_l+0x3a8>
 801109a:	2800      	cmp	r0, #0
 801109c:	f47f af40 	bne.w	8010f20 <_strtod_l+0x80>
 80110a0:	9a08      	ldr	r2, [sp, #32]
 80110a2:	2a00      	cmp	r2, #0
 80110a4:	f47f af3c 	bne.w	8010f20 <_strtod_l+0x80>
 80110a8:	2900      	cmp	r1, #0
 80110aa:	f47f af57 	bne.w	8010f5c <_strtod_l+0xbc>
 80110ae:	2b4e      	cmp	r3, #78	; 0x4e
 80110b0:	f000 80ad 	beq.w	801120e <_strtod_l+0x36e>
 80110b4:	f300 80a5 	bgt.w	8011202 <_strtod_l+0x362>
 80110b8:	2b49      	cmp	r3, #73	; 0x49
 80110ba:	f47f af4f 	bne.w	8010f5c <_strtod_l+0xbc>
 80110be:	493c      	ldr	r1, [pc, #240]	; (80111b0 <_strtod_l+0x310>)
 80110c0:	a819      	add	r0, sp, #100	; 0x64
 80110c2:	f004 fe09 	bl	8015cd8 <__match>
 80110c6:	2800      	cmp	r0, #0
 80110c8:	f43f af48 	beq.w	8010f5c <_strtod_l+0xbc>
 80110cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80110ce:	4939      	ldr	r1, [pc, #228]	; (80111b4 <_strtod_l+0x314>)
 80110d0:	3b01      	subs	r3, #1
 80110d2:	a819      	add	r0, sp, #100	; 0x64
 80110d4:	9319      	str	r3, [sp, #100]	; 0x64
 80110d6:	f004 fdff 	bl	8015cd8 <__match>
 80110da:	b910      	cbnz	r0, 80110e2 <_strtod_l+0x242>
 80110dc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80110de:	3301      	adds	r3, #1
 80110e0:	9319      	str	r3, [sp, #100]	; 0x64
 80110e2:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 80111b8 <_strtod_l+0x318>
 80110e6:	f04f 0a00 	mov.w	sl, #0
 80110ea:	e719      	b.n	8010f20 <_strtod_l+0x80>
 80110ec:	2300      	movs	r3, #0
 80110ee:	e776      	b.n	8010fde <_strtod_l+0x13e>
 80110f0:	9904      	ldr	r1, [sp, #16]
 80110f2:	2908      	cmp	r1, #8
 80110f4:	bfd5      	itete	le
 80110f6:	9906      	ldrle	r1, [sp, #24]
 80110f8:	9905      	ldrgt	r1, [sp, #20]
 80110fa:	fb02 3301 	mlale	r3, r2, r1, r3
 80110fe:	fb02 3301 	mlagt	r3, r2, r1, r3
 8011102:	bfd4      	ite	le
 8011104:	9306      	strle	r3, [sp, #24]
 8011106:	9305      	strgt	r3, [sp, #20]
 8011108:	9b04      	ldr	r3, [sp, #16]
 801110a:	3001      	adds	r0, #1
 801110c:	3301      	adds	r3, #1
 801110e:	9304      	str	r3, [sp, #16]
 8011110:	9019      	str	r0, [sp, #100]	; 0x64
 8011112:	e76c      	b.n	8010fee <_strtod_l+0x14e>
 8011114:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011116:	195a      	adds	r2, r3, r5
 8011118:	9219      	str	r2, [sp, #100]	; 0x64
 801111a:	9a04      	ldr	r2, [sp, #16]
 801111c:	5d5b      	ldrb	r3, [r3, r5]
 801111e:	2a00      	cmp	r2, #0
 8011120:	d154      	bne.n	80111cc <_strtod_l+0x32c>
 8011122:	4610      	mov	r0, r2
 8011124:	2b30      	cmp	r3, #48	; 0x30
 8011126:	d02a      	beq.n	801117e <_strtod_l+0x2de>
 8011128:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801112c:	2a08      	cmp	r2, #8
 801112e:	f200 8499 	bhi.w	8011a64 <_strtod_l+0xbc4>
 8011132:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8011134:	920a      	str	r2, [sp, #40]	; 0x28
 8011136:	4602      	mov	r2, r0
 8011138:	2000      	movs	r0, #0
 801113a:	4605      	mov	r5, r0
 801113c:	3b30      	subs	r3, #48	; 0x30
 801113e:	f100 0101 	add.w	r1, r0, #1
 8011142:	d011      	beq.n	8011168 <_strtod_l+0x2c8>
 8011144:	440a      	add	r2, r1
 8011146:	eb00 0c05 	add.w	ip, r0, r5
 801114a:	4629      	mov	r1, r5
 801114c:	260a      	movs	r6, #10
 801114e:	4561      	cmp	r1, ip
 8011150:	d11b      	bne.n	801118a <_strtod_l+0x2ea>
 8011152:	4428      	add	r0, r5
 8011154:	2808      	cmp	r0, #8
 8011156:	f100 0501 	add.w	r5, r0, #1
 801115a:	dc2f      	bgt.n	80111bc <_strtod_l+0x31c>
 801115c:	9806      	ldr	r0, [sp, #24]
 801115e:	210a      	movs	r1, #10
 8011160:	fb01 3300 	mla	r3, r1, r0, r3
 8011164:	9306      	str	r3, [sp, #24]
 8011166:	2100      	movs	r1, #0
 8011168:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801116a:	1c58      	adds	r0, r3, #1
 801116c:	9019      	str	r0, [sp, #100]	; 0x64
 801116e:	785b      	ldrb	r3, [r3, #1]
 8011170:	4608      	mov	r0, r1
 8011172:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8011176:	2909      	cmp	r1, #9
 8011178:	d9e0      	bls.n	801113c <_strtod_l+0x29c>
 801117a:	2101      	movs	r1, #1
 801117c:	e74a      	b.n	8011014 <_strtod_l+0x174>
 801117e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011180:	1c5a      	adds	r2, r3, #1
 8011182:	9219      	str	r2, [sp, #100]	; 0x64
 8011184:	3001      	adds	r0, #1
 8011186:	785b      	ldrb	r3, [r3, #1]
 8011188:	e7cc      	b.n	8011124 <_strtod_l+0x284>
 801118a:	3101      	adds	r1, #1
 801118c:	f101 3eff 	add.w	lr, r1, #4294967295
 8011190:	f1be 0f08 	cmp.w	lr, #8
 8011194:	dc03      	bgt.n	801119e <_strtod_l+0x2fe>
 8011196:	9f06      	ldr	r7, [sp, #24]
 8011198:	4377      	muls	r7, r6
 801119a:	9706      	str	r7, [sp, #24]
 801119c:	e7d7      	b.n	801114e <_strtod_l+0x2ae>
 801119e:	2910      	cmp	r1, #16
 80111a0:	bfde      	ittt	le
 80111a2:	9f05      	ldrle	r7, [sp, #20]
 80111a4:	4377      	mulle	r7, r6
 80111a6:	9705      	strle	r7, [sp, #20]
 80111a8:	e7d1      	b.n	801114e <_strtod_l+0x2ae>
 80111aa:	bf00      	nop
 80111ac:	08019934 	.word	0x08019934
 80111b0:	0801998d 	.word	0x0801998d
 80111b4:	08019a3b 	.word	0x08019a3b
 80111b8:	7ff00000 	.word	0x7ff00000
 80111bc:	2d10      	cmp	r5, #16
 80111be:	bfdf      	itttt	le
 80111c0:	9805      	ldrle	r0, [sp, #20]
 80111c2:	210a      	movle	r1, #10
 80111c4:	fb01 3300 	mlale	r3, r1, r0, r3
 80111c8:	9305      	strle	r3, [sp, #20]
 80111ca:	e7cc      	b.n	8011166 <_strtod_l+0x2c6>
 80111cc:	4602      	mov	r2, r0
 80111ce:	9d04      	ldr	r5, [sp, #16]
 80111d0:	e7cf      	b.n	8011172 <_strtod_l+0x2d2>
 80111d2:	2101      	movs	r1, #1
 80111d4:	e724      	b.n	8011020 <_strtod_l+0x180>
 80111d6:	2300      	movs	r3, #0
 80111d8:	9307      	str	r3, [sp, #28]
 80111da:	1ca3      	adds	r3, r4, #2
 80111dc:	9319      	str	r3, [sp, #100]	; 0x64
 80111de:	78a3      	ldrb	r3, [r4, #2]
 80111e0:	e72f      	b.n	8011042 <_strtod_l+0x1a2>
 80111e2:	2301      	movs	r3, #1
 80111e4:	e7f8      	b.n	80111d8 <_strtod_l+0x338>
 80111e6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80111e8:	1c5e      	adds	r6, r3, #1
 80111ea:	9619      	str	r6, [sp, #100]	; 0x64
 80111ec:	785b      	ldrb	r3, [r3, #1]
 80111ee:	e72d      	b.n	801104c <_strtod_l+0x1ac>
 80111f0:	fb0c 3e0e 	mla	lr, ip, lr, r3
 80111f4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80111f8:	e736      	b.n	8011068 <_strtod_l+0x1c8>
 80111fa:	9419      	str	r4, [sp, #100]	; 0x64
 80111fc:	f04f 0900 	mov.w	r9, #0
 8011200:	e748      	b.n	8011094 <_strtod_l+0x1f4>
 8011202:	2b69      	cmp	r3, #105	; 0x69
 8011204:	f43f af5b 	beq.w	80110be <_strtod_l+0x21e>
 8011208:	2b6e      	cmp	r3, #110	; 0x6e
 801120a:	f47f aea7 	bne.w	8010f5c <_strtod_l+0xbc>
 801120e:	498c      	ldr	r1, [pc, #560]	; (8011440 <_strtod_l+0x5a0>)
 8011210:	a819      	add	r0, sp, #100	; 0x64
 8011212:	f004 fd61 	bl	8015cd8 <__match>
 8011216:	2800      	cmp	r0, #0
 8011218:	f43f aea0 	beq.w	8010f5c <_strtod_l+0xbc>
 801121c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801121e:	781b      	ldrb	r3, [r3, #0]
 8011220:	2b28      	cmp	r3, #40	; 0x28
 8011222:	d10e      	bne.n	8011242 <_strtod_l+0x3a2>
 8011224:	aa1c      	add	r2, sp, #112	; 0x70
 8011226:	4987      	ldr	r1, [pc, #540]	; (8011444 <_strtod_l+0x5a4>)
 8011228:	a819      	add	r0, sp, #100	; 0x64
 801122a:	f004 fd68 	bl	8015cfe <__hexnan>
 801122e:	2805      	cmp	r0, #5
 8011230:	d107      	bne.n	8011242 <_strtod_l+0x3a2>
 8011232:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8011234:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8011238:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801123c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8011240:	e66e      	b.n	8010f20 <_strtod_l+0x80>
 8011242:	f8df b210 	ldr.w	fp, [pc, #528]	; 8011454 <_strtod_l+0x5b4>
 8011246:	e74e      	b.n	80110e6 <_strtod_l+0x246>
 8011248:	9b04      	ldr	r3, [sp, #16]
 801124a:	9806      	ldr	r0, [sp, #24]
 801124c:	2b00      	cmp	r3, #0
 801124e:	bf08      	it	eq
 8011250:	462b      	moveq	r3, r5
 8011252:	2d10      	cmp	r5, #16
 8011254:	462c      	mov	r4, r5
 8011256:	eba9 0902 	sub.w	r9, r9, r2
 801125a:	bfa8      	it	ge
 801125c:	2410      	movge	r4, #16
 801125e:	9304      	str	r3, [sp, #16]
 8011260:	f7ef f960 	bl	8000524 <__aeabi_ui2d>
 8011264:	2c09      	cmp	r4, #9
 8011266:	4682      	mov	sl, r0
 8011268:	468b      	mov	fp, r1
 801126a:	dd13      	ble.n	8011294 <_strtod_l+0x3f4>
 801126c:	4b76      	ldr	r3, [pc, #472]	; (8011448 <_strtod_l+0x5a8>)
 801126e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011272:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8011276:	f7ef f9cb 	bl	8000610 <__aeabi_dmul>
 801127a:	4606      	mov	r6, r0
 801127c:	9805      	ldr	r0, [sp, #20]
 801127e:	460f      	mov	r7, r1
 8011280:	f7ef f950 	bl	8000524 <__aeabi_ui2d>
 8011284:	4602      	mov	r2, r0
 8011286:	460b      	mov	r3, r1
 8011288:	4630      	mov	r0, r6
 801128a:	4639      	mov	r1, r7
 801128c:	f7ef f80e 	bl	80002ac <__adddf3>
 8011290:	4682      	mov	sl, r0
 8011292:	468b      	mov	fp, r1
 8011294:	2d0f      	cmp	r5, #15
 8011296:	dc36      	bgt.n	8011306 <_strtod_l+0x466>
 8011298:	f1b9 0f00 	cmp.w	r9, #0
 801129c:	f43f ae40 	beq.w	8010f20 <_strtod_l+0x80>
 80112a0:	dd24      	ble.n	80112ec <_strtod_l+0x44c>
 80112a2:	f1b9 0f16 	cmp.w	r9, #22
 80112a6:	dc0b      	bgt.n	80112c0 <_strtod_l+0x420>
 80112a8:	4d67      	ldr	r5, [pc, #412]	; (8011448 <_strtod_l+0x5a8>)
 80112aa:	eb05 09c9 	add.w	r9, r5, r9, lsl #3
 80112ae:	e9d9 0100 	ldrd	r0, r1, [r9]
 80112b2:	4652      	mov	r2, sl
 80112b4:	465b      	mov	r3, fp
 80112b6:	f7ef f9ab 	bl	8000610 <__aeabi_dmul>
 80112ba:	4682      	mov	sl, r0
 80112bc:	468b      	mov	fp, r1
 80112be:	e62f      	b.n	8010f20 <_strtod_l+0x80>
 80112c0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80112c4:	4599      	cmp	r9, r3
 80112c6:	dc1e      	bgt.n	8011306 <_strtod_l+0x466>
 80112c8:	4c5f      	ldr	r4, [pc, #380]	; (8011448 <_strtod_l+0x5a8>)
 80112ca:	f1c5 050f 	rsb	r5, r5, #15
 80112ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80112d2:	eba9 0505 	sub.w	r5, r9, r5
 80112d6:	4652      	mov	r2, sl
 80112d8:	465b      	mov	r3, fp
 80112da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80112de:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80112e2:	f7ef f995 	bl	8000610 <__aeabi_dmul>
 80112e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80112ea:	e7e4      	b.n	80112b6 <_strtod_l+0x416>
 80112ec:	f119 0f16 	cmn.w	r9, #22
 80112f0:	db09      	blt.n	8011306 <_strtod_l+0x466>
 80112f2:	4d55      	ldr	r5, [pc, #340]	; (8011448 <_strtod_l+0x5a8>)
 80112f4:	eba5 09c9 	sub.w	r9, r5, r9, lsl #3
 80112f8:	e9d9 2300 	ldrd	r2, r3, [r9]
 80112fc:	4650      	mov	r0, sl
 80112fe:	4659      	mov	r1, fp
 8011300:	f7ef fab0 	bl	8000864 <__aeabi_ddiv>
 8011304:	e7d9      	b.n	80112ba <_strtod_l+0x41a>
 8011306:	1b2c      	subs	r4, r5, r4
 8011308:	444c      	add	r4, r9
 801130a:	2c00      	cmp	r4, #0
 801130c:	dd73      	ble.n	80113f6 <_strtod_l+0x556>
 801130e:	f014 030f 	ands.w	r3, r4, #15
 8011312:	d00a      	beq.n	801132a <_strtod_l+0x48a>
 8011314:	494c      	ldr	r1, [pc, #304]	; (8011448 <_strtod_l+0x5a8>)
 8011316:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801131a:	4652      	mov	r2, sl
 801131c:	465b      	mov	r3, fp
 801131e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011322:	f7ef f975 	bl	8000610 <__aeabi_dmul>
 8011326:	4682      	mov	sl, r0
 8011328:	468b      	mov	fp, r1
 801132a:	f034 040f 	bics.w	r4, r4, #15
 801132e:	d054      	beq.n	80113da <_strtod_l+0x53a>
 8011330:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 8011334:	dd27      	ble.n	8011386 <_strtod_l+0x4e6>
 8011336:	f04f 0900 	mov.w	r9, #0
 801133a:	f8cd 9010 	str.w	r9, [sp, #16]
 801133e:	f8cd 901c 	str.w	r9, [sp, #28]
 8011342:	f8cd 9018 	str.w	r9, [sp, #24]
 8011346:	2322      	movs	r3, #34	; 0x22
 8011348:	f8df b10c 	ldr.w	fp, [pc, #268]	; 8011458 <_strtod_l+0x5b8>
 801134c:	f8c8 3000 	str.w	r3, [r8]
 8011350:	f04f 0a00 	mov.w	sl, #0
 8011354:	9b07      	ldr	r3, [sp, #28]
 8011356:	2b00      	cmp	r3, #0
 8011358:	f43f ade2 	beq.w	8010f20 <_strtod_l+0x80>
 801135c:	991a      	ldr	r1, [sp, #104]	; 0x68
 801135e:	4640      	mov	r0, r8
 8011360:	f004 ff58 	bl	8016214 <_Bfree>
 8011364:	9906      	ldr	r1, [sp, #24]
 8011366:	4640      	mov	r0, r8
 8011368:	f004 ff54 	bl	8016214 <_Bfree>
 801136c:	9904      	ldr	r1, [sp, #16]
 801136e:	4640      	mov	r0, r8
 8011370:	f004 ff50 	bl	8016214 <_Bfree>
 8011374:	9907      	ldr	r1, [sp, #28]
 8011376:	4640      	mov	r0, r8
 8011378:	f004 ff4c 	bl	8016214 <_Bfree>
 801137c:	4649      	mov	r1, r9
 801137e:	4640      	mov	r0, r8
 8011380:	f004 ff48 	bl	8016214 <_Bfree>
 8011384:	e5cc      	b.n	8010f20 <_strtod_l+0x80>
 8011386:	2300      	movs	r3, #0
 8011388:	4e30      	ldr	r6, [pc, #192]	; (801144c <_strtod_l+0x5ac>)
 801138a:	1124      	asrs	r4, r4, #4
 801138c:	4650      	mov	r0, sl
 801138e:	4659      	mov	r1, fp
 8011390:	461f      	mov	r7, r3
 8011392:	2c01      	cmp	r4, #1
 8011394:	dc24      	bgt.n	80113e0 <_strtod_l+0x540>
 8011396:	b10b      	cbz	r3, 801139c <_strtod_l+0x4fc>
 8011398:	4682      	mov	sl, r0
 801139a:	468b      	mov	fp, r1
 801139c:	4b2b      	ldr	r3, [pc, #172]	; (801144c <_strtod_l+0x5ac>)
 801139e:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80113a2:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80113a6:	4652      	mov	r2, sl
 80113a8:	465b      	mov	r3, fp
 80113aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80113ae:	f7ef f92f 	bl	8000610 <__aeabi_dmul>
 80113b2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80113b6:	468b      	mov	fp, r1
 80113b8:	460a      	mov	r2, r1
 80113ba:	0d1b      	lsrs	r3, r3, #20
 80113bc:	4924      	ldr	r1, [pc, #144]	; (8011450 <_strtod_l+0x5b0>)
 80113be:	051b      	lsls	r3, r3, #20
 80113c0:	428b      	cmp	r3, r1
 80113c2:	4682      	mov	sl, r0
 80113c4:	d8b7      	bhi.n	8011336 <_strtod_l+0x496>
 80113c6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80113ca:	428b      	cmp	r3, r1
 80113cc:	bf86      	itte	hi
 80113ce:	f8df b08c 	ldrhi.w	fp, [pc, #140]	; 801145c <_strtod_l+0x5bc>
 80113d2:	f04f 3aff 	movhi.w	sl, #4294967295
 80113d6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80113da:	2300      	movs	r3, #0
 80113dc:	9305      	str	r3, [sp, #20]
 80113de:	e070      	b.n	80114c2 <_strtod_l+0x622>
 80113e0:	07e2      	lsls	r2, r4, #31
 80113e2:	d504      	bpl.n	80113ee <_strtod_l+0x54e>
 80113e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80113e8:	f7ef f912 	bl	8000610 <__aeabi_dmul>
 80113ec:	2301      	movs	r3, #1
 80113ee:	3701      	adds	r7, #1
 80113f0:	1064      	asrs	r4, r4, #1
 80113f2:	3608      	adds	r6, #8
 80113f4:	e7cd      	b.n	8011392 <_strtod_l+0x4f2>
 80113f6:	d0f0      	beq.n	80113da <_strtod_l+0x53a>
 80113f8:	4264      	negs	r4, r4
 80113fa:	f014 020f 	ands.w	r2, r4, #15
 80113fe:	d00a      	beq.n	8011416 <_strtod_l+0x576>
 8011400:	4b11      	ldr	r3, [pc, #68]	; (8011448 <_strtod_l+0x5a8>)
 8011402:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011406:	4650      	mov	r0, sl
 8011408:	4659      	mov	r1, fp
 801140a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801140e:	f7ef fa29 	bl	8000864 <__aeabi_ddiv>
 8011412:	4682      	mov	sl, r0
 8011414:	468b      	mov	fp, r1
 8011416:	1124      	asrs	r4, r4, #4
 8011418:	d0df      	beq.n	80113da <_strtod_l+0x53a>
 801141a:	2c1f      	cmp	r4, #31
 801141c:	dd20      	ble.n	8011460 <_strtod_l+0x5c0>
 801141e:	f04f 0900 	mov.w	r9, #0
 8011422:	f8cd 9010 	str.w	r9, [sp, #16]
 8011426:	f8cd 901c 	str.w	r9, [sp, #28]
 801142a:	f8cd 9018 	str.w	r9, [sp, #24]
 801142e:	2322      	movs	r3, #34	; 0x22
 8011430:	f04f 0a00 	mov.w	sl, #0
 8011434:	f04f 0b00 	mov.w	fp, #0
 8011438:	f8c8 3000 	str.w	r3, [r8]
 801143c:	e78a      	b.n	8011354 <_strtod_l+0x4b4>
 801143e:	bf00      	nop
 8011440:	08019995 	.word	0x08019995
 8011444:	08019948 	.word	0x08019948
 8011448:	08019ae0 	.word	0x08019ae0
 801144c:	08019ab8 	.word	0x08019ab8
 8011450:	7ca00000 	.word	0x7ca00000
 8011454:	fff80000 	.word	0xfff80000
 8011458:	7ff00000 	.word	0x7ff00000
 801145c:	7fefffff 	.word	0x7fefffff
 8011460:	f014 0310 	ands.w	r3, r4, #16
 8011464:	bf18      	it	ne
 8011466:	236a      	movne	r3, #106	; 0x6a
 8011468:	4e9f      	ldr	r6, [pc, #636]	; (80116e8 <_strtod_l+0x848>)
 801146a:	9305      	str	r3, [sp, #20]
 801146c:	4650      	mov	r0, sl
 801146e:	4659      	mov	r1, fp
 8011470:	2300      	movs	r3, #0
 8011472:	2c00      	cmp	r4, #0
 8011474:	f300 8106 	bgt.w	8011684 <_strtod_l+0x7e4>
 8011478:	b10b      	cbz	r3, 801147e <_strtod_l+0x5de>
 801147a:	4682      	mov	sl, r0
 801147c:	468b      	mov	fp, r1
 801147e:	9b05      	ldr	r3, [sp, #20]
 8011480:	b1bb      	cbz	r3, 80114b2 <_strtod_l+0x612>
 8011482:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8011486:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801148a:	2b00      	cmp	r3, #0
 801148c:	4659      	mov	r1, fp
 801148e:	dd10      	ble.n	80114b2 <_strtod_l+0x612>
 8011490:	2b1f      	cmp	r3, #31
 8011492:	f340 8101 	ble.w	8011698 <_strtod_l+0x7f8>
 8011496:	2b34      	cmp	r3, #52	; 0x34
 8011498:	bfde      	ittt	le
 801149a:	3b20      	suble	r3, #32
 801149c:	f04f 32ff 	movle.w	r2, #4294967295
 80114a0:	fa02 f303 	lslle.w	r3, r2, r3
 80114a4:	f04f 0a00 	mov.w	sl, #0
 80114a8:	bfcc      	ite	gt
 80114aa:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80114ae:	ea03 0b01 	andle.w	fp, r3, r1
 80114b2:	2200      	movs	r2, #0
 80114b4:	2300      	movs	r3, #0
 80114b6:	4650      	mov	r0, sl
 80114b8:	4659      	mov	r1, fp
 80114ba:	f7ef fb11 	bl	8000ae0 <__aeabi_dcmpeq>
 80114be:	2800      	cmp	r0, #0
 80114c0:	d1ad      	bne.n	801141e <_strtod_l+0x57e>
 80114c2:	9b06      	ldr	r3, [sp, #24]
 80114c4:	9300      	str	r3, [sp, #0]
 80114c6:	9a04      	ldr	r2, [sp, #16]
 80114c8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80114ca:	462b      	mov	r3, r5
 80114cc:	4640      	mov	r0, r8
 80114ce:	f004 fef3 	bl	80162b8 <__s2b>
 80114d2:	9007      	str	r0, [sp, #28]
 80114d4:	2800      	cmp	r0, #0
 80114d6:	f43f af2e 	beq.w	8011336 <_strtod_l+0x496>
 80114da:	f1b9 0f00 	cmp.w	r9, #0
 80114de:	f1c9 0300 	rsb	r3, r9, #0
 80114e2:	bfa8      	it	ge
 80114e4:	2300      	movge	r3, #0
 80114e6:	930e      	str	r3, [sp, #56]	; 0x38
 80114e8:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
 80114ec:	f04f 0900 	mov.w	r9, #0
 80114f0:	930f      	str	r3, [sp, #60]	; 0x3c
 80114f2:	f8cd 9010 	str.w	r9, [sp, #16]
 80114f6:	9b07      	ldr	r3, [sp, #28]
 80114f8:	4640      	mov	r0, r8
 80114fa:	6859      	ldr	r1, [r3, #4]
 80114fc:	f004 fe56 	bl	80161ac <_Balloc>
 8011500:	9006      	str	r0, [sp, #24]
 8011502:	2800      	cmp	r0, #0
 8011504:	f43f af1f 	beq.w	8011346 <_strtod_l+0x4a6>
 8011508:	9b07      	ldr	r3, [sp, #28]
 801150a:	691a      	ldr	r2, [r3, #16]
 801150c:	3202      	adds	r2, #2
 801150e:	f103 010c 	add.w	r1, r3, #12
 8011512:	0092      	lsls	r2, r2, #2
 8011514:	300c      	adds	r0, #12
 8011516:	f7ff f88d 	bl	8010634 <memcpy>
 801151a:	ab1c      	add	r3, sp, #112	; 0x70
 801151c:	9301      	str	r3, [sp, #4]
 801151e:	ab1b      	add	r3, sp, #108	; 0x6c
 8011520:	9300      	str	r3, [sp, #0]
 8011522:	4652      	mov	r2, sl
 8011524:	465b      	mov	r3, fp
 8011526:	4640      	mov	r0, r8
 8011528:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801152c:	f005 f974 	bl	8016818 <__d2b>
 8011530:	901a      	str	r0, [sp, #104]	; 0x68
 8011532:	2800      	cmp	r0, #0
 8011534:	f43f af07 	beq.w	8011346 <_strtod_l+0x4a6>
 8011538:	2101      	movs	r1, #1
 801153a:	4640      	mov	r0, r8
 801153c:	f004 ff48 	bl	80163d0 <__i2b>
 8011540:	9004      	str	r0, [sp, #16]
 8011542:	4603      	mov	r3, r0
 8011544:	2800      	cmp	r0, #0
 8011546:	f43f aefe 	beq.w	8011346 <_strtod_l+0x4a6>
 801154a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 801154c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801154e:	2d00      	cmp	r5, #0
 8011550:	bfab      	itete	ge
 8011552:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8011554:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 8011556:	9c0f      	ldrge	r4, [sp, #60]	; 0x3c
 8011558:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 801155a:	bfac      	ite	ge
 801155c:	195e      	addge	r6, r3, r5
 801155e:	1b5c      	sublt	r4, r3, r5
 8011560:	9b05      	ldr	r3, [sp, #20]
 8011562:	1aed      	subs	r5, r5, r3
 8011564:	4415      	add	r5, r2
 8011566:	4b61      	ldr	r3, [pc, #388]	; (80116ec <_strtod_l+0x84c>)
 8011568:	3d01      	subs	r5, #1
 801156a:	429d      	cmp	r5, r3
 801156c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8011570:	f280 80a4 	bge.w	80116bc <_strtod_l+0x81c>
 8011574:	1b5b      	subs	r3, r3, r5
 8011576:	2b1f      	cmp	r3, #31
 8011578:	eba2 0203 	sub.w	r2, r2, r3
 801157c:	f04f 0701 	mov.w	r7, #1
 8011580:	f300 8091 	bgt.w	80116a6 <_strtod_l+0x806>
 8011584:	fa07 f303 	lsl.w	r3, r7, r3
 8011588:	9314      	str	r3, [sp, #80]	; 0x50
 801158a:	2500      	movs	r5, #0
 801158c:	18b7      	adds	r7, r6, r2
 801158e:	9b05      	ldr	r3, [sp, #20]
 8011590:	42be      	cmp	r6, r7
 8011592:	4414      	add	r4, r2
 8011594:	441c      	add	r4, r3
 8011596:	4633      	mov	r3, r6
 8011598:	bfa8      	it	ge
 801159a:	463b      	movge	r3, r7
 801159c:	42a3      	cmp	r3, r4
 801159e:	bfa8      	it	ge
 80115a0:	4623      	movge	r3, r4
 80115a2:	2b00      	cmp	r3, #0
 80115a4:	bfc2      	ittt	gt
 80115a6:	1aff      	subgt	r7, r7, r3
 80115a8:	1ae4      	subgt	r4, r4, r3
 80115aa:	1af6      	subgt	r6, r6, r3
 80115ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80115ae:	b1bb      	cbz	r3, 80115e0 <_strtod_l+0x740>
 80115b0:	461a      	mov	r2, r3
 80115b2:	9904      	ldr	r1, [sp, #16]
 80115b4:	4640      	mov	r0, r8
 80115b6:	f004 ffa1 	bl	80164fc <__pow5mult>
 80115ba:	9004      	str	r0, [sp, #16]
 80115bc:	2800      	cmp	r0, #0
 80115be:	f43f aec2 	beq.w	8011346 <_strtod_l+0x4a6>
 80115c2:	4601      	mov	r1, r0
 80115c4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80115c6:	4640      	mov	r0, r8
 80115c8:	f004 ff0b 	bl	80163e2 <__multiply>
 80115cc:	9008      	str	r0, [sp, #32]
 80115ce:	2800      	cmp	r0, #0
 80115d0:	f43f aeb9 	beq.w	8011346 <_strtod_l+0x4a6>
 80115d4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80115d6:	4640      	mov	r0, r8
 80115d8:	f004 fe1c 	bl	8016214 <_Bfree>
 80115dc:	9b08      	ldr	r3, [sp, #32]
 80115de:	931a      	str	r3, [sp, #104]	; 0x68
 80115e0:	2f00      	cmp	r7, #0
 80115e2:	dc6f      	bgt.n	80116c4 <_strtod_l+0x824>
 80115e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d175      	bne.n	80116d6 <_strtod_l+0x836>
 80115ea:	2c00      	cmp	r4, #0
 80115ec:	dd08      	ble.n	8011600 <_strtod_l+0x760>
 80115ee:	4622      	mov	r2, r4
 80115f0:	9906      	ldr	r1, [sp, #24]
 80115f2:	4640      	mov	r0, r8
 80115f4:	f004 ffd0 	bl	8016598 <__lshift>
 80115f8:	9006      	str	r0, [sp, #24]
 80115fa:	2800      	cmp	r0, #0
 80115fc:	f43f aea3 	beq.w	8011346 <_strtod_l+0x4a6>
 8011600:	2e00      	cmp	r6, #0
 8011602:	dd08      	ble.n	8011616 <_strtod_l+0x776>
 8011604:	4632      	mov	r2, r6
 8011606:	9904      	ldr	r1, [sp, #16]
 8011608:	4640      	mov	r0, r8
 801160a:	f004 ffc5 	bl	8016598 <__lshift>
 801160e:	9004      	str	r0, [sp, #16]
 8011610:	2800      	cmp	r0, #0
 8011612:	f43f ae98 	beq.w	8011346 <_strtod_l+0x4a6>
 8011616:	9a06      	ldr	r2, [sp, #24]
 8011618:	991a      	ldr	r1, [sp, #104]	; 0x68
 801161a:	4640      	mov	r0, r8
 801161c:	f005 f827 	bl	801666e <__mdiff>
 8011620:	4681      	mov	r9, r0
 8011622:	2800      	cmp	r0, #0
 8011624:	f43f ae8f 	beq.w	8011346 <_strtod_l+0x4a6>
 8011628:	2400      	movs	r4, #0
 801162a:	68c3      	ldr	r3, [r0, #12]
 801162c:	9904      	ldr	r1, [sp, #16]
 801162e:	60c4      	str	r4, [r0, #12]
 8011630:	9308      	str	r3, [sp, #32]
 8011632:	f005 f802 	bl	801663a <__mcmp>
 8011636:	42a0      	cmp	r0, r4
 8011638:	da5a      	bge.n	80116f0 <_strtod_l+0x850>
 801163a:	9b08      	ldr	r3, [sp, #32]
 801163c:	b9f3      	cbnz	r3, 801167c <_strtod_l+0x7dc>
 801163e:	f1ba 0f00 	cmp.w	sl, #0
 8011642:	d11b      	bne.n	801167c <_strtod_l+0x7dc>
 8011644:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011648:	b9c3      	cbnz	r3, 801167c <_strtod_l+0x7dc>
 801164a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801164e:	0d1b      	lsrs	r3, r3, #20
 8011650:	051b      	lsls	r3, r3, #20
 8011652:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8011656:	d911      	bls.n	801167c <_strtod_l+0x7dc>
 8011658:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801165c:	b91b      	cbnz	r3, 8011666 <_strtod_l+0x7c6>
 801165e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011662:	2b01      	cmp	r3, #1
 8011664:	dd0a      	ble.n	801167c <_strtod_l+0x7dc>
 8011666:	4649      	mov	r1, r9
 8011668:	2201      	movs	r2, #1
 801166a:	4640      	mov	r0, r8
 801166c:	f004 ff94 	bl	8016598 <__lshift>
 8011670:	9904      	ldr	r1, [sp, #16]
 8011672:	4681      	mov	r9, r0
 8011674:	f004 ffe1 	bl	801663a <__mcmp>
 8011678:	2800      	cmp	r0, #0
 801167a:	dc6a      	bgt.n	8011752 <_strtod_l+0x8b2>
 801167c:	9b05      	ldr	r3, [sp, #20]
 801167e:	2b00      	cmp	r3, #0
 8011680:	d174      	bne.n	801176c <_strtod_l+0x8cc>
 8011682:	e66b      	b.n	801135c <_strtod_l+0x4bc>
 8011684:	07e2      	lsls	r2, r4, #31
 8011686:	d504      	bpl.n	8011692 <_strtod_l+0x7f2>
 8011688:	e9d6 2300 	ldrd	r2, r3, [r6]
 801168c:	f7ee ffc0 	bl	8000610 <__aeabi_dmul>
 8011690:	2301      	movs	r3, #1
 8011692:	1064      	asrs	r4, r4, #1
 8011694:	3608      	adds	r6, #8
 8011696:	e6ec      	b.n	8011472 <_strtod_l+0x5d2>
 8011698:	f04f 32ff 	mov.w	r2, #4294967295
 801169c:	fa02 f303 	lsl.w	r3, r2, r3
 80116a0:	ea03 0a0a 	and.w	sl, r3, sl
 80116a4:	e705      	b.n	80114b2 <_strtod_l+0x612>
 80116a6:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80116aa:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80116ae:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80116b2:	35e2      	adds	r5, #226	; 0xe2
 80116b4:	fa07 f505 	lsl.w	r5, r7, r5
 80116b8:	9714      	str	r7, [sp, #80]	; 0x50
 80116ba:	e767      	b.n	801158c <_strtod_l+0x6ec>
 80116bc:	2301      	movs	r3, #1
 80116be:	2500      	movs	r5, #0
 80116c0:	9314      	str	r3, [sp, #80]	; 0x50
 80116c2:	e763      	b.n	801158c <_strtod_l+0x6ec>
 80116c4:	463a      	mov	r2, r7
 80116c6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80116c8:	4640      	mov	r0, r8
 80116ca:	f004 ff65 	bl	8016598 <__lshift>
 80116ce:	901a      	str	r0, [sp, #104]	; 0x68
 80116d0:	2800      	cmp	r0, #0
 80116d2:	d187      	bne.n	80115e4 <_strtod_l+0x744>
 80116d4:	e637      	b.n	8011346 <_strtod_l+0x4a6>
 80116d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80116d8:	9906      	ldr	r1, [sp, #24]
 80116da:	4640      	mov	r0, r8
 80116dc:	f004 ff0e 	bl	80164fc <__pow5mult>
 80116e0:	9006      	str	r0, [sp, #24]
 80116e2:	2800      	cmp	r0, #0
 80116e4:	d181      	bne.n	80115ea <_strtod_l+0x74a>
 80116e6:	e62e      	b.n	8011346 <_strtod_l+0x4a6>
 80116e8:	08019960 	.word	0x08019960
 80116ec:	fffffc02 	.word	0xfffffc02
 80116f0:	f040 8086 	bne.w	8011800 <_strtod_l+0x960>
 80116f4:	9a08      	ldr	r2, [sp, #32]
 80116f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80116fa:	b332      	cbz	r2, 801174a <_strtod_l+0x8aa>
 80116fc:	4aac      	ldr	r2, [pc, #688]	; (80119b0 <_strtod_l+0xb10>)
 80116fe:	4293      	cmp	r3, r2
 8011700:	4659      	mov	r1, fp
 8011702:	d152      	bne.n	80117aa <_strtod_l+0x90a>
 8011704:	9b05      	ldr	r3, [sp, #20]
 8011706:	4650      	mov	r0, sl
 8011708:	b1d3      	cbz	r3, 8011740 <_strtod_l+0x8a0>
 801170a:	4aaa      	ldr	r2, [pc, #680]	; (80119b4 <_strtod_l+0xb14>)
 801170c:	400a      	ands	r2, r1
 801170e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8011712:	f04f 34ff 	mov.w	r4, #4294967295
 8011716:	d816      	bhi.n	8011746 <_strtod_l+0x8a6>
 8011718:	0d12      	lsrs	r2, r2, #20
 801171a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801171e:	fa04 f303 	lsl.w	r3, r4, r3
 8011722:	4283      	cmp	r3, r0
 8011724:	d141      	bne.n	80117aa <_strtod_l+0x90a>
 8011726:	4aa4      	ldr	r2, [pc, #656]	; (80119b8 <_strtod_l+0xb18>)
 8011728:	4291      	cmp	r1, r2
 801172a:	d102      	bne.n	8011732 <_strtod_l+0x892>
 801172c:	3301      	adds	r3, #1
 801172e:	f43f ae0a 	beq.w	8011346 <_strtod_l+0x4a6>
 8011732:	4ba0      	ldr	r3, [pc, #640]	; (80119b4 <_strtod_l+0xb14>)
 8011734:	400b      	ands	r3, r1
 8011736:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801173a:	f04f 0a00 	mov.w	sl, #0
 801173e:	e79d      	b.n	801167c <_strtod_l+0x7dc>
 8011740:	f04f 33ff 	mov.w	r3, #4294967295
 8011744:	e7ed      	b.n	8011722 <_strtod_l+0x882>
 8011746:	4623      	mov	r3, r4
 8011748:	e7eb      	b.n	8011722 <_strtod_l+0x882>
 801174a:	bb73      	cbnz	r3, 80117aa <_strtod_l+0x90a>
 801174c:	f1ba 0f00 	cmp.w	sl, #0
 8011750:	d12b      	bne.n	80117aa <_strtod_l+0x90a>
 8011752:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011756:	9a05      	ldr	r2, [sp, #20]
 8011758:	0d1b      	lsrs	r3, r3, #20
 801175a:	051b      	lsls	r3, r3, #20
 801175c:	b1e2      	cbz	r2, 8011798 <_strtod_l+0x8f8>
 801175e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8011762:	dc19      	bgt.n	8011798 <_strtod_l+0x8f8>
 8011764:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 8011768:	f77f ae61 	ble.w	801142e <_strtod_l+0x58e>
 801176c:	4b93      	ldr	r3, [pc, #588]	; (80119bc <_strtod_l+0xb1c>)
 801176e:	930d      	str	r3, [sp, #52]	; 0x34
 8011770:	2300      	movs	r3, #0
 8011772:	930c      	str	r3, [sp, #48]	; 0x30
 8011774:	4650      	mov	r0, sl
 8011776:	4659      	mov	r1, fp
 8011778:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801177c:	f7ee ff48 	bl	8000610 <__aeabi_dmul>
 8011780:	4682      	mov	sl, r0
 8011782:	468b      	mov	fp, r1
 8011784:	2900      	cmp	r1, #0
 8011786:	f47f ade9 	bne.w	801135c <_strtod_l+0x4bc>
 801178a:	2800      	cmp	r0, #0
 801178c:	f47f ade6 	bne.w	801135c <_strtod_l+0x4bc>
 8011790:	2322      	movs	r3, #34	; 0x22
 8011792:	f8c8 3000 	str.w	r3, [r8]
 8011796:	e5e1      	b.n	801135c <_strtod_l+0x4bc>
 8011798:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801179c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80117a0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80117a4:	f04f 3aff 	mov.w	sl, #4294967295
 80117a8:	e768      	b.n	801167c <_strtod_l+0x7dc>
 80117aa:	b19d      	cbz	r5, 80117d4 <_strtod_l+0x934>
 80117ac:	ea15 0f0b 	tst.w	r5, fp
 80117b0:	f43f af64 	beq.w	801167c <_strtod_l+0x7dc>
 80117b4:	9b08      	ldr	r3, [sp, #32]
 80117b6:	9a05      	ldr	r2, [sp, #20]
 80117b8:	4650      	mov	r0, sl
 80117ba:	4659      	mov	r1, fp
 80117bc:	b173      	cbz	r3, 80117dc <_strtod_l+0x93c>
 80117be:	f7ff fb4b 	bl	8010e58 <sulp>
 80117c2:	4602      	mov	r2, r0
 80117c4:	460b      	mov	r3, r1
 80117c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80117ca:	f7ee fd6f 	bl	80002ac <__adddf3>
 80117ce:	4682      	mov	sl, r0
 80117d0:	468b      	mov	fp, r1
 80117d2:	e753      	b.n	801167c <_strtod_l+0x7dc>
 80117d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80117d6:	ea13 0f0a 	tst.w	r3, sl
 80117da:	e7e9      	b.n	80117b0 <_strtod_l+0x910>
 80117dc:	f7ff fb3c 	bl	8010e58 <sulp>
 80117e0:	4602      	mov	r2, r0
 80117e2:	460b      	mov	r3, r1
 80117e4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80117e8:	f7ee fd5e 	bl	80002a8 <__aeabi_dsub>
 80117ec:	2200      	movs	r2, #0
 80117ee:	2300      	movs	r3, #0
 80117f0:	4682      	mov	sl, r0
 80117f2:	468b      	mov	fp, r1
 80117f4:	f7ef f974 	bl	8000ae0 <__aeabi_dcmpeq>
 80117f8:	2800      	cmp	r0, #0
 80117fa:	f47f ae18 	bne.w	801142e <_strtod_l+0x58e>
 80117fe:	e73d      	b.n	801167c <_strtod_l+0x7dc>
 8011800:	9904      	ldr	r1, [sp, #16]
 8011802:	4648      	mov	r0, r9
 8011804:	f005 f857 	bl	80168b6 <__ratio>
 8011808:	2200      	movs	r2, #0
 801180a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801180e:	4606      	mov	r6, r0
 8011810:	460f      	mov	r7, r1
 8011812:	f7ef f979 	bl	8000b08 <__aeabi_dcmple>
 8011816:	2800      	cmp	r0, #0
 8011818:	d070      	beq.n	80118fc <_strtod_l+0xa5c>
 801181a:	9b08      	ldr	r3, [sp, #32]
 801181c:	2b00      	cmp	r3, #0
 801181e:	d043      	beq.n	80118a8 <_strtod_l+0xa08>
 8011820:	4f67      	ldr	r7, [pc, #412]	; (80119c0 <_strtod_l+0xb20>)
 8011822:	2600      	movs	r6, #0
 8011824:	4d66      	ldr	r5, [pc, #408]	; (80119c0 <_strtod_l+0xb20>)
 8011826:	4b63      	ldr	r3, [pc, #396]	; (80119b4 <_strtod_l+0xb14>)
 8011828:	ea0b 0303 	and.w	r3, fp, r3
 801182c:	9314      	str	r3, [sp, #80]	; 0x50
 801182e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011830:	4b64      	ldr	r3, [pc, #400]	; (80119c4 <_strtod_l+0xb24>)
 8011832:	429a      	cmp	r2, r3
 8011834:	f040 80ce 	bne.w	80119d4 <_strtod_l+0xb34>
 8011838:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801183c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8011840:	4650      	mov	r0, sl
 8011842:	4659      	mov	r1, fp
 8011844:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8011848:	f004 ff70 	bl	801672c <__ulp>
 801184c:	4602      	mov	r2, r0
 801184e:	460b      	mov	r3, r1
 8011850:	4630      	mov	r0, r6
 8011852:	4639      	mov	r1, r7
 8011854:	f7ee fedc 	bl	8000610 <__aeabi_dmul>
 8011858:	4652      	mov	r2, sl
 801185a:	465b      	mov	r3, fp
 801185c:	f7ee fd26 	bl	80002ac <__adddf3>
 8011860:	4a54      	ldr	r2, [pc, #336]	; (80119b4 <_strtod_l+0xb14>)
 8011862:	4b59      	ldr	r3, [pc, #356]	; (80119c8 <_strtod_l+0xb28>)
 8011864:	400a      	ands	r2, r1
 8011866:	429a      	cmp	r2, r3
 8011868:	4682      	mov	sl, r0
 801186a:	d95d      	bls.n	8011928 <_strtod_l+0xa88>
 801186c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801186e:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 8011872:	429a      	cmp	r2, r3
 8011874:	d103      	bne.n	801187e <_strtod_l+0x9de>
 8011876:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011878:	3301      	adds	r3, #1
 801187a:	f43f ad64 	beq.w	8011346 <_strtod_l+0x4a6>
 801187e:	f8df b138 	ldr.w	fp, [pc, #312]	; 80119b8 <_strtod_l+0xb18>
 8011882:	f04f 3aff 	mov.w	sl, #4294967295
 8011886:	991a      	ldr	r1, [sp, #104]	; 0x68
 8011888:	4640      	mov	r0, r8
 801188a:	f004 fcc3 	bl	8016214 <_Bfree>
 801188e:	9906      	ldr	r1, [sp, #24]
 8011890:	4640      	mov	r0, r8
 8011892:	f004 fcbf 	bl	8016214 <_Bfree>
 8011896:	9904      	ldr	r1, [sp, #16]
 8011898:	4640      	mov	r0, r8
 801189a:	f004 fcbb 	bl	8016214 <_Bfree>
 801189e:	4649      	mov	r1, r9
 80118a0:	4640      	mov	r0, r8
 80118a2:	f004 fcb7 	bl	8016214 <_Bfree>
 80118a6:	e626      	b.n	80114f6 <_strtod_l+0x656>
 80118a8:	f1ba 0f00 	cmp.w	sl, #0
 80118ac:	d118      	bne.n	80118e0 <_strtod_l+0xa40>
 80118ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80118b2:	b9e3      	cbnz	r3, 80118ee <_strtod_l+0xa4e>
 80118b4:	2200      	movs	r2, #0
 80118b6:	4b42      	ldr	r3, [pc, #264]	; (80119c0 <_strtod_l+0xb20>)
 80118b8:	4630      	mov	r0, r6
 80118ba:	4639      	mov	r1, r7
 80118bc:	f7ef f91a 	bl	8000af4 <__aeabi_dcmplt>
 80118c0:	b9c8      	cbnz	r0, 80118f6 <_strtod_l+0xa56>
 80118c2:	2200      	movs	r2, #0
 80118c4:	4b41      	ldr	r3, [pc, #260]	; (80119cc <_strtod_l+0xb2c>)
 80118c6:	4630      	mov	r0, r6
 80118c8:	4639      	mov	r1, r7
 80118ca:	f7ee fea1 	bl	8000610 <__aeabi_dmul>
 80118ce:	4604      	mov	r4, r0
 80118d0:	460d      	mov	r5, r1
 80118d2:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80118d6:	9416      	str	r4, [sp, #88]	; 0x58
 80118d8:	9317      	str	r3, [sp, #92]	; 0x5c
 80118da:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 80118de:	e7a2      	b.n	8011826 <_strtod_l+0x986>
 80118e0:	f1ba 0f01 	cmp.w	sl, #1
 80118e4:	d103      	bne.n	80118ee <_strtod_l+0xa4e>
 80118e6:	f1bb 0f00 	cmp.w	fp, #0
 80118ea:	f43f ada0 	beq.w	801142e <_strtod_l+0x58e>
 80118ee:	2600      	movs	r6, #0
 80118f0:	4f37      	ldr	r7, [pc, #220]	; (80119d0 <_strtod_l+0xb30>)
 80118f2:	2400      	movs	r4, #0
 80118f4:	e796      	b.n	8011824 <_strtod_l+0x984>
 80118f6:	9c08      	ldr	r4, [sp, #32]
 80118f8:	4d34      	ldr	r5, [pc, #208]	; (80119cc <_strtod_l+0xb2c>)
 80118fa:	e7ea      	b.n	80118d2 <_strtod_l+0xa32>
 80118fc:	4b33      	ldr	r3, [pc, #204]	; (80119cc <_strtod_l+0xb2c>)
 80118fe:	2200      	movs	r2, #0
 8011900:	4630      	mov	r0, r6
 8011902:	4639      	mov	r1, r7
 8011904:	f7ee fe84 	bl	8000610 <__aeabi_dmul>
 8011908:	9b08      	ldr	r3, [sp, #32]
 801190a:	4604      	mov	r4, r0
 801190c:	460d      	mov	r5, r1
 801190e:	b933      	cbnz	r3, 801191e <_strtod_l+0xa7e>
 8011910:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011914:	9010      	str	r0, [sp, #64]	; 0x40
 8011916:	9311      	str	r3, [sp, #68]	; 0x44
 8011918:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 801191c:	e783      	b.n	8011826 <_strtod_l+0x986>
 801191e:	4602      	mov	r2, r0
 8011920:	460b      	mov	r3, r1
 8011922:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8011926:	e7f7      	b.n	8011918 <_strtod_l+0xa78>
 8011928:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 801192c:	9b05      	ldr	r3, [sp, #20]
 801192e:	2b00      	cmp	r3, #0
 8011930:	d1a9      	bne.n	8011886 <_strtod_l+0x9e6>
 8011932:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011936:	0d1b      	lsrs	r3, r3, #20
 8011938:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801193a:	051b      	lsls	r3, r3, #20
 801193c:	429a      	cmp	r2, r3
 801193e:	465e      	mov	r6, fp
 8011940:	d1a1      	bne.n	8011886 <_strtod_l+0x9e6>
 8011942:	4629      	mov	r1, r5
 8011944:	4620      	mov	r0, r4
 8011946:	f7ef f913 	bl	8000b70 <__aeabi_d2iz>
 801194a:	f7ee fdfb 	bl	8000544 <__aeabi_i2d>
 801194e:	460b      	mov	r3, r1
 8011950:	4602      	mov	r2, r0
 8011952:	4629      	mov	r1, r5
 8011954:	4620      	mov	r0, r4
 8011956:	f7ee fca7 	bl	80002a8 <__aeabi_dsub>
 801195a:	9b08      	ldr	r3, [sp, #32]
 801195c:	4604      	mov	r4, r0
 801195e:	460d      	mov	r5, r1
 8011960:	b933      	cbnz	r3, 8011970 <_strtod_l+0xad0>
 8011962:	f1ba 0f00 	cmp.w	sl, #0
 8011966:	d103      	bne.n	8011970 <_strtod_l+0xad0>
 8011968:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801196c:	2e00      	cmp	r6, #0
 801196e:	d06c      	beq.n	8011a4a <_strtod_l+0xbaa>
 8011970:	a30b      	add	r3, pc, #44	; (adr r3, 80119a0 <_strtod_l+0xb00>)
 8011972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011976:	4620      	mov	r0, r4
 8011978:	4629      	mov	r1, r5
 801197a:	f7ef f8bb 	bl	8000af4 <__aeabi_dcmplt>
 801197e:	2800      	cmp	r0, #0
 8011980:	f47f acec 	bne.w	801135c <_strtod_l+0x4bc>
 8011984:	a308      	add	r3, pc, #32	; (adr r3, 80119a8 <_strtod_l+0xb08>)
 8011986:	e9d3 2300 	ldrd	r2, r3, [r3]
 801198a:	4620      	mov	r0, r4
 801198c:	4629      	mov	r1, r5
 801198e:	f7ef f8cf 	bl	8000b30 <__aeabi_dcmpgt>
 8011992:	2800      	cmp	r0, #0
 8011994:	f43f af77 	beq.w	8011886 <_strtod_l+0x9e6>
 8011998:	e4e0      	b.n	801135c <_strtod_l+0x4bc>
 801199a:	bf00      	nop
 801199c:	f3af 8000 	nop.w
 80119a0:	94a03595 	.word	0x94a03595
 80119a4:	3fdfffff 	.word	0x3fdfffff
 80119a8:	35afe535 	.word	0x35afe535
 80119ac:	3fe00000 	.word	0x3fe00000
 80119b0:	000fffff 	.word	0x000fffff
 80119b4:	7ff00000 	.word	0x7ff00000
 80119b8:	7fefffff 	.word	0x7fefffff
 80119bc:	39500000 	.word	0x39500000
 80119c0:	3ff00000 	.word	0x3ff00000
 80119c4:	7fe00000 	.word	0x7fe00000
 80119c8:	7c9fffff 	.word	0x7c9fffff
 80119cc:	3fe00000 	.word	0x3fe00000
 80119d0:	bff00000 	.word	0xbff00000
 80119d4:	9b05      	ldr	r3, [sp, #20]
 80119d6:	b313      	cbz	r3, 8011a1e <_strtod_l+0xb7e>
 80119d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80119da:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80119de:	d81e      	bhi.n	8011a1e <_strtod_l+0xb7e>
 80119e0:	a325      	add	r3, pc, #148	; (adr r3, 8011a78 <_strtod_l+0xbd8>)
 80119e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119e6:	4620      	mov	r0, r4
 80119e8:	4629      	mov	r1, r5
 80119ea:	f7ef f88d 	bl	8000b08 <__aeabi_dcmple>
 80119ee:	b190      	cbz	r0, 8011a16 <_strtod_l+0xb76>
 80119f0:	4629      	mov	r1, r5
 80119f2:	4620      	mov	r0, r4
 80119f4:	f7ef f8e4 	bl	8000bc0 <__aeabi_d2uiz>
 80119f8:	2800      	cmp	r0, #0
 80119fa:	bf08      	it	eq
 80119fc:	2001      	moveq	r0, #1
 80119fe:	f7ee fd91 	bl	8000524 <__aeabi_ui2d>
 8011a02:	9b08      	ldr	r3, [sp, #32]
 8011a04:	4604      	mov	r4, r0
 8011a06:	460d      	mov	r5, r1
 8011a08:	b9d3      	cbnz	r3, 8011a40 <_strtod_l+0xba0>
 8011a0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011a0e:	9012      	str	r0, [sp, #72]	; 0x48
 8011a10:	9313      	str	r3, [sp, #76]	; 0x4c
 8011a12:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8011a16:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8011a18:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8011a1c:	1a9f      	subs	r7, r3, r2
 8011a1e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8011a22:	f004 fe83 	bl	801672c <__ulp>
 8011a26:	4602      	mov	r2, r0
 8011a28:	460b      	mov	r3, r1
 8011a2a:	4630      	mov	r0, r6
 8011a2c:	4639      	mov	r1, r7
 8011a2e:	f7ee fdef 	bl	8000610 <__aeabi_dmul>
 8011a32:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011a36:	f7ee fc39 	bl	80002ac <__adddf3>
 8011a3a:	4682      	mov	sl, r0
 8011a3c:	468b      	mov	fp, r1
 8011a3e:	e775      	b.n	801192c <_strtod_l+0xa8c>
 8011a40:	4602      	mov	r2, r0
 8011a42:	460b      	mov	r3, r1
 8011a44:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8011a48:	e7e3      	b.n	8011a12 <_strtod_l+0xb72>
 8011a4a:	a30d      	add	r3, pc, #52	; (adr r3, 8011a80 <_strtod_l+0xbe0>)
 8011a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011a50:	f7ef f850 	bl	8000af4 <__aeabi_dcmplt>
 8011a54:	e79d      	b.n	8011992 <_strtod_l+0xaf2>
 8011a56:	2300      	movs	r3, #0
 8011a58:	9309      	str	r3, [sp, #36]	; 0x24
 8011a5a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8011a5c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8011a5e:	6013      	str	r3, [r2, #0]
 8011a60:	f7ff ba62 	b.w	8010f28 <_strtod_l+0x88>
 8011a64:	2b65      	cmp	r3, #101	; 0x65
 8011a66:	f04f 0200 	mov.w	r2, #0
 8011a6a:	f43f abb2 	beq.w	80111d2 <_strtod_l+0x332>
 8011a6e:	4615      	mov	r5, r2
 8011a70:	2101      	movs	r1, #1
 8011a72:	f7ff bad1 	b.w	8011018 <_strtod_l+0x178>
 8011a76:	bf00      	nop
 8011a78:	ffc00000 	.word	0xffc00000
 8011a7c:	41dfffff 	.word	0x41dfffff
 8011a80:	94a03595 	.word	0x94a03595
 8011a84:	3fcfffff 	.word	0x3fcfffff

08011a88 <strtod>:
 8011a88:	4b06      	ldr	r3, [pc, #24]	; (8011aa4 <strtod+0x1c>)
 8011a8a:	4a07      	ldr	r2, [pc, #28]	; (8011aa8 <strtod+0x20>)
 8011a8c:	b410      	push	{r4}
 8011a8e:	681c      	ldr	r4, [r3, #0]
 8011a90:	6a23      	ldr	r3, [r4, #32]
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	bf08      	it	eq
 8011a96:	4613      	moveq	r3, r2
 8011a98:	460a      	mov	r2, r1
 8011a9a:	4601      	mov	r1, r0
 8011a9c:	4620      	mov	r0, r4
 8011a9e:	bc10      	pop	{r4}
 8011aa0:	f7ff b9fe 	b.w	8010ea0 <_strtod_l>
 8011aa4:	20000014 	.word	0x20000014
 8011aa8:	20000560 	.word	0x20000560

08011aac <strtok>:
 8011aac:	4b14      	ldr	r3, [pc, #80]	; (8011b00 <strtok+0x54>)
 8011aae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ab2:	681d      	ldr	r5, [r3, #0]
 8011ab4:	f8d5 40e8 	ldr.w	r4, [r5, #232]	; 0xe8
 8011ab8:	4606      	mov	r6, r0
 8011aba:	460f      	mov	r7, r1
 8011abc:	b9bc      	cbnz	r4, 8011aee <strtok+0x42>
 8011abe:	2050      	movs	r0, #80	; 0x50
 8011ac0:	f7fe fb9a 	bl	80101f8 <malloc>
 8011ac4:	f8c5 00e8 	str.w	r0, [r5, #232]	; 0xe8
 8011ac8:	6004      	str	r4, [r0, #0]
 8011aca:	6044      	str	r4, [r0, #4]
 8011acc:	6084      	str	r4, [r0, #8]
 8011ace:	60c4      	str	r4, [r0, #12]
 8011ad0:	6104      	str	r4, [r0, #16]
 8011ad2:	6144      	str	r4, [r0, #20]
 8011ad4:	6184      	str	r4, [r0, #24]
 8011ad6:	6284      	str	r4, [r0, #40]	; 0x28
 8011ad8:	62c4      	str	r4, [r0, #44]	; 0x2c
 8011ada:	6304      	str	r4, [r0, #48]	; 0x30
 8011adc:	6344      	str	r4, [r0, #52]	; 0x34
 8011ade:	6384      	str	r4, [r0, #56]	; 0x38
 8011ae0:	63c4      	str	r4, [r0, #60]	; 0x3c
 8011ae2:	6404      	str	r4, [r0, #64]	; 0x40
 8011ae4:	6444      	str	r4, [r0, #68]	; 0x44
 8011ae6:	6484      	str	r4, [r0, #72]	; 0x48
 8011ae8:	64c4      	str	r4, [r0, #76]	; 0x4c
 8011aea:	7704      	strb	r4, [r0, #28]
 8011aec:	6244      	str	r4, [r0, #36]	; 0x24
 8011aee:	f8d5 20e8 	ldr.w	r2, [r5, #232]	; 0xe8
 8011af2:	4639      	mov	r1, r7
 8011af4:	4630      	mov	r0, r6
 8011af6:	2301      	movs	r3, #1
 8011af8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011afc:	f000 b802 	b.w	8011b04 <__strtok_r>
 8011b00:	20000014 	.word	0x20000014

08011b04 <__strtok_r>:
 8011b04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011b06:	b918      	cbnz	r0, 8011b10 <__strtok_r+0xc>
 8011b08:	6810      	ldr	r0, [r2, #0]
 8011b0a:	b908      	cbnz	r0, 8011b10 <__strtok_r+0xc>
 8011b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b0e:	4620      	mov	r0, r4
 8011b10:	4604      	mov	r4, r0
 8011b12:	460f      	mov	r7, r1
 8011b14:	f814 5b01 	ldrb.w	r5, [r4], #1
 8011b18:	f817 6b01 	ldrb.w	r6, [r7], #1
 8011b1c:	b91e      	cbnz	r6, 8011b26 <__strtok_r+0x22>
 8011b1e:	b965      	cbnz	r5, 8011b3a <__strtok_r+0x36>
 8011b20:	6015      	str	r5, [r2, #0]
 8011b22:	4628      	mov	r0, r5
 8011b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b26:	42b5      	cmp	r5, r6
 8011b28:	d1f6      	bne.n	8011b18 <__strtok_r+0x14>
 8011b2a:	2b00      	cmp	r3, #0
 8011b2c:	d1ef      	bne.n	8011b0e <__strtok_r+0xa>
 8011b2e:	6014      	str	r4, [r2, #0]
 8011b30:	7003      	strb	r3, [r0, #0]
 8011b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011b34:	461c      	mov	r4, r3
 8011b36:	e00c      	b.n	8011b52 <__strtok_r+0x4e>
 8011b38:	b915      	cbnz	r5, 8011b40 <__strtok_r+0x3c>
 8011b3a:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011b3e:	460e      	mov	r6, r1
 8011b40:	f816 5b01 	ldrb.w	r5, [r6], #1
 8011b44:	42ab      	cmp	r3, r5
 8011b46:	d1f7      	bne.n	8011b38 <__strtok_r+0x34>
 8011b48:	2b00      	cmp	r3, #0
 8011b4a:	d0f3      	beq.n	8011b34 <__strtok_r+0x30>
 8011b4c:	2300      	movs	r3, #0
 8011b4e:	f804 3c01 	strb.w	r3, [r4, #-1]
 8011b52:	6014      	str	r4, [r2, #0]
 8011b54:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011b56 <_strtol_l.isra.0>:
 8011b56:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b5a:	4680      	mov	r8, r0
 8011b5c:	4689      	mov	r9, r1
 8011b5e:	4692      	mov	sl, r2
 8011b60:	461f      	mov	r7, r3
 8011b62:	468b      	mov	fp, r1
 8011b64:	465d      	mov	r5, fp
 8011b66:	980a      	ldr	r0, [sp, #40]	; 0x28
 8011b68:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011b6c:	f004 fa5e 	bl	801602c <__locale_ctype_ptr_l>
 8011b70:	4420      	add	r0, r4
 8011b72:	7846      	ldrb	r6, [r0, #1]
 8011b74:	f016 0608 	ands.w	r6, r6, #8
 8011b78:	d10b      	bne.n	8011b92 <_strtol_l.isra.0+0x3c>
 8011b7a:	2c2d      	cmp	r4, #45	; 0x2d
 8011b7c:	d10b      	bne.n	8011b96 <_strtol_l.isra.0+0x40>
 8011b7e:	782c      	ldrb	r4, [r5, #0]
 8011b80:	2601      	movs	r6, #1
 8011b82:	f10b 0502 	add.w	r5, fp, #2
 8011b86:	b167      	cbz	r7, 8011ba2 <_strtol_l.isra.0+0x4c>
 8011b88:	2f10      	cmp	r7, #16
 8011b8a:	d114      	bne.n	8011bb6 <_strtol_l.isra.0+0x60>
 8011b8c:	2c30      	cmp	r4, #48	; 0x30
 8011b8e:	d00a      	beq.n	8011ba6 <_strtol_l.isra.0+0x50>
 8011b90:	e011      	b.n	8011bb6 <_strtol_l.isra.0+0x60>
 8011b92:	46ab      	mov	fp, r5
 8011b94:	e7e6      	b.n	8011b64 <_strtol_l.isra.0+0xe>
 8011b96:	2c2b      	cmp	r4, #43	; 0x2b
 8011b98:	bf04      	itt	eq
 8011b9a:	782c      	ldrbeq	r4, [r5, #0]
 8011b9c:	f10b 0502 	addeq.w	r5, fp, #2
 8011ba0:	e7f1      	b.n	8011b86 <_strtol_l.isra.0+0x30>
 8011ba2:	2c30      	cmp	r4, #48	; 0x30
 8011ba4:	d127      	bne.n	8011bf6 <_strtol_l.isra.0+0xa0>
 8011ba6:	782b      	ldrb	r3, [r5, #0]
 8011ba8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011bac:	2b58      	cmp	r3, #88	; 0x58
 8011bae:	d14b      	bne.n	8011c48 <_strtol_l.isra.0+0xf2>
 8011bb0:	786c      	ldrb	r4, [r5, #1]
 8011bb2:	2710      	movs	r7, #16
 8011bb4:	3502      	adds	r5, #2
 8011bb6:	2e00      	cmp	r6, #0
 8011bb8:	bf0c      	ite	eq
 8011bba:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8011bbe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8011bc2:	2200      	movs	r2, #0
 8011bc4:	fbb1 fef7 	udiv	lr, r1, r7
 8011bc8:	4610      	mov	r0, r2
 8011bca:	fb07 1c1e 	mls	ip, r7, lr, r1
 8011bce:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8011bd2:	2b09      	cmp	r3, #9
 8011bd4:	d811      	bhi.n	8011bfa <_strtol_l.isra.0+0xa4>
 8011bd6:	461c      	mov	r4, r3
 8011bd8:	42a7      	cmp	r7, r4
 8011bda:	dd1d      	ble.n	8011c18 <_strtol_l.isra.0+0xc2>
 8011bdc:	1c53      	adds	r3, r2, #1
 8011bde:	d007      	beq.n	8011bf0 <_strtol_l.isra.0+0x9a>
 8011be0:	4586      	cmp	lr, r0
 8011be2:	d316      	bcc.n	8011c12 <_strtol_l.isra.0+0xbc>
 8011be4:	d101      	bne.n	8011bea <_strtol_l.isra.0+0x94>
 8011be6:	45a4      	cmp	ip, r4
 8011be8:	db13      	blt.n	8011c12 <_strtol_l.isra.0+0xbc>
 8011bea:	fb00 4007 	mla	r0, r0, r7, r4
 8011bee:	2201      	movs	r2, #1
 8011bf0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011bf4:	e7eb      	b.n	8011bce <_strtol_l.isra.0+0x78>
 8011bf6:	270a      	movs	r7, #10
 8011bf8:	e7dd      	b.n	8011bb6 <_strtol_l.isra.0+0x60>
 8011bfa:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8011bfe:	2b19      	cmp	r3, #25
 8011c00:	d801      	bhi.n	8011c06 <_strtol_l.isra.0+0xb0>
 8011c02:	3c37      	subs	r4, #55	; 0x37
 8011c04:	e7e8      	b.n	8011bd8 <_strtol_l.isra.0+0x82>
 8011c06:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8011c0a:	2b19      	cmp	r3, #25
 8011c0c:	d804      	bhi.n	8011c18 <_strtol_l.isra.0+0xc2>
 8011c0e:	3c57      	subs	r4, #87	; 0x57
 8011c10:	e7e2      	b.n	8011bd8 <_strtol_l.isra.0+0x82>
 8011c12:	f04f 32ff 	mov.w	r2, #4294967295
 8011c16:	e7eb      	b.n	8011bf0 <_strtol_l.isra.0+0x9a>
 8011c18:	1c53      	adds	r3, r2, #1
 8011c1a:	d108      	bne.n	8011c2e <_strtol_l.isra.0+0xd8>
 8011c1c:	2322      	movs	r3, #34	; 0x22
 8011c1e:	f8c8 3000 	str.w	r3, [r8]
 8011c22:	4608      	mov	r0, r1
 8011c24:	f1ba 0f00 	cmp.w	sl, #0
 8011c28:	d107      	bne.n	8011c3a <_strtol_l.isra.0+0xe4>
 8011c2a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c2e:	b106      	cbz	r6, 8011c32 <_strtol_l.isra.0+0xdc>
 8011c30:	4240      	negs	r0, r0
 8011c32:	f1ba 0f00 	cmp.w	sl, #0
 8011c36:	d00c      	beq.n	8011c52 <_strtol_l.isra.0+0xfc>
 8011c38:	b122      	cbz	r2, 8011c44 <_strtol_l.isra.0+0xee>
 8011c3a:	3d01      	subs	r5, #1
 8011c3c:	f8ca 5000 	str.w	r5, [sl]
 8011c40:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c44:	464d      	mov	r5, r9
 8011c46:	e7f9      	b.n	8011c3c <_strtol_l.isra.0+0xe6>
 8011c48:	2430      	movs	r4, #48	; 0x30
 8011c4a:	2f00      	cmp	r7, #0
 8011c4c:	d1b3      	bne.n	8011bb6 <_strtol_l.isra.0+0x60>
 8011c4e:	2708      	movs	r7, #8
 8011c50:	e7b1      	b.n	8011bb6 <_strtol_l.isra.0+0x60>
 8011c52:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08011c58 <_strtol_r>:
 8011c58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011c5a:	4c06      	ldr	r4, [pc, #24]	; (8011c74 <_strtol_r+0x1c>)
 8011c5c:	4d06      	ldr	r5, [pc, #24]	; (8011c78 <_strtol_r+0x20>)
 8011c5e:	6824      	ldr	r4, [r4, #0]
 8011c60:	6a24      	ldr	r4, [r4, #32]
 8011c62:	2c00      	cmp	r4, #0
 8011c64:	bf08      	it	eq
 8011c66:	462c      	moveq	r4, r5
 8011c68:	9400      	str	r4, [sp, #0]
 8011c6a:	f7ff ff74 	bl	8011b56 <_strtol_l.isra.0>
 8011c6e:	b003      	add	sp, #12
 8011c70:	bd30      	pop	{r4, r5, pc}
 8011c72:	bf00      	nop
 8011c74:	20000014 	.word	0x20000014
 8011c78:	20000560 	.word	0x20000560

08011c7c <strtol>:
 8011c7c:	4b08      	ldr	r3, [pc, #32]	; (8011ca0 <strtol+0x24>)
 8011c7e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011c80:	681c      	ldr	r4, [r3, #0]
 8011c82:	4d08      	ldr	r5, [pc, #32]	; (8011ca4 <strtol+0x28>)
 8011c84:	6a23      	ldr	r3, [r4, #32]
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	bf08      	it	eq
 8011c8a:	462b      	moveq	r3, r5
 8011c8c:	9300      	str	r3, [sp, #0]
 8011c8e:	4613      	mov	r3, r2
 8011c90:	460a      	mov	r2, r1
 8011c92:	4601      	mov	r1, r0
 8011c94:	4620      	mov	r0, r4
 8011c96:	f7ff ff5e 	bl	8011b56 <_strtol_l.isra.0>
 8011c9a:	b003      	add	sp, #12
 8011c9c:	bd30      	pop	{r4, r5, pc}
 8011c9e:	bf00      	nop
 8011ca0:	20000014 	.word	0x20000014
 8011ca4:	20000560 	.word	0x20000560

08011ca8 <_svfprintf_r>:
 8011ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cac:	b0bf      	sub	sp, #252	; 0xfc
 8011cae:	4689      	mov	r9, r1
 8011cb0:	4615      	mov	r5, r2
 8011cb2:	461f      	mov	r7, r3
 8011cb4:	4682      	mov	sl, r0
 8011cb6:	f004 f9cd 	bl	8016054 <_localeconv_r>
 8011cba:	6803      	ldr	r3, [r0, #0]
 8011cbc:	9311      	str	r3, [sp, #68]	; 0x44
 8011cbe:	4618      	mov	r0, r3
 8011cc0:	f7ee fa90 	bl	80001e4 <strlen>
 8011cc4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8011cc8:	900a      	str	r0, [sp, #40]	; 0x28
 8011cca:	061b      	lsls	r3, r3, #24
 8011ccc:	d518      	bpl.n	8011d00 <_svfprintf_r+0x58>
 8011cce:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011cd2:	b9ab      	cbnz	r3, 8011d00 <_svfprintf_r+0x58>
 8011cd4:	2140      	movs	r1, #64	; 0x40
 8011cd6:	4650      	mov	r0, sl
 8011cd8:	f7fe fa9e 	bl	8010218 <_malloc_r>
 8011cdc:	f8c9 0000 	str.w	r0, [r9]
 8011ce0:	f8c9 0010 	str.w	r0, [r9, #16]
 8011ce4:	b948      	cbnz	r0, 8011cfa <_svfprintf_r+0x52>
 8011ce6:	230c      	movs	r3, #12
 8011ce8:	f8ca 3000 	str.w	r3, [sl]
 8011cec:	f04f 33ff 	mov.w	r3, #4294967295
 8011cf0:	930b      	str	r3, [sp, #44]	; 0x2c
 8011cf2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8011cf4:	b03f      	add	sp, #252	; 0xfc
 8011cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cfa:	2340      	movs	r3, #64	; 0x40
 8011cfc:	f8c9 3014 	str.w	r3, [r9, #20]
 8011d00:	2300      	movs	r3, #0
 8011d02:	ac2e      	add	r4, sp, #184	; 0xb8
 8011d04:	9421      	str	r4, [sp, #132]	; 0x84
 8011d06:	9323      	str	r3, [sp, #140]	; 0x8c
 8011d08:	9322      	str	r3, [sp, #136]	; 0x88
 8011d0a:	9509      	str	r5, [sp, #36]	; 0x24
 8011d0c:	9307      	str	r3, [sp, #28]
 8011d0e:	930d      	str	r3, [sp, #52]	; 0x34
 8011d10:	930e      	str	r3, [sp, #56]	; 0x38
 8011d12:	9315      	str	r3, [sp, #84]	; 0x54
 8011d14:	9314      	str	r3, [sp, #80]	; 0x50
 8011d16:	930b      	str	r3, [sp, #44]	; 0x2c
 8011d18:	9312      	str	r3, [sp, #72]	; 0x48
 8011d1a:	9313      	str	r3, [sp, #76]	; 0x4c
 8011d1c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8011d1e:	462b      	mov	r3, r5
 8011d20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011d24:	b112      	cbz	r2, 8011d2c <_svfprintf_r+0x84>
 8011d26:	2a25      	cmp	r2, #37	; 0x25
 8011d28:	f040 8083 	bne.w	8011e32 <_svfprintf_r+0x18a>
 8011d2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d2e:	1aee      	subs	r6, r5, r3
 8011d30:	d00d      	beq.n	8011d4e <_svfprintf_r+0xa6>
 8011d32:	e884 0048 	stmia.w	r4, {r3, r6}
 8011d36:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8011d38:	4433      	add	r3, r6
 8011d3a:	9323      	str	r3, [sp, #140]	; 0x8c
 8011d3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011d3e:	3301      	adds	r3, #1
 8011d40:	2b07      	cmp	r3, #7
 8011d42:	9322      	str	r3, [sp, #136]	; 0x88
 8011d44:	dc77      	bgt.n	8011e36 <_svfprintf_r+0x18e>
 8011d46:	3408      	adds	r4, #8
 8011d48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011d4a:	4433      	add	r3, r6
 8011d4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8011d4e:	782b      	ldrb	r3, [r5, #0]
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	f000 8725 	beq.w	8012ba0 <_svfprintf_r+0xef8>
 8011d56:	2300      	movs	r3, #0
 8011d58:	1c69      	adds	r1, r5, #1
 8011d5a:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8011d5e:	461a      	mov	r2, r3
 8011d60:	f04f 3bff 	mov.w	fp, #4294967295
 8011d64:	930c      	str	r3, [sp, #48]	; 0x30
 8011d66:	461d      	mov	r5, r3
 8011d68:	200a      	movs	r0, #10
 8011d6a:	1c4e      	adds	r6, r1, #1
 8011d6c:	7809      	ldrb	r1, [r1, #0]
 8011d6e:	9609      	str	r6, [sp, #36]	; 0x24
 8011d70:	9106      	str	r1, [sp, #24]
 8011d72:	9906      	ldr	r1, [sp, #24]
 8011d74:	3920      	subs	r1, #32
 8011d76:	2958      	cmp	r1, #88	; 0x58
 8011d78:	f200 8414 	bhi.w	80125a4 <_svfprintf_r+0x8fc>
 8011d7c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8011d80:	041200a6 	.word	0x041200a6
 8011d84:	00ab0412 	.word	0x00ab0412
 8011d88:	04120412 	.word	0x04120412
 8011d8c:	04120412 	.word	0x04120412
 8011d90:	04120412 	.word	0x04120412
 8011d94:	006500ae 	.word	0x006500ae
 8011d98:	00b70412 	.word	0x00b70412
 8011d9c:	041200ba 	.word	0x041200ba
 8011da0:	00da00d7 	.word	0x00da00d7
 8011da4:	00da00da 	.word	0x00da00da
 8011da8:	00da00da 	.word	0x00da00da
 8011dac:	00da00da 	.word	0x00da00da
 8011db0:	00da00da 	.word	0x00da00da
 8011db4:	04120412 	.word	0x04120412
 8011db8:	04120412 	.word	0x04120412
 8011dbc:	04120412 	.word	0x04120412
 8011dc0:	04120412 	.word	0x04120412
 8011dc4:	04120412 	.word	0x04120412
 8011dc8:	0124010e 	.word	0x0124010e
 8011dcc:	01240412 	.word	0x01240412
 8011dd0:	04120412 	.word	0x04120412
 8011dd4:	04120412 	.word	0x04120412
 8011dd8:	041200ed 	.word	0x041200ed
 8011ddc:	033c0412 	.word	0x033c0412
 8011de0:	04120412 	.word	0x04120412
 8011de4:	04120412 	.word	0x04120412
 8011de8:	03a40412 	.word	0x03a40412
 8011dec:	04120412 	.word	0x04120412
 8011df0:	04120086 	.word	0x04120086
 8011df4:	04120412 	.word	0x04120412
 8011df8:	04120412 	.word	0x04120412
 8011dfc:	04120412 	.word	0x04120412
 8011e00:	04120412 	.word	0x04120412
 8011e04:	01000412 	.word	0x01000412
 8011e08:	0124006b 	.word	0x0124006b
 8011e0c:	01240124 	.word	0x01240124
 8011e10:	006b00f0 	.word	0x006b00f0
 8011e14:	04120412 	.word	0x04120412
 8011e18:	041200f3 	.word	0x041200f3
 8011e1c:	033e031e 	.word	0x033e031e
 8011e20:	00fa0372 	.word	0x00fa0372
 8011e24:	03830412 	.word	0x03830412
 8011e28:	03a60412 	.word	0x03a60412
 8011e2c:	04120412 	.word	0x04120412
 8011e30:	03be      	.short	0x03be
 8011e32:	461d      	mov	r5, r3
 8011e34:	e773      	b.n	8011d1e <_svfprintf_r+0x76>
 8011e36:	aa21      	add	r2, sp, #132	; 0x84
 8011e38:	4649      	mov	r1, r9
 8011e3a:	4650      	mov	r0, sl
 8011e3c:	f005 f84c 	bl	8016ed8 <__ssprint_r>
 8011e40:	2800      	cmp	r0, #0
 8011e42:	f040 868e 	bne.w	8012b62 <_svfprintf_r+0xeba>
 8011e46:	ac2e      	add	r4, sp, #184	; 0xb8
 8011e48:	e77e      	b.n	8011d48 <_svfprintf_r+0xa0>
 8011e4a:	2301      	movs	r3, #1
 8011e4c:	222b      	movs	r2, #43	; 0x2b
 8011e4e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011e50:	e78b      	b.n	8011d6a <_svfprintf_r+0xc2>
 8011e52:	460f      	mov	r7, r1
 8011e54:	e7fb      	b.n	8011e4e <_svfprintf_r+0x1a6>
 8011e56:	b10b      	cbz	r3, 8011e5c <_svfprintf_r+0x1b4>
 8011e58:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8011e5c:	06ae      	lsls	r6, r5, #26
 8011e5e:	f140 80a3 	bpl.w	8011fa8 <_svfprintf_r+0x300>
 8011e62:	3707      	adds	r7, #7
 8011e64:	f027 0707 	bic.w	r7, r7, #7
 8011e68:	f107 0308 	add.w	r3, r7, #8
 8011e6c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8011e70:	9308      	str	r3, [sp, #32]
 8011e72:	2e00      	cmp	r6, #0
 8011e74:	f177 0300 	sbcs.w	r3, r7, #0
 8011e78:	da06      	bge.n	8011e88 <_svfprintf_r+0x1e0>
 8011e7a:	4276      	negs	r6, r6
 8011e7c:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8011e80:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8011e84:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8011e88:	2301      	movs	r3, #1
 8011e8a:	e2c6      	b.n	801241a <_svfprintf_r+0x772>
 8011e8c:	b10b      	cbz	r3, 8011e92 <_svfprintf_r+0x1ea>
 8011e8e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8011e92:	4ba1      	ldr	r3, [pc, #644]	; (8012118 <_svfprintf_r+0x470>)
 8011e94:	9315      	str	r3, [sp, #84]	; 0x54
 8011e96:	06ab      	lsls	r3, r5, #26
 8011e98:	f140 8335 	bpl.w	8012506 <_svfprintf_r+0x85e>
 8011e9c:	3707      	adds	r7, #7
 8011e9e:	f027 0707 	bic.w	r7, r7, #7
 8011ea2:	f107 0308 	add.w	r3, r7, #8
 8011ea6:	e9d7 6700 	ldrd	r6, r7, [r7]
 8011eaa:	9308      	str	r3, [sp, #32]
 8011eac:	07e8      	lsls	r0, r5, #31
 8011eae:	d50b      	bpl.n	8011ec8 <_svfprintf_r+0x220>
 8011eb0:	ea56 0307 	orrs.w	r3, r6, r7
 8011eb4:	d008      	beq.n	8011ec8 <_svfprintf_r+0x220>
 8011eb6:	2330      	movs	r3, #48	; 0x30
 8011eb8:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8011ebc:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8011ec0:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 8011ec4:	f045 0502 	orr.w	r5, r5, #2
 8011ec8:	2302      	movs	r3, #2
 8011eca:	e2a3      	b.n	8012414 <_svfprintf_r+0x76c>
 8011ecc:	2a00      	cmp	r2, #0
 8011ece:	d1be      	bne.n	8011e4e <_svfprintf_r+0x1a6>
 8011ed0:	2301      	movs	r3, #1
 8011ed2:	2220      	movs	r2, #32
 8011ed4:	e7bb      	b.n	8011e4e <_svfprintf_r+0x1a6>
 8011ed6:	f045 0501 	orr.w	r5, r5, #1
 8011eda:	e7b8      	b.n	8011e4e <_svfprintf_r+0x1a6>
 8011edc:	683e      	ldr	r6, [r7, #0]
 8011ede:	960c      	str	r6, [sp, #48]	; 0x30
 8011ee0:	2e00      	cmp	r6, #0
 8011ee2:	f107 0104 	add.w	r1, r7, #4
 8011ee6:	dab4      	bge.n	8011e52 <_svfprintf_r+0x1aa>
 8011ee8:	4276      	negs	r6, r6
 8011eea:	960c      	str	r6, [sp, #48]	; 0x30
 8011eec:	460f      	mov	r7, r1
 8011eee:	f045 0504 	orr.w	r5, r5, #4
 8011ef2:	e7ac      	b.n	8011e4e <_svfprintf_r+0x1a6>
 8011ef4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011ef6:	1c4e      	adds	r6, r1, #1
 8011ef8:	7809      	ldrb	r1, [r1, #0]
 8011efa:	9106      	str	r1, [sp, #24]
 8011efc:	292a      	cmp	r1, #42	; 0x2a
 8011efe:	d010      	beq.n	8011f22 <_svfprintf_r+0x27a>
 8011f00:	f04f 0b00 	mov.w	fp, #0
 8011f04:	9609      	str	r6, [sp, #36]	; 0x24
 8011f06:	9906      	ldr	r1, [sp, #24]
 8011f08:	3930      	subs	r1, #48	; 0x30
 8011f0a:	2909      	cmp	r1, #9
 8011f0c:	f63f af31 	bhi.w	8011d72 <_svfprintf_r+0xca>
 8011f10:	fb00 1b0b 	mla	fp, r0, fp, r1
 8011f14:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011f16:	460e      	mov	r6, r1
 8011f18:	f816 1b01 	ldrb.w	r1, [r6], #1
 8011f1c:	9106      	str	r1, [sp, #24]
 8011f1e:	9609      	str	r6, [sp, #36]	; 0x24
 8011f20:	e7f1      	b.n	8011f06 <_svfprintf_r+0x25e>
 8011f22:	6839      	ldr	r1, [r7, #0]
 8011f24:	9609      	str	r6, [sp, #36]	; 0x24
 8011f26:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8011f2a:	3704      	adds	r7, #4
 8011f2c:	e78f      	b.n	8011e4e <_svfprintf_r+0x1a6>
 8011f2e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8011f32:	e78c      	b.n	8011e4e <_svfprintf_r+0x1a6>
 8011f34:	2100      	movs	r1, #0
 8011f36:	910c      	str	r1, [sp, #48]	; 0x30
 8011f38:	9906      	ldr	r1, [sp, #24]
 8011f3a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8011f3c:	3930      	subs	r1, #48	; 0x30
 8011f3e:	fb00 1106 	mla	r1, r0, r6, r1
 8011f42:	910c      	str	r1, [sp, #48]	; 0x30
 8011f44:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011f46:	460e      	mov	r6, r1
 8011f48:	f816 1b01 	ldrb.w	r1, [r6], #1
 8011f4c:	9106      	str	r1, [sp, #24]
 8011f4e:	9906      	ldr	r1, [sp, #24]
 8011f50:	9609      	str	r6, [sp, #36]	; 0x24
 8011f52:	3930      	subs	r1, #48	; 0x30
 8011f54:	2909      	cmp	r1, #9
 8011f56:	d9ef      	bls.n	8011f38 <_svfprintf_r+0x290>
 8011f58:	e70b      	b.n	8011d72 <_svfprintf_r+0xca>
 8011f5a:	f045 0508 	orr.w	r5, r5, #8
 8011f5e:	e776      	b.n	8011e4e <_svfprintf_r+0x1a6>
 8011f60:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8011f64:	e773      	b.n	8011e4e <_svfprintf_r+0x1a6>
 8011f66:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011f68:	7809      	ldrb	r1, [r1, #0]
 8011f6a:	296c      	cmp	r1, #108	; 0x6c
 8011f6c:	d105      	bne.n	8011f7a <_svfprintf_r+0x2d2>
 8011f6e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011f70:	3101      	adds	r1, #1
 8011f72:	9109      	str	r1, [sp, #36]	; 0x24
 8011f74:	f045 0520 	orr.w	r5, r5, #32
 8011f78:	e769      	b.n	8011e4e <_svfprintf_r+0x1a6>
 8011f7a:	f045 0510 	orr.w	r5, r5, #16
 8011f7e:	e766      	b.n	8011e4e <_svfprintf_r+0x1a6>
 8011f80:	1d3b      	adds	r3, r7, #4
 8011f82:	9308      	str	r3, [sp, #32]
 8011f84:	2600      	movs	r6, #0
 8011f86:	683b      	ldr	r3, [r7, #0]
 8011f88:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8011f8c:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8011f90:	f04f 0b01 	mov.w	fp, #1
 8011f94:	4637      	mov	r7, r6
 8011f96:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8011f9a:	e11a      	b.n	80121d2 <_svfprintf_r+0x52a>
 8011f9c:	b10b      	cbz	r3, 8011fa2 <_svfprintf_r+0x2fa>
 8011f9e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8011fa2:	f045 0510 	orr.w	r5, r5, #16
 8011fa6:	e759      	b.n	8011e5c <_svfprintf_r+0x1b4>
 8011fa8:	f015 0f10 	tst.w	r5, #16
 8011fac:	f107 0304 	add.w	r3, r7, #4
 8011fb0:	d003      	beq.n	8011fba <_svfprintf_r+0x312>
 8011fb2:	683e      	ldr	r6, [r7, #0]
 8011fb4:	9308      	str	r3, [sp, #32]
 8011fb6:	17f7      	asrs	r7, r6, #31
 8011fb8:	e75b      	b.n	8011e72 <_svfprintf_r+0x1ca>
 8011fba:	683e      	ldr	r6, [r7, #0]
 8011fbc:	9308      	str	r3, [sp, #32]
 8011fbe:	f015 0f40 	tst.w	r5, #64	; 0x40
 8011fc2:	bf18      	it	ne
 8011fc4:	b236      	sxthne	r6, r6
 8011fc6:	e7f6      	b.n	8011fb6 <_svfprintf_r+0x30e>
 8011fc8:	b10b      	cbz	r3, 8011fce <_svfprintf_r+0x326>
 8011fca:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8011fce:	3707      	adds	r7, #7
 8011fd0:	f027 0707 	bic.w	r7, r7, #7
 8011fd4:	f107 0308 	add.w	r3, r7, #8
 8011fd8:	9308      	str	r3, [sp, #32]
 8011fda:	683b      	ldr	r3, [r7, #0]
 8011fdc:	930d      	str	r3, [sp, #52]	; 0x34
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	930e      	str	r3, [sp, #56]	; 0x38
 8011fe2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011fe4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8011fe6:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8011fea:	f04f 32ff 	mov.w	r2, #4294967295
 8011fee:	4b4b      	ldr	r3, [pc, #300]	; (801211c <_svfprintf_r+0x474>)
 8011ff0:	4638      	mov	r0, r7
 8011ff2:	4631      	mov	r1, r6
 8011ff4:	f7ee fda6 	bl	8000b44 <__aeabi_dcmpun>
 8011ff8:	2800      	cmp	r0, #0
 8011ffa:	f040 85da 	bne.w	8012bb2 <_svfprintf_r+0xf0a>
 8011ffe:	f04f 32ff 	mov.w	r2, #4294967295
 8012002:	4b46      	ldr	r3, [pc, #280]	; (801211c <_svfprintf_r+0x474>)
 8012004:	4638      	mov	r0, r7
 8012006:	4631      	mov	r1, r6
 8012008:	f7ee fd7e 	bl	8000b08 <__aeabi_dcmple>
 801200c:	2800      	cmp	r0, #0
 801200e:	f040 85d0 	bne.w	8012bb2 <_svfprintf_r+0xf0a>
 8012012:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012014:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012016:	980d      	ldr	r0, [sp, #52]	; 0x34
 8012018:	990e      	ldr	r1, [sp, #56]	; 0x38
 801201a:	f7ee fd6b 	bl	8000af4 <__aeabi_dcmplt>
 801201e:	b110      	cbz	r0, 8012026 <_svfprintf_r+0x37e>
 8012020:	232d      	movs	r3, #45	; 0x2d
 8012022:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8012026:	4b3e      	ldr	r3, [pc, #248]	; (8012120 <_svfprintf_r+0x478>)
 8012028:	4a3e      	ldr	r2, [pc, #248]	; (8012124 <_svfprintf_r+0x47c>)
 801202a:	9906      	ldr	r1, [sp, #24]
 801202c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8012030:	2947      	cmp	r1, #71	; 0x47
 8012032:	bfcc      	ite	gt
 8012034:	4690      	movgt	r8, r2
 8012036:	4698      	movle	r8, r3
 8012038:	f04f 0b03 	mov.w	fp, #3
 801203c:	2600      	movs	r6, #0
 801203e:	4637      	mov	r7, r6
 8012040:	e0c7      	b.n	80121d2 <_svfprintf_r+0x52a>
 8012042:	f1bb 3fff 	cmp.w	fp, #4294967295
 8012046:	d026      	beq.n	8012096 <_svfprintf_r+0x3ee>
 8012048:	9b06      	ldr	r3, [sp, #24]
 801204a:	f023 0320 	bic.w	r3, r3, #32
 801204e:	2b47      	cmp	r3, #71	; 0x47
 8012050:	d104      	bne.n	801205c <_svfprintf_r+0x3b4>
 8012052:	f1bb 0f00 	cmp.w	fp, #0
 8012056:	bf08      	it	eq
 8012058:	f04f 0b01 	moveq.w	fp, #1
 801205c:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8012060:	9317      	str	r3, [sp, #92]	; 0x5c
 8012062:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012064:	1e1f      	subs	r7, r3, #0
 8012066:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012068:	930f      	str	r3, [sp, #60]	; 0x3c
 801206a:	bfbd      	ittte	lt
 801206c:	463b      	movlt	r3, r7
 801206e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8012072:	9310      	strlt	r3, [sp, #64]	; 0x40
 8012074:	2300      	movge	r3, #0
 8012076:	bfb8      	it	lt
 8012078:	232d      	movlt	r3, #45	; 0x2d
 801207a:	9316      	str	r3, [sp, #88]	; 0x58
 801207c:	9b06      	ldr	r3, [sp, #24]
 801207e:	bfa8      	it	ge
 8012080:	9710      	strge	r7, [sp, #64]	; 0x40
 8012082:	f023 0720 	bic.w	r7, r3, #32
 8012086:	2f46      	cmp	r7, #70	; 0x46
 8012088:	d008      	beq.n	801209c <_svfprintf_r+0x3f4>
 801208a:	2f45      	cmp	r7, #69	; 0x45
 801208c:	d142      	bne.n	8012114 <_svfprintf_r+0x46c>
 801208e:	f10b 0601 	add.w	r6, fp, #1
 8012092:	2302      	movs	r3, #2
 8012094:	e004      	b.n	80120a0 <_svfprintf_r+0x3f8>
 8012096:	f04f 0b06 	mov.w	fp, #6
 801209a:	e7df      	b.n	801205c <_svfprintf_r+0x3b4>
 801209c:	465e      	mov	r6, fp
 801209e:	2303      	movs	r3, #3
 80120a0:	aa1f      	add	r2, sp, #124	; 0x7c
 80120a2:	9204      	str	r2, [sp, #16]
 80120a4:	aa1c      	add	r2, sp, #112	; 0x70
 80120a6:	9203      	str	r2, [sp, #12]
 80120a8:	aa1b      	add	r2, sp, #108	; 0x6c
 80120aa:	9202      	str	r2, [sp, #8]
 80120ac:	e88d 0048 	stmia.w	sp, {r3, r6}
 80120b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80120b2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80120b4:	4650      	mov	r0, sl
 80120b6:	f002 f99f 	bl	80143f8 <_dtoa_r>
 80120ba:	2f47      	cmp	r7, #71	; 0x47
 80120bc:	4680      	mov	r8, r0
 80120be:	d102      	bne.n	80120c6 <_svfprintf_r+0x41e>
 80120c0:	07e8      	lsls	r0, r5, #31
 80120c2:	f140 8583 	bpl.w	8012bcc <_svfprintf_r+0xf24>
 80120c6:	eb08 0306 	add.w	r3, r8, r6
 80120ca:	2f46      	cmp	r7, #70	; 0x46
 80120cc:	9307      	str	r3, [sp, #28]
 80120ce:	d111      	bne.n	80120f4 <_svfprintf_r+0x44c>
 80120d0:	f898 3000 	ldrb.w	r3, [r8]
 80120d4:	2b30      	cmp	r3, #48	; 0x30
 80120d6:	d109      	bne.n	80120ec <_svfprintf_r+0x444>
 80120d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80120da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80120dc:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80120de:	9910      	ldr	r1, [sp, #64]	; 0x40
 80120e0:	f7ee fcfe 	bl	8000ae0 <__aeabi_dcmpeq>
 80120e4:	b910      	cbnz	r0, 80120ec <_svfprintf_r+0x444>
 80120e6:	f1c6 0601 	rsb	r6, r6, #1
 80120ea:	961b      	str	r6, [sp, #108]	; 0x6c
 80120ec:	9a07      	ldr	r2, [sp, #28]
 80120ee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80120f0:	441a      	add	r2, r3
 80120f2:	9207      	str	r2, [sp, #28]
 80120f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80120f6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80120f8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80120fa:	9910      	ldr	r1, [sp, #64]	; 0x40
 80120fc:	f7ee fcf0 	bl	8000ae0 <__aeabi_dcmpeq>
 8012100:	b990      	cbnz	r0, 8012128 <_svfprintf_r+0x480>
 8012102:	2230      	movs	r2, #48	; 0x30
 8012104:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8012106:	9907      	ldr	r1, [sp, #28]
 8012108:	4299      	cmp	r1, r3
 801210a:	d90f      	bls.n	801212c <_svfprintf_r+0x484>
 801210c:	1c59      	adds	r1, r3, #1
 801210e:	911f      	str	r1, [sp, #124]	; 0x7c
 8012110:	701a      	strb	r2, [r3, #0]
 8012112:	e7f7      	b.n	8012104 <_svfprintf_r+0x45c>
 8012114:	465e      	mov	r6, fp
 8012116:	e7bc      	b.n	8012092 <_svfprintf_r+0x3ea>
 8012118:	08019998 	.word	0x08019998
 801211c:	7fefffff 	.word	0x7fefffff
 8012120:	08019988 	.word	0x08019988
 8012124:	0801998c 	.word	0x0801998c
 8012128:	9b07      	ldr	r3, [sp, #28]
 801212a:	931f      	str	r3, [sp, #124]	; 0x7c
 801212c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801212e:	2f47      	cmp	r7, #71	; 0x47
 8012130:	eba3 0308 	sub.w	r3, r3, r8
 8012134:	9307      	str	r3, [sp, #28]
 8012136:	f040 80fe 	bne.w	8012336 <_svfprintf_r+0x68e>
 801213a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801213c:	1cd9      	adds	r1, r3, #3
 801213e:	db02      	blt.n	8012146 <_svfprintf_r+0x49e>
 8012140:	459b      	cmp	fp, r3
 8012142:	f280 8124 	bge.w	801238e <_svfprintf_r+0x6e6>
 8012146:	9b06      	ldr	r3, [sp, #24]
 8012148:	3b02      	subs	r3, #2
 801214a:	9306      	str	r3, [sp, #24]
 801214c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801214e:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8012152:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8012156:	1e53      	subs	r3, r2, #1
 8012158:	2b00      	cmp	r3, #0
 801215a:	931b      	str	r3, [sp, #108]	; 0x6c
 801215c:	bfb6      	itet	lt
 801215e:	f1c2 0301 	rsblt	r3, r2, #1
 8012162:	222b      	movge	r2, #43	; 0x2b
 8012164:	222d      	movlt	r2, #45	; 0x2d
 8012166:	2b09      	cmp	r3, #9
 8012168:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 801216c:	f340 80ff 	ble.w	801236e <_svfprintf_r+0x6c6>
 8012170:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8012174:	260a      	movs	r6, #10
 8012176:	fb93 f0f6 	sdiv	r0, r3, r6
 801217a:	fb06 3310 	mls	r3, r6, r0, r3
 801217e:	3330      	adds	r3, #48	; 0x30
 8012180:	2809      	cmp	r0, #9
 8012182:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012186:	f102 31ff 	add.w	r1, r2, #4294967295
 801218a:	4603      	mov	r3, r0
 801218c:	f300 80e8 	bgt.w	8012360 <_svfprintf_r+0x6b8>
 8012190:	3330      	adds	r3, #48	; 0x30
 8012192:	f801 3c01 	strb.w	r3, [r1, #-1]
 8012196:	3a02      	subs	r2, #2
 8012198:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 801219c:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 80121a0:	4282      	cmp	r2, r0
 80121a2:	4619      	mov	r1, r3
 80121a4:	f0c0 80de 	bcc.w	8012364 <_svfprintf_r+0x6bc>
 80121a8:	9a07      	ldr	r2, [sp, #28]
 80121aa:	ab1d      	add	r3, sp, #116	; 0x74
 80121ac:	1acb      	subs	r3, r1, r3
 80121ae:	2a01      	cmp	r2, #1
 80121b0:	9314      	str	r3, [sp, #80]	; 0x50
 80121b2:	eb03 0b02 	add.w	fp, r3, r2
 80121b6:	dc02      	bgt.n	80121be <_svfprintf_r+0x516>
 80121b8:	f015 0701 	ands.w	r7, r5, #1
 80121bc:	d002      	beq.n	80121c4 <_svfprintf_r+0x51c>
 80121be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80121c0:	2700      	movs	r7, #0
 80121c2:	449b      	add	fp, r3
 80121c4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80121c6:	b113      	cbz	r3, 80121ce <_svfprintf_r+0x526>
 80121c8:	232d      	movs	r3, #45	; 0x2d
 80121ca:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80121ce:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 80121d0:	2600      	movs	r6, #0
 80121d2:	455e      	cmp	r6, fp
 80121d4:	4633      	mov	r3, r6
 80121d6:	bfb8      	it	lt
 80121d8:	465b      	movlt	r3, fp
 80121da:	930f      	str	r3, [sp, #60]	; 0x3c
 80121dc:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 80121e0:	b113      	cbz	r3, 80121e8 <_svfprintf_r+0x540>
 80121e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80121e4:	3301      	adds	r3, #1
 80121e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80121e8:	f015 0302 	ands.w	r3, r5, #2
 80121ec:	9316      	str	r3, [sp, #88]	; 0x58
 80121ee:	bf1e      	ittt	ne
 80121f0:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 80121f2:	3302      	addne	r3, #2
 80121f4:	930f      	strne	r3, [sp, #60]	; 0x3c
 80121f6:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 80121fa:	9317      	str	r3, [sp, #92]	; 0x5c
 80121fc:	d118      	bne.n	8012230 <_svfprintf_r+0x588>
 80121fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012200:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012202:	1a9b      	subs	r3, r3, r2
 8012204:	2b00      	cmp	r3, #0
 8012206:	9310      	str	r3, [sp, #64]	; 0x40
 8012208:	dd12      	ble.n	8012230 <_svfprintf_r+0x588>
 801220a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801220c:	2b10      	cmp	r3, #16
 801220e:	4bab      	ldr	r3, [pc, #684]	; (80124bc <_svfprintf_r+0x814>)
 8012210:	6023      	str	r3, [r4, #0]
 8012212:	f300 81d9 	bgt.w	80125c8 <_svfprintf_r+0x920>
 8012216:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012218:	6063      	str	r3, [r4, #4]
 801221a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801221c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801221e:	4413      	add	r3, r2
 8012220:	9323      	str	r3, [sp, #140]	; 0x8c
 8012222:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012224:	3301      	adds	r3, #1
 8012226:	2b07      	cmp	r3, #7
 8012228:	9322      	str	r3, [sp, #136]	; 0x88
 801222a:	f300 81e6 	bgt.w	80125fa <_svfprintf_r+0x952>
 801222e:	3408      	adds	r4, #8
 8012230:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8012234:	b173      	cbz	r3, 8012254 <_svfprintf_r+0x5ac>
 8012236:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 801223a:	6023      	str	r3, [r4, #0]
 801223c:	2301      	movs	r3, #1
 801223e:	6063      	str	r3, [r4, #4]
 8012240:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012242:	3301      	adds	r3, #1
 8012244:	9323      	str	r3, [sp, #140]	; 0x8c
 8012246:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012248:	3301      	adds	r3, #1
 801224a:	2b07      	cmp	r3, #7
 801224c:	9322      	str	r3, [sp, #136]	; 0x88
 801224e:	f300 81de 	bgt.w	801260e <_svfprintf_r+0x966>
 8012252:	3408      	adds	r4, #8
 8012254:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012256:	b16b      	cbz	r3, 8012274 <_svfprintf_r+0x5cc>
 8012258:	ab1a      	add	r3, sp, #104	; 0x68
 801225a:	6023      	str	r3, [r4, #0]
 801225c:	2302      	movs	r3, #2
 801225e:	6063      	str	r3, [r4, #4]
 8012260:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012262:	3302      	adds	r3, #2
 8012264:	9323      	str	r3, [sp, #140]	; 0x8c
 8012266:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012268:	3301      	adds	r3, #1
 801226a:	2b07      	cmp	r3, #7
 801226c:	9322      	str	r3, [sp, #136]	; 0x88
 801226e:	f300 81d8 	bgt.w	8012622 <_svfprintf_r+0x97a>
 8012272:	3408      	adds	r4, #8
 8012274:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012276:	2b80      	cmp	r3, #128	; 0x80
 8012278:	d118      	bne.n	80122ac <_svfprintf_r+0x604>
 801227a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801227c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801227e:	1a9b      	subs	r3, r3, r2
 8012280:	2b00      	cmp	r3, #0
 8012282:	9310      	str	r3, [sp, #64]	; 0x40
 8012284:	dd12      	ble.n	80122ac <_svfprintf_r+0x604>
 8012286:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012288:	2b10      	cmp	r3, #16
 801228a:	4b8d      	ldr	r3, [pc, #564]	; (80124c0 <_svfprintf_r+0x818>)
 801228c:	6023      	str	r3, [r4, #0]
 801228e:	f300 81d2 	bgt.w	8012636 <_svfprintf_r+0x98e>
 8012292:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012294:	6063      	str	r3, [r4, #4]
 8012296:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012298:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801229a:	4413      	add	r3, r2
 801229c:	9323      	str	r3, [sp, #140]	; 0x8c
 801229e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80122a0:	3301      	adds	r3, #1
 80122a2:	2b07      	cmp	r3, #7
 80122a4:	9322      	str	r3, [sp, #136]	; 0x88
 80122a6:	f300 81df 	bgt.w	8012668 <_svfprintf_r+0x9c0>
 80122aa:	3408      	adds	r4, #8
 80122ac:	eba6 060b 	sub.w	r6, r6, fp
 80122b0:	2e00      	cmp	r6, #0
 80122b2:	dd0f      	ble.n	80122d4 <_svfprintf_r+0x62c>
 80122b4:	4b82      	ldr	r3, [pc, #520]	; (80124c0 <_svfprintf_r+0x818>)
 80122b6:	6023      	str	r3, [r4, #0]
 80122b8:	2e10      	cmp	r6, #16
 80122ba:	f300 81df 	bgt.w	801267c <_svfprintf_r+0x9d4>
 80122be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80122c0:	9823      	ldr	r0, [sp, #140]	; 0x8c
 80122c2:	6066      	str	r6, [r4, #4]
 80122c4:	3301      	adds	r3, #1
 80122c6:	4406      	add	r6, r0
 80122c8:	2b07      	cmp	r3, #7
 80122ca:	9623      	str	r6, [sp, #140]	; 0x8c
 80122cc:	9322      	str	r3, [sp, #136]	; 0x88
 80122ce:	f300 81ec 	bgt.w	80126aa <_svfprintf_r+0xa02>
 80122d2:	3408      	adds	r4, #8
 80122d4:	05eb      	lsls	r3, r5, #23
 80122d6:	f100 81f2 	bmi.w	80126be <_svfprintf_r+0xa16>
 80122da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80122dc:	e884 0900 	stmia.w	r4, {r8, fp}
 80122e0:	445b      	add	r3, fp
 80122e2:	9323      	str	r3, [sp, #140]	; 0x8c
 80122e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80122e6:	3301      	adds	r3, #1
 80122e8:	2b07      	cmp	r3, #7
 80122ea:	9322      	str	r3, [sp, #136]	; 0x88
 80122ec:	f340 8419 	ble.w	8012b22 <_svfprintf_r+0xe7a>
 80122f0:	aa21      	add	r2, sp, #132	; 0x84
 80122f2:	4649      	mov	r1, r9
 80122f4:	4650      	mov	r0, sl
 80122f6:	f004 fdef 	bl	8016ed8 <__ssprint_r>
 80122fa:	2800      	cmp	r0, #0
 80122fc:	f040 8431 	bne.w	8012b62 <_svfprintf_r+0xeba>
 8012300:	ac2e      	add	r4, sp, #184	; 0xb8
 8012302:	076b      	lsls	r3, r5, #29
 8012304:	f100 8410 	bmi.w	8012b28 <_svfprintf_r+0xe80>
 8012308:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801230a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801230c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801230e:	428a      	cmp	r2, r1
 8012310:	bfac      	ite	ge
 8012312:	189b      	addge	r3, r3, r2
 8012314:	185b      	addlt	r3, r3, r1
 8012316:	930b      	str	r3, [sp, #44]	; 0x2c
 8012318:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801231a:	b13b      	cbz	r3, 801232c <_svfprintf_r+0x684>
 801231c:	aa21      	add	r2, sp, #132	; 0x84
 801231e:	4649      	mov	r1, r9
 8012320:	4650      	mov	r0, sl
 8012322:	f004 fdd9 	bl	8016ed8 <__ssprint_r>
 8012326:	2800      	cmp	r0, #0
 8012328:	f040 841b 	bne.w	8012b62 <_svfprintf_r+0xeba>
 801232c:	2300      	movs	r3, #0
 801232e:	9322      	str	r3, [sp, #136]	; 0x88
 8012330:	9f08      	ldr	r7, [sp, #32]
 8012332:	ac2e      	add	r4, sp, #184	; 0xb8
 8012334:	e4f2      	b.n	8011d1c <_svfprintf_r+0x74>
 8012336:	9b06      	ldr	r3, [sp, #24]
 8012338:	2b65      	cmp	r3, #101	; 0x65
 801233a:	f77f af07 	ble.w	801214c <_svfprintf_r+0x4a4>
 801233e:	9b06      	ldr	r3, [sp, #24]
 8012340:	2b66      	cmp	r3, #102	; 0x66
 8012342:	d124      	bne.n	801238e <_svfprintf_r+0x6e6>
 8012344:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012346:	2b00      	cmp	r3, #0
 8012348:	dd19      	ble.n	801237e <_svfprintf_r+0x6d6>
 801234a:	f1bb 0f00 	cmp.w	fp, #0
 801234e:	d101      	bne.n	8012354 <_svfprintf_r+0x6ac>
 8012350:	07ea      	lsls	r2, r5, #31
 8012352:	d502      	bpl.n	801235a <_svfprintf_r+0x6b2>
 8012354:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012356:	4413      	add	r3, r2
 8012358:	445b      	add	r3, fp
 801235a:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 801235c:	469b      	mov	fp, r3
 801235e:	e731      	b.n	80121c4 <_svfprintf_r+0x51c>
 8012360:	460a      	mov	r2, r1
 8012362:	e708      	b.n	8012176 <_svfprintf_r+0x4ce>
 8012364:	f812 1b01 	ldrb.w	r1, [r2], #1
 8012368:	f803 1b01 	strb.w	r1, [r3], #1
 801236c:	e718      	b.n	80121a0 <_svfprintf_r+0x4f8>
 801236e:	2230      	movs	r2, #48	; 0x30
 8012370:	4413      	add	r3, r2
 8012372:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8012376:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 801237a:	a91e      	add	r1, sp, #120	; 0x78
 801237c:	e714      	b.n	80121a8 <_svfprintf_r+0x500>
 801237e:	f1bb 0f00 	cmp.w	fp, #0
 8012382:	d101      	bne.n	8012388 <_svfprintf_r+0x6e0>
 8012384:	07eb      	lsls	r3, r5, #31
 8012386:	d515      	bpl.n	80123b4 <_svfprintf_r+0x70c>
 8012388:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801238a:	3301      	adds	r3, #1
 801238c:	e7e4      	b.n	8012358 <_svfprintf_r+0x6b0>
 801238e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8012390:	9b07      	ldr	r3, [sp, #28]
 8012392:	429a      	cmp	r2, r3
 8012394:	db06      	blt.n	80123a4 <_svfprintf_r+0x6fc>
 8012396:	07ef      	lsls	r7, r5, #31
 8012398:	d50e      	bpl.n	80123b8 <_svfprintf_r+0x710>
 801239a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801239c:	4413      	add	r3, r2
 801239e:	2267      	movs	r2, #103	; 0x67
 80123a0:	9206      	str	r2, [sp, #24]
 80123a2:	e7da      	b.n	801235a <_svfprintf_r+0x6b2>
 80123a4:	9b07      	ldr	r3, [sp, #28]
 80123a6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80123a8:	2a00      	cmp	r2, #0
 80123aa:	440b      	add	r3, r1
 80123ac:	dcf7      	bgt.n	801239e <_svfprintf_r+0x6f6>
 80123ae:	f1c2 0201 	rsb	r2, r2, #1
 80123b2:	e7f3      	b.n	801239c <_svfprintf_r+0x6f4>
 80123b4:	2301      	movs	r3, #1
 80123b6:	e7d0      	b.n	801235a <_svfprintf_r+0x6b2>
 80123b8:	4613      	mov	r3, r2
 80123ba:	e7f0      	b.n	801239e <_svfprintf_r+0x6f6>
 80123bc:	b10b      	cbz	r3, 80123c2 <_svfprintf_r+0x71a>
 80123be:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80123c2:	f015 0f20 	tst.w	r5, #32
 80123c6:	f107 0304 	add.w	r3, r7, #4
 80123ca:	d008      	beq.n	80123de <_svfprintf_r+0x736>
 80123cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80123ce:	683a      	ldr	r2, [r7, #0]
 80123d0:	17ce      	asrs	r6, r1, #31
 80123d2:	4608      	mov	r0, r1
 80123d4:	4631      	mov	r1, r6
 80123d6:	e9c2 0100 	strd	r0, r1, [r2]
 80123da:	461f      	mov	r7, r3
 80123dc:	e49e      	b.n	8011d1c <_svfprintf_r+0x74>
 80123de:	06ee      	lsls	r6, r5, #27
 80123e0:	d503      	bpl.n	80123ea <_svfprintf_r+0x742>
 80123e2:	683a      	ldr	r2, [r7, #0]
 80123e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80123e6:	6011      	str	r1, [r2, #0]
 80123e8:	e7f7      	b.n	80123da <_svfprintf_r+0x732>
 80123ea:	0668      	lsls	r0, r5, #25
 80123ec:	d5f9      	bpl.n	80123e2 <_svfprintf_r+0x73a>
 80123ee:	683a      	ldr	r2, [r7, #0]
 80123f0:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 80123f4:	8011      	strh	r1, [r2, #0]
 80123f6:	e7f0      	b.n	80123da <_svfprintf_r+0x732>
 80123f8:	f045 0510 	orr.w	r5, r5, #16
 80123fc:	f015 0320 	ands.w	r3, r5, #32
 8012400:	d022      	beq.n	8012448 <_svfprintf_r+0x7a0>
 8012402:	3707      	adds	r7, #7
 8012404:	f027 0707 	bic.w	r7, r7, #7
 8012408:	f107 0308 	add.w	r3, r7, #8
 801240c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8012410:	9308      	str	r3, [sp, #32]
 8012412:	2300      	movs	r3, #0
 8012414:	2200      	movs	r2, #0
 8012416:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801241a:	f1bb 3fff 	cmp.w	fp, #4294967295
 801241e:	f000 83db 	beq.w	8012bd8 <_svfprintf_r+0xf30>
 8012422:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8012426:	920f      	str	r2, [sp, #60]	; 0x3c
 8012428:	ea56 0207 	orrs.w	r2, r6, r7
 801242c:	f040 83d9 	bne.w	8012be2 <_svfprintf_r+0xf3a>
 8012430:	f1bb 0f00 	cmp.w	fp, #0
 8012434:	f000 80aa 	beq.w	801258c <_svfprintf_r+0x8e4>
 8012438:	2b01      	cmp	r3, #1
 801243a:	d076      	beq.n	801252a <_svfprintf_r+0x882>
 801243c:	2b02      	cmp	r3, #2
 801243e:	f000 8091 	beq.w	8012564 <_svfprintf_r+0x8bc>
 8012442:	2600      	movs	r6, #0
 8012444:	2700      	movs	r7, #0
 8012446:	e3d2      	b.n	8012bee <_svfprintf_r+0xf46>
 8012448:	1d3a      	adds	r2, r7, #4
 801244a:	f015 0110 	ands.w	r1, r5, #16
 801244e:	9208      	str	r2, [sp, #32]
 8012450:	d002      	beq.n	8012458 <_svfprintf_r+0x7b0>
 8012452:	683e      	ldr	r6, [r7, #0]
 8012454:	2700      	movs	r7, #0
 8012456:	e7dd      	b.n	8012414 <_svfprintf_r+0x76c>
 8012458:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 801245c:	d0f9      	beq.n	8012452 <_svfprintf_r+0x7aa>
 801245e:	883e      	ldrh	r6, [r7, #0]
 8012460:	2700      	movs	r7, #0
 8012462:	e7d6      	b.n	8012412 <_svfprintf_r+0x76a>
 8012464:	1d3b      	adds	r3, r7, #4
 8012466:	9308      	str	r3, [sp, #32]
 8012468:	2330      	movs	r3, #48	; 0x30
 801246a:	2278      	movs	r2, #120	; 0x78
 801246c:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8012470:	4b14      	ldr	r3, [pc, #80]	; (80124c4 <_svfprintf_r+0x81c>)
 8012472:	683e      	ldr	r6, [r7, #0]
 8012474:	9315      	str	r3, [sp, #84]	; 0x54
 8012476:	2700      	movs	r7, #0
 8012478:	f045 0502 	orr.w	r5, r5, #2
 801247c:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8012480:	2302      	movs	r3, #2
 8012482:	9206      	str	r2, [sp, #24]
 8012484:	e7c6      	b.n	8012414 <_svfprintf_r+0x76c>
 8012486:	1d3b      	adds	r3, r7, #4
 8012488:	2600      	movs	r6, #0
 801248a:	f1bb 3fff 	cmp.w	fp, #4294967295
 801248e:	9308      	str	r3, [sp, #32]
 8012490:	f8d7 8000 	ldr.w	r8, [r7]
 8012494:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8012498:	d00a      	beq.n	80124b0 <_svfprintf_r+0x808>
 801249a:	465a      	mov	r2, fp
 801249c:	4631      	mov	r1, r6
 801249e:	4640      	mov	r0, r8
 80124a0:	f7ed feae 	bl	8000200 <memchr>
 80124a4:	2800      	cmp	r0, #0
 80124a6:	f000 808d 	beq.w	80125c4 <_svfprintf_r+0x91c>
 80124aa:	eba0 0b08 	sub.w	fp, r0, r8
 80124ae:	e5c6      	b.n	801203e <_svfprintf_r+0x396>
 80124b0:	4640      	mov	r0, r8
 80124b2:	f7ed fe97 	bl	80001e4 <strlen>
 80124b6:	4683      	mov	fp, r0
 80124b8:	e5c1      	b.n	801203e <_svfprintf_r+0x396>
 80124ba:	bf00      	nop
 80124bc:	080199bc 	.word	0x080199bc
 80124c0:	080199cc 	.word	0x080199cc
 80124c4:	080199a9 	.word	0x080199a9
 80124c8:	f045 0510 	orr.w	r5, r5, #16
 80124cc:	06a9      	lsls	r1, r5, #26
 80124ce:	d509      	bpl.n	80124e4 <_svfprintf_r+0x83c>
 80124d0:	3707      	adds	r7, #7
 80124d2:	f027 0707 	bic.w	r7, r7, #7
 80124d6:	f107 0308 	add.w	r3, r7, #8
 80124da:	e9d7 6700 	ldrd	r6, r7, [r7]
 80124de:	9308      	str	r3, [sp, #32]
 80124e0:	2301      	movs	r3, #1
 80124e2:	e797      	b.n	8012414 <_svfprintf_r+0x76c>
 80124e4:	1d3b      	adds	r3, r7, #4
 80124e6:	f015 0f10 	tst.w	r5, #16
 80124ea:	9308      	str	r3, [sp, #32]
 80124ec:	d001      	beq.n	80124f2 <_svfprintf_r+0x84a>
 80124ee:	683e      	ldr	r6, [r7, #0]
 80124f0:	e002      	b.n	80124f8 <_svfprintf_r+0x850>
 80124f2:	066a      	lsls	r2, r5, #25
 80124f4:	d5fb      	bpl.n	80124ee <_svfprintf_r+0x846>
 80124f6:	883e      	ldrh	r6, [r7, #0]
 80124f8:	2700      	movs	r7, #0
 80124fa:	e7f1      	b.n	80124e0 <_svfprintf_r+0x838>
 80124fc:	b10b      	cbz	r3, 8012502 <_svfprintf_r+0x85a>
 80124fe:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8012502:	4ba3      	ldr	r3, [pc, #652]	; (8012790 <_svfprintf_r+0xae8>)
 8012504:	e4c6      	b.n	8011e94 <_svfprintf_r+0x1ec>
 8012506:	1d3b      	adds	r3, r7, #4
 8012508:	f015 0f10 	tst.w	r5, #16
 801250c:	9308      	str	r3, [sp, #32]
 801250e:	d001      	beq.n	8012514 <_svfprintf_r+0x86c>
 8012510:	683e      	ldr	r6, [r7, #0]
 8012512:	e002      	b.n	801251a <_svfprintf_r+0x872>
 8012514:	066e      	lsls	r6, r5, #25
 8012516:	d5fb      	bpl.n	8012510 <_svfprintf_r+0x868>
 8012518:	883e      	ldrh	r6, [r7, #0]
 801251a:	2700      	movs	r7, #0
 801251c:	e4c6      	b.n	8011eac <_svfprintf_r+0x204>
 801251e:	4643      	mov	r3, r8
 8012520:	e366      	b.n	8012bf0 <_svfprintf_r+0xf48>
 8012522:	2f00      	cmp	r7, #0
 8012524:	bf08      	it	eq
 8012526:	2e0a      	cmpeq	r6, #10
 8012528:	d205      	bcs.n	8012536 <_svfprintf_r+0x88e>
 801252a:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 801252e:	3630      	adds	r6, #48	; 0x30
 8012530:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8012534:	e377      	b.n	8012c26 <_svfprintf_r+0xf7e>
 8012536:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 801253a:	4630      	mov	r0, r6
 801253c:	4639      	mov	r1, r7
 801253e:	220a      	movs	r2, #10
 8012540:	2300      	movs	r3, #0
 8012542:	f7ee fe81 	bl	8001248 <__aeabi_uldivmod>
 8012546:	3230      	adds	r2, #48	; 0x30
 8012548:	f808 2d01 	strb.w	r2, [r8, #-1]!
 801254c:	2300      	movs	r3, #0
 801254e:	4630      	mov	r0, r6
 8012550:	4639      	mov	r1, r7
 8012552:	220a      	movs	r2, #10
 8012554:	f7ee fe78 	bl	8001248 <__aeabi_uldivmod>
 8012558:	4606      	mov	r6, r0
 801255a:	460f      	mov	r7, r1
 801255c:	ea56 0307 	orrs.w	r3, r6, r7
 8012560:	d1eb      	bne.n	801253a <_svfprintf_r+0x892>
 8012562:	e360      	b.n	8012c26 <_svfprintf_r+0xf7e>
 8012564:	2600      	movs	r6, #0
 8012566:	2700      	movs	r7, #0
 8012568:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 801256c:	f006 030f 	and.w	r3, r6, #15
 8012570:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012572:	5cd3      	ldrb	r3, [r2, r3]
 8012574:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8012578:	0933      	lsrs	r3, r6, #4
 801257a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 801257e:	093a      	lsrs	r2, r7, #4
 8012580:	461e      	mov	r6, r3
 8012582:	4617      	mov	r7, r2
 8012584:	ea56 0307 	orrs.w	r3, r6, r7
 8012588:	d1f0      	bne.n	801256c <_svfprintf_r+0x8c4>
 801258a:	e34c      	b.n	8012c26 <_svfprintf_r+0xf7e>
 801258c:	b93b      	cbnz	r3, 801259e <_svfprintf_r+0x8f6>
 801258e:	07ea      	lsls	r2, r5, #31
 8012590:	d505      	bpl.n	801259e <_svfprintf_r+0x8f6>
 8012592:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8012596:	2330      	movs	r3, #48	; 0x30
 8012598:	f808 3d41 	strb.w	r3, [r8, #-65]!
 801259c:	e343      	b.n	8012c26 <_svfprintf_r+0xf7e>
 801259e:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80125a2:	e340      	b.n	8012c26 <_svfprintf_r+0xf7e>
 80125a4:	b10b      	cbz	r3, 80125aa <_svfprintf_r+0x902>
 80125a6:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80125aa:	9b06      	ldr	r3, [sp, #24]
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	f000 82f7 	beq.w	8012ba0 <_svfprintf_r+0xef8>
 80125b2:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80125b6:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80125ba:	2600      	movs	r6, #0
 80125bc:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80125c0:	9708      	str	r7, [sp, #32]
 80125c2:	e4e5      	b.n	8011f90 <_svfprintf_r+0x2e8>
 80125c4:	4606      	mov	r6, r0
 80125c6:	e53a      	b.n	801203e <_svfprintf_r+0x396>
 80125c8:	2310      	movs	r3, #16
 80125ca:	6063      	str	r3, [r4, #4]
 80125cc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80125ce:	3310      	adds	r3, #16
 80125d0:	9323      	str	r3, [sp, #140]	; 0x8c
 80125d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80125d4:	3301      	adds	r3, #1
 80125d6:	2b07      	cmp	r3, #7
 80125d8:	9322      	str	r3, [sp, #136]	; 0x88
 80125da:	dc04      	bgt.n	80125e6 <_svfprintf_r+0x93e>
 80125dc:	3408      	adds	r4, #8
 80125de:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80125e0:	3b10      	subs	r3, #16
 80125e2:	9310      	str	r3, [sp, #64]	; 0x40
 80125e4:	e611      	b.n	801220a <_svfprintf_r+0x562>
 80125e6:	aa21      	add	r2, sp, #132	; 0x84
 80125e8:	4649      	mov	r1, r9
 80125ea:	4650      	mov	r0, sl
 80125ec:	f004 fc74 	bl	8016ed8 <__ssprint_r>
 80125f0:	2800      	cmp	r0, #0
 80125f2:	f040 82b6 	bne.w	8012b62 <_svfprintf_r+0xeba>
 80125f6:	ac2e      	add	r4, sp, #184	; 0xb8
 80125f8:	e7f1      	b.n	80125de <_svfprintf_r+0x936>
 80125fa:	aa21      	add	r2, sp, #132	; 0x84
 80125fc:	4649      	mov	r1, r9
 80125fe:	4650      	mov	r0, sl
 8012600:	f004 fc6a 	bl	8016ed8 <__ssprint_r>
 8012604:	2800      	cmp	r0, #0
 8012606:	f040 82ac 	bne.w	8012b62 <_svfprintf_r+0xeba>
 801260a:	ac2e      	add	r4, sp, #184	; 0xb8
 801260c:	e610      	b.n	8012230 <_svfprintf_r+0x588>
 801260e:	aa21      	add	r2, sp, #132	; 0x84
 8012610:	4649      	mov	r1, r9
 8012612:	4650      	mov	r0, sl
 8012614:	f004 fc60 	bl	8016ed8 <__ssprint_r>
 8012618:	2800      	cmp	r0, #0
 801261a:	f040 82a2 	bne.w	8012b62 <_svfprintf_r+0xeba>
 801261e:	ac2e      	add	r4, sp, #184	; 0xb8
 8012620:	e618      	b.n	8012254 <_svfprintf_r+0x5ac>
 8012622:	aa21      	add	r2, sp, #132	; 0x84
 8012624:	4649      	mov	r1, r9
 8012626:	4650      	mov	r0, sl
 8012628:	f004 fc56 	bl	8016ed8 <__ssprint_r>
 801262c:	2800      	cmp	r0, #0
 801262e:	f040 8298 	bne.w	8012b62 <_svfprintf_r+0xeba>
 8012632:	ac2e      	add	r4, sp, #184	; 0xb8
 8012634:	e61e      	b.n	8012274 <_svfprintf_r+0x5cc>
 8012636:	2310      	movs	r3, #16
 8012638:	6063      	str	r3, [r4, #4]
 801263a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801263c:	3310      	adds	r3, #16
 801263e:	9323      	str	r3, [sp, #140]	; 0x8c
 8012640:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012642:	3301      	adds	r3, #1
 8012644:	2b07      	cmp	r3, #7
 8012646:	9322      	str	r3, [sp, #136]	; 0x88
 8012648:	dc04      	bgt.n	8012654 <_svfprintf_r+0x9ac>
 801264a:	3408      	adds	r4, #8
 801264c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801264e:	3b10      	subs	r3, #16
 8012650:	9310      	str	r3, [sp, #64]	; 0x40
 8012652:	e618      	b.n	8012286 <_svfprintf_r+0x5de>
 8012654:	aa21      	add	r2, sp, #132	; 0x84
 8012656:	4649      	mov	r1, r9
 8012658:	4650      	mov	r0, sl
 801265a:	f004 fc3d 	bl	8016ed8 <__ssprint_r>
 801265e:	2800      	cmp	r0, #0
 8012660:	f040 827f 	bne.w	8012b62 <_svfprintf_r+0xeba>
 8012664:	ac2e      	add	r4, sp, #184	; 0xb8
 8012666:	e7f1      	b.n	801264c <_svfprintf_r+0x9a4>
 8012668:	aa21      	add	r2, sp, #132	; 0x84
 801266a:	4649      	mov	r1, r9
 801266c:	4650      	mov	r0, sl
 801266e:	f004 fc33 	bl	8016ed8 <__ssprint_r>
 8012672:	2800      	cmp	r0, #0
 8012674:	f040 8275 	bne.w	8012b62 <_svfprintf_r+0xeba>
 8012678:	ac2e      	add	r4, sp, #184	; 0xb8
 801267a:	e617      	b.n	80122ac <_svfprintf_r+0x604>
 801267c:	2310      	movs	r3, #16
 801267e:	6063      	str	r3, [r4, #4]
 8012680:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012682:	3310      	adds	r3, #16
 8012684:	9323      	str	r3, [sp, #140]	; 0x8c
 8012686:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012688:	3301      	adds	r3, #1
 801268a:	2b07      	cmp	r3, #7
 801268c:	9322      	str	r3, [sp, #136]	; 0x88
 801268e:	dc02      	bgt.n	8012696 <_svfprintf_r+0x9ee>
 8012690:	3408      	adds	r4, #8
 8012692:	3e10      	subs	r6, #16
 8012694:	e60e      	b.n	80122b4 <_svfprintf_r+0x60c>
 8012696:	aa21      	add	r2, sp, #132	; 0x84
 8012698:	4649      	mov	r1, r9
 801269a:	4650      	mov	r0, sl
 801269c:	f004 fc1c 	bl	8016ed8 <__ssprint_r>
 80126a0:	2800      	cmp	r0, #0
 80126a2:	f040 825e 	bne.w	8012b62 <_svfprintf_r+0xeba>
 80126a6:	ac2e      	add	r4, sp, #184	; 0xb8
 80126a8:	e7f3      	b.n	8012692 <_svfprintf_r+0x9ea>
 80126aa:	aa21      	add	r2, sp, #132	; 0x84
 80126ac:	4649      	mov	r1, r9
 80126ae:	4650      	mov	r0, sl
 80126b0:	f004 fc12 	bl	8016ed8 <__ssprint_r>
 80126b4:	2800      	cmp	r0, #0
 80126b6:	f040 8254 	bne.w	8012b62 <_svfprintf_r+0xeba>
 80126ba:	ac2e      	add	r4, sp, #184	; 0xb8
 80126bc:	e60a      	b.n	80122d4 <_svfprintf_r+0x62c>
 80126be:	9b06      	ldr	r3, [sp, #24]
 80126c0:	2b65      	cmp	r3, #101	; 0x65
 80126c2:	f340 81a9 	ble.w	8012a18 <_svfprintf_r+0xd70>
 80126c6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80126c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80126ca:	980d      	ldr	r0, [sp, #52]	; 0x34
 80126cc:	990e      	ldr	r1, [sp, #56]	; 0x38
 80126ce:	f7ee fa07 	bl	8000ae0 <__aeabi_dcmpeq>
 80126d2:	2800      	cmp	r0, #0
 80126d4:	d062      	beq.n	801279c <_svfprintf_r+0xaf4>
 80126d6:	4b2f      	ldr	r3, [pc, #188]	; (8012794 <_svfprintf_r+0xaec>)
 80126d8:	6023      	str	r3, [r4, #0]
 80126da:	2301      	movs	r3, #1
 80126dc:	6063      	str	r3, [r4, #4]
 80126de:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80126e0:	3301      	adds	r3, #1
 80126e2:	9323      	str	r3, [sp, #140]	; 0x8c
 80126e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80126e6:	3301      	adds	r3, #1
 80126e8:	2b07      	cmp	r3, #7
 80126ea:	9322      	str	r3, [sp, #136]	; 0x88
 80126ec:	dc25      	bgt.n	801273a <_svfprintf_r+0xa92>
 80126ee:	3408      	adds	r4, #8
 80126f0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80126f2:	9a07      	ldr	r2, [sp, #28]
 80126f4:	4293      	cmp	r3, r2
 80126f6:	db02      	blt.n	80126fe <_svfprintf_r+0xa56>
 80126f8:	07ee      	lsls	r6, r5, #31
 80126fa:	f57f ae02 	bpl.w	8012302 <_svfprintf_r+0x65a>
 80126fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012700:	6023      	str	r3, [r4, #0]
 8012702:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012704:	6063      	str	r3, [r4, #4]
 8012706:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012708:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801270a:	4413      	add	r3, r2
 801270c:	9323      	str	r3, [sp, #140]	; 0x8c
 801270e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012710:	3301      	adds	r3, #1
 8012712:	2b07      	cmp	r3, #7
 8012714:	9322      	str	r3, [sp, #136]	; 0x88
 8012716:	dc1a      	bgt.n	801274e <_svfprintf_r+0xaa6>
 8012718:	3408      	adds	r4, #8
 801271a:	9b07      	ldr	r3, [sp, #28]
 801271c:	1e5e      	subs	r6, r3, #1
 801271e:	2e00      	cmp	r6, #0
 8012720:	f77f adef 	ble.w	8012302 <_svfprintf_r+0x65a>
 8012724:	4f1c      	ldr	r7, [pc, #112]	; (8012798 <_svfprintf_r+0xaf0>)
 8012726:	f04f 0810 	mov.w	r8, #16
 801272a:	2e10      	cmp	r6, #16
 801272c:	6027      	str	r7, [r4, #0]
 801272e:	dc18      	bgt.n	8012762 <_svfprintf_r+0xaba>
 8012730:	6066      	str	r6, [r4, #4]
 8012732:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012734:	441e      	add	r6, r3
 8012736:	9623      	str	r6, [sp, #140]	; 0x8c
 8012738:	e5d4      	b.n	80122e4 <_svfprintf_r+0x63c>
 801273a:	aa21      	add	r2, sp, #132	; 0x84
 801273c:	4649      	mov	r1, r9
 801273e:	4650      	mov	r0, sl
 8012740:	f004 fbca 	bl	8016ed8 <__ssprint_r>
 8012744:	2800      	cmp	r0, #0
 8012746:	f040 820c 	bne.w	8012b62 <_svfprintf_r+0xeba>
 801274a:	ac2e      	add	r4, sp, #184	; 0xb8
 801274c:	e7d0      	b.n	80126f0 <_svfprintf_r+0xa48>
 801274e:	aa21      	add	r2, sp, #132	; 0x84
 8012750:	4649      	mov	r1, r9
 8012752:	4650      	mov	r0, sl
 8012754:	f004 fbc0 	bl	8016ed8 <__ssprint_r>
 8012758:	2800      	cmp	r0, #0
 801275a:	f040 8202 	bne.w	8012b62 <_svfprintf_r+0xeba>
 801275e:	ac2e      	add	r4, sp, #184	; 0xb8
 8012760:	e7db      	b.n	801271a <_svfprintf_r+0xa72>
 8012762:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012764:	f8c4 8004 	str.w	r8, [r4, #4]
 8012768:	3310      	adds	r3, #16
 801276a:	9323      	str	r3, [sp, #140]	; 0x8c
 801276c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801276e:	3301      	adds	r3, #1
 8012770:	2b07      	cmp	r3, #7
 8012772:	9322      	str	r3, [sp, #136]	; 0x88
 8012774:	dc02      	bgt.n	801277c <_svfprintf_r+0xad4>
 8012776:	3408      	adds	r4, #8
 8012778:	3e10      	subs	r6, #16
 801277a:	e7d6      	b.n	801272a <_svfprintf_r+0xa82>
 801277c:	aa21      	add	r2, sp, #132	; 0x84
 801277e:	4649      	mov	r1, r9
 8012780:	4650      	mov	r0, sl
 8012782:	f004 fba9 	bl	8016ed8 <__ssprint_r>
 8012786:	2800      	cmp	r0, #0
 8012788:	f040 81eb 	bne.w	8012b62 <_svfprintf_r+0xeba>
 801278c:	ac2e      	add	r4, sp, #184	; 0xb8
 801278e:	e7f3      	b.n	8012778 <_svfprintf_r+0xad0>
 8012790:	080199a9 	.word	0x080199a9
 8012794:	080199ba 	.word	0x080199ba
 8012798:	080199cc 	.word	0x080199cc
 801279c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801279e:	2b00      	cmp	r3, #0
 80127a0:	dc7a      	bgt.n	8012898 <_svfprintf_r+0xbf0>
 80127a2:	4b9b      	ldr	r3, [pc, #620]	; (8012a10 <_svfprintf_r+0xd68>)
 80127a4:	6023      	str	r3, [r4, #0]
 80127a6:	2301      	movs	r3, #1
 80127a8:	6063      	str	r3, [r4, #4]
 80127aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80127ac:	3301      	adds	r3, #1
 80127ae:	9323      	str	r3, [sp, #140]	; 0x8c
 80127b0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80127b2:	3301      	adds	r3, #1
 80127b4:	2b07      	cmp	r3, #7
 80127b6:	9322      	str	r3, [sp, #136]	; 0x88
 80127b8:	dc44      	bgt.n	8012844 <_svfprintf_r+0xb9c>
 80127ba:	3408      	adds	r4, #8
 80127bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80127be:	b923      	cbnz	r3, 80127ca <_svfprintf_r+0xb22>
 80127c0:	9b07      	ldr	r3, [sp, #28]
 80127c2:	b913      	cbnz	r3, 80127ca <_svfprintf_r+0xb22>
 80127c4:	07e8      	lsls	r0, r5, #31
 80127c6:	f57f ad9c 	bpl.w	8012302 <_svfprintf_r+0x65a>
 80127ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80127cc:	6023      	str	r3, [r4, #0]
 80127ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80127d0:	6063      	str	r3, [r4, #4]
 80127d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80127d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80127d6:	4413      	add	r3, r2
 80127d8:	9323      	str	r3, [sp, #140]	; 0x8c
 80127da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80127dc:	3301      	adds	r3, #1
 80127de:	2b07      	cmp	r3, #7
 80127e0:	9322      	str	r3, [sp, #136]	; 0x88
 80127e2:	dc39      	bgt.n	8012858 <_svfprintf_r+0xbb0>
 80127e4:	f104 0308 	add.w	r3, r4, #8
 80127e8:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80127ea:	2e00      	cmp	r6, #0
 80127ec:	da19      	bge.n	8012822 <_svfprintf_r+0xb7a>
 80127ee:	4f89      	ldr	r7, [pc, #548]	; (8012a14 <_svfprintf_r+0xd6c>)
 80127f0:	4276      	negs	r6, r6
 80127f2:	2410      	movs	r4, #16
 80127f4:	2e10      	cmp	r6, #16
 80127f6:	601f      	str	r7, [r3, #0]
 80127f8:	dc38      	bgt.n	801286c <_svfprintf_r+0xbc4>
 80127fa:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80127fc:	605e      	str	r6, [r3, #4]
 80127fe:	4416      	add	r6, r2
 8012800:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012802:	9623      	str	r6, [sp, #140]	; 0x8c
 8012804:	3201      	adds	r2, #1
 8012806:	2a07      	cmp	r2, #7
 8012808:	f103 0308 	add.w	r3, r3, #8
 801280c:	9222      	str	r2, [sp, #136]	; 0x88
 801280e:	dd08      	ble.n	8012822 <_svfprintf_r+0xb7a>
 8012810:	aa21      	add	r2, sp, #132	; 0x84
 8012812:	4649      	mov	r1, r9
 8012814:	4650      	mov	r0, sl
 8012816:	f004 fb5f 	bl	8016ed8 <__ssprint_r>
 801281a:	2800      	cmp	r0, #0
 801281c:	f040 81a1 	bne.w	8012b62 <_svfprintf_r+0xeba>
 8012820:	ab2e      	add	r3, sp, #184	; 0xb8
 8012822:	9a07      	ldr	r2, [sp, #28]
 8012824:	605a      	str	r2, [r3, #4]
 8012826:	9907      	ldr	r1, [sp, #28]
 8012828:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 801282a:	f8c3 8000 	str.w	r8, [r3]
 801282e:	440a      	add	r2, r1
 8012830:	9223      	str	r2, [sp, #140]	; 0x8c
 8012832:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012834:	3201      	adds	r2, #1
 8012836:	2a07      	cmp	r2, #7
 8012838:	9222      	str	r2, [sp, #136]	; 0x88
 801283a:	f73f ad59 	bgt.w	80122f0 <_svfprintf_r+0x648>
 801283e:	f103 0408 	add.w	r4, r3, #8
 8012842:	e55e      	b.n	8012302 <_svfprintf_r+0x65a>
 8012844:	aa21      	add	r2, sp, #132	; 0x84
 8012846:	4649      	mov	r1, r9
 8012848:	4650      	mov	r0, sl
 801284a:	f004 fb45 	bl	8016ed8 <__ssprint_r>
 801284e:	2800      	cmp	r0, #0
 8012850:	f040 8187 	bne.w	8012b62 <_svfprintf_r+0xeba>
 8012854:	ac2e      	add	r4, sp, #184	; 0xb8
 8012856:	e7b1      	b.n	80127bc <_svfprintf_r+0xb14>
 8012858:	aa21      	add	r2, sp, #132	; 0x84
 801285a:	4649      	mov	r1, r9
 801285c:	4650      	mov	r0, sl
 801285e:	f004 fb3b 	bl	8016ed8 <__ssprint_r>
 8012862:	2800      	cmp	r0, #0
 8012864:	f040 817d 	bne.w	8012b62 <_svfprintf_r+0xeba>
 8012868:	ab2e      	add	r3, sp, #184	; 0xb8
 801286a:	e7bd      	b.n	80127e8 <_svfprintf_r+0xb40>
 801286c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 801286e:	605c      	str	r4, [r3, #4]
 8012870:	3210      	adds	r2, #16
 8012872:	9223      	str	r2, [sp, #140]	; 0x8c
 8012874:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8012876:	3201      	adds	r2, #1
 8012878:	2a07      	cmp	r2, #7
 801287a:	9222      	str	r2, [sp, #136]	; 0x88
 801287c:	dc02      	bgt.n	8012884 <_svfprintf_r+0xbdc>
 801287e:	3308      	adds	r3, #8
 8012880:	3e10      	subs	r6, #16
 8012882:	e7b7      	b.n	80127f4 <_svfprintf_r+0xb4c>
 8012884:	aa21      	add	r2, sp, #132	; 0x84
 8012886:	4649      	mov	r1, r9
 8012888:	4650      	mov	r0, sl
 801288a:	f004 fb25 	bl	8016ed8 <__ssprint_r>
 801288e:	2800      	cmp	r0, #0
 8012890:	f040 8167 	bne.w	8012b62 <_svfprintf_r+0xeba>
 8012894:	ab2e      	add	r3, sp, #184	; 0xb8
 8012896:	e7f3      	b.n	8012880 <_svfprintf_r+0xbd8>
 8012898:	9b07      	ldr	r3, [sp, #28]
 801289a:	42bb      	cmp	r3, r7
 801289c:	bfa8      	it	ge
 801289e:	463b      	movge	r3, r7
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	461e      	mov	r6, r3
 80128a4:	dd0b      	ble.n	80128be <_svfprintf_r+0xc16>
 80128a6:	6063      	str	r3, [r4, #4]
 80128a8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80128aa:	f8c4 8000 	str.w	r8, [r4]
 80128ae:	4433      	add	r3, r6
 80128b0:	9323      	str	r3, [sp, #140]	; 0x8c
 80128b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80128b4:	3301      	adds	r3, #1
 80128b6:	2b07      	cmp	r3, #7
 80128b8:	9322      	str	r3, [sp, #136]	; 0x88
 80128ba:	dc5f      	bgt.n	801297c <_svfprintf_r+0xcd4>
 80128bc:	3408      	adds	r4, #8
 80128be:	2e00      	cmp	r6, #0
 80128c0:	bfac      	ite	ge
 80128c2:	1bbe      	subge	r6, r7, r6
 80128c4:	463e      	movlt	r6, r7
 80128c6:	2e00      	cmp	r6, #0
 80128c8:	dd0f      	ble.n	80128ea <_svfprintf_r+0xc42>
 80128ca:	f8df b148 	ldr.w	fp, [pc, #328]	; 8012a14 <_svfprintf_r+0xd6c>
 80128ce:	f8c4 b000 	str.w	fp, [r4]
 80128d2:	2e10      	cmp	r6, #16
 80128d4:	dc5c      	bgt.n	8012990 <_svfprintf_r+0xce8>
 80128d6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80128d8:	6066      	str	r6, [r4, #4]
 80128da:	441e      	add	r6, r3
 80128dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80128de:	9623      	str	r6, [sp, #140]	; 0x8c
 80128e0:	3301      	adds	r3, #1
 80128e2:	2b07      	cmp	r3, #7
 80128e4:	9322      	str	r3, [sp, #136]	; 0x88
 80128e6:	dc6a      	bgt.n	80129be <_svfprintf_r+0xd16>
 80128e8:	3408      	adds	r4, #8
 80128ea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80128ec:	9a07      	ldr	r2, [sp, #28]
 80128ee:	4293      	cmp	r3, r2
 80128f0:	db01      	blt.n	80128f6 <_svfprintf_r+0xc4e>
 80128f2:	07e9      	lsls	r1, r5, #31
 80128f4:	d50d      	bpl.n	8012912 <_svfprintf_r+0xc6a>
 80128f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80128f8:	6023      	str	r3, [r4, #0]
 80128fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80128fc:	6063      	str	r3, [r4, #4]
 80128fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012900:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012902:	4413      	add	r3, r2
 8012904:	9323      	str	r3, [sp, #140]	; 0x8c
 8012906:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012908:	3301      	adds	r3, #1
 801290a:	2b07      	cmp	r3, #7
 801290c:	9322      	str	r3, [sp, #136]	; 0x88
 801290e:	dc60      	bgt.n	80129d2 <_svfprintf_r+0xd2a>
 8012910:	3408      	adds	r4, #8
 8012912:	9b07      	ldr	r3, [sp, #28]
 8012914:	9a07      	ldr	r2, [sp, #28]
 8012916:	1bde      	subs	r6, r3, r7
 8012918:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801291a:	1ad3      	subs	r3, r2, r3
 801291c:	429e      	cmp	r6, r3
 801291e:	bfa8      	it	ge
 8012920:	461e      	movge	r6, r3
 8012922:	2e00      	cmp	r6, #0
 8012924:	dd0b      	ble.n	801293e <_svfprintf_r+0xc96>
 8012926:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012928:	6066      	str	r6, [r4, #4]
 801292a:	4433      	add	r3, r6
 801292c:	9323      	str	r3, [sp, #140]	; 0x8c
 801292e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012930:	3301      	adds	r3, #1
 8012932:	4447      	add	r7, r8
 8012934:	2b07      	cmp	r3, #7
 8012936:	6027      	str	r7, [r4, #0]
 8012938:	9322      	str	r3, [sp, #136]	; 0x88
 801293a:	dc54      	bgt.n	80129e6 <_svfprintf_r+0xd3e>
 801293c:	3408      	adds	r4, #8
 801293e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012940:	9a07      	ldr	r2, [sp, #28]
 8012942:	2e00      	cmp	r6, #0
 8012944:	eba2 0303 	sub.w	r3, r2, r3
 8012948:	bfac      	ite	ge
 801294a:	1b9e      	subge	r6, r3, r6
 801294c:	461e      	movlt	r6, r3
 801294e:	2e00      	cmp	r6, #0
 8012950:	f77f acd7 	ble.w	8012302 <_svfprintf_r+0x65a>
 8012954:	4f2f      	ldr	r7, [pc, #188]	; (8012a14 <_svfprintf_r+0xd6c>)
 8012956:	f04f 0810 	mov.w	r8, #16
 801295a:	2e10      	cmp	r6, #16
 801295c:	6027      	str	r7, [r4, #0]
 801295e:	f77f aee7 	ble.w	8012730 <_svfprintf_r+0xa88>
 8012962:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012964:	f8c4 8004 	str.w	r8, [r4, #4]
 8012968:	3310      	adds	r3, #16
 801296a:	9323      	str	r3, [sp, #140]	; 0x8c
 801296c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801296e:	3301      	adds	r3, #1
 8012970:	2b07      	cmp	r3, #7
 8012972:	9322      	str	r3, [sp, #136]	; 0x88
 8012974:	dc41      	bgt.n	80129fa <_svfprintf_r+0xd52>
 8012976:	3408      	adds	r4, #8
 8012978:	3e10      	subs	r6, #16
 801297a:	e7ee      	b.n	801295a <_svfprintf_r+0xcb2>
 801297c:	aa21      	add	r2, sp, #132	; 0x84
 801297e:	4649      	mov	r1, r9
 8012980:	4650      	mov	r0, sl
 8012982:	f004 faa9 	bl	8016ed8 <__ssprint_r>
 8012986:	2800      	cmp	r0, #0
 8012988:	f040 80eb 	bne.w	8012b62 <_svfprintf_r+0xeba>
 801298c:	ac2e      	add	r4, sp, #184	; 0xb8
 801298e:	e796      	b.n	80128be <_svfprintf_r+0xc16>
 8012990:	2310      	movs	r3, #16
 8012992:	6063      	str	r3, [r4, #4]
 8012994:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012996:	3310      	adds	r3, #16
 8012998:	9323      	str	r3, [sp, #140]	; 0x8c
 801299a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801299c:	3301      	adds	r3, #1
 801299e:	2b07      	cmp	r3, #7
 80129a0:	9322      	str	r3, [sp, #136]	; 0x88
 80129a2:	dc02      	bgt.n	80129aa <_svfprintf_r+0xd02>
 80129a4:	3408      	adds	r4, #8
 80129a6:	3e10      	subs	r6, #16
 80129a8:	e791      	b.n	80128ce <_svfprintf_r+0xc26>
 80129aa:	aa21      	add	r2, sp, #132	; 0x84
 80129ac:	4649      	mov	r1, r9
 80129ae:	4650      	mov	r0, sl
 80129b0:	f004 fa92 	bl	8016ed8 <__ssprint_r>
 80129b4:	2800      	cmp	r0, #0
 80129b6:	f040 80d4 	bne.w	8012b62 <_svfprintf_r+0xeba>
 80129ba:	ac2e      	add	r4, sp, #184	; 0xb8
 80129bc:	e7f3      	b.n	80129a6 <_svfprintf_r+0xcfe>
 80129be:	aa21      	add	r2, sp, #132	; 0x84
 80129c0:	4649      	mov	r1, r9
 80129c2:	4650      	mov	r0, sl
 80129c4:	f004 fa88 	bl	8016ed8 <__ssprint_r>
 80129c8:	2800      	cmp	r0, #0
 80129ca:	f040 80ca 	bne.w	8012b62 <_svfprintf_r+0xeba>
 80129ce:	ac2e      	add	r4, sp, #184	; 0xb8
 80129d0:	e78b      	b.n	80128ea <_svfprintf_r+0xc42>
 80129d2:	aa21      	add	r2, sp, #132	; 0x84
 80129d4:	4649      	mov	r1, r9
 80129d6:	4650      	mov	r0, sl
 80129d8:	f004 fa7e 	bl	8016ed8 <__ssprint_r>
 80129dc:	2800      	cmp	r0, #0
 80129de:	f040 80c0 	bne.w	8012b62 <_svfprintf_r+0xeba>
 80129e2:	ac2e      	add	r4, sp, #184	; 0xb8
 80129e4:	e795      	b.n	8012912 <_svfprintf_r+0xc6a>
 80129e6:	aa21      	add	r2, sp, #132	; 0x84
 80129e8:	4649      	mov	r1, r9
 80129ea:	4650      	mov	r0, sl
 80129ec:	f004 fa74 	bl	8016ed8 <__ssprint_r>
 80129f0:	2800      	cmp	r0, #0
 80129f2:	f040 80b6 	bne.w	8012b62 <_svfprintf_r+0xeba>
 80129f6:	ac2e      	add	r4, sp, #184	; 0xb8
 80129f8:	e7a1      	b.n	801293e <_svfprintf_r+0xc96>
 80129fa:	aa21      	add	r2, sp, #132	; 0x84
 80129fc:	4649      	mov	r1, r9
 80129fe:	4650      	mov	r0, sl
 8012a00:	f004 fa6a 	bl	8016ed8 <__ssprint_r>
 8012a04:	2800      	cmp	r0, #0
 8012a06:	f040 80ac 	bne.w	8012b62 <_svfprintf_r+0xeba>
 8012a0a:	ac2e      	add	r4, sp, #184	; 0xb8
 8012a0c:	e7b4      	b.n	8012978 <_svfprintf_r+0xcd0>
 8012a0e:	bf00      	nop
 8012a10:	080199ba 	.word	0x080199ba
 8012a14:	080199cc 	.word	0x080199cc
 8012a18:	9b07      	ldr	r3, [sp, #28]
 8012a1a:	2b01      	cmp	r3, #1
 8012a1c:	dc01      	bgt.n	8012a22 <_svfprintf_r+0xd7a>
 8012a1e:	07ea      	lsls	r2, r5, #31
 8012a20:	d576      	bpl.n	8012b10 <_svfprintf_r+0xe68>
 8012a22:	2301      	movs	r3, #1
 8012a24:	6063      	str	r3, [r4, #4]
 8012a26:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012a28:	f8c4 8000 	str.w	r8, [r4]
 8012a2c:	3301      	adds	r3, #1
 8012a2e:	9323      	str	r3, [sp, #140]	; 0x8c
 8012a30:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012a32:	3301      	adds	r3, #1
 8012a34:	2b07      	cmp	r3, #7
 8012a36:	9322      	str	r3, [sp, #136]	; 0x88
 8012a38:	dc36      	bgt.n	8012aa8 <_svfprintf_r+0xe00>
 8012a3a:	3408      	adds	r4, #8
 8012a3c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8012a3e:	6023      	str	r3, [r4, #0]
 8012a40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012a42:	6063      	str	r3, [r4, #4]
 8012a44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012a46:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012a48:	4413      	add	r3, r2
 8012a4a:	9323      	str	r3, [sp, #140]	; 0x8c
 8012a4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012a4e:	3301      	adds	r3, #1
 8012a50:	2b07      	cmp	r3, #7
 8012a52:	9322      	str	r3, [sp, #136]	; 0x88
 8012a54:	dc31      	bgt.n	8012aba <_svfprintf_r+0xe12>
 8012a56:	3408      	adds	r4, #8
 8012a58:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012a5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012a5c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8012a5e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8012a60:	f7ee f83e 	bl	8000ae0 <__aeabi_dcmpeq>
 8012a64:	9b07      	ldr	r3, [sp, #28]
 8012a66:	1e5e      	subs	r6, r3, #1
 8012a68:	2800      	cmp	r0, #0
 8012a6a:	d12f      	bne.n	8012acc <_svfprintf_r+0xe24>
 8012a6c:	f108 0301 	add.w	r3, r8, #1
 8012a70:	e884 0048 	stmia.w	r4, {r3, r6}
 8012a74:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012a76:	9a07      	ldr	r2, [sp, #28]
 8012a78:	3b01      	subs	r3, #1
 8012a7a:	4413      	add	r3, r2
 8012a7c:	9323      	str	r3, [sp, #140]	; 0x8c
 8012a7e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012a80:	3301      	adds	r3, #1
 8012a82:	2b07      	cmp	r3, #7
 8012a84:	9322      	str	r3, [sp, #136]	; 0x88
 8012a86:	dd4a      	ble.n	8012b1e <_svfprintf_r+0xe76>
 8012a88:	aa21      	add	r2, sp, #132	; 0x84
 8012a8a:	4649      	mov	r1, r9
 8012a8c:	4650      	mov	r0, sl
 8012a8e:	f004 fa23 	bl	8016ed8 <__ssprint_r>
 8012a92:	2800      	cmp	r0, #0
 8012a94:	d165      	bne.n	8012b62 <_svfprintf_r+0xeba>
 8012a96:	ac2e      	add	r4, sp, #184	; 0xb8
 8012a98:	ab1d      	add	r3, sp, #116	; 0x74
 8012a9a:	6023      	str	r3, [r4, #0]
 8012a9c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012a9e:	6063      	str	r3, [r4, #4]
 8012aa0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012aa2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012aa4:	4413      	add	r3, r2
 8012aa6:	e41c      	b.n	80122e2 <_svfprintf_r+0x63a>
 8012aa8:	aa21      	add	r2, sp, #132	; 0x84
 8012aaa:	4649      	mov	r1, r9
 8012aac:	4650      	mov	r0, sl
 8012aae:	f004 fa13 	bl	8016ed8 <__ssprint_r>
 8012ab2:	2800      	cmp	r0, #0
 8012ab4:	d155      	bne.n	8012b62 <_svfprintf_r+0xeba>
 8012ab6:	ac2e      	add	r4, sp, #184	; 0xb8
 8012ab8:	e7c0      	b.n	8012a3c <_svfprintf_r+0xd94>
 8012aba:	aa21      	add	r2, sp, #132	; 0x84
 8012abc:	4649      	mov	r1, r9
 8012abe:	4650      	mov	r0, sl
 8012ac0:	f004 fa0a 	bl	8016ed8 <__ssprint_r>
 8012ac4:	2800      	cmp	r0, #0
 8012ac6:	d14c      	bne.n	8012b62 <_svfprintf_r+0xeba>
 8012ac8:	ac2e      	add	r4, sp, #184	; 0xb8
 8012aca:	e7c5      	b.n	8012a58 <_svfprintf_r+0xdb0>
 8012acc:	2e00      	cmp	r6, #0
 8012ace:	dde3      	ble.n	8012a98 <_svfprintf_r+0xdf0>
 8012ad0:	4f59      	ldr	r7, [pc, #356]	; (8012c38 <_svfprintf_r+0xf90>)
 8012ad2:	f04f 0810 	mov.w	r8, #16
 8012ad6:	2e10      	cmp	r6, #16
 8012ad8:	6027      	str	r7, [r4, #0]
 8012ada:	dc04      	bgt.n	8012ae6 <_svfprintf_r+0xe3e>
 8012adc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012ade:	6066      	str	r6, [r4, #4]
 8012ae0:	441e      	add	r6, r3
 8012ae2:	9623      	str	r6, [sp, #140]	; 0x8c
 8012ae4:	e7cb      	b.n	8012a7e <_svfprintf_r+0xdd6>
 8012ae6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012ae8:	f8c4 8004 	str.w	r8, [r4, #4]
 8012aec:	3310      	adds	r3, #16
 8012aee:	9323      	str	r3, [sp, #140]	; 0x8c
 8012af0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012af2:	3301      	adds	r3, #1
 8012af4:	2b07      	cmp	r3, #7
 8012af6:	9322      	str	r3, [sp, #136]	; 0x88
 8012af8:	dc02      	bgt.n	8012b00 <_svfprintf_r+0xe58>
 8012afa:	3408      	adds	r4, #8
 8012afc:	3e10      	subs	r6, #16
 8012afe:	e7ea      	b.n	8012ad6 <_svfprintf_r+0xe2e>
 8012b00:	aa21      	add	r2, sp, #132	; 0x84
 8012b02:	4649      	mov	r1, r9
 8012b04:	4650      	mov	r0, sl
 8012b06:	f004 f9e7 	bl	8016ed8 <__ssprint_r>
 8012b0a:	bb50      	cbnz	r0, 8012b62 <_svfprintf_r+0xeba>
 8012b0c:	ac2e      	add	r4, sp, #184	; 0xb8
 8012b0e:	e7f5      	b.n	8012afc <_svfprintf_r+0xe54>
 8012b10:	2301      	movs	r3, #1
 8012b12:	6063      	str	r3, [r4, #4]
 8012b14:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012b16:	f8c4 8000 	str.w	r8, [r4]
 8012b1a:	3301      	adds	r3, #1
 8012b1c:	e7ae      	b.n	8012a7c <_svfprintf_r+0xdd4>
 8012b1e:	3408      	adds	r4, #8
 8012b20:	e7ba      	b.n	8012a98 <_svfprintf_r+0xdf0>
 8012b22:	3408      	adds	r4, #8
 8012b24:	f7ff bbed 	b.w	8012302 <_svfprintf_r+0x65a>
 8012b28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012b2a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012b2c:	1a9d      	subs	r5, r3, r2
 8012b2e:	2d00      	cmp	r5, #0
 8012b30:	f77f abea 	ble.w	8012308 <_svfprintf_r+0x660>
 8012b34:	2610      	movs	r6, #16
 8012b36:	4b41      	ldr	r3, [pc, #260]	; (8012c3c <_svfprintf_r+0xf94>)
 8012b38:	6023      	str	r3, [r4, #0]
 8012b3a:	2d10      	cmp	r5, #16
 8012b3c:	dc1b      	bgt.n	8012b76 <_svfprintf_r+0xece>
 8012b3e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012b40:	6065      	str	r5, [r4, #4]
 8012b42:	441d      	add	r5, r3
 8012b44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012b46:	9523      	str	r5, [sp, #140]	; 0x8c
 8012b48:	3301      	adds	r3, #1
 8012b4a:	2b07      	cmp	r3, #7
 8012b4c:	9322      	str	r3, [sp, #136]	; 0x88
 8012b4e:	f77f abdb 	ble.w	8012308 <_svfprintf_r+0x660>
 8012b52:	aa21      	add	r2, sp, #132	; 0x84
 8012b54:	4649      	mov	r1, r9
 8012b56:	4650      	mov	r0, sl
 8012b58:	f004 f9be 	bl	8016ed8 <__ssprint_r>
 8012b5c:	2800      	cmp	r0, #0
 8012b5e:	f43f abd3 	beq.w	8012308 <_svfprintf_r+0x660>
 8012b62:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8012b66:	f013 0f40 	tst.w	r3, #64	; 0x40
 8012b6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012b6c:	bf18      	it	ne
 8012b6e:	f04f 33ff 	movne.w	r3, #4294967295
 8012b72:	f7ff b8bd 	b.w	8011cf0 <_svfprintf_r+0x48>
 8012b76:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012b78:	6066      	str	r6, [r4, #4]
 8012b7a:	3310      	adds	r3, #16
 8012b7c:	9323      	str	r3, [sp, #140]	; 0x8c
 8012b7e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012b80:	3301      	adds	r3, #1
 8012b82:	2b07      	cmp	r3, #7
 8012b84:	9322      	str	r3, [sp, #136]	; 0x88
 8012b86:	dc02      	bgt.n	8012b8e <_svfprintf_r+0xee6>
 8012b88:	3408      	adds	r4, #8
 8012b8a:	3d10      	subs	r5, #16
 8012b8c:	e7d3      	b.n	8012b36 <_svfprintf_r+0xe8e>
 8012b8e:	aa21      	add	r2, sp, #132	; 0x84
 8012b90:	4649      	mov	r1, r9
 8012b92:	4650      	mov	r0, sl
 8012b94:	f004 f9a0 	bl	8016ed8 <__ssprint_r>
 8012b98:	2800      	cmp	r0, #0
 8012b9a:	d1e2      	bne.n	8012b62 <_svfprintf_r+0xeba>
 8012b9c:	ac2e      	add	r4, sp, #184	; 0xb8
 8012b9e:	e7f4      	b.n	8012b8a <_svfprintf_r+0xee2>
 8012ba0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012ba2:	2b00      	cmp	r3, #0
 8012ba4:	d0dd      	beq.n	8012b62 <_svfprintf_r+0xeba>
 8012ba6:	aa21      	add	r2, sp, #132	; 0x84
 8012ba8:	4649      	mov	r1, r9
 8012baa:	4650      	mov	r0, sl
 8012bac:	f004 f994 	bl	8016ed8 <__ssprint_r>
 8012bb0:	e7d7      	b.n	8012b62 <_svfprintf_r+0xeba>
 8012bb2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012bb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012bb6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8012bb8:	990e      	ldr	r1, [sp, #56]	; 0x38
 8012bba:	f7ed ffc3 	bl	8000b44 <__aeabi_dcmpun>
 8012bbe:	2800      	cmp	r0, #0
 8012bc0:	f43f aa3f 	beq.w	8012042 <_svfprintf_r+0x39a>
 8012bc4:	4b1e      	ldr	r3, [pc, #120]	; (8012c40 <_svfprintf_r+0xf98>)
 8012bc6:	4a1f      	ldr	r2, [pc, #124]	; (8012c44 <_svfprintf_r+0xf9c>)
 8012bc8:	f7ff ba2f 	b.w	801202a <_svfprintf_r+0x382>
 8012bcc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8012bce:	eba3 0308 	sub.w	r3, r3, r8
 8012bd2:	9307      	str	r3, [sp, #28]
 8012bd4:	f7ff bab1 	b.w	801213a <_svfprintf_r+0x492>
 8012bd8:	ea56 0207 	orrs.w	r2, r6, r7
 8012bdc:	950f      	str	r5, [sp, #60]	; 0x3c
 8012bde:	f43f ac2b 	beq.w	8012438 <_svfprintf_r+0x790>
 8012be2:	2b01      	cmp	r3, #1
 8012be4:	f43f ac9d 	beq.w	8012522 <_svfprintf_r+0x87a>
 8012be8:	2b02      	cmp	r3, #2
 8012bea:	f43f acbd 	beq.w	8012568 <_svfprintf_r+0x8c0>
 8012bee:	ab2e      	add	r3, sp, #184	; 0xb8
 8012bf0:	08f1      	lsrs	r1, r6, #3
 8012bf2:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8012bf6:	08f8      	lsrs	r0, r7, #3
 8012bf8:	f006 0207 	and.w	r2, r6, #7
 8012bfc:	4607      	mov	r7, r0
 8012bfe:	460e      	mov	r6, r1
 8012c00:	3230      	adds	r2, #48	; 0x30
 8012c02:	ea56 0107 	orrs.w	r1, r6, r7
 8012c06:	f103 38ff 	add.w	r8, r3, #4294967295
 8012c0a:	f803 2c01 	strb.w	r2, [r3, #-1]
 8012c0e:	f47f ac86 	bne.w	801251e <_svfprintf_r+0x876>
 8012c12:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012c14:	07c9      	lsls	r1, r1, #31
 8012c16:	d506      	bpl.n	8012c26 <_svfprintf_r+0xf7e>
 8012c18:	2a30      	cmp	r2, #48	; 0x30
 8012c1a:	d004      	beq.n	8012c26 <_svfprintf_r+0xf7e>
 8012c1c:	2230      	movs	r2, #48	; 0x30
 8012c1e:	f808 2c01 	strb.w	r2, [r8, #-1]
 8012c22:	f1a3 0802 	sub.w	r8, r3, #2
 8012c26:	ab2e      	add	r3, sp, #184	; 0xb8
 8012c28:	465e      	mov	r6, fp
 8012c2a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8012c2c:	eba3 0b08 	sub.w	fp, r3, r8
 8012c30:	2700      	movs	r7, #0
 8012c32:	f7ff bace 	b.w	80121d2 <_svfprintf_r+0x52a>
 8012c36:	bf00      	nop
 8012c38:	080199cc 	.word	0x080199cc
 8012c3c:	080199bc 	.word	0x080199bc
 8012c40:	08019990 	.word	0x08019990
 8012c44:	08019994 	.word	0x08019994

08012c48 <time>:
 8012c48:	b513      	push	{r0, r1, r4, lr}
 8012c4a:	4b08      	ldr	r3, [pc, #32]	; (8012c6c <time+0x24>)
 8012c4c:	4604      	mov	r4, r0
 8012c4e:	2200      	movs	r2, #0
 8012c50:	6818      	ldr	r0, [r3, #0]
 8012c52:	4669      	mov	r1, sp
 8012c54:	f003 f92c 	bl	8015eb0 <_gettimeofday_r>
 8012c58:	2800      	cmp	r0, #0
 8012c5a:	bfbc      	itt	lt
 8012c5c:	f04f 33ff 	movlt.w	r3, #4294967295
 8012c60:	9300      	strlt	r3, [sp, #0]
 8012c62:	9800      	ldr	r0, [sp, #0]
 8012c64:	b104      	cbz	r4, 8012c68 <time+0x20>
 8012c66:	6020      	str	r0, [r4, #0]
 8012c68:	b002      	add	sp, #8
 8012c6a:	bd10      	pop	{r4, pc}
 8012c6c:	20000014 	.word	0x20000014

08012c70 <__tzcalc_limits>:
 8012c70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c74:	4604      	mov	r4, r0
 8012c76:	f003 f92d 	bl	8015ed4 <__gettzinfo>
 8012c7a:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8012c7e:	429c      	cmp	r4, r3
 8012c80:	f340 8098 	ble.w	8012db4 <__tzcalc_limits+0x144>
 8012c84:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8012c88:	18e3      	adds	r3, r4, r3
 8012c8a:	109b      	asrs	r3, r3, #2
 8012c8c:	f240 126d 	movw	r2, #365	; 0x16d
 8012c90:	f2a4 75b2 	subw	r5, r4, #1970	; 0x7b2
 8012c94:	fb02 3505 	mla	r5, r2, r5, r3
 8012c98:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8012c9c:	f2a4 736d 	subw	r3, r4, #1901	; 0x76d
 8012ca0:	fb93 f3f2 	sdiv	r3, r3, r2
 8012ca4:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8012ca8:	441d      	add	r5, r3
 8012caa:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8012cae:	18a2      	adds	r2, r4, r2
 8012cb0:	fb94 f7f3 	sdiv	r7, r4, r3
 8012cb4:	fb92 f2f3 	sdiv	r2, r2, r3
 8012cb8:	fb03 4717 	mls	r7, r3, r7, r4
 8012cbc:	f100 0338 	add.w	r3, r0, #56	; 0x38
 8012cc0:	4415      	add	r5, r2
 8012cc2:	fab7 fe87 	clz	lr, r7
 8012cc6:	2264      	movs	r2, #100	; 0x64
 8012cc8:	9301      	str	r3, [sp, #4]
 8012cca:	f004 0303 	and.w	r3, r4, #3
 8012cce:	fb94 f6f2 	sdiv	r6, r4, r2
 8012cd2:	6044      	str	r4, [r0, #4]
 8012cd4:	fb02 4616 	mls	r6, r2, r6, r4
 8012cd8:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8012cdc:	4601      	mov	r1, r0
 8012cde:	9300      	str	r3, [sp, #0]
 8012ce0:	f06f 4c40 	mvn.w	ip, #3221225472	; 0xc0000000
 8012ce4:	7a0b      	ldrb	r3, [r1, #8]
 8012ce6:	2b4a      	cmp	r3, #74	; 0x4a
 8012ce8:	d123      	bne.n	8012d32 <__tzcalc_limits+0xc2>
 8012cea:	694c      	ldr	r4, [r1, #20]
 8012cec:	9a00      	ldr	r2, [sp, #0]
 8012cee:	192b      	adds	r3, r5, r4
 8012cf0:	b902      	cbnz	r2, 8012cf4 <__tzcalc_limits+0x84>
 8012cf2:	b906      	cbnz	r6, 8012cf6 <__tzcalc_limits+0x86>
 8012cf4:	b9df      	cbnz	r7, 8012d2e <__tzcalc_limits+0xbe>
 8012cf6:	2c3b      	cmp	r4, #59	; 0x3b
 8012cf8:	bfd4      	ite	le
 8012cfa:	2400      	movle	r4, #0
 8012cfc:	2401      	movgt	r4, #1
 8012cfe:	441c      	add	r4, r3
 8012d00:	3c01      	subs	r4, #1
 8012d02:	4b2d      	ldr	r3, [pc, #180]	; (8012db8 <__tzcalc_limits+0x148>)
 8012d04:	698a      	ldr	r2, [r1, #24]
 8012d06:	fb03 2404 	mla	r4, r3, r4, r2
 8012d0a:	6a0b      	ldr	r3, [r1, #32]
 8012d0c:	441c      	add	r4, r3
 8012d0e:	f841 4f1c 	str.w	r4, [r1, #28]!
 8012d12:	9b01      	ldr	r3, [sp, #4]
 8012d14:	428b      	cmp	r3, r1
 8012d16:	d1e5      	bne.n	8012ce4 <__tzcalc_limits+0x74>
 8012d18:	69c3      	ldr	r3, [r0, #28]
 8012d1a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8012d1c:	4293      	cmp	r3, r2
 8012d1e:	bfac      	ite	ge
 8012d20:	2300      	movge	r3, #0
 8012d22:	2301      	movlt	r3, #1
 8012d24:	6003      	str	r3, [r0, #0]
 8012d26:	2001      	movs	r0, #1
 8012d28:	b003      	add	sp, #12
 8012d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d2e:	2400      	movs	r4, #0
 8012d30:	e7e5      	b.n	8012cfe <__tzcalc_limits+0x8e>
 8012d32:	2b44      	cmp	r3, #68	; 0x44
 8012d34:	d102      	bne.n	8012d3c <__tzcalc_limits+0xcc>
 8012d36:	694b      	ldr	r3, [r1, #20]
 8012d38:	18ec      	adds	r4, r5, r3
 8012d3a:	e7e2      	b.n	8012d02 <__tzcalc_limits+0x92>
 8012d3c:	9b00      	ldr	r3, [sp, #0]
 8012d3e:	bb7b      	cbnz	r3, 8012da0 <__tzcalc_limits+0x130>
 8012d40:	2e00      	cmp	r6, #0
 8012d42:	bf0c      	ite	eq
 8012d44:	46f0      	moveq	r8, lr
 8012d46:	f04f 0801 	movne.w	r8, #1
 8012d4a:	4b1c      	ldr	r3, [pc, #112]	; (8012dbc <__tzcalc_limits+0x14c>)
 8012d4c:	68cc      	ldr	r4, [r1, #12]
 8012d4e:	2230      	movs	r2, #48	; 0x30
 8012d50:	fb02 3808 	mla	r8, r2, r8, r3
 8012d54:	f1a8 0a04 	sub.w	sl, r8, #4
 8012d58:	462b      	mov	r3, r5
 8012d5a:	f04f 0901 	mov.w	r9, #1
 8012d5e:	45a1      	cmp	r9, r4
 8012d60:	db20      	blt.n	8012da4 <__tzcalc_limits+0x134>
 8012d62:	2c01      	cmp	r4, #1
 8012d64:	bfb8      	it	lt
 8012d66:	2401      	movlt	r4, #1
 8012d68:	46a1      	mov	r9, r4
 8012d6a:	f103 0b04 	add.w	fp, r3, #4
 8012d6e:	2207      	movs	r2, #7
 8012d70:	694c      	ldr	r4, [r1, #20]
 8012d72:	fb9b faf2 	sdiv	sl, fp, r2
 8012d76:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 8012d7a:	ebab 0a0a 	sub.w	sl, fp, sl
 8012d7e:	ebb4 0a0a 	subs.w	sl, r4, sl
 8012d82:	690c      	ldr	r4, [r1, #16]
 8012d84:	44e1      	add	r9, ip
 8012d86:	f104 34ff 	add.w	r4, r4, #4294967295
 8012d8a:	bf48      	it	mi
 8012d8c:	4492      	addmi	sl, r2
 8012d8e:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8012d92:	f858 8029 	ldr.w	r8, [r8, r9, lsl #2]
 8012d96:	4454      	add	r4, sl
 8012d98:	4544      	cmp	r4, r8
 8012d9a:	da09      	bge.n	8012db0 <__tzcalc_limits+0x140>
 8012d9c:	441c      	add	r4, r3
 8012d9e:	e7b0      	b.n	8012d02 <__tzcalc_limits+0x92>
 8012da0:	46f0      	mov	r8, lr
 8012da2:	e7d2      	b.n	8012d4a <__tzcalc_limits+0xda>
 8012da4:	f85a bf04 	ldr.w	fp, [sl, #4]!
 8012da8:	f109 0901 	add.w	r9, r9, #1
 8012dac:	445b      	add	r3, fp
 8012dae:	e7d6      	b.n	8012d5e <__tzcalc_limits+0xee>
 8012db0:	3c07      	subs	r4, #7
 8012db2:	e7f1      	b.n	8012d98 <__tzcalc_limits+0x128>
 8012db4:	2000      	movs	r0, #0
 8012db6:	e7b7      	b.n	8012d28 <__tzcalc_limits+0xb8>
 8012db8:	00015180 	.word	0x00015180
 8012dbc:	080198d0 	.word	0x080198d0

08012dc0 <__tz_lock>:
 8012dc0:	4801      	ldr	r0, [pc, #4]	; (8012dc8 <__tz_lock+0x8>)
 8012dc2:	f003 b957 	b.w	8016074 <__retarget_lock_acquire>
 8012dc6:	bf00      	nop
 8012dc8:	20003b17 	.word	0x20003b17

08012dcc <__tz_unlock>:
 8012dcc:	4801      	ldr	r0, [pc, #4]	; (8012dd4 <__tz_unlock+0x8>)
 8012dce:	f003 b953 	b.w	8016078 <__retarget_lock_release>
 8012dd2:	bf00      	nop
 8012dd4:	20003b17 	.word	0x20003b17

08012dd8 <_tzset_unlocked>:
 8012dd8:	4b01      	ldr	r3, [pc, #4]	; (8012de0 <_tzset_unlocked+0x8>)
 8012dda:	6818      	ldr	r0, [r3, #0]
 8012ddc:	f000 b802 	b.w	8012de4 <_tzset_unlocked_r>
 8012de0:	20000014 	.word	0x20000014

08012de4 <_tzset_unlocked_r>:
 8012de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012de8:	b08d      	sub	sp, #52	; 0x34
 8012dea:	4607      	mov	r7, r0
 8012dec:	f003 f872 	bl	8015ed4 <__gettzinfo>
 8012df0:	49b1      	ldr	r1, [pc, #708]	; (80130b8 <_tzset_unlocked_r+0x2d4>)
 8012df2:	4eb2      	ldr	r6, [pc, #712]	; (80130bc <_tzset_unlocked_r+0x2d8>)
 8012df4:	4605      	mov	r5, r0
 8012df6:	4638      	mov	r0, r7
 8012df8:	f003 f852 	bl	8015ea0 <_getenv_r>
 8012dfc:	4604      	mov	r4, r0
 8012dfe:	b970      	cbnz	r0, 8012e1e <_tzset_unlocked_r+0x3a>
 8012e00:	4baf      	ldr	r3, [pc, #700]	; (80130c0 <_tzset_unlocked_r+0x2dc>)
 8012e02:	4ab0      	ldr	r2, [pc, #704]	; (80130c4 <_tzset_unlocked_r+0x2e0>)
 8012e04:	6018      	str	r0, [r3, #0]
 8012e06:	4bb0      	ldr	r3, [pc, #704]	; (80130c8 <_tzset_unlocked_r+0x2e4>)
 8012e08:	6018      	str	r0, [r3, #0]
 8012e0a:	4bb0      	ldr	r3, [pc, #704]	; (80130cc <_tzset_unlocked_r+0x2e8>)
 8012e0c:	6830      	ldr	r0, [r6, #0]
 8012e0e:	601a      	str	r2, [r3, #0]
 8012e10:	605a      	str	r2, [r3, #4]
 8012e12:	f7fd f9f9 	bl	8010208 <free>
 8012e16:	6034      	str	r4, [r6, #0]
 8012e18:	b00d      	add	sp, #52	; 0x34
 8012e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e1e:	6831      	ldr	r1, [r6, #0]
 8012e20:	2900      	cmp	r1, #0
 8012e22:	d160      	bne.n	8012ee6 <_tzset_unlocked_r+0x102>
 8012e24:	6830      	ldr	r0, [r6, #0]
 8012e26:	f7fd f9ef 	bl	8010208 <free>
 8012e2a:	4620      	mov	r0, r4
 8012e2c:	f7ed f9da 	bl	80001e4 <strlen>
 8012e30:	1c41      	adds	r1, r0, #1
 8012e32:	4638      	mov	r0, r7
 8012e34:	f7fd f9f0 	bl	8010218 <_malloc_r>
 8012e38:	6030      	str	r0, [r6, #0]
 8012e3a:	2800      	cmp	r0, #0
 8012e3c:	d158      	bne.n	8012ef0 <_tzset_unlocked_r+0x10c>
 8012e3e:	7823      	ldrb	r3, [r4, #0]
 8012e40:	4aa3      	ldr	r2, [pc, #652]	; (80130d0 <_tzset_unlocked_r+0x2ec>)
 8012e42:	49a4      	ldr	r1, [pc, #656]	; (80130d4 <_tzset_unlocked_r+0x2f0>)
 8012e44:	2b3a      	cmp	r3, #58	; 0x3a
 8012e46:	bf08      	it	eq
 8012e48:	3401      	addeq	r4, #1
 8012e4a:	ae0a      	add	r6, sp, #40	; 0x28
 8012e4c:	4633      	mov	r3, r6
 8012e4e:	4620      	mov	r0, r4
 8012e50:	f003 ff14 	bl	8016c7c <siscanf>
 8012e54:	2800      	cmp	r0, #0
 8012e56:	dddf      	ble.n	8012e18 <_tzset_unlocked_r+0x34>
 8012e58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012e5a:	18e7      	adds	r7, r4, r3
 8012e5c:	5ce3      	ldrb	r3, [r4, r3]
 8012e5e:	2b2d      	cmp	r3, #45	; 0x2d
 8012e60:	d14a      	bne.n	8012ef8 <_tzset_unlocked_r+0x114>
 8012e62:	3701      	adds	r7, #1
 8012e64:	f04f 34ff 	mov.w	r4, #4294967295
 8012e68:	f10d 0a20 	add.w	sl, sp, #32
 8012e6c:	f10d 0b1e 	add.w	fp, sp, #30
 8012e70:	f04f 0800 	mov.w	r8, #0
 8012e74:	9603      	str	r6, [sp, #12]
 8012e76:	f8cd a008 	str.w	sl, [sp, #8]
 8012e7a:	9601      	str	r6, [sp, #4]
 8012e7c:	f8cd b000 	str.w	fp, [sp]
 8012e80:	4633      	mov	r3, r6
 8012e82:	aa07      	add	r2, sp, #28
 8012e84:	4994      	ldr	r1, [pc, #592]	; (80130d8 <_tzset_unlocked_r+0x2f4>)
 8012e86:	f8ad 801e 	strh.w	r8, [sp, #30]
 8012e8a:	4638      	mov	r0, r7
 8012e8c:	f8ad 8020 	strh.w	r8, [sp, #32]
 8012e90:	f003 fef4 	bl	8016c7c <siscanf>
 8012e94:	4540      	cmp	r0, r8
 8012e96:	ddbf      	ble.n	8012e18 <_tzset_unlocked_r+0x34>
 8012e98:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8012e9c:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8012ea0:	f8df 9240 	ldr.w	r9, [pc, #576]	; 80130e4 <_tzset_unlocked_r+0x300>
 8012ea4:	213c      	movs	r1, #60	; 0x3c
 8012ea6:	fb01 2203 	mla	r2, r1, r3, r2
 8012eaa:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8012eae:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8012eb2:	fb01 2303 	mla	r3, r1, r3, r2
 8012eb6:	435c      	muls	r4, r3
 8012eb8:	622c      	str	r4, [r5, #32]
 8012eba:	4c84      	ldr	r4, [pc, #528]	; (80130cc <_tzset_unlocked_r+0x2e8>)
 8012ebc:	4b84      	ldr	r3, [pc, #528]	; (80130d0 <_tzset_unlocked_r+0x2ec>)
 8012ebe:	6023      	str	r3, [r4, #0]
 8012ec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012ec2:	4984      	ldr	r1, [pc, #528]	; (80130d4 <_tzset_unlocked_r+0x2f0>)
 8012ec4:	441f      	add	r7, r3
 8012ec6:	464a      	mov	r2, r9
 8012ec8:	4633      	mov	r3, r6
 8012eca:	4638      	mov	r0, r7
 8012ecc:	f003 fed6 	bl	8016c7c <siscanf>
 8012ed0:	4540      	cmp	r0, r8
 8012ed2:	dc16      	bgt.n	8012f02 <_tzset_unlocked_r+0x11e>
 8012ed4:	6823      	ldr	r3, [r4, #0]
 8012ed6:	6063      	str	r3, [r4, #4]
 8012ed8:	4b79      	ldr	r3, [pc, #484]	; (80130c0 <_tzset_unlocked_r+0x2dc>)
 8012eda:	6a2a      	ldr	r2, [r5, #32]
 8012edc:	601a      	str	r2, [r3, #0]
 8012ede:	4b7a      	ldr	r3, [pc, #488]	; (80130c8 <_tzset_unlocked_r+0x2e4>)
 8012ee0:	f8c3 8000 	str.w	r8, [r3]
 8012ee4:	e798      	b.n	8012e18 <_tzset_unlocked_r+0x34>
 8012ee6:	f7ed f973 	bl	80001d0 <strcmp>
 8012eea:	2800      	cmp	r0, #0
 8012eec:	d094      	beq.n	8012e18 <_tzset_unlocked_r+0x34>
 8012eee:	e799      	b.n	8012e24 <_tzset_unlocked_r+0x40>
 8012ef0:	4621      	mov	r1, r4
 8012ef2:	f003 ff32 	bl	8016d5a <strcpy>
 8012ef6:	e7a2      	b.n	8012e3e <_tzset_unlocked_r+0x5a>
 8012ef8:	2b2b      	cmp	r3, #43	; 0x2b
 8012efa:	bf08      	it	eq
 8012efc:	3701      	addeq	r7, #1
 8012efe:	2401      	movs	r4, #1
 8012f00:	e7b2      	b.n	8012e68 <_tzset_unlocked_r+0x84>
 8012f02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f04:	f8c4 9004 	str.w	r9, [r4, #4]
 8012f08:	18fc      	adds	r4, r7, r3
 8012f0a:	5cfb      	ldrb	r3, [r7, r3]
 8012f0c:	2b2d      	cmp	r3, #45	; 0x2d
 8012f0e:	f040 8092 	bne.w	8013036 <_tzset_unlocked_r+0x252>
 8012f12:	3401      	adds	r4, #1
 8012f14:	f04f 37ff 	mov.w	r7, #4294967295
 8012f18:	2300      	movs	r3, #0
 8012f1a:	f8ad 301c 	strh.w	r3, [sp, #28]
 8012f1e:	f8ad 301e 	strh.w	r3, [sp, #30]
 8012f22:	f8ad 3020 	strh.w	r3, [sp, #32]
 8012f26:	930a      	str	r3, [sp, #40]	; 0x28
 8012f28:	9603      	str	r6, [sp, #12]
 8012f2a:	f8cd a008 	str.w	sl, [sp, #8]
 8012f2e:	9601      	str	r6, [sp, #4]
 8012f30:	f8cd b000 	str.w	fp, [sp]
 8012f34:	4633      	mov	r3, r6
 8012f36:	aa07      	add	r2, sp, #28
 8012f38:	4967      	ldr	r1, [pc, #412]	; (80130d8 <_tzset_unlocked_r+0x2f4>)
 8012f3a:	4620      	mov	r0, r4
 8012f3c:	f003 fe9e 	bl	8016c7c <siscanf>
 8012f40:	2800      	cmp	r0, #0
 8012f42:	dc7d      	bgt.n	8013040 <_tzset_unlocked_r+0x25c>
 8012f44:	6a2b      	ldr	r3, [r5, #32]
 8012f46:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8012f4a:	63eb      	str	r3, [r5, #60]	; 0x3c
 8012f4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012f4e:	462f      	mov	r7, r5
 8012f50:	441c      	add	r4, r3
 8012f52:	f04f 0900 	mov.w	r9, #0
 8012f56:	7823      	ldrb	r3, [r4, #0]
 8012f58:	2b2c      	cmp	r3, #44	; 0x2c
 8012f5a:	bf08      	it	eq
 8012f5c:	3401      	addeq	r4, #1
 8012f5e:	f894 8000 	ldrb.w	r8, [r4]
 8012f62:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8012f66:	d17b      	bne.n	8013060 <_tzset_unlocked_r+0x27c>
 8012f68:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8012f6c:	9302      	str	r3, [sp, #8]
 8012f6e:	ab09      	add	r3, sp, #36	; 0x24
 8012f70:	9300      	str	r3, [sp, #0]
 8012f72:	9603      	str	r6, [sp, #12]
 8012f74:	9601      	str	r6, [sp, #4]
 8012f76:	4633      	mov	r3, r6
 8012f78:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8012f7c:	4957      	ldr	r1, [pc, #348]	; (80130dc <_tzset_unlocked_r+0x2f8>)
 8012f7e:	4620      	mov	r0, r4
 8012f80:	f003 fe7c 	bl	8016c7c <siscanf>
 8012f84:	2803      	cmp	r0, #3
 8012f86:	f47f af47 	bne.w	8012e18 <_tzset_unlocked_r+0x34>
 8012f8a:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8012f8e:	1e4b      	subs	r3, r1, #1
 8012f90:	2b0b      	cmp	r3, #11
 8012f92:	f63f af41 	bhi.w	8012e18 <_tzset_unlocked_r+0x34>
 8012f96:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8012f9a:	1e53      	subs	r3, r2, #1
 8012f9c:	2b04      	cmp	r3, #4
 8012f9e:	f63f af3b 	bhi.w	8012e18 <_tzset_unlocked_r+0x34>
 8012fa2:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8012fa6:	2b06      	cmp	r3, #6
 8012fa8:	f63f af36 	bhi.w	8012e18 <_tzset_unlocked_r+0x34>
 8012fac:	f887 8008 	strb.w	r8, [r7, #8]
 8012fb0:	60f9      	str	r1, [r7, #12]
 8012fb2:	613a      	str	r2, [r7, #16]
 8012fb4:	617b      	str	r3, [r7, #20]
 8012fb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012fb8:	eb04 0803 	add.w	r8, r4, r3
 8012fbc:	2302      	movs	r3, #2
 8012fbe:	f8ad 301c 	strh.w	r3, [sp, #28]
 8012fc2:	2300      	movs	r3, #0
 8012fc4:	f8ad 301e 	strh.w	r3, [sp, #30]
 8012fc8:	f8ad 3020 	strh.w	r3, [sp, #32]
 8012fcc:	930a      	str	r3, [sp, #40]	; 0x28
 8012fce:	f898 3000 	ldrb.w	r3, [r8]
 8012fd2:	2b2f      	cmp	r3, #47	; 0x2f
 8012fd4:	d10b      	bne.n	8012fee <_tzset_unlocked_r+0x20a>
 8012fd6:	9603      	str	r6, [sp, #12]
 8012fd8:	f8cd a008 	str.w	sl, [sp, #8]
 8012fdc:	9601      	str	r6, [sp, #4]
 8012fde:	f8cd b000 	str.w	fp, [sp]
 8012fe2:	4633      	mov	r3, r6
 8012fe4:	aa07      	add	r2, sp, #28
 8012fe6:	493e      	ldr	r1, [pc, #248]	; (80130e0 <_tzset_unlocked_r+0x2fc>)
 8012fe8:	4640      	mov	r0, r8
 8012fea:	f003 fe47 	bl	8016c7c <siscanf>
 8012fee:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8012ff2:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8012ff6:	213c      	movs	r1, #60	; 0x3c
 8012ff8:	fb01 2203 	mla	r2, r1, r3, r2
 8012ffc:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8013000:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8013004:	fb01 2303 	mla	r3, r1, r3, r2
 8013008:	61bb      	str	r3, [r7, #24]
 801300a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801300c:	f109 0901 	add.w	r9, r9, #1
 8013010:	f1b9 0f02 	cmp.w	r9, #2
 8013014:	4444      	add	r4, r8
 8013016:	f107 071c 	add.w	r7, r7, #28
 801301a:	d19c      	bne.n	8012f56 <_tzset_unlocked_r+0x172>
 801301c:	6868      	ldr	r0, [r5, #4]
 801301e:	f7ff fe27 	bl	8012c70 <__tzcalc_limits>
 8013022:	4b27      	ldr	r3, [pc, #156]	; (80130c0 <_tzset_unlocked_r+0x2dc>)
 8013024:	6a2a      	ldr	r2, [r5, #32]
 8013026:	601a      	str	r2, [r3, #0]
 8013028:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 801302a:	1a9b      	subs	r3, r3, r2
 801302c:	4a26      	ldr	r2, [pc, #152]	; (80130c8 <_tzset_unlocked_r+0x2e4>)
 801302e:	bf18      	it	ne
 8013030:	2301      	movne	r3, #1
 8013032:	6013      	str	r3, [r2, #0]
 8013034:	e6f0      	b.n	8012e18 <_tzset_unlocked_r+0x34>
 8013036:	2b2b      	cmp	r3, #43	; 0x2b
 8013038:	bf08      	it	eq
 801303a:	3401      	addeq	r4, #1
 801303c:	2701      	movs	r7, #1
 801303e:	e76b      	b.n	8012f18 <_tzset_unlocked_r+0x134>
 8013040:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8013044:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8013048:	213c      	movs	r1, #60	; 0x3c
 801304a:	fb01 2203 	mla	r2, r1, r3, r2
 801304e:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8013052:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8013056:	fb01 2303 	mla	r3, r1, r3, r2
 801305a:	435f      	muls	r7, r3
 801305c:	63ef      	str	r7, [r5, #60]	; 0x3c
 801305e:	e775      	b.n	8012f4c <_tzset_unlocked_r+0x168>
 8013060:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8013064:	bf06      	itte	eq
 8013066:	3401      	addeq	r4, #1
 8013068:	4643      	moveq	r3, r8
 801306a:	2344      	movne	r3, #68	; 0x44
 801306c:	220a      	movs	r2, #10
 801306e:	a90b      	add	r1, sp, #44	; 0x2c
 8013070:	4620      	mov	r0, r4
 8013072:	9305      	str	r3, [sp, #20]
 8013074:	f003 ff1a 	bl	8016eac <strtoul>
 8013078:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 801307c:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8013080:	4544      	cmp	r4, r8
 8013082:	9b05      	ldr	r3, [sp, #20]
 8013084:	d114      	bne.n	80130b0 <_tzset_unlocked_r+0x2cc>
 8013086:	234d      	movs	r3, #77	; 0x4d
 8013088:	f1b9 0f00 	cmp.w	r9, #0
 801308c:	d107      	bne.n	801309e <_tzset_unlocked_r+0x2ba>
 801308e:	722b      	strb	r3, [r5, #8]
 8013090:	2303      	movs	r3, #3
 8013092:	60eb      	str	r3, [r5, #12]
 8013094:	2302      	movs	r3, #2
 8013096:	612b      	str	r3, [r5, #16]
 8013098:	f8c5 9014 	str.w	r9, [r5, #20]
 801309c:	e78e      	b.n	8012fbc <_tzset_unlocked_r+0x1d8>
 801309e:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 80130a2:	230b      	movs	r3, #11
 80130a4:	62ab      	str	r3, [r5, #40]	; 0x28
 80130a6:	2301      	movs	r3, #1
 80130a8:	62eb      	str	r3, [r5, #44]	; 0x2c
 80130aa:	2300      	movs	r3, #0
 80130ac:	632b      	str	r3, [r5, #48]	; 0x30
 80130ae:	e785      	b.n	8012fbc <_tzset_unlocked_r+0x1d8>
 80130b0:	b280      	uxth	r0, r0
 80130b2:	723b      	strb	r3, [r7, #8]
 80130b4:	6178      	str	r0, [r7, #20]
 80130b6:	e781      	b.n	8012fbc <_tzset_unlocked_r+0x1d8>
 80130b8:	080199dc 	.word	0x080199dc
 80130bc:	2000097c 	.word	0x2000097c
 80130c0:	20000984 	.word	0x20000984
 80130c4:	080199df 	.word	0x080199df
 80130c8:	20000980 	.word	0x20000980
 80130cc:	20000518 	.word	0x20000518
 80130d0:	2000096f 	.word	0x2000096f
 80130d4:	080199e3 	.word	0x080199e3
 80130d8:	08019a06 	.word	0x08019a06
 80130dc:	080199f2 	.word	0x080199f2
 80130e0:	08019a05 	.word	0x08019a05
 80130e4:	20000964 	.word	0x20000964

080130e8 <_vfprintf_r>:
 80130e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130ec:	b0bf      	sub	sp, #252	; 0xfc
 80130ee:	460d      	mov	r5, r1
 80130f0:	4616      	mov	r6, r2
 80130f2:	461c      	mov	r4, r3
 80130f4:	461f      	mov	r7, r3
 80130f6:	4681      	mov	r9, r0
 80130f8:	f002 ffac 	bl	8016054 <_localeconv_r>
 80130fc:	6803      	ldr	r3, [r0, #0]
 80130fe:	9311      	str	r3, [sp, #68]	; 0x44
 8013100:	4618      	mov	r0, r3
 8013102:	f7ed f86f 	bl	80001e4 <strlen>
 8013106:	900b      	str	r0, [sp, #44]	; 0x2c
 8013108:	f1b9 0f00 	cmp.w	r9, #0
 801310c:	d005      	beq.n	801311a <_vfprintf_r+0x32>
 801310e:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8013112:	b913      	cbnz	r3, 801311a <_vfprintf_r+0x32>
 8013114:	4648      	mov	r0, r9
 8013116:	f002 f867 	bl	80151e8 <__sinit>
 801311a:	4b90      	ldr	r3, [pc, #576]	; (801335c <_vfprintf_r+0x274>)
 801311c:	429d      	cmp	r5, r3
 801311e:	d12c      	bne.n	801317a <_vfprintf_r+0x92>
 8013120:	f8d9 5004 	ldr.w	r5, [r9, #4]
 8013124:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013126:	07d8      	lsls	r0, r3, #31
 8013128:	d405      	bmi.n	8013136 <_vfprintf_r+0x4e>
 801312a:	89ab      	ldrh	r3, [r5, #12]
 801312c:	0599      	lsls	r1, r3, #22
 801312e:	d402      	bmi.n	8013136 <_vfprintf_r+0x4e>
 8013130:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013132:	f002 ffa0 	bl	8016076 <__retarget_lock_acquire_recursive>
 8013136:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 801313a:	049a      	lsls	r2, r3, #18
 801313c:	d406      	bmi.n	801314c <_vfprintf_r+0x64>
 801313e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8013142:	81ab      	strh	r3, [r5, #12]
 8013144:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013146:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801314a:	666b      	str	r3, [r5, #100]	; 0x64
 801314c:	89ab      	ldrh	r3, [r5, #12]
 801314e:	071b      	lsls	r3, r3, #28
 8013150:	d501      	bpl.n	8013156 <_vfprintf_r+0x6e>
 8013152:	692b      	ldr	r3, [r5, #16]
 8013154:	b9eb      	cbnz	r3, 8013192 <_vfprintf_r+0xaa>
 8013156:	4629      	mov	r1, r5
 8013158:	4648      	mov	r0, r9
 801315a:	f001 f83d 	bl	80141d8 <__swsetup_r>
 801315e:	b1c0      	cbz	r0, 8013192 <_vfprintf_r+0xaa>
 8013160:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013162:	07d8      	lsls	r0, r3, #31
 8013164:	d405      	bmi.n	8013172 <_vfprintf_r+0x8a>
 8013166:	89ab      	ldrh	r3, [r5, #12]
 8013168:	0599      	lsls	r1, r3, #22
 801316a:	d402      	bmi.n	8013172 <_vfprintf_r+0x8a>
 801316c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801316e:	f002 ff84 	bl	801607a <__retarget_lock_release_recursive>
 8013172:	f04f 33ff 	mov.w	r3, #4294967295
 8013176:	930c      	str	r3, [sp, #48]	; 0x30
 8013178:	e023      	b.n	80131c2 <_vfprintf_r+0xda>
 801317a:	4b79      	ldr	r3, [pc, #484]	; (8013360 <_vfprintf_r+0x278>)
 801317c:	429d      	cmp	r5, r3
 801317e:	d102      	bne.n	8013186 <_vfprintf_r+0x9e>
 8013180:	f8d9 5008 	ldr.w	r5, [r9, #8]
 8013184:	e7ce      	b.n	8013124 <_vfprintf_r+0x3c>
 8013186:	4b77      	ldr	r3, [pc, #476]	; (8013364 <_vfprintf_r+0x27c>)
 8013188:	429d      	cmp	r5, r3
 801318a:	bf08      	it	eq
 801318c:	f8d9 500c 	ldreq.w	r5, [r9, #12]
 8013190:	e7c8      	b.n	8013124 <_vfprintf_r+0x3c>
 8013192:	89ab      	ldrh	r3, [r5, #12]
 8013194:	f003 021a 	and.w	r2, r3, #26
 8013198:	2a0a      	cmp	r2, #10
 801319a:	d116      	bne.n	80131ca <_vfprintf_r+0xe2>
 801319c:	f9b5 200e 	ldrsh.w	r2, [r5, #14]
 80131a0:	2a00      	cmp	r2, #0
 80131a2:	db12      	blt.n	80131ca <_vfprintf_r+0xe2>
 80131a4:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 80131a6:	07d2      	lsls	r2, r2, #31
 80131a8:	d404      	bmi.n	80131b4 <_vfprintf_r+0xcc>
 80131aa:	059f      	lsls	r7, r3, #22
 80131ac:	d402      	bmi.n	80131b4 <_vfprintf_r+0xcc>
 80131ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80131b0:	f002 ff63 	bl	801607a <__retarget_lock_release_recursive>
 80131b4:	4623      	mov	r3, r4
 80131b6:	4632      	mov	r2, r6
 80131b8:	4629      	mov	r1, r5
 80131ba:	4648      	mov	r0, r9
 80131bc:	f000 ffcc 	bl	8014158 <__sbprintf>
 80131c0:	900c      	str	r0, [sp, #48]	; 0x30
 80131c2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80131c4:	b03f      	add	sp, #252	; 0xfc
 80131c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131ca:	2300      	movs	r3, #0
 80131cc:	ac2e      	add	r4, sp, #184	; 0xb8
 80131ce:	9421      	str	r4, [sp, #132]	; 0x84
 80131d0:	9323      	str	r3, [sp, #140]	; 0x8c
 80131d2:	9322      	str	r3, [sp, #136]	; 0x88
 80131d4:	9609      	str	r6, [sp, #36]	; 0x24
 80131d6:	9307      	str	r3, [sp, #28]
 80131d8:	930e      	str	r3, [sp, #56]	; 0x38
 80131da:	930f      	str	r3, [sp, #60]	; 0x3c
 80131dc:	9315      	str	r3, [sp, #84]	; 0x54
 80131de:	9314      	str	r3, [sp, #80]	; 0x50
 80131e0:	930c      	str	r3, [sp, #48]	; 0x30
 80131e2:	9312      	str	r3, [sp, #72]	; 0x48
 80131e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80131e6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80131e8:	4633      	mov	r3, r6
 80131ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80131ee:	b112      	cbz	r2, 80131f6 <_vfprintf_r+0x10e>
 80131f0:	2a25      	cmp	r2, #37	; 0x25
 80131f2:	f040 8084 	bne.w	80132fe <_vfprintf_r+0x216>
 80131f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80131f8:	ebb6 0803 	subs.w	r8, r6, r3
 80131fc:	d00d      	beq.n	801321a <_vfprintf_r+0x132>
 80131fe:	e884 0108 	stmia.w	r4, {r3, r8}
 8013202:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013204:	4443      	add	r3, r8
 8013206:	9323      	str	r3, [sp, #140]	; 0x8c
 8013208:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801320a:	3301      	adds	r3, #1
 801320c:	2b07      	cmp	r3, #7
 801320e:	9322      	str	r3, [sp, #136]	; 0x88
 8013210:	dc77      	bgt.n	8013302 <_vfprintf_r+0x21a>
 8013212:	3408      	adds	r4, #8
 8013214:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013216:	4443      	add	r3, r8
 8013218:	930c      	str	r3, [sp, #48]	; 0x30
 801321a:	7833      	ldrb	r3, [r6, #0]
 801321c:	2b00      	cmp	r3, #0
 801321e:	f000 8741 	beq.w	80140a4 <_vfprintf_r+0xfbc>
 8013222:	2300      	movs	r3, #0
 8013224:	3601      	adds	r6, #1
 8013226:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 801322a:	461a      	mov	r2, r3
 801322c:	f04f 3bff 	mov.w	fp, #4294967295
 8013230:	930d      	str	r3, [sp, #52]	; 0x34
 8013232:	469a      	mov	sl, r3
 8013234:	200a      	movs	r0, #10
 8013236:	1c71      	adds	r1, r6, #1
 8013238:	9109      	str	r1, [sp, #36]	; 0x24
 801323a:	7831      	ldrb	r1, [r6, #0]
 801323c:	9106      	str	r1, [sp, #24]
 801323e:	9906      	ldr	r1, [sp, #24]
 8013240:	3920      	subs	r1, #32
 8013242:	2958      	cmp	r1, #88	; 0x58
 8013244:	f200 8426 	bhi.w	8013a94 <_vfprintf_r+0x9ac>
 8013248:	e8df f011 	tbh	[pc, r1, lsl #1]
 801324c:	042400b0 	.word	0x042400b0
 8013250:	00b50424 	.word	0x00b50424
 8013254:	04240424 	.word	0x04240424
 8013258:	04240424 	.word	0x04240424
 801325c:	04240424 	.word	0x04240424
 8013260:	006500b8 	.word	0x006500b8
 8013264:	00c10424 	.word	0x00c10424
 8013268:	042400c4 	.word	0x042400c4
 801326c:	00e400e1 	.word	0x00e400e1
 8013270:	00e400e4 	.word	0x00e400e4
 8013274:	00e400e4 	.word	0x00e400e4
 8013278:	00e400e4 	.word	0x00e400e4
 801327c:	00e400e4 	.word	0x00e400e4
 8013280:	04240424 	.word	0x04240424
 8013284:	04240424 	.word	0x04240424
 8013288:	04240424 	.word	0x04240424
 801328c:	04240424 	.word	0x04240424
 8013290:	04240424 	.word	0x04240424
 8013294:	012e0118 	.word	0x012e0118
 8013298:	012e0424 	.word	0x012e0424
 801329c:	04240424 	.word	0x04240424
 80132a0:	04240424 	.word	0x04240424
 80132a4:	042400f7 	.word	0x042400f7
 80132a8:	034b0424 	.word	0x034b0424
 80132ac:	04240424 	.word	0x04240424
 80132b0:	04240424 	.word	0x04240424
 80132b4:	03b20424 	.word	0x03b20424
 80132b8:	04240424 	.word	0x04240424
 80132bc:	0424008e 	.word	0x0424008e
 80132c0:	04240424 	.word	0x04240424
 80132c4:	04240424 	.word	0x04240424
 80132c8:	04240424 	.word	0x04240424
 80132cc:	04240424 	.word	0x04240424
 80132d0:	010a0424 	.word	0x010a0424
 80132d4:	012e006b 	.word	0x012e006b
 80132d8:	012e012e 	.word	0x012e012e
 80132dc:	006b00fa 	.word	0x006b00fa
 80132e0:	04240424 	.word	0x04240424
 80132e4:	042400fd 	.word	0x042400fd
 80132e8:	034d032b 	.word	0x034d032b
 80132ec:	01040381 	.word	0x01040381
 80132f0:	03920424 	.word	0x03920424
 80132f4:	03b40424 	.word	0x03b40424
 80132f8:	04240424 	.word	0x04240424
 80132fc:	03ce      	.short	0x03ce
 80132fe:	461e      	mov	r6, r3
 8013300:	e772      	b.n	80131e8 <_vfprintf_r+0x100>
 8013302:	aa21      	add	r2, sp, #132	; 0x84
 8013304:	4629      	mov	r1, r5
 8013306:	4648      	mov	r0, r9
 8013308:	f004 fabb 	bl	8017882 <__sprint_r>
 801330c:	2800      	cmp	r0, #0
 801330e:	f040 86a5 	bne.w	801405c <_vfprintf_r+0xf74>
 8013312:	ac2e      	add	r4, sp, #184	; 0xb8
 8013314:	e77e      	b.n	8013214 <_vfprintf_r+0x12c>
 8013316:	2301      	movs	r3, #1
 8013318:	222b      	movs	r2, #43	; 0x2b
 801331a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801331c:	e78b      	b.n	8013236 <_vfprintf_r+0x14e>
 801331e:	460f      	mov	r7, r1
 8013320:	e7fb      	b.n	801331a <_vfprintf_r+0x232>
 8013322:	b10b      	cbz	r3, 8013328 <_vfprintf_r+0x240>
 8013324:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8013328:	f01a 0f20 	tst.w	sl, #32
 801332c:	f000 80ac 	beq.w	8013488 <_vfprintf_r+0x3a0>
 8013330:	3707      	adds	r7, #7
 8013332:	f027 0707 	bic.w	r7, r7, #7
 8013336:	f107 0308 	add.w	r3, r7, #8
 801333a:	e9d7 6700 	ldrd	r6, r7, [r7]
 801333e:	9308      	str	r3, [sp, #32]
 8013340:	2e00      	cmp	r6, #0
 8013342:	f177 0300 	sbcs.w	r3, r7, #0
 8013346:	da06      	bge.n	8013356 <_vfprintf_r+0x26e>
 8013348:	4276      	negs	r6, r6
 801334a:	f04f 032d 	mov.w	r3, #45	; 0x2d
 801334e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8013352:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8013356:	2301      	movs	r3, #1
 8013358:	e2d4      	b.n	8013904 <_vfprintf_r+0x81c>
 801335a:	bf00      	nop
 801335c:	08019a68 	.word	0x08019a68
 8013360:	08019a88 	.word	0x08019a88
 8013364:	08019a48 	.word	0x08019a48
 8013368:	b10b      	cbz	r3, 801336e <_vfprintf_r+0x286>
 801336a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 801336e:	4ba3      	ldr	r3, [pc, #652]	; (80135fc <_vfprintf_r+0x514>)
 8013370:	9315      	str	r3, [sp, #84]	; 0x54
 8013372:	f01a 0f20 	tst.w	sl, #32
 8013376:	f000 833c 	beq.w	80139f2 <_vfprintf_r+0x90a>
 801337a:	3707      	adds	r7, #7
 801337c:	f027 0707 	bic.w	r7, r7, #7
 8013380:	f107 0308 	add.w	r3, r7, #8
 8013384:	e9d7 6700 	ldrd	r6, r7, [r7]
 8013388:	9308      	str	r3, [sp, #32]
 801338a:	f01a 0f01 	tst.w	sl, #1
 801338e:	d00b      	beq.n	80133a8 <_vfprintf_r+0x2c0>
 8013390:	ea56 0307 	orrs.w	r3, r6, r7
 8013394:	d008      	beq.n	80133a8 <_vfprintf_r+0x2c0>
 8013396:	2330      	movs	r3, #48	; 0x30
 8013398:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 801339c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80133a0:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 80133a4:	f04a 0a02 	orr.w	sl, sl, #2
 80133a8:	2302      	movs	r3, #2
 80133aa:	e2a8      	b.n	80138fe <_vfprintf_r+0x816>
 80133ac:	2a00      	cmp	r2, #0
 80133ae:	d1b4      	bne.n	801331a <_vfprintf_r+0x232>
 80133b0:	2301      	movs	r3, #1
 80133b2:	2220      	movs	r2, #32
 80133b4:	e7b1      	b.n	801331a <_vfprintf_r+0x232>
 80133b6:	f04a 0a01 	orr.w	sl, sl, #1
 80133ba:	e7ae      	b.n	801331a <_vfprintf_r+0x232>
 80133bc:	683e      	ldr	r6, [r7, #0]
 80133be:	960d      	str	r6, [sp, #52]	; 0x34
 80133c0:	2e00      	cmp	r6, #0
 80133c2:	f107 0104 	add.w	r1, r7, #4
 80133c6:	daaa      	bge.n	801331e <_vfprintf_r+0x236>
 80133c8:	4276      	negs	r6, r6
 80133ca:	960d      	str	r6, [sp, #52]	; 0x34
 80133cc:	460f      	mov	r7, r1
 80133ce:	f04a 0a04 	orr.w	sl, sl, #4
 80133d2:	e7a2      	b.n	801331a <_vfprintf_r+0x232>
 80133d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80133d6:	1c4e      	adds	r6, r1, #1
 80133d8:	7809      	ldrb	r1, [r1, #0]
 80133da:	9106      	str	r1, [sp, #24]
 80133dc:	292a      	cmp	r1, #42	; 0x2a
 80133de:	d010      	beq.n	8013402 <_vfprintf_r+0x31a>
 80133e0:	f04f 0b00 	mov.w	fp, #0
 80133e4:	9609      	str	r6, [sp, #36]	; 0x24
 80133e6:	9906      	ldr	r1, [sp, #24]
 80133e8:	3930      	subs	r1, #48	; 0x30
 80133ea:	2909      	cmp	r1, #9
 80133ec:	f63f af27 	bhi.w	801323e <_vfprintf_r+0x156>
 80133f0:	fb00 1b0b 	mla	fp, r0, fp, r1
 80133f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80133f6:	460e      	mov	r6, r1
 80133f8:	f816 1b01 	ldrb.w	r1, [r6], #1
 80133fc:	9106      	str	r1, [sp, #24]
 80133fe:	9609      	str	r6, [sp, #36]	; 0x24
 8013400:	e7f1      	b.n	80133e6 <_vfprintf_r+0x2fe>
 8013402:	6839      	ldr	r1, [r7, #0]
 8013404:	9609      	str	r6, [sp, #36]	; 0x24
 8013406:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 801340a:	3704      	adds	r7, #4
 801340c:	e785      	b.n	801331a <_vfprintf_r+0x232>
 801340e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8013412:	e782      	b.n	801331a <_vfprintf_r+0x232>
 8013414:	2100      	movs	r1, #0
 8013416:	910d      	str	r1, [sp, #52]	; 0x34
 8013418:	9906      	ldr	r1, [sp, #24]
 801341a:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 801341c:	3930      	subs	r1, #48	; 0x30
 801341e:	fb00 1106 	mla	r1, r0, r6, r1
 8013422:	910d      	str	r1, [sp, #52]	; 0x34
 8013424:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013426:	460e      	mov	r6, r1
 8013428:	f816 1b01 	ldrb.w	r1, [r6], #1
 801342c:	9106      	str	r1, [sp, #24]
 801342e:	9906      	ldr	r1, [sp, #24]
 8013430:	9609      	str	r6, [sp, #36]	; 0x24
 8013432:	3930      	subs	r1, #48	; 0x30
 8013434:	2909      	cmp	r1, #9
 8013436:	d9ef      	bls.n	8013418 <_vfprintf_r+0x330>
 8013438:	e701      	b.n	801323e <_vfprintf_r+0x156>
 801343a:	f04a 0a08 	orr.w	sl, sl, #8
 801343e:	e76c      	b.n	801331a <_vfprintf_r+0x232>
 8013440:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 8013444:	e769      	b.n	801331a <_vfprintf_r+0x232>
 8013446:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013448:	7809      	ldrb	r1, [r1, #0]
 801344a:	296c      	cmp	r1, #108	; 0x6c
 801344c:	d105      	bne.n	801345a <_vfprintf_r+0x372>
 801344e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013450:	3101      	adds	r1, #1
 8013452:	9109      	str	r1, [sp, #36]	; 0x24
 8013454:	f04a 0a20 	orr.w	sl, sl, #32
 8013458:	e75f      	b.n	801331a <_vfprintf_r+0x232>
 801345a:	f04a 0a10 	orr.w	sl, sl, #16
 801345e:	e75c      	b.n	801331a <_vfprintf_r+0x232>
 8013460:	1d3b      	adds	r3, r7, #4
 8013462:	9308      	str	r3, [sp, #32]
 8013464:	2600      	movs	r6, #0
 8013466:	683b      	ldr	r3, [r7, #0]
 8013468:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 801346c:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8013470:	f04f 0b01 	mov.w	fp, #1
 8013474:	960a      	str	r6, [sp, #40]	; 0x28
 8013476:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 801347a:	e11f      	b.n	80136bc <_vfprintf_r+0x5d4>
 801347c:	b10b      	cbz	r3, 8013482 <_vfprintf_r+0x39a>
 801347e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8013482:	f04a 0a10 	orr.w	sl, sl, #16
 8013486:	e74f      	b.n	8013328 <_vfprintf_r+0x240>
 8013488:	f01a 0f10 	tst.w	sl, #16
 801348c:	f107 0304 	add.w	r3, r7, #4
 8013490:	d003      	beq.n	801349a <_vfprintf_r+0x3b2>
 8013492:	683e      	ldr	r6, [r7, #0]
 8013494:	9308      	str	r3, [sp, #32]
 8013496:	17f7      	asrs	r7, r6, #31
 8013498:	e752      	b.n	8013340 <_vfprintf_r+0x258>
 801349a:	683e      	ldr	r6, [r7, #0]
 801349c:	9308      	str	r3, [sp, #32]
 801349e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80134a2:	bf18      	it	ne
 80134a4:	b236      	sxthne	r6, r6
 80134a6:	e7f6      	b.n	8013496 <_vfprintf_r+0x3ae>
 80134a8:	b10b      	cbz	r3, 80134ae <_vfprintf_r+0x3c6>
 80134aa:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80134ae:	3707      	adds	r7, #7
 80134b0:	f027 0707 	bic.w	r7, r7, #7
 80134b4:	f107 0308 	add.w	r3, r7, #8
 80134b8:	9308      	str	r3, [sp, #32]
 80134ba:	683b      	ldr	r3, [r7, #0]
 80134bc:	930e      	str	r3, [sp, #56]	; 0x38
 80134be:	687b      	ldr	r3, [r7, #4]
 80134c0:	930f      	str	r3, [sp, #60]	; 0x3c
 80134c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80134c4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 80134c6:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 80134ca:	f04f 32ff 	mov.w	r2, #4294967295
 80134ce:	4b4c      	ldr	r3, [pc, #304]	; (8013600 <_vfprintf_r+0x518>)
 80134d0:	4638      	mov	r0, r7
 80134d2:	4631      	mov	r1, r6
 80134d4:	f7ed fb36 	bl	8000b44 <__aeabi_dcmpun>
 80134d8:	2800      	cmp	r0, #0
 80134da:	f040 85f0 	bne.w	80140be <_vfprintf_r+0xfd6>
 80134de:	f04f 32ff 	mov.w	r2, #4294967295
 80134e2:	4b47      	ldr	r3, [pc, #284]	; (8013600 <_vfprintf_r+0x518>)
 80134e4:	4638      	mov	r0, r7
 80134e6:	4631      	mov	r1, r6
 80134e8:	f7ed fb0e 	bl	8000b08 <__aeabi_dcmple>
 80134ec:	2800      	cmp	r0, #0
 80134ee:	f040 85e6 	bne.w	80140be <_vfprintf_r+0xfd6>
 80134f2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80134f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80134f6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80134f8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80134fa:	f7ed fafb 	bl	8000af4 <__aeabi_dcmplt>
 80134fe:	b110      	cbz	r0, 8013506 <_vfprintf_r+0x41e>
 8013500:	232d      	movs	r3, #45	; 0x2d
 8013502:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8013506:	4b3f      	ldr	r3, [pc, #252]	; (8013604 <_vfprintf_r+0x51c>)
 8013508:	4a3f      	ldr	r2, [pc, #252]	; (8013608 <_vfprintf_r+0x520>)
 801350a:	9906      	ldr	r1, [sp, #24]
 801350c:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8013510:	2947      	cmp	r1, #71	; 0x47
 8013512:	bfcc      	ite	gt
 8013514:	4690      	movgt	r8, r2
 8013516:	4698      	movle	r8, r3
 8013518:	f04f 0b03 	mov.w	fp, #3
 801351c:	2600      	movs	r6, #0
 801351e:	960a      	str	r6, [sp, #40]	; 0x28
 8013520:	e0cc      	b.n	80136bc <_vfprintf_r+0x5d4>
 8013522:	f1bb 3fff 	cmp.w	fp, #4294967295
 8013526:	d026      	beq.n	8013576 <_vfprintf_r+0x48e>
 8013528:	9b06      	ldr	r3, [sp, #24]
 801352a:	f023 0320 	bic.w	r3, r3, #32
 801352e:	2b47      	cmp	r3, #71	; 0x47
 8013530:	d104      	bne.n	801353c <_vfprintf_r+0x454>
 8013532:	f1bb 0f00 	cmp.w	fp, #0
 8013536:	bf08      	it	eq
 8013538:	f04f 0b01 	moveq.w	fp, #1
 801353c:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8013540:	9317      	str	r3, [sp, #92]	; 0x5c
 8013542:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013544:	1e1f      	subs	r7, r3, #0
 8013546:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013548:	930a      	str	r3, [sp, #40]	; 0x28
 801354a:	bfbd      	ittte	lt
 801354c:	463b      	movlt	r3, r7
 801354e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8013552:	9310      	strlt	r3, [sp, #64]	; 0x40
 8013554:	2300      	movge	r3, #0
 8013556:	bfb8      	it	lt
 8013558:	232d      	movlt	r3, #45	; 0x2d
 801355a:	9316      	str	r3, [sp, #88]	; 0x58
 801355c:	9b06      	ldr	r3, [sp, #24]
 801355e:	bfa8      	it	ge
 8013560:	9710      	strge	r7, [sp, #64]	; 0x40
 8013562:	f023 0720 	bic.w	r7, r3, #32
 8013566:	2f46      	cmp	r7, #70	; 0x46
 8013568:	d008      	beq.n	801357c <_vfprintf_r+0x494>
 801356a:	2f45      	cmp	r7, #69	; 0x45
 801356c:	d143      	bne.n	80135f6 <_vfprintf_r+0x50e>
 801356e:	f10b 0601 	add.w	r6, fp, #1
 8013572:	2302      	movs	r3, #2
 8013574:	e004      	b.n	8013580 <_vfprintf_r+0x498>
 8013576:	f04f 0b06 	mov.w	fp, #6
 801357a:	e7df      	b.n	801353c <_vfprintf_r+0x454>
 801357c:	465e      	mov	r6, fp
 801357e:	2303      	movs	r3, #3
 8013580:	aa1f      	add	r2, sp, #124	; 0x7c
 8013582:	9204      	str	r2, [sp, #16]
 8013584:	aa1c      	add	r2, sp, #112	; 0x70
 8013586:	9203      	str	r2, [sp, #12]
 8013588:	aa1b      	add	r2, sp, #108	; 0x6c
 801358a:	9202      	str	r2, [sp, #8]
 801358c:	e88d 0048 	stmia.w	sp, {r3, r6}
 8013590:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013592:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8013594:	4648      	mov	r0, r9
 8013596:	f000 ff2f 	bl	80143f8 <_dtoa_r>
 801359a:	2f47      	cmp	r7, #71	; 0x47
 801359c:	4680      	mov	r8, r0
 801359e:	d103      	bne.n	80135a8 <_vfprintf_r+0x4c0>
 80135a0:	f01a 0f01 	tst.w	sl, #1
 80135a4:	f000 8598 	beq.w	80140d8 <_vfprintf_r+0xff0>
 80135a8:	eb08 0306 	add.w	r3, r8, r6
 80135ac:	2f46      	cmp	r7, #70	; 0x46
 80135ae:	9307      	str	r3, [sp, #28]
 80135b0:	d111      	bne.n	80135d6 <_vfprintf_r+0x4ee>
 80135b2:	f898 3000 	ldrb.w	r3, [r8]
 80135b6:	2b30      	cmp	r3, #48	; 0x30
 80135b8:	d109      	bne.n	80135ce <_vfprintf_r+0x4e6>
 80135ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80135bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80135be:	980a      	ldr	r0, [sp, #40]	; 0x28
 80135c0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80135c2:	f7ed fa8d 	bl	8000ae0 <__aeabi_dcmpeq>
 80135c6:	b910      	cbnz	r0, 80135ce <_vfprintf_r+0x4e6>
 80135c8:	f1c6 0601 	rsb	r6, r6, #1
 80135cc:	961b      	str	r6, [sp, #108]	; 0x6c
 80135ce:	9a07      	ldr	r2, [sp, #28]
 80135d0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80135d2:	441a      	add	r2, r3
 80135d4:	9207      	str	r2, [sp, #28]
 80135d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80135d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80135da:	980a      	ldr	r0, [sp, #40]	; 0x28
 80135dc:	9910      	ldr	r1, [sp, #64]	; 0x40
 80135de:	f7ed fa7f 	bl	8000ae0 <__aeabi_dcmpeq>
 80135e2:	b998      	cbnz	r0, 801360c <_vfprintf_r+0x524>
 80135e4:	2230      	movs	r2, #48	; 0x30
 80135e6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80135e8:	9907      	ldr	r1, [sp, #28]
 80135ea:	4299      	cmp	r1, r3
 80135ec:	d910      	bls.n	8013610 <_vfprintf_r+0x528>
 80135ee:	1c59      	adds	r1, r3, #1
 80135f0:	911f      	str	r1, [sp, #124]	; 0x7c
 80135f2:	701a      	strb	r2, [r3, #0]
 80135f4:	e7f7      	b.n	80135e6 <_vfprintf_r+0x4fe>
 80135f6:	465e      	mov	r6, fp
 80135f8:	e7bb      	b.n	8013572 <_vfprintf_r+0x48a>
 80135fa:	bf00      	nop
 80135fc:	08019998 	.word	0x08019998
 8013600:	7fefffff 	.word	0x7fefffff
 8013604:	08019988 	.word	0x08019988
 8013608:	0801998c 	.word	0x0801998c
 801360c:	9b07      	ldr	r3, [sp, #28]
 801360e:	931f      	str	r3, [sp, #124]	; 0x7c
 8013610:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013612:	2f47      	cmp	r7, #71	; 0x47
 8013614:	eba3 0308 	sub.w	r3, r3, r8
 8013618:	9307      	str	r3, [sp, #28]
 801361a:	f040 80fb 	bne.w	8013814 <_vfprintf_r+0x72c>
 801361e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013620:	1cde      	adds	r6, r3, #3
 8013622:	db02      	blt.n	801362a <_vfprintf_r+0x542>
 8013624:	459b      	cmp	fp, r3
 8013626:	f280 8124 	bge.w	8013872 <_vfprintf_r+0x78a>
 801362a:	9b06      	ldr	r3, [sp, #24]
 801362c:	3b02      	subs	r3, #2
 801362e:	9306      	str	r3, [sp, #24]
 8013630:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8013632:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8013636:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 801363a:	1e53      	subs	r3, r2, #1
 801363c:	2b00      	cmp	r3, #0
 801363e:	931b      	str	r3, [sp, #108]	; 0x6c
 8013640:	bfb6      	itet	lt
 8013642:	f1c2 0301 	rsblt	r3, r2, #1
 8013646:	222b      	movge	r2, #43	; 0x2b
 8013648:	222d      	movlt	r2, #45	; 0x2d
 801364a:	2b09      	cmp	r3, #9
 801364c:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8013650:	f340 80fe 	ble.w	8013850 <_vfprintf_r+0x768>
 8013654:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8013658:	260a      	movs	r6, #10
 801365a:	fb93 f0f6 	sdiv	r0, r3, r6
 801365e:	fb06 3310 	mls	r3, r6, r0, r3
 8013662:	3330      	adds	r3, #48	; 0x30
 8013664:	2809      	cmp	r0, #9
 8013666:	f802 3c01 	strb.w	r3, [r2, #-1]
 801366a:	f102 31ff 	add.w	r1, r2, #4294967295
 801366e:	4603      	mov	r3, r0
 8013670:	f300 80e7 	bgt.w	8013842 <_vfprintf_r+0x75a>
 8013674:	3330      	adds	r3, #48	; 0x30
 8013676:	f801 3c01 	strb.w	r3, [r1, #-1]
 801367a:	3a02      	subs	r2, #2
 801367c:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8013680:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8013684:	4282      	cmp	r2, r0
 8013686:	4619      	mov	r1, r3
 8013688:	f0c0 80dd 	bcc.w	8013846 <_vfprintf_r+0x75e>
 801368c:	9a07      	ldr	r2, [sp, #28]
 801368e:	ab1d      	add	r3, sp, #116	; 0x74
 8013690:	1acb      	subs	r3, r1, r3
 8013692:	2a01      	cmp	r2, #1
 8013694:	9314      	str	r3, [sp, #80]	; 0x50
 8013696:	eb03 0b02 	add.w	fp, r3, r2
 801369a:	dc03      	bgt.n	80136a4 <_vfprintf_r+0x5bc>
 801369c:	f01a 0301 	ands.w	r3, sl, #1
 80136a0:	930a      	str	r3, [sp, #40]	; 0x28
 80136a2:	d003      	beq.n	80136ac <_vfprintf_r+0x5c4>
 80136a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80136a6:	449b      	add	fp, r3
 80136a8:	2300      	movs	r3, #0
 80136aa:	930a      	str	r3, [sp, #40]	; 0x28
 80136ac:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80136ae:	b113      	cbz	r3, 80136b6 <_vfprintf_r+0x5ce>
 80136b0:	232d      	movs	r3, #45	; 0x2d
 80136b2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80136b6:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 80136ba:	2600      	movs	r6, #0
 80136bc:	455e      	cmp	r6, fp
 80136be:	4633      	mov	r3, r6
 80136c0:	bfb8      	it	lt
 80136c2:	465b      	movlt	r3, fp
 80136c4:	9310      	str	r3, [sp, #64]	; 0x40
 80136c6:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 80136ca:	b113      	cbz	r3, 80136d2 <_vfprintf_r+0x5ea>
 80136cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80136ce:	3301      	adds	r3, #1
 80136d0:	9310      	str	r3, [sp, #64]	; 0x40
 80136d2:	f01a 0302 	ands.w	r3, sl, #2
 80136d6:	9316      	str	r3, [sp, #88]	; 0x58
 80136d8:	bf1e      	ittt	ne
 80136da:	9b10      	ldrne	r3, [sp, #64]	; 0x40
 80136dc:	3302      	addne	r3, #2
 80136de:	9310      	strne	r3, [sp, #64]	; 0x40
 80136e0:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80136e4:	9317      	str	r3, [sp, #92]	; 0x5c
 80136e6:	d114      	bne.n	8013712 <_vfprintf_r+0x62a>
 80136e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80136ea:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80136ec:	1a9f      	subs	r7, r3, r2
 80136ee:	2f00      	cmp	r7, #0
 80136f0:	dd0f      	ble.n	8013712 <_vfprintf_r+0x62a>
 80136f2:	4bac      	ldr	r3, [pc, #688]	; (80139a4 <_vfprintf_r+0x8bc>)
 80136f4:	6023      	str	r3, [r4, #0]
 80136f6:	2f10      	cmp	r7, #16
 80136f8:	f300 81de 	bgt.w	8013ab8 <_vfprintf_r+0x9d0>
 80136fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80136fe:	6067      	str	r7, [r4, #4]
 8013700:	441f      	add	r7, r3
 8013702:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013704:	9723      	str	r7, [sp, #140]	; 0x8c
 8013706:	3301      	adds	r3, #1
 8013708:	2b07      	cmp	r3, #7
 801370a:	9322      	str	r3, [sp, #136]	; 0x88
 801370c:	f300 81eb 	bgt.w	8013ae6 <_vfprintf_r+0x9fe>
 8013710:	3408      	adds	r4, #8
 8013712:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8013716:	b173      	cbz	r3, 8013736 <_vfprintf_r+0x64e>
 8013718:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 801371c:	6023      	str	r3, [r4, #0]
 801371e:	2301      	movs	r3, #1
 8013720:	6063      	str	r3, [r4, #4]
 8013722:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013724:	3301      	adds	r3, #1
 8013726:	9323      	str	r3, [sp, #140]	; 0x8c
 8013728:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801372a:	3301      	adds	r3, #1
 801372c:	2b07      	cmp	r3, #7
 801372e:	9322      	str	r3, [sp, #136]	; 0x88
 8013730:	f300 81e3 	bgt.w	8013afa <_vfprintf_r+0xa12>
 8013734:	3408      	adds	r4, #8
 8013736:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8013738:	b16b      	cbz	r3, 8013756 <_vfprintf_r+0x66e>
 801373a:	ab1a      	add	r3, sp, #104	; 0x68
 801373c:	6023      	str	r3, [r4, #0]
 801373e:	2302      	movs	r3, #2
 8013740:	6063      	str	r3, [r4, #4]
 8013742:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013744:	3302      	adds	r3, #2
 8013746:	9323      	str	r3, [sp, #140]	; 0x8c
 8013748:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801374a:	3301      	adds	r3, #1
 801374c:	2b07      	cmp	r3, #7
 801374e:	9322      	str	r3, [sp, #136]	; 0x88
 8013750:	f300 81dd 	bgt.w	8013b0e <_vfprintf_r+0xa26>
 8013754:	3408      	adds	r4, #8
 8013756:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8013758:	2b80      	cmp	r3, #128	; 0x80
 801375a:	d114      	bne.n	8013786 <_vfprintf_r+0x69e>
 801375c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801375e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8013760:	1a9f      	subs	r7, r3, r2
 8013762:	2f00      	cmp	r7, #0
 8013764:	dd0f      	ble.n	8013786 <_vfprintf_r+0x69e>
 8013766:	4b90      	ldr	r3, [pc, #576]	; (80139a8 <_vfprintf_r+0x8c0>)
 8013768:	6023      	str	r3, [r4, #0]
 801376a:	2f10      	cmp	r7, #16
 801376c:	f300 81d9 	bgt.w	8013b22 <_vfprintf_r+0xa3a>
 8013770:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013772:	6067      	str	r7, [r4, #4]
 8013774:	441f      	add	r7, r3
 8013776:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013778:	9723      	str	r7, [sp, #140]	; 0x8c
 801377a:	3301      	adds	r3, #1
 801377c:	2b07      	cmp	r3, #7
 801377e:	9322      	str	r3, [sp, #136]	; 0x88
 8013780:	f300 81e6 	bgt.w	8013b50 <_vfprintf_r+0xa68>
 8013784:	3408      	adds	r4, #8
 8013786:	eba6 060b 	sub.w	r6, r6, fp
 801378a:	2e00      	cmp	r6, #0
 801378c:	dd0f      	ble.n	80137ae <_vfprintf_r+0x6c6>
 801378e:	4f86      	ldr	r7, [pc, #536]	; (80139a8 <_vfprintf_r+0x8c0>)
 8013790:	6027      	str	r7, [r4, #0]
 8013792:	2e10      	cmp	r6, #16
 8013794:	f300 81e6 	bgt.w	8013b64 <_vfprintf_r+0xa7c>
 8013798:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801379a:	9823      	ldr	r0, [sp, #140]	; 0x8c
 801379c:	6066      	str	r6, [r4, #4]
 801379e:	3301      	adds	r3, #1
 80137a0:	4406      	add	r6, r0
 80137a2:	2b07      	cmp	r3, #7
 80137a4:	9623      	str	r6, [sp, #140]	; 0x8c
 80137a6:	9322      	str	r3, [sp, #136]	; 0x88
 80137a8:	f300 81f3 	bgt.w	8013b92 <_vfprintf_r+0xaaa>
 80137ac:	3408      	adds	r4, #8
 80137ae:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80137b2:	f040 81f8 	bne.w	8013ba6 <_vfprintf_r+0xabe>
 80137b6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80137b8:	e884 0900 	stmia.w	r4, {r8, fp}
 80137bc:	445b      	add	r3, fp
 80137be:	9323      	str	r3, [sp, #140]	; 0x8c
 80137c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80137c2:	3301      	adds	r3, #1
 80137c4:	2b07      	cmp	r3, #7
 80137c6:	9322      	str	r3, [sp, #136]	; 0x88
 80137c8:	f340 8428 	ble.w	801401c <_vfprintf_r+0xf34>
 80137cc:	aa21      	add	r2, sp, #132	; 0x84
 80137ce:	4629      	mov	r1, r5
 80137d0:	4648      	mov	r0, r9
 80137d2:	f004 f856 	bl	8017882 <__sprint_r>
 80137d6:	2800      	cmp	r0, #0
 80137d8:	f040 8440 	bne.w	801405c <_vfprintf_r+0xf74>
 80137dc:	ac2e      	add	r4, sp, #184	; 0xb8
 80137de:	f01a 0f04 	tst.w	sl, #4
 80137e2:	f040 841e 	bne.w	8014022 <_vfprintf_r+0xf3a>
 80137e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80137e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80137ea:	9910      	ldr	r1, [sp, #64]	; 0x40
 80137ec:	428a      	cmp	r2, r1
 80137ee:	bfac      	ite	ge
 80137f0:	189b      	addge	r3, r3, r2
 80137f2:	185b      	addlt	r3, r3, r1
 80137f4:	930c      	str	r3, [sp, #48]	; 0x30
 80137f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80137f8:	b13b      	cbz	r3, 801380a <_vfprintf_r+0x722>
 80137fa:	aa21      	add	r2, sp, #132	; 0x84
 80137fc:	4629      	mov	r1, r5
 80137fe:	4648      	mov	r0, r9
 8013800:	f004 f83f 	bl	8017882 <__sprint_r>
 8013804:	2800      	cmp	r0, #0
 8013806:	f040 8429 	bne.w	801405c <_vfprintf_r+0xf74>
 801380a:	2300      	movs	r3, #0
 801380c:	9322      	str	r3, [sp, #136]	; 0x88
 801380e:	9f08      	ldr	r7, [sp, #32]
 8013810:	ac2e      	add	r4, sp, #184	; 0xb8
 8013812:	e4e8      	b.n	80131e6 <_vfprintf_r+0xfe>
 8013814:	9b06      	ldr	r3, [sp, #24]
 8013816:	2b65      	cmp	r3, #101	; 0x65
 8013818:	f77f af0a 	ble.w	8013630 <_vfprintf_r+0x548>
 801381c:	9b06      	ldr	r3, [sp, #24]
 801381e:	2b66      	cmp	r3, #102	; 0x66
 8013820:	d127      	bne.n	8013872 <_vfprintf_r+0x78a>
 8013822:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013824:	2b00      	cmp	r3, #0
 8013826:	dd1b      	ble.n	8013860 <_vfprintf_r+0x778>
 8013828:	f1bb 0f00 	cmp.w	fp, #0
 801382c:	d102      	bne.n	8013834 <_vfprintf_r+0x74c>
 801382e:	f01a 0f01 	tst.w	sl, #1
 8013832:	d002      	beq.n	801383a <_vfprintf_r+0x752>
 8013834:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013836:	4413      	add	r3, r2
 8013838:	445b      	add	r3, fp
 801383a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801383c:	920a      	str	r2, [sp, #40]	; 0x28
 801383e:	469b      	mov	fp, r3
 8013840:	e734      	b.n	80136ac <_vfprintf_r+0x5c4>
 8013842:	460a      	mov	r2, r1
 8013844:	e709      	b.n	801365a <_vfprintf_r+0x572>
 8013846:	f812 1b01 	ldrb.w	r1, [r2], #1
 801384a:	f803 1b01 	strb.w	r1, [r3], #1
 801384e:	e719      	b.n	8013684 <_vfprintf_r+0x59c>
 8013850:	2230      	movs	r2, #48	; 0x30
 8013852:	4413      	add	r3, r2
 8013854:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8013858:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 801385c:	a91e      	add	r1, sp, #120	; 0x78
 801385e:	e715      	b.n	801368c <_vfprintf_r+0x5a4>
 8013860:	f1bb 0f00 	cmp.w	fp, #0
 8013864:	d102      	bne.n	801386c <_vfprintf_r+0x784>
 8013866:	f01a 0f01 	tst.w	sl, #1
 801386a:	d016      	beq.n	801389a <_vfprintf_r+0x7b2>
 801386c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801386e:	3301      	adds	r3, #1
 8013870:	e7e2      	b.n	8013838 <_vfprintf_r+0x750>
 8013872:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8013874:	9b07      	ldr	r3, [sp, #28]
 8013876:	429a      	cmp	r2, r3
 8013878:	db07      	blt.n	801388a <_vfprintf_r+0x7a2>
 801387a:	f01a 0f01 	tst.w	sl, #1
 801387e:	d00e      	beq.n	801389e <_vfprintf_r+0x7b6>
 8013880:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013882:	4413      	add	r3, r2
 8013884:	2267      	movs	r2, #103	; 0x67
 8013886:	9206      	str	r2, [sp, #24]
 8013888:	e7d7      	b.n	801383a <_vfprintf_r+0x752>
 801388a:	9b07      	ldr	r3, [sp, #28]
 801388c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801388e:	2a00      	cmp	r2, #0
 8013890:	440b      	add	r3, r1
 8013892:	dcf7      	bgt.n	8013884 <_vfprintf_r+0x79c>
 8013894:	f1c2 0201 	rsb	r2, r2, #1
 8013898:	e7f3      	b.n	8013882 <_vfprintf_r+0x79a>
 801389a:	2301      	movs	r3, #1
 801389c:	e7cd      	b.n	801383a <_vfprintf_r+0x752>
 801389e:	4613      	mov	r3, r2
 80138a0:	e7f0      	b.n	8013884 <_vfprintf_r+0x79c>
 80138a2:	b10b      	cbz	r3, 80138a8 <_vfprintf_r+0x7c0>
 80138a4:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80138a8:	f01a 0f20 	tst.w	sl, #32
 80138ac:	f107 0304 	add.w	r3, r7, #4
 80138b0:	d008      	beq.n	80138c4 <_vfprintf_r+0x7dc>
 80138b2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80138b4:	683a      	ldr	r2, [r7, #0]
 80138b6:	17cf      	asrs	r7, r1, #31
 80138b8:	4608      	mov	r0, r1
 80138ba:	4639      	mov	r1, r7
 80138bc:	e9c2 0100 	strd	r0, r1, [r2]
 80138c0:	461f      	mov	r7, r3
 80138c2:	e490      	b.n	80131e6 <_vfprintf_r+0xfe>
 80138c4:	f01a 0f10 	tst.w	sl, #16
 80138c8:	d003      	beq.n	80138d2 <_vfprintf_r+0x7ea>
 80138ca:	683a      	ldr	r2, [r7, #0]
 80138cc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80138ce:	6011      	str	r1, [r2, #0]
 80138d0:	e7f6      	b.n	80138c0 <_vfprintf_r+0x7d8>
 80138d2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80138d6:	d0f8      	beq.n	80138ca <_vfprintf_r+0x7e2>
 80138d8:	683a      	ldr	r2, [r7, #0]
 80138da:	f8bd 1030 	ldrh.w	r1, [sp, #48]	; 0x30
 80138de:	8011      	strh	r1, [r2, #0]
 80138e0:	e7ee      	b.n	80138c0 <_vfprintf_r+0x7d8>
 80138e2:	f04a 0a10 	orr.w	sl, sl, #16
 80138e6:	f01a 0320 	ands.w	r3, sl, #32
 80138ea:	d022      	beq.n	8013932 <_vfprintf_r+0x84a>
 80138ec:	3707      	adds	r7, #7
 80138ee:	f027 0707 	bic.w	r7, r7, #7
 80138f2:	f107 0308 	add.w	r3, r7, #8
 80138f6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80138fa:	9308      	str	r3, [sp, #32]
 80138fc:	2300      	movs	r3, #0
 80138fe:	2200      	movs	r2, #0
 8013900:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8013904:	f1bb 3fff 	cmp.w	fp, #4294967295
 8013908:	f000 83eb 	beq.w	80140e2 <_vfprintf_r+0xffa>
 801390c:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8013910:	920a      	str	r2, [sp, #40]	; 0x28
 8013912:	ea56 0207 	orrs.w	r2, r6, r7
 8013916:	f040 83ea 	bne.w	80140ee <_vfprintf_r+0x1006>
 801391a:	f1bb 0f00 	cmp.w	fp, #0
 801391e:	f000 80ac 	beq.w	8013a7a <_vfprintf_r+0x992>
 8013922:	2b01      	cmp	r3, #1
 8013924:	d078      	beq.n	8013a18 <_vfprintf_r+0x930>
 8013926:	2b02      	cmp	r3, #2
 8013928:	f000 8093 	beq.w	8013a52 <_vfprintf_r+0x96a>
 801392c:	2600      	movs	r6, #0
 801392e:	2700      	movs	r7, #0
 8013930:	e3e3      	b.n	80140fa <_vfprintf_r+0x1012>
 8013932:	1d3a      	adds	r2, r7, #4
 8013934:	f01a 0110 	ands.w	r1, sl, #16
 8013938:	9208      	str	r2, [sp, #32]
 801393a:	d002      	beq.n	8013942 <_vfprintf_r+0x85a>
 801393c:	683e      	ldr	r6, [r7, #0]
 801393e:	2700      	movs	r7, #0
 8013940:	e7dd      	b.n	80138fe <_vfprintf_r+0x816>
 8013942:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8013946:	d0f9      	beq.n	801393c <_vfprintf_r+0x854>
 8013948:	883e      	ldrh	r6, [r7, #0]
 801394a:	2700      	movs	r7, #0
 801394c:	e7d6      	b.n	80138fc <_vfprintf_r+0x814>
 801394e:	1d3b      	adds	r3, r7, #4
 8013950:	9308      	str	r3, [sp, #32]
 8013952:	2330      	movs	r3, #48	; 0x30
 8013954:	2278      	movs	r2, #120	; 0x78
 8013956:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 801395a:	4b14      	ldr	r3, [pc, #80]	; (80139ac <_vfprintf_r+0x8c4>)
 801395c:	683e      	ldr	r6, [r7, #0]
 801395e:	9315      	str	r3, [sp, #84]	; 0x54
 8013960:	2700      	movs	r7, #0
 8013962:	f04a 0a02 	orr.w	sl, sl, #2
 8013966:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 801396a:	2302      	movs	r3, #2
 801396c:	9206      	str	r2, [sp, #24]
 801396e:	e7c6      	b.n	80138fe <_vfprintf_r+0x816>
 8013970:	1d3b      	adds	r3, r7, #4
 8013972:	2600      	movs	r6, #0
 8013974:	f1bb 3fff 	cmp.w	fp, #4294967295
 8013978:	9308      	str	r3, [sp, #32]
 801397a:	f8d7 8000 	ldr.w	r8, [r7]
 801397e:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8013982:	d00a      	beq.n	801399a <_vfprintf_r+0x8b2>
 8013984:	465a      	mov	r2, fp
 8013986:	4631      	mov	r1, r6
 8013988:	4640      	mov	r0, r8
 801398a:	f7ec fc39 	bl	8000200 <memchr>
 801398e:	2800      	cmp	r0, #0
 8013990:	f000 8090 	beq.w	8013ab4 <_vfprintf_r+0x9cc>
 8013994:	eba0 0b08 	sub.w	fp, r0, r8
 8013998:	e5c1      	b.n	801351e <_vfprintf_r+0x436>
 801399a:	4640      	mov	r0, r8
 801399c:	f7ec fc22 	bl	80001e4 <strlen>
 80139a0:	4683      	mov	fp, r0
 80139a2:	e5bc      	b.n	801351e <_vfprintf_r+0x436>
 80139a4:	08019a18 	.word	0x08019a18
 80139a8:	08019a28 	.word	0x08019a28
 80139ac:	080199a9 	.word	0x080199a9
 80139b0:	f04a 0a10 	orr.w	sl, sl, #16
 80139b4:	f01a 0f20 	tst.w	sl, #32
 80139b8:	d009      	beq.n	80139ce <_vfprintf_r+0x8e6>
 80139ba:	3707      	adds	r7, #7
 80139bc:	f027 0707 	bic.w	r7, r7, #7
 80139c0:	f107 0308 	add.w	r3, r7, #8
 80139c4:	e9d7 6700 	ldrd	r6, r7, [r7]
 80139c8:	9308      	str	r3, [sp, #32]
 80139ca:	2301      	movs	r3, #1
 80139cc:	e797      	b.n	80138fe <_vfprintf_r+0x816>
 80139ce:	1d3b      	adds	r3, r7, #4
 80139d0:	f01a 0f10 	tst.w	sl, #16
 80139d4:	9308      	str	r3, [sp, #32]
 80139d6:	d001      	beq.n	80139dc <_vfprintf_r+0x8f4>
 80139d8:	683e      	ldr	r6, [r7, #0]
 80139da:	e003      	b.n	80139e4 <_vfprintf_r+0x8fc>
 80139dc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80139e0:	d0fa      	beq.n	80139d8 <_vfprintf_r+0x8f0>
 80139e2:	883e      	ldrh	r6, [r7, #0]
 80139e4:	2700      	movs	r7, #0
 80139e6:	e7f0      	b.n	80139ca <_vfprintf_r+0x8e2>
 80139e8:	b10b      	cbz	r3, 80139ee <_vfprintf_r+0x906>
 80139ea:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80139ee:	4ba3      	ldr	r3, [pc, #652]	; (8013c7c <_vfprintf_r+0xb94>)
 80139f0:	e4be      	b.n	8013370 <_vfprintf_r+0x288>
 80139f2:	1d3b      	adds	r3, r7, #4
 80139f4:	f01a 0f10 	tst.w	sl, #16
 80139f8:	9308      	str	r3, [sp, #32]
 80139fa:	d001      	beq.n	8013a00 <_vfprintf_r+0x918>
 80139fc:	683e      	ldr	r6, [r7, #0]
 80139fe:	e003      	b.n	8013a08 <_vfprintf_r+0x920>
 8013a00:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8013a04:	d0fa      	beq.n	80139fc <_vfprintf_r+0x914>
 8013a06:	883e      	ldrh	r6, [r7, #0]
 8013a08:	2700      	movs	r7, #0
 8013a0a:	e4be      	b.n	801338a <_vfprintf_r+0x2a2>
 8013a0c:	4643      	mov	r3, r8
 8013a0e:	e375      	b.n	80140fc <_vfprintf_r+0x1014>
 8013a10:	2f00      	cmp	r7, #0
 8013a12:	bf08      	it	eq
 8013a14:	2e0a      	cmpeq	r6, #10
 8013a16:	d205      	bcs.n	8013a24 <_vfprintf_r+0x93c>
 8013a18:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8013a1c:	3630      	adds	r6, #48	; 0x30
 8013a1e:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8013a22:	e386      	b.n	8014132 <_vfprintf_r+0x104a>
 8013a24:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8013a28:	4630      	mov	r0, r6
 8013a2a:	4639      	mov	r1, r7
 8013a2c:	220a      	movs	r2, #10
 8013a2e:	2300      	movs	r3, #0
 8013a30:	f7ed fc0a 	bl	8001248 <__aeabi_uldivmod>
 8013a34:	3230      	adds	r2, #48	; 0x30
 8013a36:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8013a3a:	2300      	movs	r3, #0
 8013a3c:	4630      	mov	r0, r6
 8013a3e:	4639      	mov	r1, r7
 8013a40:	220a      	movs	r2, #10
 8013a42:	f7ed fc01 	bl	8001248 <__aeabi_uldivmod>
 8013a46:	4606      	mov	r6, r0
 8013a48:	460f      	mov	r7, r1
 8013a4a:	ea56 0307 	orrs.w	r3, r6, r7
 8013a4e:	d1eb      	bne.n	8013a28 <_vfprintf_r+0x940>
 8013a50:	e36f      	b.n	8014132 <_vfprintf_r+0x104a>
 8013a52:	2600      	movs	r6, #0
 8013a54:	2700      	movs	r7, #0
 8013a56:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8013a5a:	f006 030f 	and.w	r3, r6, #15
 8013a5e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013a60:	5cd3      	ldrb	r3, [r2, r3]
 8013a62:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8013a66:	0933      	lsrs	r3, r6, #4
 8013a68:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8013a6c:	093a      	lsrs	r2, r7, #4
 8013a6e:	461e      	mov	r6, r3
 8013a70:	4617      	mov	r7, r2
 8013a72:	ea56 0307 	orrs.w	r3, r6, r7
 8013a76:	d1f0      	bne.n	8013a5a <_vfprintf_r+0x972>
 8013a78:	e35b      	b.n	8014132 <_vfprintf_r+0x104a>
 8013a7a:	b943      	cbnz	r3, 8013a8e <_vfprintf_r+0x9a6>
 8013a7c:	f01a 0f01 	tst.w	sl, #1
 8013a80:	d005      	beq.n	8013a8e <_vfprintf_r+0x9a6>
 8013a82:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8013a86:	2330      	movs	r3, #48	; 0x30
 8013a88:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8013a8c:	e351      	b.n	8014132 <_vfprintf_r+0x104a>
 8013a8e:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8013a92:	e34e      	b.n	8014132 <_vfprintf_r+0x104a>
 8013a94:	b10b      	cbz	r3, 8013a9a <_vfprintf_r+0x9b2>
 8013a96:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8013a9a:	9b06      	ldr	r3, [sp, #24]
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	f000 8301 	beq.w	80140a4 <_vfprintf_r+0xfbc>
 8013aa2:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8013aa6:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8013aaa:	2600      	movs	r6, #0
 8013aac:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8013ab0:	9708      	str	r7, [sp, #32]
 8013ab2:	e4dd      	b.n	8013470 <_vfprintf_r+0x388>
 8013ab4:	4606      	mov	r6, r0
 8013ab6:	e532      	b.n	801351e <_vfprintf_r+0x436>
 8013ab8:	2310      	movs	r3, #16
 8013aba:	6063      	str	r3, [r4, #4]
 8013abc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013abe:	3310      	adds	r3, #16
 8013ac0:	9323      	str	r3, [sp, #140]	; 0x8c
 8013ac2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013ac4:	3301      	adds	r3, #1
 8013ac6:	2b07      	cmp	r3, #7
 8013ac8:	9322      	str	r3, [sp, #136]	; 0x88
 8013aca:	dc02      	bgt.n	8013ad2 <_vfprintf_r+0x9ea>
 8013acc:	3408      	adds	r4, #8
 8013ace:	3f10      	subs	r7, #16
 8013ad0:	e60f      	b.n	80136f2 <_vfprintf_r+0x60a>
 8013ad2:	aa21      	add	r2, sp, #132	; 0x84
 8013ad4:	4629      	mov	r1, r5
 8013ad6:	4648      	mov	r0, r9
 8013ad8:	f003 fed3 	bl	8017882 <__sprint_r>
 8013adc:	2800      	cmp	r0, #0
 8013ade:	f040 82bd 	bne.w	801405c <_vfprintf_r+0xf74>
 8013ae2:	ac2e      	add	r4, sp, #184	; 0xb8
 8013ae4:	e7f3      	b.n	8013ace <_vfprintf_r+0x9e6>
 8013ae6:	aa21      	add	r2, sp, #132	; 0x84
 8013ae8:	4629      	mov	r1, r5
 8013aea:	4648      	mov	r0, r9
 8013aec:	f003 fec9 	bl	8017882 <__sprint_r>
 8013af0:	2800      	cmp	r0, #0
 8013af2:	f040 82b3 	bne.w	801405c <_vfprintf_r+0xf74>
 8013af6:	ac2e      	add	r4, sp, #184	; 0xb8
 8013af8:	e60b      	b.n	8013712 <_vfprintf_r+0x62a>
 8013afa:	aa21      	add	r2, sp, #132	; 0x84
 8013afc:	4629      	mov	r1, r5
 8013afe:	4648      	mov	r0, r9
 8013b00:	f003 febf 	bl	8017882 <__sprint_r>
 8013b04:	2800      	cmp	r0, #0
 8013b06:	f040 82a9 	bne.w	801405c <_vfprintf_r+0xf74>
 8013b0a:	ac2e      	add	r4, sp, #184	; 0xb8
 8013b0c:	e613      	b.n	8013736 <_vfprintf_r+0x64e>
 8013b0e:	aa21      	add	r2, sp, #132	; 0x84
 8013b10:	4629      	mov	r1, r5
 8013b12:	4648      	mov	r0, r9
 8013b14:	f003 feb5 	bl	8017882 <__sprint_r>
 8013b18:	2800      	cmp	r0, #0
 8013b1a:	f040 829f 	bne.w	801405c <_vfprintf_r+0xf74>
 8013b1e:	ac2e      	add	r4, sp, #184	; 0xb8
 8013b20:	e619      	b.n	8013756 <_vfprintf_r+0x66e>
 8013b22:	2310      	movs	r3, #16
 8013b24:	6063      	str	r3, [r4, #4]
 8013b26:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013b28:	3310      	adds	r3, #16
 8013b2a:	9323      	str	r3, [sp, #140]	; 0x8c
 8013b2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013b2e:	3301      	adds	r3, #1
 8013b30:	2b07      	cmp	r3, #7
 8013b32:	9322      	str	r3, [sp, #136]	; 0x88
 8013b34:	dc02      	bgt.n	8013b3c <_vfprintf_r+0xa54>
 8013b36:	3408      	adds	r4, #8
 8013b38:	3f10      	subs	r7, #16
 8013b3a:	e614      	b.n	8013766 <_vfprintf_r+0x67e>
 8013b3c:	aa21      	add	r2, sp, #132	; 0x84
 8013b3e:	4629      	mov	r1, r5
 8013b40:	4648      	mov	r0, r9
 8013b42:	f003 fe9e 	bl	8017882 <__sprint_r>
 8013b46:	2800      	cmp	r0, #0
 8013b48:	f040 8288 	bne.w	801405c <_vfprintf_r+0xf74>
 8013b4c:	ac2e      	add	r4, sp, #184	; 0xb8
 8013b4e:	e7f3      	b.n	8013b38 <_vfprintf_r+0xa50>
 8013b50:	aa21      	add	r2, sp, #132	; 0x84
 8013b52:	4629      	mov	r1, r5
 8013b54:	4648      	mov	r0, r9
 8013b56:	f003 fe94 	bl	8017882 <__sprint_r>
 8013b5a:	2800      	cmp	r0, #0
 8013b5c:	f040 827e 	bne.w	801405c <_vfprintf_r+0xf74>
 8013b60:	ac2e      	add	r4, sp, #184	; 0xb8
 8013b62:	e610      	b.n	8013786 <_vfprintf_r+0x69e>
 8013b64:	2310      	movs	r3, #16
 8013b66:	6063      	str	r3, [r4, #4]
 8013b68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013b6a:	3310      	adds	r3, #16
 8013b6c:	9323      	str	r3, [sp, #140]	; 0x8c
 8013b6e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013b70:	3301      	adds	r3, #1
 8013b72:	2b07      	cmp	r3, #7
 8013b74:	9322      	str	r3, [sp, #136]	; 0x88
 8013b76:	dc02      	bgt.n	8013b7e <_vfprintf_r+0xa96>
 8013b78:	3408      	adds	r4, #8
 8013b7a:	3e10      	subs	r6, #16
 8013b7c:	e608      	b.n	8013790 <_vfprintf_r+0x6a8>
 8013b7e:	aa21      	add	r2, sp, #132	; 0x84
 8013b80:	4629      	mov	r1, r5
 8013b82:	4648      	mov	r0, r9
 8013b84:	f003 fe7d 	bl	8017882 <__sprint_r>
 8013b88:	2800      	cmp	r0, #0
 8013b8a:	f040 8267 	bne.w	801405c <_vfprintf_r+0xf74>
 8013b8e:	ac2e      	add	r4, sp, #184	; 0xb8
 8013b90:	e7f3      	b.n	8013b7a <_vfprintf_r+0xa92>
 8013b92:	aa21      	add	r2, sp, #132	; 0x84
 8013b94:	4629      	mov	r1, r5
 8013b96:	4648      	mov	r0, r9
 8013b98:	f003 fe73 	bl	8017882 <__sprint_r>
 8013b9c:	2800      	cmp	r0, #0
 8013b9e:	f040 825d 	bne.w	801405c <_vfprintf_r+0xf74>
 8013ba2:	ac2e      	add	r4, sp, #184	; 0xb8
 8013ba4:	e603      	b.n	80137ae <_vfprintf_r+0x6c6>
 8013ba6:	9b06      	ldr	r3, [sp, #24]
 8013ba8:	2b65      	cmp	r3, #101	; 0x65
 8013baa:	f340 81b1 	ble.w	8013f10 <_vfprintf_r+0xe28>
 8013bae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013bb0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013bb2:	980e      	ldr	r0, [sp, #56]	; 0x38
 8013bb4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8013bb6:	f7ec ff93 	bl	8000ae0 <__aeabi_dcmpeq>
 8013bba:	2800      	cmp	r0, #0
 8013bbc:	d064      	beq.n	8013c88 <_vfprintf_r+0xba0>
 8013bbe:	4b30      	ldr	r3, [pc, #192]	; (8013c80 <_vfprintf_r+0xb98>)
 8013bc0:	6023      	str	r3, [r4, #0]
 8013bc2:	2301      	movs	r3, #1
 8013bc4:	6063      	str	r3, [r4, #4]
 8013bc6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013bc8:	3301      	adds	r3, #1
 8013bca:	9323      	str	r3, [sp, #140]	; 0x8c
 8013bcc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013bce:	3301      	adds	r3, #1
 8013bd0:	2b07      	cmp	r3, #7
 8013bd2:	9322      	str	r3, [sp, #136]	; 0x88
 8013bd4:	dc26      	bgt.n	8013c24 <_vfprintf_r+0xb3c>
 8013bd6:	3408      	adds	r4, #8
 8013bd8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013bda:	9a07      	ldr	r2, [sp, #28]
 8013bdc:	4293      	cmp	r3, r2
 8013bde:	db03      	blt.n	8013be8 <_vfprintf_r+0xb00>
 8013be0:	f01a 0f01 	tst.w	sl, #1
 8013be4:	f43f adfb 	beq.w	80137de <_vfprintf_r+0x6f6>
 8013be8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013bea:	6023      	str	r3, [r4, #0]
 8013bec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013bee:	6063      	str	r3, [r4, #4]
 8013bf0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013bf2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013bf4:	4413      	add	r3, r2
 8013bf6:	9323      	str	r3, [sp, #140]	; 0x8c
 8013bf8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013bfa:	3301      	adds	r3, #1
 8013bfc:	2b07      	cmp	r3, #7
 8013bfe:	9322      	str	r3, [sp, #136]	; 0x88
 8013c00:	dc1a      	bgt.n	8013c38 <_vfprintf_r+0xb50>
 8013c02:	3408      	adds	r4, #8
 8013c04:	9b07      	ldr	r3, [sp, #28]
 8013c06:	1e5e      	subs	r6, r3, #1
 8013c08:	2e00      	cmp	r6, #0
 8013c0a:	f77f ade8 	ble.w	80137de <_vfprintf_r+0x6f6>
 8013c0e:	4f1d      	ldr	r7, [pc, #116]	; (8013c84 <_vfprintf_r+0xb9c>)
 8013c10:	f04f 0810 	mov.w	r8, #16
 8013c14:	2e10      	cmp	r6, #16
 8013c16:	6027      	str	r7, [r4, #0]
 8013c18:	dc18      	bgt.n	8013c4c <_vfprintf_r+0xb64>
 8013c1a:	6066      	str	r6, [r4, #4]
 8013c1c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013c1e:	441e      	add	r6, r3
 8013c20:	9623      	str	r6, [sp, #140]	; 0x8c
 8013c22:	e5cd      	b.n	80137c0 <_vfprintf_r+0x6d8>
 8013c24:	aa21      	add	r2, sp, #132	; 0x84
 8013c26:	4629      	mov	r1, r5
 8013c28:	4648      	mov	r0, r9
 8013c2a:	f003 fe2a 	bl	8017882 <__sprint_r>
 8013c2e:	2800      	cmp	r0, #0
 8013c30:	f040 8214 	bne.w	801405c <_vfprintf_r+0xf74>
 8013c34:	ac2e      	add	r4, sp, #184	; 0xb8
 8013c36:	e7cf      	b.n	8013bd8 <_vfprintf_r+0xaf0>
 8013c38:	aa21      	add	r2, sp, #132	; 0x84
 8013c3a:	4629      	mov	r1, r5
 8013c3c:	4648      	mov	r0, r9
 8013c3e:	f003 fe20 	bl	8017882 <__sprint_r>
 8013c42:	2800      	cmp	r0, #0
 8013c44:	f040 820a 	bne.w	801405c <_vfprintf_r+0xf74>
 8013c48:	ac2e      	add	r4, sp, #184	; 0xb8
 8013c4a:	e7db      	b.n	8013c04 <_vfprintf_r+0xb1c>
 8013c4c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013c4e:	f8c4 8004 	str.w	r8, [r4, #4]
 8013c52:	3310      	adds	r3, #16
 8013c54:	9323      	str	r3, [sp, #140]	; 0x8c
 8013c56:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013c58:	3301      	adds	r3, #1
 8013c5a:	2b07      	cmp	r3, #7
 8013c5c:	9322      	str	r3, [sp, #136]	; 0x88
 8013c5e:	dc02      	bgt.n	8013c66 <_vfprintf_r+0xb7e>
 8013c60:	3408      	adds	r4, #8
 8013c62:	3e10      	subs	r6, #16
 8013c64:	e7d6      	b.n	8013c14 <_vfprintf_r+0xb2c>
 8013c66:	aa21      	add	r2, sp, #132	; 0x84
 8013c68:	4629      	mov	r1, r5
 8013c6a:	4648      	mov	r0, r9
 8013c6c:	f003 fe09 	bl	8017882 <__sprint_r>
 8013c70:	2800      	cmp	r0, #0
 8013c72:	f040 81f3 	bne.w	801405c <_vfprintf_r+0xf74>
 8013c76:	ac2e      	add	r4, sp, #184	; 0xb8
 8013c78:	e7f3      	b.n	8013c62 <_vfprintf_r+0xb7a>
 8013c7a:	bf00      	nop
 8013c7c:	080199a9 	.word	0x080199a9
 8013c80:	080199ba 	.word	0x080199ba
 8013c84:	08019a28 	.word	0x08019a28
 8013c88:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013c8a:	2b00      	cmp	r3, #0
 8013c8c:	dc7b      	bgt.n	8013d86 <_vfprintf_r+0xc9e>
 8013c8e:	4b9e      	ldr	r3, [pc, #632]	; (8013f08 <_vfprintf_r+0xe20>)
 8013c90:	6023      	str	r3, [r4, #0]
 8013c92:	2301      	movs	r3, #1
 8013c94:	6063      	str	r3, [r4, #4]
 8013c96:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013c98:	3301      	adds	r3, #1
 8013c9a:	9323      	str	r3, [sp, #140]	; 0x8c
 8013c9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013c9e:	3301      	adds	r3, #1
 8013ca0:	2b07      	cmp	r3, #7
 8013ca2:	9322      	str	r3, [sp, #136]	; 0x88
 8013ca4:	dc45      	bgt.n	8013d32 <_vfprintf_r+0xc4a>
 8013ca6:	3408      	adds	r4, #8
 8013ca8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013caa:	b92b      	cbnz	r3, 8013cb8 <_vfprintf_r+0xbd0>
 8013cac:	9b07      	ldr	r3, [sp, #28]
 8013cae:	b91b      	cbnz	r3, 8013cb8 <_vfprintf_r+0xbd0>
 8013cb0:	f01a 0f01 	tst.w	sl, #1
 8013cb4:	f43f ad93 	beq.w	80137de <_vfprintf_r+0x6f6>
 8013cb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013cba:	6023      	str	r3, [r4, #0]
 8013cbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013cbe:	6063      	str	r3, [r4, #4]
 8013cc0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013cc2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013cc4:	4413      	add	r3, r2
 8013cc6:	9323      	str	r3, [sp, #140]	; 0x8c
 8013cc8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013cca:	3301      	adds	r3, #1
 8013ccc:	2b07      	cmp	r3, #7
 8013cce:	9322      	str	r3, [sp, #136]	; 0x88
 8013cd0:	dc39      	bgt.n	8013d46 <_vfprintf_r+0xc5e>
 8013cd2:	f104 0308 	add.w	r3, r4, #8
 8013cd6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8013cd8:	2e00      	cmp	r6, #0
 8013cda:	da19      	bge.n	8013d10 <_vfprintf_r+0xc28>
 8013cdc:	4f8b      	ldr	r7, [pc, #556]	; (8013f0c <_vfprintf_r+0xe24>)
 8013cde:	4276      	negs	r6, r6
 8013ce0:	2410      	movs	r4, #16
 8013ce2:	2e10      	cmp	r6, #16
 8013ce4:	601f      	str	r7, [r3, #0]
 8013ce6:	dc38      	bgt.n	8013d5a <_vfprintf_r+0xc72>
 8013ce8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8013cea:	605e      	str	r6, [r3, #4]
 8013cec:	4416      	add	r6, r2
 8013cee:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013cf0:	9623      	str	r6, [sp, #140]	; 0x8c
 8013cf2:	3201      	adds	r2, #1
 8013cf4:	2a07      	cmp	r2, #7
 8013cf6:	f103 0308 	add.w	r3, r3, #8
 8013cfa:	9222      	str	r2, [sp, #136]	; 0x88
 8013cfc:	dd08      	ble.n	8013d10 <_vfprintf_r+0xc28>
 8013cfe:	aa21      	add	r2, sp, #132	; 0x84
 8013d00:	4629      	mov	r1, r5
 8013d02:	4648      	mov	r0, r9
 8013d04:	f003 fdbd 	bl	8017882 <__sprint_r>
 8013d08:	2800      	cmp	r0, #0
 8013d0a:	f040 81a7 	bne.w	801405c <_vfprintf_r+0xf74>
 8013d0e:	ab2e      	add	r3, sp, #184	; 0xb8
 8013d10:	9a07      	ldr	r2, [sp, #28]
 8013d12:	605a      	str	r2, [r3, #4]
 8013d14:	9907      	ldr	r1, [sp, #28]
 8013d16:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8013d18:	f8c3 8000 	str.w	r8, [r3]
 8013d1c:	440a      	add	r2, r1
 8013d1e:	9223      	str	r2, [sp, #140]	; 0x8c
 8013d20:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013d22:	3201      	adds	r2, #1
 8013d24:	2a07      	cmp	r2, #7
 8013d26:	9222      	str	r2, [sp, #136]	; 0x88
 8013d28:	f73f ad50 	bgt.w	80137cc <_vfprintf_r+0x6e4>
 8013d2c:	f103 0408 	add.w	r4, r3, #8
 8013d30:	e555      	b.n	80137de <_vfprintf_r+0x6f6>
 8013d32:	aa21      	add	r2, sp, #132	; 0x84
 8013d34:	4629      	mov	r1, r5
 8013d36:	4648      	mov	r0, r9
 8013d38:	f003 fda3 	bl	8017882 <__sprint_r>
 8013d3c:	2800      	cmp	r0, #0
 8013d3e:	f040 818d 	bne.w	801405c <_vfprintf_r+0xf74>
 8013d42:	ac2e      	add	r4, sp, #184	; 0xb8
 8013d44:	e7b0      	b.n	8013ca8 <_vfprintf_r+0xbc0>
 8013d46:	aa21      	add	r2, sp, #132	; 0x84
 8013d48:	4629      	mov	r1, r5
 8013d4a:	4648      	mov	r0, r9
 8013d4c:	f003 fd99 	bl	8017882 <__sprint_r>
 8013d50:	2800      	cmp	r0, #0
 8013d52:	f040 8183 	bne.w	801405c <_vfprintf_r+0xf74>
 8013d56:	ab2e      	add	r3, sp, #184	; 0xb8
 8013d58:	e7bd      	b.n	8013cd6 <_vfprintf_r+0xbee>
 8013d5a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8013d5c:	605c      	str	r4, [r3, #4]
 8013d5e:	3210      	adds	r2, #16
 8013d60:	9223      	str	r2, [sp, #140]	; 0x8c
 8013d62:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8013d64:	3201      	adds	r2, #1
 8013d66:	2a07      	cmp	r2, #7
 8013d68:	9222      	str	r2, [sp, #136]	; 0x88
 8013d6a:	dc02      	bgt.n	8013d72 <_vfprintf_r+0xc8a>
 8013d6c:	3308      	adds	r3, #8
 8013d6e:	3e10      	subs	r6, #16
 8013d70:	e7b7      	b.n	8013ce2 <_vfprintf_r+0xbfa>
 8013d72:	aa21      	add	r2, sp, #132	; 0x84
 8013d74:	4629      	mov	r1, r5
 8013d76:	4648      	mov	r0, r9
 8013d78:	f003 fd83 	bl	8017882 <__sprint_r>
 8013d7c:	2800      	cmp	r0, #0
 8013d7e:	f040 816d 	bne.w	801405c <_vfprintf_r+0xf74>
 8013d82:	ab2e      	add	r3, sp, #184	; 0xb8
 8013d84:	e7f3      	b.n	8013d6e <_vfprintf_r+0xc86>
 8013d86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013d88:	9a07      	ldr	r2, [sp, #28]
 8013d8a:	4293      	cmp	r3, r2
 8013d8c:	bfa8      	it	ge
 8013d8e:	4613      	movge	r3, r2
 8013d90:	2b00      	cmp	r3, #0
 8013d92:	461e      	mov	r6, r3
 8013d94:	dd0b      	ble.n	8013dae <_vfprintf_r+0xcc6>
 8013d96:	6063      	str	r3, [r4, #4]
 8013d98:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013d9a:	f8c4 8000 	str.w	r8, [r4]
 8013d9e:	4433      	add	r3, r6
 8013da0:	9323      	str	r3, [sp, #140]	; 0x8c
 8013da2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013da4:	3301      	adds	r3, #1
 8013da6:	2b07      	cmp	r3, #7
 8013da8:	9322      	str	r3, [sp, #136]	; 0x88
 8013daa:	dc63      	bgt.n	8013e74 <_vfprintf_r+0xd8c>
 8013dac:	3408      	adds	r4, #8
 8013dae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013db0:	2e00      	cmp	r6, #0
 8013db2:	bfa8      	it	ge
 8013db4:	1b9b      	subge	r3, r3, r6
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	461e      	mov	r6, r3
 8013dba:	dd0f      	ble.n	8013ddc <_vfprintf_r+0xcf4>
 8013dbc:	4f53      	ldr	r7, [pc, #332]	; (8013f0c <_vfprintf_r+0xe24>)
 8013dbe:	f04f 0b10 	mov.w	fp, #16
 8013dc2:	2e10      	cmp	r6, #16
 8013dc4:	6027      	str	r7, [r4, #0]
 8013dc6:	dc5f      	bgt.n	8013e88 <_vfprintf_r+0xda0>
 8013dc8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013dca:	6066      	str	r6, [r4, #4]
 8013dcc:	441e      	add	r6, r3
 8013dce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013dd0:	9623      	str	r6, [sp, #140]	; 0x8c
 8013dd2:	3301      	adds	r3, #1
 8013dd4:	2b07      	cmp	r3, #7
 8013dd6:	9322      	str	r3, [sp, #136]	; 0x88
 8013dd8:	dc6d      	bgt.n	8013eb6 <_vfprintf_r+0xdce>
 8013dda:	3408      	adds	r4, #8
 8013ddc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013dde:	9a07      	ldr	r2, [sp, #28]
 8013de0:	4293      	cmp	r3, r2
 8013de2:	db02      	blt.n	8013dea <_vfprintf_r+0xd02>
 8013de4:	f01a 0f01 	tst.w	sl, #1
 8013de8:	d00d      	beq.n	8013e06 <_vfprintf_r+0xd1e>
 8013dea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013dec:	6023      	str	r3, [r4, #0]
 8013dee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013df0:	6063      	str	r3, [r4, #4]
 8013df2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013df4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013df6:	4413      	add	r3, r2
 8013df8:	9323      	str	r3, [sp, #140]	; 0x8c
 8013dfa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013dfc:	3301      	adds	r3, #1
 8013dfe:	2b07      	cmp	r3, #7
 8013e00:	9322      	str	r3, [sp, #136]	; 0x88
 8013e02:	dc62      	bgt.n	8013eca <_vfprintf_r+0xde2>
 8013e04:	3408      	adds	r4, #8
 8013e06:	9b07      	ldr	r3, [sp, #28]
 8013e08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013e0a:	1a9e      	subs	r6, r3, r2
 8013e0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013e0e:	9a07      	ldr	r2, [sp, #28]
 8013e10:	1ad3      	subs	r3, r2, r3
 8013e12:	429e      	cmp	r6, r3
 8013e14:	bfa8      	it	ge
 8013e16:	461e      	movge	r6, r3
 8013e18:	2e00      	cmp	r6, #0
 8013e1a:	dd0c      	ble.n	8013e36 <_vfprintf_r+0xd4e>
 8013e1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013e1e:	4443      	add	r3, r8
 8013e20:	e884 0048 	stmia.w	r4, {r3, r6}
 8013e24:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013e26:	4433      	add	r3, r6
 8013e28:	9323      	str	r3, [sp, #140]	; 0x8c
 8013e2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013e2c:	3301      	adds	r3, #1
 8013e2e:	2b07      	cmp	r3, #7
 8013e30:	9322      	str	r3, [sp, #136]	; 0x88
 8013e32:	dc54      	bgt.n	8013ede <_vfprintf_r+0xdf6>
 8013e34:	3408      	adds	r4, #8
 8013e36:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8013e38:	9a07      	ldr	r2, [sp, #28]
 8013e3a:	2e00      	cmp	r6, #0
 8013e3c:	eba2 0303 	sub.w	r3, r2, r3
 8013e40:	bfac      	ite	ge
 8013e42:	1b9e      	subge	r6, r3, r6
 8013e44:	461e      	movlt	r6, r3
 8013e46:	2e00      	cmp	r6, #0
 8013e48:	f77f acc9 	ble.w	80137de <_vfprintf_r+0x6f6>
 8013e4c:	4f2f      	ldr	r7, [pc, #188]	; (8013f0c <_vfprintf_r+0xe24>)
 8013e4e:	f04f 0810 	mov.w	r8, #16
 8013e52:	2e10      	cmp	r6, #16
 8013e54:	6027      	str	r7, [r4, #0]
 8013e56:	f77f aee0 	ble.w	8013c1a <_vfprintf_r+0xb32>
 8013e5a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013e5c:	f8c4 8004 	str.w	r8, [r4, #4]
 8013e60:	3310      	adds	r3, #16
 8013e62:	9323      	str	r3, [sp, #140]	; 0x8c
 8013e64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013e66:	3301      	adds	r3, #1
 8013e68:	2b07      	cmp	r3, #7
 8013e6a:	9322      	str	r3, [sp, #136]	; 0x88
 8013e6c:	dc41      	bgt.n	8013ef2 <_vfprintf_r+0xe0a>
 8013e6e:	3408      	adds	r4, #8
 8013e70:	3e10      	subs	r6, #16
 8013e72:	e7ee      	b.n	8013e52 <_vfprintf_r+0xd6a>
 8013e74:	aa21      	add	r2, sp, #132	; 0x84
 8013e76:	4629      	mov	r1, r5
 8013e78:	4648      	mov	r0, r9
 8013e7a:	f003 fd02 	bl	8017882 <__sprint_r>
 8013e7e:	2800      	cmp	r0, #0
 8013e80:	f040 80ec 	bne.w	801405c <_vfprintf_r+0xf74>
 8013e84:	ac2e      	add	r4, sp, #184	; 0xb8
 8013e86:	e792      	b.n	8013dae <_vfprintf_r+0xcc6>
 8013e88:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013e8a:	f8c4 b004 	str.w	fp, [r4, #4]
 8013e8e:	3310      	adds	r3, #16
 8013e90:	9323      	str	r3, [sp, #140]	; 0x8c
 8013e92:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013e94:	3301      	adds	r3, #1
 8013e96:	2b07      	cmp	r3, #7
 8013e98:	9322      	str	r3, [sp, #136]	; 0x88
 8013e9a:	dc02      	bgt.n	8013ea2 <_vfprintf_r+0xdba>
 8013e9c:	3408      	adds	r4, #8
 8013e9e:	3e10      	subs	r6, #16
 8013ea0:	e78f      	b.n	8013dc2 <_vfprintf_r+0xcda>
 8013ea2:	aa21      	add	r2, sp, #132	; 0x84
 8013ea4:	4629      	mov	r1, r5
 8013ea6:	4648      	mov	r0, r9
 8013ea8:	f003 fceb 	bl	8017882 <__sprint_r>
 8013eac:	2800      	cmp	r0, #0
 8013eae:	f040 80d5 	bne.w	801405c <_vfprintf_r+0xf74>
 8013eb2:	ac2e      	add	r4, sp, #184	; 0xb8
 8013eb4:	e7f3      	b.n	8013e9e <_vfprintf_r+0xdb6>
 8013eb6:	aa21      	add	r2, sp, #132	; 0x84
 8013eb8:	4629      	mov	r1, r5
 8013eba:	4648      	mov	r0, r9
 8013ebc:	f003 fce1 	bl	8017882 <__sprint_r>
 8013ec0:	2800      	cmp	r0, #0
 8013ec2:	f040 80cb 	bne.w	801405c <_vfprintf_r+0xf74>
 8013ec6:	ac2e      	add	r4, sp, #184	; 0xb8
 8013ec8:	e788      	b.n	8013ddc <_vfprintf_r+0xcf4>
 8013eca:	aa21      	add	r2, sp, #132	; 0x84
 8013ecc:	4629      	mov	r1, r5
 8013ece:	4648      	mov	r0, r9
 8013ed0:	f003 fcd7 	bl	8017882 <__sprint_r>
 8013ed4:	2800      	cmp	r0, #0
 8013ed6:	f040 80c1 	bne.w	801405c <_vfprintf_r+0xf74>
 8013eda:	ac2e      	add	r4, sp, #184	; 0xb8
 8013edc:	e793      	b.n	8013e06 <_vfprintf_r+0xd1e>
 8013ede:	aa21      	add	r2, sp, #132	; 0x84
 8013ee0:	4629      	mov	r1, r5
 8013ee2:	4648      	mov	r0, r9
 8013ee4:	f003 fccd 	bl	8017882 <__sprint_r>
 8013ee8:	2800      	cmp	r0, #0
 8013eea:	f040 80b7 	bne.w	801405c <_vfprintf_r+0xf74>
 8013eee:	ac2e      	add	r4, sp, #184	; 0xb8
 8013ef0:	e7a1      	b.n	8013e36 <_vfprintf_r+0xd4e>
 8013ef2:	aa21      	add	r2, sp, #132	; 0x84
 8013ef4:	4629      	mov	r1, r5
 8013ef6:	4648      	mov	r0, r9
 8013ef8:	f003 fcc3 	bl	8017882 <__sprint_r>
 8013efc:	2800      	cmp	r0, #0
 8013efe:	f040 80ad 	bne.w	801405c <_vfprintf_r+0xf74>
 8013f02:	ac2e      	add	r4, sp, #184	; 0xb8
 8013f04:	e7b4      	b.n	8013e70 <_vfprintf_r+0xd88>
 8013f06:	bf00      	nop
 8013f08:	080199ba 	.word	0x080199ba
 8013f0c:	08019a28 	.word	0x08019a28
 8013f10:	9b07      	ldr	r3, [sp, #28]
 8013f12:	2b01      	cmp	r3, #1
 8013f14:	dc02      	bgt.n	8013f1c <_vfprintf_r+0xe34>
 8013f16:	f01a 0f01 	tst.w	sl, #1
 8013f1a:	d076      	beq.n	801400a <_vfprintf_r+0xf22>
 8013f1c:	2301      	movs	r3, #1
 8013f1e:	6063      	str	r3, [r4, #4]
 8013f20:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013f22:	f8c4 8000 	str.w	r8, [r4]
 8013f26:	3301      	adds	r3, #1
 8013f28:	9323      	str	r3, [sp, #140]	; 0x8c
 8013f2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013f2c:	3301      	adds	r3, #1
 8013f2e:	2b07      	cmp	r3, #7
 8013f30:	9322      	str	r3, [sp, #136]	; 0x88
 8013f32:	dc36      	bgt.n	8013fa2 <_vfprintf_r+0xeba>
 8013f34:	3408      	adds	r4, #8
 8013f36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013f38:	6023      	str	r3, [r4, #0]
 8013f3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013f3c:	6063      	str	r3, [r4, #4]
 8013f3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013f40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013f42:	4413      	add	r3, r2
 8013f44:	9323      	str	r3, [sp, #140]	; 0x8c
 8013f46:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013f48:	3301      	adds	r3, #1
 8013f4a:	2b07      	cmp	r3, #7
 8013f4c:	9322      	str	r3, [sp, #136]	; 0x88
 8013f4e:	dc31      	bgt.n	8013fb4 <_vfprintf_r+0xecc>
 8013f50:	3408      	adds	r4, #8
 8013f52:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013f54:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8013f56:	980e      	ldr	r0, [sp, #56]	; 0x38
 8013f58:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8013f5a:	f7ec fdc1 	bl	8000ae0 <__aeabi_dcmpeq>
 8013f5e:	9b07      	ldr	r3, [sp, #28]
 8013f60:	1e5e      	subs	r6, r3, #1
 8013f62:	2800      	cmp	r0, #0
 8013f64:	d12f      	bne.n	8013fc6 <_vfprintf_r+0xede>
 8013f66:	f108 0301 	add.w	r3, r8, #1
 8013f6a:	e884 0048 	stmia.w	r4, {r3, r6}
 8013f6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013f70:	9a07      	ldr	r2, [sp, #28]
 8013f72:	3b01      	subs	r3, #1
 8013f74:	4413      	add	r3, r2
 8013f76:	9323      	str	r3, [sp, #140]	; 0x8c
 8013f78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013f7a:	3301      	adds	r3, #1
 8013f7c:	2b07      	cmp	r3, #7
 8013f7e:	9322      	str	r3, [sp, #136]	; 0x88
 8013f80:	dd4a      	ble.n	8014018 <_vfprintf_r+0xf30>
 8013f82:	aa21      	add	r2, sp, #132	; 0x84
 8013f84:	4629      	mov	r1, r5
 8013f86:	4648      	mov	r0, r9
 8013f88:	f003 fc7b 	bl	8017882 <__sprint_r>
 8013f8c:	2800      	cmp	r0, #0
 8013f8e:	d165      	bne.n	801405c <_vfprintf_r+0xf74>
 8013f90:	ac2e      	add	r4, sp, #184	; 0xb8
 8013f92:	ab1d      	add	r3, sp, #116	; 0x74
 8013f94:	6023      	str	r3, [r4, #0]
 8013f96:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013f98:	6063      	str	r3, [r4, #4]
 8013f9a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8013f9c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013f9e:	4413      	add	r3, r2
 8013fa0:	e40d      	b.n	80137be <_vfprintf_r+0x6d6>
 8013fa2:	aa21      	add	r2, sp, #132	; 0x84
 8013fa4:	4629      	mov	r1, r5
 8013fa6:	4648      	mov	r0, r9
 8013fa8:	f003 fc6b 	bl	8017882 <__sprint_r>
 8013fac:	2800      	cmp	r0, #0
 8013fae:	d155      	bne.n	801405c <_vfprintf_r+0xf74>
 8013fb0:	ac2e      	add	r4, sp, #184	; 0xb8
 8013fb2:	e7c0      	b.n	8013f36 <_vfprintf_r+0xe4e>
 8013fb4:	aa21      	add	r2, sp, #132	; 0x84
 8013fb6:	4629      	mov	r1, r5
 8013fb8:	4648      	mov	r0, r9
 8013fba:	f003 fc62 	bl	8017882 <__sprint_r>
 8013fbe:	2800      	cmp	r0, #0
 8013fc0:	d14c      	bne.n	801405c <_vfprintf_r+0xf74>
 8013fc2:	ac2e      	add	r4, sp, #184	; 0xb8
 8013fc4:	e7c5      	b.n	8013f52 <_vfprintf_r+0xe6a>
 8013fc6:	2e00      	cmp	r6, #0
 8013fc8:	dde3      	ble.n	8013f92 <_vfprintf_r+0xeaa>
 8013fca:	4f5f      	ldr	r7, [pc, #380]	; (8014148 <_vfprintf_r+0x1060>)
 8013fcc:	f04f 0810 	mov.w	r8, #16
 8013fd0:	2e10      	cmp	r6, #16
 8013fd2:	6027      	str	r7, [r4, #0]
 8013fd4:	dc04      	bgt.n	8013fe0 <_vfprintf_r+0xef8>
 8013fd6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013fd8:	6066      	str	r6, [r4, #4]
 8013fda:	441e      	add	r6, r3
 8013fdc:	9623      	str	r6, [sp, #140]	; 0x8c
 8013fde:	e7cb      	b.n	8013f78 <_vfprintf_r+0xe90>
 8013fe0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013fe2:	f8c4 8004 	str.w	r8, [r4, #4]
 8013fe6:	3310      	adds	r3, #16
 8013fe8:	9323      	str	r3, [sp, #140]	; 0x8c
 8013fea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013fec:	3301      	adds	r3, #1
 8013fee:	2b07      	cmp	r3, #7
 8013ff0:	9322      	str	r3, [sp, #136]	; 0x88
 8013ff2:	dc02      	bgt.n	8013ffa <_vfprintf_r+0xf12>
 8013ff4:	3408      	adds	r4, #8
 8013ff6:	3e10      	subs	r6, #16
 8013ff8:	e7ea      	b.n	8013fd0 <_vfprintf_r+0xee8>
 8013ffa:	aa21      	add	r2, sp, #132	; 0x84
 8013ffc:	4629      	mov	r1, r5
 8013ffe:	4648      	mov	r0, r9
 8014000:	f003 fc3f 	bl	8017882 <__sprint_r>
 8014004:	bb50      	cbnz	r0, 801405c <_vfprintf_r+0xf74>
 8014006:	ac2e      	add	r4, sp, #184	; 0xb8
 8014008:	e7f5      	b.n	8013ff6 <_vfprintf_r+0xf0e>
 801400a:	2301      	movs	r3, #1
 801400c:	6063      	str	r3, [r4, #4]
 801400e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8014010:	f8c4 8000 	str.w	r8, [r4]
 8014014:	3301      	adds	r3, #1
 8014016:	e7ae      	b.n	8013f76 <_vfprintf_r+0xe8e>
 8014018:	3408      	adds	r4, #8
 801401a:	e7ba      	b.n	8013f92 <_vfprintf_r+0xeaa>
 801401c:	3408      	adds	r4, #8
 801401e:	f7ff bbde 	b.w	80137de <_vfprintf_r+0x6f6>
 8014022:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014024:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8014026:	1a9e      	subs	r6, r3, r2
 8014028:	2e00      	cmp	r6, #0
 801402a:	f77f abdc 	ble.w	80137e6 <_vfprintf_r+0x6fe>
 801402e:	2710      	movs	r7, #16
 8014030:	4b46      	ldr	r3, [pc, #280]	; (801414c <_vfprintf_r+0x1064>)
 8014032:	6023      	str	r3, [r4, #0]
 8014034:	2e10      	cmp	r6, #16
 8014036:	dc20      	bgt.n	801407a <_vfprintf_r+0xf92>
 8014038:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801403a:	6066      	str	r6, [r4, #4]
 801403c:	441e      	add	r6, r3
 801403e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014040:	9623      	str	r6, [sp, #140]	; 0x8c
 8014042:	3301      	adds	r3, #1
 8014044:	2b07      	cmp	r3, #7
 8014046:	9322      	str	r3, [sp, #136]	; 0x88
 8014048:	f77f abcd 	ble.w	80137e6 <_vfprintf_r+0x6fe>
 801404c:	aa21      	add	r2, sp, #132	; 0x84
 801404e:	4629      	mov	r1, r5
 8014050:	4648      	mov	r0, r9
 8014052:	f003 fc16 	bl	8017882 <__sprint_r>
 8014056:	2800      	cmp	r0, #0
 8014058:	f43f abc5 	beq.w	80137e6 <_vfprintf_r+0x6fe>
 801405c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801405e:	07d9      	lsls	r1, r3, #31
 8014060:	d405      	bmi.n	801406e <_vfprintf_r+0xf86>
 8014062:	89ab      	ldrh	r3, [r5, #12]
 8014064:	059a      	lsls	r2, r3, #22
 8014066:	d402      	bmi.n	801406e <_vfprintf_r+0xf86>
 8014068:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801406a:	f002 f806 	bl	801607a <__retarget_lock_release_recursive>
 801406e:	89ab      	ldrh	r3, [r5, #12]
 8014070:	065b      	lsls	r3, r3, #25
 8014072:	f57f a8a6 	bpl.w	80131c2 <_vfprintf_r+0xda>
 8014076:	f7ff b87c 	b.w	8013172 <_vfprintf_r+0x8a>
 801407a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801407c:	6067      	str	r7, [r4, #4]
 801407e:	3310      	adds	r3, #16
 8014080:	9323      	str	r3, [sp, #140]	; 0x8c
 8014082:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014084:	3301      	adds	r3, #1
 8014086:	2b07      	cmp	r3, #7
 8014088:	9322      	str	r3, [sp, #136]	; 0x88
 801408a:	dc02      	bgt.n	8014092 <_vfprintf_r+0xfaa>
 801408c:	3408      	adds	r4, #8
 801408e:	3e10      	subs	r6, #16
 8014090:	e7ce      	b.n	8014030 <_vfprintf_r+0xf48>
 8014092:	aa21      	add	r2, sp, #132	; 0x84
 8014094:	4629      	mov	r1, r5
 8014096:	4648      	mov	r0, r9
 8014098:	f003 fbf3 	bl	8017882 <__sprint_r>
 801409c:	2800      	cmp	r0, #0
 801409e:	d1dd      	bne.n	801405c <_vfprintf_r+0xf74>
 80140a0:	ac2e      	add	r4, sp, #184	; 0xb8
 80140a2:	e7f4      	b.n	801408e <_vfprintf_r+0xfa6>
 80140a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80140a6:	b913      	cbnz	r3, 80140ae <_vfprintf_r+0xfc6>
 80140a8:	2300      	movs	r3, #0
 80140aa:	9322      	str	r3, [sp, #136]	; 0x88
 80140ac:	e7d6      	b.n	801405c <_vfprintf_r+0xf74>
 80140ae:	aa21      	add	r2, sp, #132	; 0x84
 80140b0:	4629      	mov	r1, r5
 80140b2:	4648      	mov	r0, r9
 80140b4:	f003 fbe5 	bl	8017882 <__sprint_r>
 80140b8:	2800      	cmp	r0, #0
 80140ba:	d0f5      	beq.n	80140a8 <_vfprintf_r+0xfc0>
 80140bc:	e7ce      	b.n	801405c <_vfprintf_r+0xf74>
 80140be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80140c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80140c2:	980e      	ldr	r0, [sp, #56]	; 0x38
 80140c4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80140c6:	f7ec fd3d 	bl	8000b44 <__aeabi_dcmpun>
 80140ca:	2800      	cmp	r0, #0
 80140cc:	f43f aa29 	beq.w	8013522 <_vfprintf_r+0x43a>
 80140d0:	4b1f      	ldr	r3, [pc, #124]	; (8014150 <_vfprintf_r+0x1068>)
 80140d2:	4a20      	ldr	r2, [pc, #128]	; (8014154 <_vfprintf_r+0x106c>)
 80140d4:	f7ff ba19 	b.w	801350a <_vfprintf_r+0x422>
 80140d8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80140da:	1a1b      	subs	r3, r3, r0
 80140dc:	9307      	str	r3, [sp, #28]
 80140de:	f7ff ba9e 	b.w	801361e <_vfprintf_r+0x536>
 80140e2:	ea56 0207 	orrs.w	r2, r6, r7
 80140e6:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80140ea:	f43f ac1a 	beq.w	8013922 <_vfprintf_r+0x83a>
 80140ee:	2b01      	cmp	r3, #1
 80140f0:	f43f ac8e 	beq.w	8013a10 <_vfprintf_r+0x928>
 80140f4:	2b02      	cmp	r3, #2
 80140f6:	f43f acae 	beq.w	8013a56 <_vfprintf_r+0x96e>
 80140fa:	ab2e      	add	r3, sp, #184	; 0xb8
 80140fc:	08f1      	lsrs	r1, r6, #3
 80140fe:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8014102:	08f8      	lsrs	r0, r7, #3
 8014104:	f006 0207 	and.w	r2, r6, #7
 8014108:	4607      	mov	r7, r0
 801410a:	460e      	mov	r6, r1
 801410c:	3230      	adds	r2, #48	; 0x30
 801410e:	ea56 0107 	orrs.w	r1, r6, r7
 8014112:	f103 38ff 	add.w	r8, r3, #4294967295
 8014116:	f803 2c01 	strb.w	r2, [r3, #-1]
 801411a:	f47f ac77 	bne.w	8013a0c <_vfprintf_r+0x924>
 801411e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8014120:	07c8      	lsls	r0, r1, #31
 8014122:	d506      	bpl.n	8014132 <_vfprintf_r+0x104a>
 8014124:	2a30      	cmp	r2, #48	; 0x30
 8014126:	d004      	beq.n	8014132 <_vfprintf_r+0x104a>
 8014128:	2230      	movs	r2, #48	; 0x30
 801412a:	f808 2c01 	strb.w	r2, [r8, #-1]
 801412e:	f1a3 0802 	sub.w	r8, r3, #2
 8014132:	ab2e      	add	r3, sp, #184	; 0xb8
 8014134:	465e      	mov	r6, fp
 8014136:	eba3 0b08 	sub.w	fp, r3, r8
 801413a:	2300      	movs	r3, #0
 801413c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8014140:	930a      	str	r3, [sp, #40]	; 0x28
 8014142:	f7ff babb 	b.w	80136bc <_vfprintf_r+0x5d4>
 8014146:	bf00      	nop
 8014148:	08019a28 	.word	0x08019a28
 801414c:	08019a18 	.word	0x08019a18
 8014150:	08019990 	.word	0x08019990
 8014154:	08019994 	.word	0x08019994

08014158 <__sbprintf>:
 8014158:	b5f0      	push	{r4, r5, r6, r7, lr}
 801415a:	460c      	mov	r4, r1
 801415c:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8014160:	461f      	mov	r7, r3
 8014162:	8989      	ldrh	r1, [r1, #12]
 8014164:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014166:	9319      	str	r3, [sp, #100]	; 0x64
 8014168:	89e3      	ldrh	r3, [r4, #14]
 801416a:	f8ad 300e 	strh.w	r3, [sp, #14]
 801416e:	f021 0102 	bic.w	r1, r1, #2
 8014172:	6a23      	ldr	r3, [r4, #32]
 8014174:	f8ad 100c 	strh.w	r1, [sp, #12]
 8014178:	9308      	str	r3, [sp, #32]
 801417a:	a91a      	add	r1, sp, #104	; 0x68
 801417c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801417e:	930a      	str	r3, [sp, #40]	; 0x28
 8014180:	4615      	mov	r5, r2
 8014182:	2300      	movs	r3, #0
 8014184:	4606      	mov	r6, r0
 8014186:	9100      	str	r1, [sp, #0]
 8014188:	9104      	str	r1, [sp, #16]
 801418a:	a816      	add	r0, sp, #88	; 0x58
 801418c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8014190:	9102      	str	r1, [sp, #8]
 8014192:	9105      	str	r1, [sp, #20]
 8014194:	9306      	str	r3, [sp, #24]
 8014196:	f001 ff6b 	bl	8016070 <__retarget_lock_init_recursive>
 801419a:	462a      	mov	r2, r5
 801419c:	463b      	mov	r3, r7
 801419e:	4669      	mov	r1, sp
 80141a0:	4630      	mov	r0, r6
 80141a2:	f7fe ffa1 	bl	80130e8 <_vfprintf_r>
 80141a6:	1e05      	subs	r5, r0, #0
 80141a8:	db07      	blt.n	80141ba <__sbprintf+0x62>
 80141aa:	4669      	mov	r1, sp
 80141ac:	4630      	mov	r0, r6
 80141ae:	f000 ff87 	bl	80150c0 <_fflush_r>
 80141b2:	2800      	cmp	r0, #0
 80141b4:	bf18      	it	ne
 80141b6:	f04f 35ff 	movne.w	r5, #4294967295
 80141ba:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80141be:	9816      	ldr	r0, [sp, #88]	; 0x58
 80141c0:	065b      	lsls	r3, r3, #25
 80141c2:	bf42      	ittt	mi
 80141c4:	89a3      	ldrhmi	r3, [r4, #12]
 80141c6:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80141ca:	81a3      	strhmi	r3, [r4, #12]
 80141cc:	f001 ff51 	bl	8016072 <__retarget_lock_close_recursive>
 80141d0:	4628      	mov	r0, r5
 80141d2:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80141d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080141d8 <__swsetup_r>:
 80141d8:	4b32      	ldr	r3, [pc, #200]	; (80142a4 <__swsetup_r+0xcc>)
 80141da:	b570      	push	{r4, r5, r6, lr}
 80141dc:	681d      	ldr	r5, [r3, #0]
 80141de:	4606      	mov	r6, r0
 80141e0:	460c      	mov	r4, r1
 80141e2:	b125      	cbz	r5, 80141ee <__swsetup_r+0x16>
 80141e4:	69ab      	ldr	r3, [r5, #24]
 80141e6:	b913      	cbnz	r3, 80141ee <__swsetup_r+0x16>
 80141e8:	4628      	mov	r0, r5
 80141ea:	f000 fffd 	bl	80151e8 <__sinit>
 80141ee:	4b2e      	ldr	r3, [pc, #184]	; (80142a8 <__swsetup_r+0xd0>)
 80141f0:	429c      	cmp	r4, r3
 80141f2:	d10f      	bne.n	8014214 <__swsetup_r+0x3c>
 80141f4:	686c      	ldr	r4, [r5, #4]
 80141f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80141fa:	b29a      	uxth	r2, r3
 80141fc:	0715      	lsls	r5, r2, #28
 80141fe:	d42c      	bmi.n	801425a <__swsetup_r+0x82>
 8014200:	06d0      	lsls	r0, r2, #27
 8014202:	d411      	bmi.n	8014228 <__swsetup_r+0x50>
 8014204:	2209      	movs	r2, #9
 8014206:	6032      	str	r2, [r6, #0]
 8014208:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801420c:	81a3      	strh	r3, [r4, #12]
 801420e:	f04f 30ff 	mov.w	r0, #4294967295
 8014212:	bd70      	pop	{r4, r5, r6, pc}
 8014214:	4b25      	ldr	r3, [pc, #148]	; (80142ac <__swsetup_r+0xd4>)
 8014216:	429c      	cmp	r4, r3
 8014218:	d101      	bne.n	801421e <__swsetup_r+0x46>
 801421a:	68ac      	ldr	r4, [r5, #8]
 801421c:	e7eb      	b.n	80141f6 <__swsetup_r+0x1e>
 801421e:	4b24      	ldr	r3, [pc, #144]	; (80142b0 <__swsetup_r+0xd8>)
 8014220:	429c      	cmp	r4, r3
 8014222:	bf08      	it	eq
 8014224:	68ec      	ldreq	r4, [r5, #12]
 8014226:	e7e6      	b.n	80141f6 <__swsetup_r+0x1e>
 8014228:	0751      	lsls	r1, r2, #29
 801422a:	d512      	bpl.n	8014252 <__swsetup_r+0x7a>
 801422c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801422e:	b141      	cbz	r1, 8014242 <__swsetup_r+0x6a>
 8014230:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014234:	4299      	cmp	r1, r3
 8014236:	d002      	beq.n	801423e <__swsetup_r+0x66>
 8014238:	4630      	mov	r0, r6
 801423a:	f001 f8ab 	bl	8015394 <_free_r>
 801423e:	2300      	movs	r3, #0
 8014240:	6363      	str	r3, [r4, #52]	; 0x34
 8014242:	89a3      	ldrh	r3, [r4, #12]
 8014244:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014248:	81a3      	strh	r3, [r4, #12]
 801424a:	2300      	movs	r3, #0
 801424c:	6063      	str	r3, [r4, #4]
 801424e:	6923      	ldr	r3, [r4, #16]
 8014250:	6023      	str	r3, [r4, #0]
 8014252:	89a3      	ldrh	r3, [r4, #12]
 8014254:	f043 0308 	orr.w	r3, r3, #8
 8014258:	81a3      	strh	r3, [r4, #12]
 801425a:	6923      	ldr	r3, [r4, #16]
 801425c:	b94b      	cbnz	r3, 8014272 <__swsetup_r+0x9a>
 801425e:	89a3      	ldrh	r3, [r4, #12]
 8014260:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014264:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014268:	d003      	beq.n	8014272 <__swsetup_r+0x9a>
 801426a:	4621      	mov	r1, r4
 801426c:	4630      	mov	r0, r6
 801426e:	f001 ff31 	bl	80160d4 <__smakebuf_r>
 8014272:	89a2      	ldrh	r2, [r4, #12]
 8014274:	f012 0301 	ands.w	r3, r2, #1
 8014278:	d00c      	beq.n	8014294 <__swsetup_r+0xbc>
 801427a:	2300      	movs	r3, #0
 801427c:	60a3      	str	r3, [r4, #8]
 801427e:	6963      	ldr	r3, [r4, #20]
 8014280:	425b      	negs	r3, r3
 8014282:	61a3      	str	r3, [r4, #24]
 8014284:	6923      	ldr	r3, [r4, #16]
 8014286:	b953      	cbnz	r3, 801429e <__swsetup_r+0xc6>
 8014288:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801428c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8014290:	d1ba      	bne.n	8014208 <__swsetup_r+0x30>
 8014292:	bd70      	pop	{r4, r5, r6, pc}
 8014294:	0792      	lsls	r2, r2, #30
 8014296:	bf58      	it	pl
 8014298:	6963      	ldrpl	r3, [r4, #20]
 801429a:	60a3      	str	r3, [r4, #8]
 801429c:	e7f2      	b.n	8014284 <__swsetup_r+0xac>
 801429e:	2000      	movs	r0, #0
 80142a0:	e7f7      	b.n	8014292 <__swsetup_r+0xba>
 80142a2:	bf00      	nop
 80142a4:	20000014 	.word	0x20000014
 80142a8:	08019a68 	.word	0x08019a68
 80142ac:	08019a88 	.word	0x08019a88
 80142b0:	08019a48 	.word	0x08019a48

080142b4 <div>:
 80142b4:	2900      	cmp	r1, #0
 80142b6:	b510      	push	{r4, lr}
 80142b8:	fb91 f4f2 	sdiv	r4, r1, r2
 80142bc:	fb02 1314 	mls	r3, r2, r4, r1
 80142c0:	db06      	blt.n	80142d0 <div+0x1c>
 80142c2:	2b00      	cmp	r3, #0
 80142c4:	da01      	bge.n	80142ca <div+0x16>
 80142c6:	3401      	adds	r4, #1
 80142c8:	1a9b      	subs	r3, r3, r2
 80142ca:	6004      	str	r4, [r0, #0]
 80142cc:	6043      	str	r3, [r0, #4]
 80142ce:	bd10      	pop	{r4, pc}
 80142d0:	2b00      	cmp	r3, #0
 80142d2:	bfc4      	itt	gt
 80142d4:	f104 34ff 	addgt.w	r4, r4, #4294967295
 80142d8:	189b      	addgt	r3, r3, r2
 80142da:	e7f6      	b.n	80142ca <div+0x16>

080142dc <quorem>:
 80142dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142e0:	6903      	ldr	r3, [r0, #16]
 80142e2:	690c      	ldr	r4, [r1, #16]
 80142e4:	429c      	cmp	r4, r3
 80142e6:	4680      	mov	r8, r0
 80142e8:	f300 8082 	bgt.w	80143f0 <quorem+0x114>
 80142ec:	3c01      	subs	r4, #1
 80142ee:	f101 0714 	add.w	r7, r1, #20
 80142f2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80142f6:	f100 0614 	add.w	r6, r0, #20
 80142fa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80142fe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8014302:	eb06 030e 	add.w	r3, r6, lr
 8014306:	3501      	adds	r5, #1
 8014308:	eb07 090e 	add.w	r9, r7, lr
 801430c:	9301      	str	r3, [sp, #4]
 801430e:	fbb0 f5f5 	udiv	r5, r0, r5
 8014312:	b395      	cbz	r5, 801437a <quorem+0x9e>
 8014314:	f04f 0a00 	mov.w	sl, #0
 8014318:	4638      	mov	r0, r7
 801431a:	46b4      	mov	ip, r6
 801431c:	46d3      	mov	fp, sl
 801431e:	f850 2b04 	ldr.w	r2, [r0], #4
 8014322:	b293      	uxth	r3, r2
 8014324:	fb05 a303 	mla	r3, r5, r3, sl
 8014328:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801432c:	b29b      	uxth	r3, r3
 801432e:	ebab 0303 	sub.w	r3, fp, r3
 8014332:	0c12      	lsrs	r2, r2, #16
 8014334:	f8bc b000 	ldrh.w	fp, [ip]
 8014338:	fb05 a202 	mla	r2, r5, r2, sl
 801433c:	fa13 f38b 	uxtah	r3, r3, fp
 8014340:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8014344:	fa1f fb82 	uxth.w	fp, r2
 8014348:	f8dc 2000 	ldr.w	r2, [ip]
 801434c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8014350:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014354:	b29b      	uxth	r3, r3
 8014356:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801435a:	4581      	cmp	r9, r0
 801435c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8014360:	f84c 3b04 	str.w	r3, [ip], #4
 8014364:	d2db      	bcs.n	801431e <quorem+0x42>
 8014366:	f856 300e 	ldr.w	r3, [r6, lr]
 801436a:	b933      	cbnz	r3, 801437a <quorem+0x9e>
 801436c:	9b01      	ldr	r3, [sp, #4]
 801436e:	3b04      	subs	r3, #4
 8014370:	429e      	cmp	r6, r3
 8014372:	461a      	mov	r2, r3
 8014374:	d330      	bcc.n	80143d8 <quorem+0xfc>
 8014376:	f8c8 4010 	str.w	r4, [r8, #16]
 801437a:	4640      	mov	r0, r8
 801437c:	f002 f95d 	bl	801663a <__mcmp>
 8014380:	2800      	cmp	r0, #0
 8014382:	db25      	blt.n	80143d0 <quorem+0xf4>
 8014384:	3501      	adds	r5, #1
 8014386:	4630      	mov	r0, r6
 8014388:	f04f 0e00 	mov.w	lr, #0
 801438c:	f857 2b04 	ldr.w	r2, [r7], #4
 8014390:	f8d0 c000 	ldr.w	ip, [r0]
 8014394:	b293      	uxth	r3, r2
 8014396:	ebae 0303 	sub.w	r3, lr, r3
 801439a:	0c12      	lsrs	r2, r2, #16
 801439c:	fa13 f38c 	uxtah	r3, r3, ip
 80143a0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80143a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80143a8:	b29b      	uxth	r3, r3
 80143aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80143ae:	45b9      	cmp	r9, r7
 80143b0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80143b4:	f840 3b04 	str.w	r3, [r0], #4
 80143b8:	d2e8      	bcs.n	801438c <quorem+0xb0>
 80143ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80143be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80143c2:	b92a      	cbnz	r2, 80143d0 <quorem+0xf4>
 80143c4:	3b04      	subs	r3, #4
 80143c6:	429e      	cmp	r6, r3
 80143c8:	461a      	mov	r2, r3
 80143ca:	d30b      	bcc.n	80143e4 <quorem+0x108>
 80143cc:	f8c8 4010 	str.w	r4, [r8, #16]
 80143d0:	4628      	mov	r0, r5
 80143d2:	b003      	add	sp, #12
 80143d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143d8:	6812      	ldr	r2, [r2, #0]
 80143da:	3b04      	subs	r3, #4
 80143dc:	2a00      	cmp	r2, #0
 80143de:	d1ca      	bne.n	8014376 <quorem+0x9a>
 80143e0:	3c01      	subs	r4, #1
 80143e2:	e7c5      	b.n	8014370 <quorem+0x94>
 80143e4:	6812      	ldr	r2, [r2, #0]
 80143e6:	3b04      	subs	r3, #4
 80143e8:	2a00      	cmp	r2, #0
 80143ea:	d1ef      	bne.n	80143cc <quorem+0xf0>
 80143ec:	3c01      	subs	r4, #1
 80143ee:	e7ea      	b.n	80143c6 <quorem+0xea>
 80143f0:	2000      	movs	r0, #0
 80143f2:	e7ee      	b.n	80143d2 <quorem+0xf6>
 80143f4:	0000      	movs	r0, r0
	...

080143f8 <_dtoa_r>:
 80143f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143fc:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80143fe:	b095      	sub	sp, #84	; 0x54
 8014400:	4604      	mov	r4, r0
 8014402:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8014404:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014408:	b93e      	cbnz	r6, 801441a <_dtoa_r+0x22>
 801440a:	2010      	movs	r0, #16
 801440c:	f7fb fef4 	bl	80101f8 <malloc>
 8014410:	6260      	str	r0, [r4, #36]	; 0x24
 8014412:	6046      	str	r6, [r0, #4]
 8014414:	6086      	str	r6, [r0, #8]
 8014416:	6006      	str	r6, [r0, #0]
 8014418:	60c6      	str	r6, [r0, #12]
 801441a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801441c:	6819      	ldr	r1, [r3, #0]
 801441e:	b151      	cbz	r1, 8014436 <_dtoa_r+0x3e>
 8014420:	685a      	ldr	r2, [r3, #4]
 8014422:	604a      	str	r2, [r1, #4]
 8014424:	2301      	movs	r3, #1
 8014426:	4093      	lsls	r3, r2
 8014428:	608b      	str	r3, [r1, #8]
 801442a:	4620      	mov	r0, r4
 801442c:	f001 fef2 	bl	8016214 <_Bfree>
 8014430:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014432:	2200      	movs	r2, #0
 8014434:	601a      	str	r2, [r3, #0]
 8014436:	9b03      	ldr	r3, [sp, #12]
 8014438:	2b00      	cmp	r3, #0
 801443a:	bfbf      	itttt	lt
 801443c:	2301      	movlt	r3, #1
 801443e:	602b      	strlt	r3, [r5, #0]
 8014440:	9b03      	ldrlt	r3, [sp, #12]
 8014442:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8014446:	bfb2      	itee	lt
 8014448:	9303      	strlt	r3, [sp, #12]
 801444a:	2300      	movge	r3, #0
 801444c:	602b      	strge	r3, [r5, #0]
 801444e:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8014452:	4ba9      	ldr	r3, [pc, #676]	; (80146f8 <_dtoa_r+0x300>)
 8014454:	ea33 0309 	bics.w	r3, r3, r9
 8014458:	d11b      	bne.n	8014492 <_dtoa_r+0x9a>
 801445a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801445c:	f242 730f 	movw	r3, #9999	; 0x270f
 8014460:	6013      	str	r3, [r2, #0]
 8014462:	9b02      	ldr	r3, [sp, #8]
 8014464:	b923      	cbnz	r3, 8014470 <_dtoa_r+0x78>
 8014466:	f3c9 0013 	ubfx	r0, r9, #0, #20
 801446a:	2800      	cmp	r0, #0
 801446c:	f000 8581 	beq.w	8014f72 <_dtoa_r+0xb7a>
 8014470:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014472:	b953      	cbnz	r3, 801448a <_dtoa_r+0x92>
 8014474:	4ba1      	ldr	r3, [pc, #644]	; (80146fc <_dtoa_r+0x304>)
 8014476:	e021      	b.n	80144bc <_dtoa_r+0xc4>
 8014478:	4ba1      	ldr	r3, [pc, #644]	; (8014700 <_dtoa_r+0x308>)
 801447a:	9306      	str	r3, [sp, #24]
 801447c:	3308      	adds	r3, #8
 801447e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8014480:	6013      	str	r3, [r2, #0]
 8014482:	9806      	ldr	r0, [sp, #24]
 8014484:	b015      	add	sp, #84	; 0x54
 8014486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801448a:	4b9c      	ldr	r3, [pc, #624]	; (80146fc <_dtoa_r+0x304>)
 801448c:	9306      	str	r3, [sp, #24]
 801448e:	3303      	adds	r3, #3
 8014490:	e7f5      	b.n	801447e <_dtoa_r+0x86>
 8014492:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014496:	2200      	movs	r2, #0
 8014498:	2300      	movs	r3, #0
 801449a:	4630      	mov	r0, r6
 801449c:	4639      	mov	r1, r7
 801449e:	f7ec fb1f 	bl	8000ae0 <__aeabi_dcmpeq>
 80144a2:	4680      	mov	r8, r0
 80144a4:	b160      	cbz	r0, 80144c0 <_dtoa_r+0xc8>
 80144a6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80144a8:	2301      	movs	r3, #1
 80144aa:	6013      	str	r3, [r2, #0]
 80144ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	f000 855c 	beq.w	8014f6c <_dtoa_r+0xb74>
 80144b4:	4b93      	ldr	r3, [pc, #588]	; (8014704 <_dtoa_r+0x30c>)
 80144b6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80144b8:	6013      	str	r3, [r2, #0]
 80144ba:	3b01      	subs	r3, #1
 80144bc:	9306      	str	r3, [sp, #24]
 80144be:	e7e0      	b.n	8014482 <_dtoa_r+0x8a>
 80144c0:	ab12      	add	r3, sp, #72	; 0x48
 80144c2:	9301      	str	r3, [sp, #4]
 80144c4:	ab13      	add	r3, sp, #76	; 0x4c
 80144c6:	9300      	str	r3, [sp, #0]
 80144c8:	4632      	mov	r2, r6
 80144ca:	463b      	mov	r3, r7
 80144cc:	4620      	mov	r0, r4
 80144ce:	f002 f9a3 	bl	8016818 <__d2b>
 80144d2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80144d6:	4682      	mov	sl, r0
 80144d8:	2d00      	cmp	r5, #0
 80144da:	d07c      	beq.n	80145d6 <_dtoa_r+0x1de>
 80144dc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80144e0:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80144e4:	4630      	mov	r0, r6
 80144e6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80144ea:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80144ee:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80144f2:	2200      	movs	r2, #0
 80144f4:	4b84      	ldr	r3, [pc, #528]	; (8014708 <_dtoa_r+0x310>)
 80144f6:	f7eb fed7 	bl	80002a8 <__aeabi_dsub>
 80144fa:	a379      	add	r3, pc, #484	; (adr r3, 80146e0 <_dtoa_r+0x2e8>)
 80144fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014500:	f7ec f886 	bl	8000610 <__aeabi_dmul>
 8014504:	a378      	add	r3, pc, #480	; (adr r3, 80146e8 <_dtoa_r+0x2f0>)
 8014506:	e9d3 2300 	ldrd	r2, r3, [r3]
 801450a:	f7eb fecf 	bl	80002ac <__adddf3>
 801450e:	4606      	mov	r6, r0
 8014510:	4628      	mov	r0, r5
 8014512:	460f      	mov	r7, r1
 8014514:	f7ec f816 	bl	8000544 <__aeabi_i2d>
 8014518:	a375      	add	r3, pc, #468	; (adr r3, 80146f0 <_dtoa_r+0x2f8>)
 801451a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801451e:	f7ec f877 	bl	8000610 <__aeabi_dmul>
 8014522:	4602      	mov	r2, r0
 8014524:	460b      	mov	r3, r1
 8014526:	4630      	mov	r0, r6
 8014528:	4639      	mov	r1, r7
 801452a:	f7eb febf 	bl	80002ac <__adddf3>
 801452e:	4606      	mov	r6, r0
 8014530:	460f      	mov	r7, r1
 8014532:	f7ec fb1d 	bl	8000b70 <__aeabi_d2iz>
 8014536:	2200      	movs	r2, #0
 8014538:	4683      	mov	fp, r0
 801453a:	2300      	movs	r3, #0
 801453c:	4630      	mov	r0, r6
 801453e:	4639      	mov	r1, r7
 8014540:	f7ec fad8 	bl	8000af4 <__aeabi_dcmplt>
 8014544:	b158      	cbz	r0, 801455e <_dtoa_r+0x166>
 8014546:	4658      	mov	r0, fp
 8014548:	f7eb fffc 	bl	8000544 <__aeabi_i2d>
 801454c:	4602      	mov	r2, r0
 801454e:	460b      	mov	r3, r1
 8014550:	4630      	mov	r0, r6
 8014552:	4639      	mov	r1, r7
 8014554:	f7ec fac4 	bl	8000ae0 <__aeabi_dcmpeq>
 8014558:	b908      	cbnz	r0, 801455e <_dtoa_r+0x166>
 801455a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801455e:	f1bb 0f16 	cmp.w	fp, #22
 8014562:	d857      	bhi.n	8014614 <_dtoa_r+0x21c>
 8014564:	4969      	ldr	r1, [pc, #420]	; (801470c <_dtoa_r+0x314>)
 8014566:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801456a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801456e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014572:	f7ec fadd 	bl	8000b30 <__aeabi_dcmpgt>
 8014576:	2800      	cmp	r0, #0
 8014578:	d04e      	beq.n	8014618 <_dtoa_r+0x220>
 801457a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801457e:	2300      	movs	r3, #0
 8014580:	930d      	str	r3, [sp, #52]	; 0x34
 8014582:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8014584:	1b5d      	subs	r5, r3, r5
 8014586:	1e6b      	subs	r3, r5, #1
 8014588:	9307      	str	r3, [sp, #28]
 801458a:	bf43      	ittte	mi
 801458c:	2300      	movmi	r3, #0
 801458e:	f1c5 0801 	rsbmi	r8, r5, #1
 8014592:	9307      	strmi	r3, [sp, #28]
 8014594:	f04f 0800 	movpl.w	r8, #0
 8014598:	f1bb 0f00 	cmp.w	fp, #0
 801459c:	db3e      	blt.n	801461c <_dtoa_r+0x224>
 801459e:	9b07      	ldr	r3, [sp, #28]
 80145a0:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80145a4:	445b      	add	r3, fp
 80145a6:	9307      	str	r3, [sp, #28]
 80145a8:	2300      	movs	r3, #0
 80145aa:	9308      	str	r3, [sp, #32]
 80145ac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80145ae:	2b09      	cmp	r3, #9
 80145b0:	f200 80b0 	bhi.w	8014714 <_dtoa_r+0x31c>
 80145b4:	2b05      	cmp	r3, #5
 80145b6:	bfc4      	itt	gt
 80145b8:	3b04      	subgt	r3, #4
 80145ba:	931e      	strgt	r3, [sp, #120]	; 0x78
 80145bc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80145be:	f1a3 0302 	sub.w	r3, r3, #2
 80145c2:	bfcc      	ite	gt
 80145c4:	2600      	movgt	r6, #0
 80145c6:	2601      	movle	r6, #1
 80145c8:	2b03      	cmp	r3, #3
 80145ca:	f200 80af 	bhi.w	801472c <_dtoa_r+0x334>
 80145ce:	e8df f003 	tbb	[pc, r3]
 80145d2:	8583      	.short	0x8583
 80145d4:	772d      	.short	0x772d
 80145d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80145d8:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80145da:	441d      	add	r5, r3
 80145dc:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80145e0:	2b20      	cmp	r3, #32
 80145e2:	dd11      	ble.n	8014608 <_dtoa_r+0x210>
 80145e4:	9a02      	ldr	r2, [sp, #8]
 80145e6:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80145ea:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80145ee:	fa22 f000 	lsr.w	r0, r2, r0
 80145f2:	fa09 f303 	lsl.w	r3, r9, r3
 80145f6:	4318      	orrs	r0, r3
 80145f8:	f7eb ff94 	bl	8000524 <__aeabi_ui2d>
 80145fc:	2301      	movs	r3, #1
 80145fe:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8014602:	3d01      	subs	r5, #1
 8014604:	9310      	str	r3, [sp, #64]	; 0x40
 8014606:	e774      	b.n	80144f2 <_dtoa_r+0xfa>
 8014608:	f1c3 0020 	rsb	r0, r3, #32
 801460c:	9b02      	ldr	r3, [sp, #8]
 801460e:	fa03 f000 	lsl.w	r0, r3, r0
 8014612:	e7f1      	b.n	80145f8 <_dtoa_r+0x200>
 8014614:	2301      	movs	r3, #1
 8014616:	e7b3      	b.n	8014580 <_dtoa_r+0x188>
 8014618:	900d      	str	r0, [sp, #52]	; 0x34
 801461a:	e7b2      	b.n	8014582 <_dtoa_r+0x18a>
 801461c:	f1cb 0300 	rsb	r3, fp, #0
 8014620:	9308      	str	r3, [sp, #32]
 8014622:	2300      	movs	r3, #0
 8014624:	eba8 080b 	sub.w	r8, r8, fp
 8014628:	930c      	str	r3, [sp, #48]	; 0x30
 801462a:	e7bf      	b.n	80145ac <_dtoa_r+0x1b4>
 801462c:	2301      	movs	r3, #1
 801462e:	9309      	str	r3, [sp, #36]	; 0x24
 8014630:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014632:	2b00      	cmp	r3, #0
 8014634:	dd7d      	ble.n	8014732 <_dtoa_r+0x33a>
 8014636:	9304      	str	r3, [sp, #16]
 8014638:	4699      	mov	r9, r3
 801463a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801463c:	2200      	movs	r2, #0
 801463e:	606a      	str	r2, [r5, #4]
 8014640:	2104      	movs	r1, #4
 8014642:	f101 0214 	add.w	r2, r1, #20
 8014646:	429a      	cmp	r2, r3
 8014648:	d978      	bls.n	801473c <_dtoa_r+0x344>
 801464a:	6869      	ldr	r1, [r5, #4]
 801464c:	4620      	mov	r0, r4
 801464e:	f001 fdad 	bl	80161ac <_Balloc>
 8014652:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014654:	6028      	str	r0, [r5, #0]
 8014656:	681b      	ldr	r3, [r3, #0]
 8014658:	9306      	str	r3, [sp, #24]
 801465a:	f1b9 0f0e 	cmp.w	r9, #14
 801465e:	f200 80ee 	bhi.w	801483e <_dtoa_r+0x446>
 8014662:	2e00      	cmp	r6, #0
 8014664:	f000 80eb 	beq.w	801483e <_dtoa_r+0x446>
 8014668:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801466c:	f1bb 0f00 	cmp.w	fp, #0
 8014670:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8014674:	dd77      	ble.n	8014766 <_dtoa_r+0x36e>
 8014676:	4a25      	ldr	r2, [pc, #148]	; (801470c <_dtoa_r+0x314>)
 8014678:	f00b 030f 	and.w	r3, fp, #15
 801467c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014684:	ea4f 162b 	mov.w	r6, fp, asr #4
 8014688:	06f0      	lsls	r0, r6, #27
 801468a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801468e:	d55a      	bpl.n	8014746 <_dtoa_r+0x34e>
 8014690:	4b1f      	ldr	r3, [pc, #124]	; (8014710 <_dtoa_r+0x318>)
 8014692:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014696:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801469a:	f7ec f8e3 	bl	8000864 <__aeabi_ddiv>
 801469e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80146a2:	f006 060f 	and.w	r6, r6, #15
 80146a6:	2503      	movs	r5, #3
 80146a8:	4f19      	ldr	r7, [pc, #100]	; (8014710 <_dtoa_r+0x318>)
 80146aa:	2e00      	cmp	r6, #0
 80146ac:	d14d      	bne.n	801474a <_dtoa_r+0x352>
 80146ae:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80146b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80146b6:	f7ec f8d5 	bl	8000864 <__aeabi_ddiv>
 80146ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80146be:	e06c      	b.n	801479a <_dtoa_r+0x3a2>
 80146c0:	2301      	movs	r3, #1
 80146c2:	9309      	str	r3, [sp, #36]	; 0x24
 80146c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80146c6:	445b      	add	r3, fp
 80146c8:	f103 0901 	add.w	r9, r3, #1
 80146cc:	9304      	str	r3, [sp, #16]
 80146ce:	464b      	mov	r3, r9
 80146d0:	2b01      	cmp	r3, #1
 80146d2:	bfb8      	it	lt
 80146d4:	2301      	movlt	r3, #1
 80146d6:	e7b0      	b.n	801463a <_dtoa_r+0x242>
 80146d8:	2300      	movs	r3, #0
 80146da:	e7a8      	b.n	801462e <_dtoa_r+0x236>
 80146dc:	2300      	movs	r3, #0
 80146de:	e7f0      	b.n	80146c2 <_dtoa_r+0x2ca>
 80146e0:	636f4361 	.word	0x636f4361
 80146e4:	3fd287a7 	.word	0x3fd287a7
 80146e8:	8b60c8b3 	.word	0x8b60c8b3
 80146ec:	3fc68a28 	.word	0x3fc68a28
 80146f0:	509f79fb 	.word	0x509f79fb
 80146f4:	3fd34413 	.word	0x3fd34413
 80146f8:	7ff00000 	.word	0x7ff00000
 80146fc:	08019a41 	.word	0x08019a41
 8014700:	08019a38 	.word	0x08019a38
 8014704:	080199bb 	.word	0x080199bb
 8014708:	3ff80000 	.word	0x3ff80000
 801470c:	08019ae0 	.word	0x08019ae0
 8014710:	08019ab8 	.word	0x08019ab8
 8014714:	2601      	movs	r6, #1
 8014716:	2300      	movs	r3, #0
 8014718:	931e      	str	r3, [sp, #120]	; 0x78
 801471a:	9609      	str	r6, [sp, #36]	; 0x24
 801471c:	f04f 33ff 	mov.w	r3, #4294967295
 8014720:	9304      	str	r3, [sp, #16]
 8014722:	4699      	mov	r9, r3
 8014724:	2200      	movs	r2, #0
 8014726:	2312      	movs	r3, #18
 8014728:	921f      	str	r2, [sp, #124]	; 0x7c
 801472a:	e786      	b.n	801463a <_dtoa_r+0x242>
 801472c:	2301      	movs	r3, #1
 801472e:	9309      	str	r3, [sp, #36]	; 0x24
 8014730:	e7f4      	b.n	801471c <_dtoa_r+0x324>
 8014732:	2301      	movs	r3, #1
 8014734:	9304      	str	r3, [sp, #16]
 8014736:	4699      	mov	r9, r3
 8014738:	461a      	mov	r2, r3
 801473a:	e7f5      	b.n	8014728 <_dtoa_r+0x330>
 801473c:	686a      	ldr	r2, [r5, #4]
 801473e:	3201      	adds	r2, #1
 8014740:	606a      	str	r2, [r5, #4]
 8014742:	0049      	lsls	r1, r1, #1
 8014744:	e77d      	b.n	8014642 <_dtoa_r+0x24a>
 8014746:	2502      	movs	r5, #2
 8014748:	e7ae      	b.n	80146a8 <_dtoa_r+0x2b0>
 801474a:	07f1      	lsls	r1, r6, #31
 801474c:	d508      	bpl.n	8014760 <_dtoa_r+0x368>
 801474e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014752:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014756:	f7eb ff5b 	bl	8000610 <__aeabi_dmul>
 801475a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801475e:	3501      	adds	r5, #1
 8014760:	1076      	asrs	r6, r6, #1
 8014762:	3708      	adds	r7, #8
 8014764:	e7a1      	b.n	80146aa <_dtoa_r+0x2b2>
 8014766:	f000 80a5 	beq.w	80148b4 <_dtoa_r+0x4bc>
 801476a:	f1cb 0600 	rsb	r6, fp, #0
 801476e:	4ba3      	ldr	r3, [pc, #652]	; (80149fc <_dtoa_r+0x604>)
 8014770:	4fa3      	ldr	r7, [pc, #652]	; (8014a00 <_dtoa_r+0x608>)
 8014772:	f006 020f 	and.w	r2, r6, #15
 8014776:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801477a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801477e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014782:	f7eb ff45 	bl	8000610 <__aeabi_dmul>
 8014786:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801478a:	1136      	asrs	r6, r6, #4
 801478c:	2300      	movs	r3, #0
 801478e:	2502      	movs	r5, #2
 8014790:	2e00      	cmp	r6, #0
 8014792:	f040 8084 	bne.w	801489e <_dtoa_r+0x4a6>
 8014796:	2b00      	cmp	r3, #0
 8014798:	d18f      	bne.n	80146ba <_dtoa_r+0x2c2>
 801479a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801479c:	2b00      	cmp	r3, #0
 801479e:	f000 808b 	beq.w	80148b8 <_dtoa_r+0x4c0>
 80147a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80147a6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80147aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80147ae:	2200      	movs	r2, #0
 80147b0:	4b94      	ldr	r3, [pc, #592]	; (8014a04 <_dtoa_r+0x60c>)
 80147b2:	f7ec f99f 	bl	8000af4 <__aeabi_dcmplt>
 80147b6:	2800      	cmp	r0, #0
 80147b8:	d07e      	beq.n	80148b8 <_dtoa_r+0x4c0>
 80147ba:	f1b9 0f00 	cmp.w	r9, #0
 80147be:	d07b      	beq.n	80148b8 <_dtoa_r+0x4c0>
 80147c0:	9b04      	ldr	r3, [sp, #16]
 80147c2:	2b00      	cmp	r3, #0
 80147c4:	dd37      	ble.n	8014836 <_dtoa_r+0x43e>
 80147c6:	2200      	movs	r2, #0
 80147c8:	4b8f      	ldr	r3, [pc, #572]	; (8014a08 <_dtoa_r+0x610>)
 80147ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80147ce:	f7eb ff1f 	bl	8000610 <__aeabi_dmul>
 80147d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80147d6:	9e04      	ldr	r6, [sp, #16]
 80147d8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80147dc:	3501      	adds	r5, #1
 80147de:	4628      	mov	r0, r5
 80147e0:	f7eb feb0 	bl	8000544 <__aeabi_i2d>
 80147e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80147e8:	f7eb ff12 	bl	8000610 <__aeabi_dmul>
 80147ec:	4b87      	ldr	r3, [pc, #540]	; (8014a0c <_dtoa_r+0x614>)
 80147ee:	2200      	movs	r2, #0
 80147f0:	f7eb fd5c 	bl	80002ac <__adddf3>
 80147f4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80147f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80147fa:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 80147fe:	950b      	str	r5, [sp, #44]	; 0x2c
 8014800:	2e00      	cmp	r6, #0
 8014802:	d15c      	bne.n	80148be <_dtoa_r+0x4c6>
 8014804:	2200      	movs	r2, #0
 8014806:	4b82      	ldr	r3, [pc, #520]	; (8014a10 <_dtoa_r+0x618>)
 8014808:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801480c:	f7eb fd4c 	bl	80002a8 <__aeabi_dsub>
 8014810:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014812:	462b      	mov	r3, r5
 8014814:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014818:	f7ec f98a 	bl	8000b30 <__aeabi_dcmpgt>
 801481c:	2800      	cmp	r0, #0
 801481e:	f040 82f7 	bne.w	8014e10 <_dtoa_r+0xa18>
 8014822:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014824:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8014828:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801482c:	f7ec f962 	bl	8000af4 <__aeabi_dcmplt>
 8014830:	2800      	cmp	r0, #0
 8014832:	f040 82eb 	bne.w	8014e0c <_dtoa_r+0xa14>
 8014836:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 801483a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801483e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014840:	2b00      	cmp	r3, #0
 8014842:	f2c0 8151 	blt.w	8014ae8 <_dtoa_r+0x6f0>
 8014846:	f1bb 0f0e 	cmp.w	fp, #14
 801484a:	f300 814d 	bgt.w	8014ae8 <_dtoa_r+0x6f0>
 801484e:	4b6b      	ldr	r3, [pc, #428]	; (80149fc <_dtoa_r+0x604>)
 8014850:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014858:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801485c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801485e:	2b00      	cmp	r3, #0
 8014860:	f280 80da 	bge.w	8014a18 <_dtoa_r+0x620>
 8014864:	f1b9 0f00 	cmp.w	r9, #0
 8014868:	f300 80d6 	bgt.w	8014a18 <_dtoa_r+0x620>
 801486c:	f040 82cd 	bne.w	8014e0a <_dtoa_r+0xa12>
 8014870:	2200      	movs	r2, #0
 8014872:	4b67      	ldr	r3, [pc, #412]	; (8014a10 <_dtoa_r+0x618>)
 8014874:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014878:	f7eb feca 	bl	8000610 <__aeabi_dmul>
 801487c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014880:	f7ec f94c 	bl	8000b1c <__aeabi_dcmpge>
 8014884:	464e      	mov	r6, r9
 8014886:	464f      	mov	r7, r9
 8014888:	2800      	cmp	r0, #0
 801488a:	f040 82a4 	bne.w	8014dd6 <_dtoa_r+0x9de>
 801488e:	9b06      	ldr	r3, [sp, #24]
 8014890:	9a06      	ldr	r2, [sp, #24]
 8014892:	1c5d      	adds	r5, r3, #1
 8014894:	2331      	movs	r3, #49	; 0x31
 8014896:	7013      	strb	r3, [r2, #0]
 8014898:	f10b 0b01 	add.w	fp, fp, #1
 801489c:	e29f      	b.n	8014dde <_dtoa_r+0x9e6>
 801489e:	07f2      	lsls	r2, r6, #31
 80148a0:	d505      	bpl.n	80148ae <_dtoa_r+0x4b6>
 80148a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80148a6:	f7eb feb3 	bl	8000610 <__aeabi_dmul>
 80148aa:	3501      	adds	r5, #1
 80148ac:	2301      	movs	r3, #1
 80148ae:	1076      	asrs	r6, r6, #1
 80148b0:	3708      	adds	r7, #8
 80148b2:	e76d      	b.n	8014790 <_dtoa_r+0x398>
 80148b4:	2502      	movs	r5, #2
 80148b6:	e770      	b.n	801479a <_dtoa_r+0x3a2>
 80148b8:	465f      	mov	r7, fp
 80148ba:	464e      	mov	r6, r9
 80148bc:	e78f      	b.n	80147de <_dtoa_r+0x3e6>
 80148be:	9a06      	ldr	r2, [sp, #24]
 80148c0:	4b4e      	ldr	r3, [pc, #312]	; (80149fc <_dtoa_r+0x604>)
 80148c2:	4432      	add	r2, r6
 80148c4:	9211      	str	r2, [sp, #68]	; 0x44
 80148c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80148c8:	1e71      	subs	r1, r6, #1
 80148ca:	2a00      	cmp	r2, #0
 80148cc:	d048      	beq.n	8014960 <_dtoa_r+0x568>
 80148ce:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80148d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148d6:	2000      	movs	r0, #0
 80148d8:	494e      	ldr	r1, [pc, #312]	; (8014a14 <_dtoa_r+0x61c>)
 80148da:	f7eb ffc3 	bl	8000864 <__aeabi_ddiv>
 80148de:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80148e2:	f7eb fce1 	bl	80002a8 <__aeabi_dsub>
 80148e6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80148ea:	9d06      	ldr	r5, [sp, #24]
 80148ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80148f0:	f7ec f93e 	bl	8000b70 <__aeabi_d2iz>
 80148f4:	4606      	mov	r6, r0
 80148f6:	f7eb fe25 	bl	8000544 <__aeabi_i2d>
 80148fa:	4602      	mov	r2, r0
 80148fc:	460b      	mov	r3, r1
 80148fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014902:	f7eb fcd1 	bl	80002a8 <__aeabi_dsub>
 8014906:	3630      	adds	r6, #48	; 0x30
 8014908:	f805 6b01 	strb.w	r6, [r5], #1
 801490c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014910:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014914:	f7ec f8ee 	bl	8000af4 <__aeabi_dcmplt>
 8014918:	2800      	cmp	r0, #0
 801491a:	d165      	bne.n	80149e8 <_dtoa_r+0x5f0>
 801491c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014920:	2000      	movs	r0, #0
 8014922:	4938      	ldr	r1, [pc, #224]	; (8014a04 <_dtoa_r+0x60c>)
 8014924:	f7eb fcc0 	bl	80002a8 <__aeabi_dsub>
 8014928:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801492c:	f7ec f8e2 	bl	8000af4 <__aeabi_dcmplt>
 8014930:	2800      	cmp	r0, #0
 8014932:	f040 80b9 	bne.w	8014aa8 <_dtoa_r+0x6b0>
 8014936:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014938:	429d      	cmp	r5, r3
 801493a:	f43f af7c 	beq.w	8014836 <_dtoa_r+0x43e>
 801493e:	2200      	movs	r2, #0
 8014940:	4b31      	ldr	r3, [pc, #196]	; (8014a08 <_dtoa_r+0x610>)
 8014942:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014946:	f7eb fe63 	bl	8000610 <__aeabi_dmul>
 801494a:	2200      	movs	r2, #0
 801494c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014950:	4b2d      	ldr	r3, [pc, #180]	; (8014a08 <_dtoa_r+0x610>)
 8014952:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014956:	f7eb fe5b 	bl	8000610 <__aeabi_dmul>
 801495a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801495e:	e7c5      	b.n	80148ec <_dtoa_r+0x4f4>
 8014960:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8014964:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014968:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801496c:	f7eb fe50 	bl	8000610 <__aeabi_dmul>
 8014970:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014974:	9d06      	ldr	r5, [sp, #24]
 8014976:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801497a:	f7ec f8f9 	bl	8000b70 <__aeabi_d2iz>
 801497e:	4606      	mov	r6, r0
 8014980:	f7eb fde0 	bl	8000544 <__aeabi_i2d>
 8014984:	3630      	adds	r6, #48	; 0x30
 8014986:	4602      	mov	r2, r0
 8014988:	460b      	mov	r3, r1
 801498a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801498e:	f7eb fc8b 	bl	80002a8 <__aeabi_dsub>
 8014992:	f805 6b01 	strb.w	r6, [r5], #1
 8014996:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014998:	42ab      	cmp	r3, r5
 801499a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801499e:	f04f 0200 	mov.w	r2, #0
 80149a2:	d125      	bne.n	80149f0 <_dtoa_r+0x5f8>
 80149a4:	4b1b      	ldr	r3, [pc, #108]	; (8014a14 <_dtoa_r+0x61c>)
 80149a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80149aa:	f7eb fc7f 	bl	80002ac <__adddf3>
 80149ae:	4602      	mov	r2, r0
 80149b0:	460b      	mov	r3, r1
 80149b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80149b6:	f7ec f8bb 	bl	8000b30 <__aeabi_dcmpgt>
 80149ba:	2800      	cmp	r0, #0
 80149bc:	d174      	bne.n	8014aa8 <_dtoa_r+0x6b0>
 80149be:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80149c2:	2000      	movs	r0, #0
 80149c4:	4913      	ldr	r1, [pc, #76]	; (8014a14 <_dtoa_r+0x61c>)
 80149c6:	f7eb fc6f 	bl	80002a8 <__aeabi_dsub>
 80149ca:	4602      	mov	r2, r0
 80149cc:	460b      	mov	r3, r1
 80149ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80149d2:	f7ec f88f 	bl	8000af4 <__aeabi_dcmplt>
 80149d6:	2800      	cmp	r0, #0
 80149d8:	f43f af2d 	beq.w	8014836 <_dtoa_r+0x43e>
 80149dc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80149e0:	2b30      	cmp	r3, #48	; 0x30
 80149e2:	f105 32ff 	add.w	r2, r5, #4294967295
 80149e6:	d001      	beq.n	80149ec <_dtoa_r+0x5f4>
 80149e8:	46bb      	mov	fp, r7
 80149ea:	e04c      	b.n	8014a86 <_dtoa_r+0x68e>
 80149ec:	4615      	mov	r5, r2
 80149ee:	e7f5      	b.n	80149dc <_dtoa_r+0x5e4>
 80149f0:	4b05      	ldr	r3, [pc, #20]	; (8014a08 <_dtoa_r+0x610>)
 80149f2:	f7eb fe0d 	bl	8000610 <__aeabi_dmul>
 80149f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80149fa:	e7bc      	b.n	8014976 <_dtoa_r+0x57e>
 80149fc:	08019ae0 	.word	0x08019ae0
 8014a00:	08019ab8 	.word	0x08019ab8
 8014a04:	3ff00000 	.word	0x3ff00000
 8014a08:	40240000 	.word	0x40240000
 8014a0c:	401c0000 	.word	0x401c0000
 8014a10:	40140000 	.word	0x40140000
 8014a14:	3fe00000 	.word	0x3fe00000
 8014a18:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014a1c:	9d06      	ldr	r5, [sp, #24]
 8014a1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014a22:	4630      	mov	r0, r6
 8014a24:	4639      	mov	r1, r7
 8014a26:	f7eb ff1d 	bl	8000864 <__aeabi_ddiv>
 8014a2a:	f7ec f8a1 	bl	8000b70 <__aeabi_d2iz>
 8014a2e:	4680      	mov	r8, r0
 8014a30:	f7eb fd88 	bl	8000544 <__aeabi_i2d>
 8014a34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014a38:	f7eb fdea 	bl	8000610 <__aeabi_dmul>
 8014a3c:	4602      	mov	r2, r0
 8014a3e:	460b      	mov	r3, r1
 8014a40:	4630      	mov	r0, r6
 8014a42:	4639      	mov	r1, r7
 8014a44:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8014a48:	f7eb fc2e 	bl	80002a8 <__aeabi_dsub>
 8014a4c:	f805 6b01 	strb.w	r6, [r5], #1
 8014a50:	9e06      	ldr	r6, [sp, #24]
 8014a52:	1bae      	subs	r6, r5, r6
 8014a54:	45b1      	cmp	r9, r6
 8014a56:	4602      	mov	r2, r0
 8014a58:	460b      	mov	r3, r1
 8014a5a:	d138      	bne.n	8014ace <_dtoa_r+0x6d6>
 8014a5c:	f7eb fc26 	bl	80002ac <__adddf3>
 8014a60:	4606      	mov	r6, r0
 8014a62:	460f      	mov	r7, r1
 8014a64:	4602      	mov	r2, r0
 8014a66:	460b      	mov	r3, r1
 8014a68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014a6c:	f7ec f842 	bl	8000af4 <__aeabi_dcmplt>
 8014a70:	b9c8      	cbnz	r0, 8014aa6 <_dtoa_r+0x6ae>
 8014a72:	4632      	mov	r2, r6
 8014a74:	463b      	mov	r3, r7
 8014a76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014a7a:	f7ec f831 	bl	8000ae0 <__aeabi_dcmpeq>
 8014a7e:	b110      	cbz	r0, 8014a86 <_dtoa_r+0x68e>
 8014a80:	f018 0f01 	tst.w	r8, #1
 8014a84:	d10f      	bne.n	8014aa6 <_dtoa_r+0x6ae>
 8014a86:	4651      	mov	r1, sl
 8014a88:	4620      	mov	r0, r4
 8014a8a:	f001 fbc3 	bl	8016214 <_Bfree>
 8014a8e:	2300      	movs	r3, #0
 8014a90:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014a92:	702b      	strb	r3, [r5, #0]
 8014a94:	f10b 0301 	add.w	r3, fp, #1
 8014a98:	6013      	str	r3, [r2, #0]
 8014a9a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014a9c:	2b00      	cmp	r3, #0
 8014a9e:	f43f acf0 	beq.w	8014482 <_dtoa_r+0x8a>
 8014aa2:	601d      	str	r5, [r3, #0]
 8014aa4:	e4ed      	b.n	8014482 <_dtoa_r+0x8a>
 8014aa6:	465f      	mov	r7, fp
 8014aa8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014aac:	2a39      	cmp	r2, #57	; 0x39
 8014aae:	f105 33ff 	add.w	r3, r5, #4294967295
 8014ab2:	d106      	bne.n	8014ac2 <_dtoa_r+0x6ca>
 8014ab4:	9a06      	ldr	r2, [sp, #24]
 8014ab6:	429a      	cmp	r2, r3
 8014ab8:	d107      	bne.n	8014aca <_dtoa_r+0x6d2>
 8014aba:	2330      	movs	r3, #48	; 0x30
 8014abc:	7013      	strb	r3, [r2, #0]
 8014abe:	3701      	adds	r7, #1
 8014ac0:	4613      	mov	r3, r2
 8014ac2:	781a      	ldrb	r2, [r3, #0]
 8014ac4:	3201      	adds	r2, #1
 8014ac6:	701a      	strb	r2, [r3, #0]
 8014ac8:	e78e      	b.n	80149e8 <_dtoa_r+0x5f0>
 8014aca:	461d      	mov	r5, r3
 8014acc:	e7ec      	b.n	8014aa8 <_dtoa_r+0x6b0>
 8014ace:	2200      	movs	r2, #0
 8014ad0:	4bb4      	ldr	r3, [pc, #720]	; (8014da4 <_dtoa_r+0x9ac>)
 8014ad2:	f7eb fd9d 	bl	8000610 <__aeabi_dmul>
 8014ad6:	2200      	movs	r2, #0
 8014ad8:	2300      	movs	r3, #0
 8014ada:	4606      	mov	r6, r0
 8014adc:	460f      	mov	r7, r1
 8014ade:	f7eb ffff 	bl	8000ae0 <__aeabi_dcmpeq>
 8014ae2:	2800      	cmp	r0, #0
 8014ae4:	d09b      	beq.n	8014a1e <_dtoa_r+0x626>
 8014ae6:	e7ce      	b.n	8014a86 <_dtoa_r+0x68e>
 8014ae8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014aea:	2a00      	cmp	r2, #0
 8014aec:	f000 8129 	beq.w	8014d42 <_dtoa_r+0x94a>
 8014af0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014af2:	2a01      	cmp	r2, #1
 8014af4:	f300 810e 	bgt.w	8014d14 <_dtoa_r+0x91c>
 8014af8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8014afa:	2a00      	cmp	r2, #0
 8014afc:	f000 8106 	beq.w	8014d0c <_dtoa_r+0x914>
 8014b00:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014b04:	9e08      	ldr	r6, [sp, #32]
 8014b06:	4645      	mov	r5, r8
 8014b08:	9a07      	ldr	r2, [sp, #28]
 8014b0a:	2101      	movs	r1, #1
 8014b0c:	441a      	add	r2, r3
 8014b0e:	4620      	mov	r0, r4
 8014b10:	4498      	add	r8, r3
 8014b12:	9207      	str	r2, [sp, #28]
 8014b14:	f001 fc5c 	bl	80163d0 <__i2b>
 8014b18:	4607      	mov	r7, r0
 8014b1a:	2d00      	cmp	r5, #0
 8014b1c:	dd0b      	ble.n	8014b36 <_dtoa_r+0x73e>
 8014b1e:	9b07      	ldr	r3, [sp, #28]
 8014b20:	2b00      	cmp	r3, #0
 8014b22:	dd08      	ble.n	8014b36 <_dtoa_r+0x73e>
 8014b24:	42ab      	cmp	r3, r5
 8014b26:	9a07      	ldr	r2, [sp, #28]
 8014b28:	bfa8      	it	ge
 8014b2a:	462b      	movge	r3, r5
 8014b2c:	eba8 0803 	sub.w	r8, r8, r3
 8014b30:	1aed      	subs	r5, r5, r3
 8014b32:	1ad3      	subs	r3, r2, r3
 8014b34:	9307      	str	r3, [sp, #28]
 8014b36:	9b08      	ldr	r3, [sp, #32]
 8014b38:	b1fb      	cbz	r3, 8014b7a <_dtoa_r+0x782>
 8014b3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	f000 8104 	beq.w	8014d4a <_dtoa_r+0x952>
 8014b42:	2e00      	cmp	r6, #0
 8014b44:	dd11      	ble.n	8014b6a <_dtoa_r+0x772>
 8014b46:	4639      	mov	r1, r7
 8014b48:	4632      	mov	r2, r6
 8014b4a:	4620      	mov	r0, r4
 8014b4c:	f001 fcd6 	bl	80164fc <__pow5mult>
 8014b50:	4652      	mov	r2, sl
 8014b52:	4601      	mov	r1, r0
 8014b54:	4607      	mov	r7, r0
 8014b56:	4620      	mov	r0, r4
 8014b58:	f001 fc43 	bl	80163e2 <__multiply>
 8014b5c:	4651      	mov	r1, sl
 8014b5e:	900a      	str	r0, [sp, #40]	; 0x28
 8014b60:	4620      	mov	r0, r4
 8014b62:	f001 fb57 	bl	8016214 <_Bfree>
 8014b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014b68:	469a      	mov	sl, r3
 8014b6a:	9b08      	ldr	r3, [sp, #32]
 8014b6c:	1b9a      	subs	r2, r3, r6
 8014b6e:	d004      	beq.n	8014b7a <_dtoa_r+0x782>
 8014b70:	4651      	mov	r1, sl
 8014b72:	4620      	mov	r0, r4
 8014b74:	f001 fcc2 	bl	80164fc <__pow5mult>
 8014b78:	4682      	mov	sl, r0
 8014b7a:	2101      	movs	r1, #1
 8014b7c:	4620      	mov	r0, r4
 8014b7e:	f001 fc27 	bl	80163d0 <__i2b>
 8014b82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	4606      	mov	r6, r0
 8014b88:	f340 80e1 	ble.w	8014d4e <_dtoa_r+0x956>
 8014b8c:	461a      	mov	r2, r3
 8014b8e:	4601      	mov	r1, r0
 8014b90:	4620      	mov	r0, r4
 8014b92:	f001 fcb3 	bl	80164fc <__pow5mult>
 8014b96:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014b98:	2b01      	cmp	r3, #1
 8014b9a:	4606      	mov	r6, r0
 8014b9c:	f340 80da 	ble.w	8014d54 <_dtoa_r+0x95c>
 8014ba0:	2300      	movs	r3, #0
 8014ba2:	9308      	str	r3, [sp, #32]
 8014ba4:	6933      	ldr	r3, [r6, #16]
 8014ba6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8014baa:	6918      	ldr	r0, [r3, #16]
 8014bac:	f001 fbc2 	bl	8016334 <__hi0bits>
 8014bb0:	f1c0 0020 	rsb	r0, r0, #32
 8014bb4:	9b07      	ldr	r3, [sp, #28]
 8014bb6:	4418      	add	r0, r3
 8014bb8:	f010 001f 	ands.w	r0, r0, #31
 8014bbc:	f000 80f0 	beq.w	8014da0 <_dtoa_r+0x9a8>
 8014bc0:	f1c0 0320 	rsb	r3, r0, #32
 8014bc4:	2b04      	cmp	r3, #4
 8014bc6:	f340 80e2 	ble.w	8014d8e <_dtoa_r+0x996>
 8014bca:	9b07      	ldr	r3, [sp, #28]
 8014bcc:	f1c0 001c 	rsb	r0, r0, #28
 8014bd0:	4480      	add	r8, r0
 8014bd2:	4405      	add	r5, r0
 8014bd4:	4403      	add	r3, r0
 8014bd6:	9307      	str	r3, [sp, #28]
 8014bd8:	f1b8 0f00 	cmp.w	r8, #0
 8014bdc:	dd05      	ble.n	8014bea <_dtoa_r+0x7f2>
 8014bde:	4651      	mov	r1, sl
 8014be0:	4642      	mov	r2, r8
 8014be2:	4620      	mov	r0, r4
 8014be4:	f001 fcd8 	bl	8016598 <__lshift>
 8014be8:	4682      	mov	sl, r0
 8014bea:	9b07      	ldr	r3, [sp, #28]
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	dd05      	ble.n	8014bfc <_dtoa_r+0x804>
 8014bf0:	4631      	mov	r1, r6
 8014bf2:	461a      	mov	r2, r3
 8014bf4:	4620      	mov	r0, r4
 8014bf6:	f001 fccf 	bl	8016598 <__lshift>
 8014bfa:	4606      	mov	r6, r0
 8014bfc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014bfe:	2b00      	cmp	r3, #0
 8014c00:	f000 80d2 	beq.w	8014da8 <_dtoa_r+0x9b0>
 8014c04:	4631      	mov	r1, r6
 8014c06:	4650      	mov	r0, sl
 8014c08:	f001 fd17 	bl	801663a <__mcmp>
 8014c0c:	2800      	cmp	r0, #0
 8014c0e:	f280 80cb 	bge.w	8014da8 <_dtoa_r+0x9b0>
 8014c12:	2300      	movs	r3, #0
 8014c14:	4651      	mov	r1, sl
 8014c16:	220a      	movs	r2, #10
 8014c18:	4620      	mov	r0, r4
 8014c1a:	f001 fb12 	bl	8016242 <__multadd>
 8014c1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014c20:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014c24:	4682      	mov	sl, r0
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	f000 81aa 	beq.w	8014f80 <_dtoa_r+0xb88>
 8014c2c:	2300      	movs	r3, #0
 8014c2e:	4639      	mov	r1, r7
 8014c30:	220a      	movs	r2, #10
 8014c32:	4620      	mov	r0, r4
 8014c34:	f001 fb05 	bl	8016242 <__multadd>
 8014c38:	9b04      	ldr	r3, [sp, #16]
 8014c3a:	2b00      	cmp	r3, #0
 8014c3c:	4607      	mov	r7, r0
 8014c3e:	dc03      	bgt.n	8014c48 <_dtoa_r+0x850>
 8014c40:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014c42:	2b02      	cmp	r3, #2
 8014c44:	f300 80b8 	bgt.w	8014db8 <_dtoa_r+0x9c0>
 8014c48:	2d00      	cmp	r5, #0
 8014c4a:	dd05      	ble.n	8014c58 <_dtoa_r+0x860>
 8014c4c:	4639      	mov	r1, r7
 8014c4e:	462a      	mov	r2, r5
 8014c50:	4620      	mov	r0, r4
 8014c52:	f001 fca1 	bl	8016598 <__lshift>
 8014c56:	4607      	mov	r7, r0
 8014c58:	9b08      	ldr	r3, [sp, #32]
 8014c5a:	2b00      	cmp	r3, #0
 8014c5c:	f000 8110 	beq.w	8014e80 <_dtoa_r+0xa88>
 8014c60:	6879      	ldr	r1, [r7, #4]
 8014c62:	4620      	mov	r0, r4
 8014c64:	f001 faa2 	bl	80161ac <_Balloc>
 8014c68:	693a      	ldr	r2, [r7, #16]
 8014c6a:	3202      	adds	r2, #2
 8014c6c:	4605      	mov	r5, r0
 8014c6e:	0092      	lsls	r2, r2, #2
 8014c70:	f107 010c 	add.w	r1, r7, #12
 8014c74:	300c      	adds	r0, #12
 8014c76:	f7fb fcdd 	bl	8010634 <memcpy>
 8014c7a:	2201      	movs	r2, #1
 8014c7c:	4629      	mov	r1, r5
 8014c7e:	4620      	mov	r0, r4
 8014c80:	f001 fc8a 	bl	8016598 <__lshift>
 8014c84:	9b02      	ldr	r3, [sp, #8]
 8014c86:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8014c8a:	9707      	str	r7, [sp, #28]
 8014c8c:	f003 0301 	and.w	r3, r3, #1
 8014c90:	4607      	mov	r7, r0
 8014c92:	9308      	str	r3, [sp, #32]
 8014c94:	4631      	mov	r1, r6
 8014c96:	4650      	mov	r0, sl
 8014c98:	f7ff fb20 	bl	80142dc <quorem>
 8014c9c:	9907      	ldr	r1, [sp, #28]
 8014c9e:	4605      	mov	r5, r0
 8014ca0:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8014ca4:	4650      	mov	r0, sl
 8014ca6:	f001 fcc8 	bl	801663a <__mcmp>
 8014caa:	463a      	mov	r2, r7
 8014cac:	9002      	str	r0, [sp, #8]
 8014cae:	4631      	mov	r1, r6
 8014cb0:	4620      	mov	r0, r4
 8014cb2:	f001 fcdc 	bl	801666e <__mdiff>
 8014cb6:	68c3      	ldr	r3, [r0, #12]
 8014cb8:	4602      	mov	r2, r0
 8014cba:	2b00      	cmp	r3, #0
 8014cbc:	f040 80e2 	bne.w	8014e84 <_dtoa_r+0xa8c>
 8014cc0:	4601      	mov	r1, r0
 8014cc2:	9009      	str	r0, [sp, #36]	; 0x24
 8014cc4:	4650      	mov	r0, sl
 8014cc6:	f001 fcb8 	bl	801663a <__mcmp>
 8014cca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014ccc:	4603      	mov	r3, r0
 8014cce:	4611      	mov	r1, r2
 8014cd0:	4620      	mov	r0, r4
 8014cd2:	9309      	str	r3, [sp, #36]	; 0x24
 8014cd4:	f001 fa9e 	bl	8016214 <_Bfree>
 8014cd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014cda:	2b00      	cmp	r3, #0
 8014cdc:	f040 80d4 	bne.w	8014e88 <_dtoa_r+0xa90>
 8014ce0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014ce2:	2a00      	cmp	r2, #0
 8014ce4:	f040 80d0 	bne.w	8014e88 <_dtoa_r+0xa90>
 8014ce8:	9a08      	ldr	r2, [sp, #32]
 8014cea:	2a00      	cmp	r2, #0
 8014cec:	f040 80cc 	bne.w	8014e88 <_dtoa_r+0xa90>
 8014cf0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014cf4:	f000 80e8 	beq.w	8014ec8 <_dtoa_r+0xad0>
 8014cf8:	9b02      	ldr	r3, [sp, #8]
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	dd01      	ble.n	8014d02 <_dtoa_r+0x90a>
 8014cfe:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8014d02:	f108 0501 	add.w	r5, r8, #1
 8014d06:	f888 9000 	strb.w	r9, [r8]
 8014d0a:	e06a      	b.n	8014de2 <_dtoa_r+0x9ea>
 8014d0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8014d0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8014d12:	e6f7      	b.n	8014b04 <_dtoa_r+0x70c>
 8014d14:	9b08      	ldr	r3, [sp, #32]
 8014d16:	f109 36ff 	add.w	r6, r9, #4294967295
 8014d1a:	42b3      	cmp	r3, r6
 8014d1c:	bfbf      	itttt	lt
 8014d1e:	9b08      	ldrlt	r3, [sp, #32]
 8014d20:	9608      	strlt	r6, [sp, #32]
 8014d22:	1af2      	sublt	r2, r6, r3
 8014d24:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8014d26:	bfb7      	itett	lt
 8014d28:	189b      	addlt	r3, r3, r2
 8014d2a:	1b9e      	subge	r6, r3, r6
 8014d2c:	930c      	strlt	r3, [sp, #48]	; 0x30
 8014d2e:	2600      	movlt	r6, #0
 8014d30:	f1b9 0f00 	cmp.w	r9, #0
 8014d34:	bfb9      	ittee	lt
 8014d36:	eba8 0509 	sublt.w	r5, r8, r9
 8014d3a:	2300      	movlt	r3, #0
 8014d3c:	4645      	movge	r5, r8
 8014d3e:	464b      	movge	r3, r9
 8014d40:	e6e2      	b.n	8014b08 <_dtoa_r+0x710>
 8014d42:	9e08      	ldr	r6, [sp, #32]
 8014d44:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8014d46:	4645      	mov	r5, r8
 8014d48:	e6e7      	b.n	8014b1a <_dtoa_r+0x722>
 8014d4a:	9a08      	ldr	r2, [sp, #32]
 8014d4c:	e710      	b.n	8014b70 <_dtoa_r+0x778>
 8014d4e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014d50:	2b01      	cmp	r3, #1
 8014d52:	dc18      	bgt.n	8014d86 <_dtoa_r+0x98e>
 8014d54:	9b02      	ldr	r3, [sp, #8]
 8014d56:	b9b3      	cbnz	r3, 8014d86 <_dtoa_r+0x98e>
 8014d58:	9b03      	ldr	r3, [sp, #12]
 8014d5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014d5e:	b9a3      	cbnz	r3, 8014d8a <_dtoa_r+0x992>
 8014d60:	9b03      	ldr	r3, [sp, #12]
 8014d62:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014d66:	0d1b      	lsrs	r3, r3, #20
 8014d68:	051b      	lsls	r3, r3, #20
 8014d6a:	b12b      	cbz	r3, 8014d78 <_dtoa_r+0x980>
 8014d6c:	9b07      	ldr	r3, [sp, #28]
 8014d6e:	3301      	adds	r3, #1
 8014d70:	9307      	str	r3, [sp, #28]
 8014d72:	f108 0801 	add.w	r8, r8, #1
 8014d76:	2301      	movs	r3, #1
 8014d78:	9308      	str	r3, [sp, #32]
 8014d7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	f47f af11 	bne.w	8014ba4 <_dtoa_r+0x7ac>
 8014d82:	2001      	movs	r0, #1
 8014d84:	e716      	b.n	8014bb4 <_dtoa_r+0x7bc>
 8014d86:	2300      	movs	r3, #0
 8014d88:	e7f6      	b.n	8014d78 <_dtoa_r+0x980>
 8014d8a:	9b02      	ldr	r3, [sp, #8]
 8014d8c:	e7f4      	b.n	8014d78 <_dtoa_r+0x980>
 8014d8e:	f43f af23 	beq.w	8014bd8 <_dtoa_r+0x7e0>
 8014d92:	9a07      	ldr	r2, [sp, #28]
 8014d94:	331c      	adds	r3, #28
 8014d96:	441a      	add	r2, r3
 8014d98:	4498      	add	r8, r3
 8014d9a:	441d      	add	r5, r3
 8014d9c:	4613      	mov	r3, r2
 8014d9e:	e71a      	b.n	8014bd6 <_dtoa_r+0x7de>
 8014da0:	4603      	mov	r3, r0
 8014da2:	e7f6      	b.n	8014d92 <_dtoa_r+0x99a>
 8014da4:	40240000 	.word	0x40240000
 8014da8:	f1b9 0f00 	cmp.w	r9, #0
 8014dac:	dc33      	bgt.n	8014e16 <_dtoa_r+0xa1e>
 8014dae:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014db0:	2b02      	cmp	r3, #2
 8014db2:	dd30      	ble.n	8014e16 <_dtoa_r+0xa1e>
 8014db4:	f8cd 9010 	str.w	r9, [sp, #16]
 8014db8:	9b04      	ldr	r3, [sp, #16]
 8014dba:	b963      	cbnz	r3, 8014dd6 <_dtoa_r+0x9de>
 8014dbc:	4631      	mov	r1, r6
 8014dbe:	2205      	movs	r2, #5
 8014dc0:	4620      	mov	r0, r4
 8014dc2:	f001 fa3e 	bl	8016242 <__multadd>
 8014dc6:	4601      	mov	r1, r0
 8014dc8:	4606      	mov	r6, r0
 8014dca:	4650      	mov	r0, sl
 8014dcc:	f001 fc35 	bl	801663a <__mcmp>
 8014dd0:	2800      	cmp	r0, #0
 8014dd2:	f73f ad5c 	bgt.w	801488e <_dtoa_r+0x496>
 8014dd6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014dd8:	9d06      	ldr	r5, [sp, #24]
 8014dda:	ea6f 0b03 	mvn.w	fp, r3
 8014dde:	2300      	movs	r3, #0
 8014de0:	9307      	str	r3, [sp, #28]
 8014de2:	4631      	mov	r1, r6
 8014de4:	4620      	mov	r0, r4
 8014de6:	f001 fa15 	bl	8016214 <_Bfree>
 8014dea:	2f00      	cmp	r7, #0
 8014dec:	f43f ae4b 	beq.w	8014a86 <_dtoa_r+0x68e>
 8014df0:	9b07      	ldr	r3, [sp, #28]
 8014df2:	b12b      	cbz	r3, 8014e00 <_dtoa_r+0xa08>
 8014df4:	42bb      	cmp	r3, r7
 8014df6:	d003      	beq.n	8014e00 <_dtoa_r+0xa08>
 8014df8:	4619      	mov	r1, r3
 8014dfa:	4620      	mov	r0, r4
 8014dfc:	f001 fa0a 	bl	8016214 <_Bfree>
 8014e00:	4639      	mov	r1, r7
 8014e02:	4620      	mov	r0, r4
 8014e04:	f001 fa06 	bl	8016214 <_Bfree>
 8014e08:	e63d      	b.n	8014a86 <_dtoa_r+0x68e>
 8014e0a:	2600      	movs	r6, #0
 8014e0c:	4637      	mov	r7, r6
 8014e0e:	e7e2      	b.n	8014dd6 <_dtoa_r+0x9de>
 8014e10:	46bb      	mov	fp, r7
 8014e12:	4637      	mov	r7, r6
 8014e14:	e53b      	b.n	801488e <_dtoa_r+0x496>
 8014e16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014e18:	f8cd 9010 	str.w	r9, [sp, #16]
 8014e1c:	2b00      	cmp	r3, #0
 8014e1e:	f47f af13 	bne.w	8014c48 <_dtoa_r+0x850>
 8014e22:	9d06      	ldr	r5, [sp, #24]
 8014e24:	4631      	mov	r1, r6
 8014e26:	4650      	mov	r0, sl
 8014e28:	f7ff fa58 	bl	80142dc <quorem>
 8014e2c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8014e30:	f805 9b01 	strb.w	r9, [r5], #1
 8014e34:	9b06      	ldr	r3, [sp, #24]
 8014e36:	9a04      	ldr	r2, [sp, #16]
 8014e38:	1aeb      	subs	r3, r5, r3
 8014e3a:	429a      	cmp	r2, r3
 8014e3c:	f300 8083 	bgt.w	8014f46 <_dtoa_r+0xb4e>
 8014e40:	9b06      	ldr	r3, [sp, #24]
 8014e42:	2a01      	cmp	r2, #1
 8014e44:	bfac      	ite	ge
 8014e46:	189b      	addge	r3, r3, r2
 8014e48:	3301      	addlt	r3, #1
 8014e4a:	4698      	mov	r8, r3
 8014e4c:	2300      	movs	r3, #0
 8014e4e:	9307      	str	r3, [sp, #28]
 8014e50:	4651      	mov	r1, sl
 8014e52:	2201      	movs	r2, #1
 8014e54:	4620      	mov	r0, r4
 8014e56:	f001 fb9f 	bl	8016598 <__lshift>
 8014e5a:	4631      	mov	r1, r6
 8014e5c:	4682      	mov	sl, r0
 8014e5e:	f001 fbec 	bl	801663a <__mcmp>
 8014e62:	2800      	cmp	r0, #0
 8014e64:	dc35      	bgt.n	8014ed2 <_dtoa_r+0xada>
 8014e66:	d102      	bne.n	8014e6e <_dtoa_r+0xa76>
 8014e68:	f019 0f01 	tst.w	r9, #1
 8014e6c:	d131      	bne.n	8014ed2 <_dtoa_r+0xada>
 8014e6e:	4645      	mov	r5, r8
 8014e70:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014e74:	2b30      	cmp	r3, #48	; 0x30
 8014e76:	f105 32ff 	add.w	r2, r5, #4294967295
 8014e7a:	d1b2      	bne.n	8014de2 <_dtoa_r+0x9ea>
 8014e7c:	4615      	mov	r5, r2
 8014e7e:	e7f7      	b.n	8014e70 <_dtoa_r+0xa78>
 8014e80:	4638      	mov	r0, r7
 8014e82:	e6ff      	b.n	8014c84 <_dtoa_r+0x88c>
 8014e84:	2301      	movs	r3, #1
 8014e86:	e722      	b.n	8014cce <_dtoa_r+0x8d6>
 8014e88:	9a02      	ldr	r2, [sp, #8]
 8014e8a:	2a00      	cmp	r2, #0
 8014e8c:	db04      	blt.n	8014e98 <_dtoa_r+0xaa0>
 8014e8e:	d129      	bne.n	8014ee4 <_dtoa_r+0xaec>
 8014e90:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8014e92:	bb3a      	cbnz	r2, 8014ee4 <_dtoa_r+0xaec>
 8014e94:	9a08      	ldr	r2, [sp, #32]
 8014e96:	bb2a      	cbnz	r2, 8014ee4 <_dtoa_r+0xaec>
 8014e98:	2b00      	cmp	r3, #0
 8014e9a:	f77f af32 	ble.w	8014d02 <_dtoa_r+0x90a>
 8014e9e:	4651      	mov	r1, sl
 8014ea0:	2201      	movs	r2, #1
 8014ea2:	4620      	mov	r0, r4
 8014ea4:	f001 fb78 	bl	8016598 <__lshift>
 8014ea8:	4631      	mov	r1, r6
 8014eaa:	4682      	mov	sl, r0
 8014eac:	f001 fbc5 	bl	801663a <__mcmp>
 8014eb0:	2800      	cmp	r0, #0
 8014eb2:	dc05      	bgt.n	8014ec0 <_dtoa_r+0xac8>
 8014eb4:	f47f af25 	bne.w	8014d02 <_dtoa_r+0x90a>
 8014eb8:	f019 0f01 	tst.w	r9, #1
 8014ebc:	f43f af21 	beq.w	8014d02 <_dtoa_r+0x90a>
 8014ec0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014ec4:	f47f af1b 	bne.w	8014cfe <_dtoa_r+0x906>
 8014ec8:	2339      	movs	r3, #57	; 0x39
 8014eca:	f888 3000 	strb.w	r3, [r8]
 8014ece:	f108 0801 	add.w	r8, r8, #1
 8014ed2:	4645      	mov	r5, r8
 8014ed4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014ed8:	2b39      	cmp	r3, #57	; 0x39
 8014eda:	f105 32ff 	add.w	r2, r5, #4294967295
 8014ede:	d03a      	beq.n	8014f56 <_dtoa_r+0xb5e>
 8014ee0:	3301      	adds	r3, #1
 8014ee2:	e03f      	b.n	8014f64 <_dtoa_r+0xb6c>
 8014ee4:	2b00      	cmp	r3, #0
 8014ee6:	f108 0501 	add.w	r5, r8, #1
 8014eea:	dd05      	ble.n	8014ef8 <_dtoa_r+0xb00>
 8014eec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8014ef0:	d0ea      	beq.n	8014ec8 <_dtoa_r+0xad0>
 8014ef2:	f109 0901 	add.w	r9, r9, #1
 8014ef6:	e706      	b.n	8014d06 <_dtoa_r+0x90e>
 8014ef8:	9b06      	ldr	r3, [sp, #24]
 8014efa:	9a04      	ldr	r2, [sp, #16]
 8014efc:	f805 9c01 	strb.w	r9, [r5, #-1]
 8014f00:	1aeb      	subs	r3, r5, r3
 8014f02:	4293      	cmp	r3, r2
 8014f04:	46a8      	mov	r8, r5
 8014f06:	d0a3      	beq.n	8014e50 <_dtoa_r+0xa58>
 8014f08:	4651      	mov	r1, sl
 8014f0a:	2300      	movs	r3, #0
 8014f0c:	220a      	movs	r2, #10
 8014f0e:	4620      	mov	r0, r4
 8014f10:	f001 f997 	bl	8016242 <__multadd>
 8014f14:	9b07      	ldr	r3, [sp, #28]
 8014f16:	9907      	ldr	r1, [sp, #28]
 8014f18:	42bb      	cmp	r3, r7
 8014f1a:	4682      	mov	sl, r0
 8014f1c:	f04f 0300 	mov.w	r3, #0
 8014f20:	f04f 020a 	mov.w	r2, #10
 8014f24:	4620      	mov	r0, r4
 8014f26:	d104      	bne.n	8014f32 <_dtoa_r+0xb3a>
 8014f28:	f001 f98b 	bl	8016242 <__multadd>
 8014f2c:	9007      	str	r0, [sp, #28]
 8014f2e:	4607      	mov	r7, r0
 8014f30:	e6b0      	b.n	8014c94 <_dtoa_r+0x89c>
 8014f32:	f001 f986 	bl	8016242 <__multadd>
 8014f36:	2300      	movs	r3, #0
 8014f38:	9007      	str	r0, [sp, #28]
 8014f3a:	220a      	movs	r2, #10
 8014f3c:	4639      	mov	r1, r7
 8014f3e:	4620      	mov	r0, r4
 8014f40:	f001 f97f 	bl	8016242 <__multadd>
 8014f44:	e7f3      	b.n	8014f2e <_dtoa_r+0xb36>
 8014f46:	4651      	mov	r1, sl
 8014f48:	2300      	movs	r3, #0
 8014f4a:	220a      	movs	r2, #10
 8014f4c:	4620      	mov	r0, r4
 8014f4e:	f001 f978 	bl	8016242 <__multadd>
 8014f52:	4682      	mov	sl, r0
 8014f54:	e766      	b.n	8014e24 <_dtoa_r+0xa2c>
 8014f56:	9b06      	ldr	r3, [sp, #24]
 8014f58:	4293      	cmp	r3, r2
 8014f5a:	d105      	bne.n	8014f68 <_dtoa_r+0xb70>
 8014f5c:	9a06      	ldr	r2, [sp, #24]
 8014f5e:	f10b 0b01 	add.w	fp, fp, #1
 8014f62:	2331      	movs	r3, #49	; 0x31
 8014f64:	7013      	strb	r3, [r2, #0]
 8014f66:	e73c      	b.n	8014de2 <_dtoa_r+0x9ea>
 8014f68:	4615      	mov	r5, r2
 8014f6a:	e7b3      	b.n	8014ed4 <_dtoa_r+0xadc>
 8014f6c:	4b09      	ldr	r3, [pc, #36]	; (8014f94 <_dtoa_r+0xb9c>)
 8014f6e:	f7ff baa5 	b.w	80144bc <_dtoa_r+0xc4>
 8014f72:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	f47f aa7f 	bne.w	8014478 <_dtoa_r+0x80>
 8014f7a:	4b07      	ldr	r3, [pc, #28]	; (8014f98 <_dtoa_r+0xba0>)
 8014f7c:	f7ff ba9e 	b.w	80144bc <_dtoa_r+0xc4>
 8014f80:	9b04      	ldr	r3, [sp, #16]
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	f73f af4d 	bgt.w	8014e22 <_dtoa_r+0xa2a>
 8014f88:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014f8a:	2b02      	cmp	r3, #2
 8014f8c:	f77f af49 	ble.w	8014e22 <_dtoa_r+0xa2a>
 8014f90:	e712      	b.n	8014db8 <_dtoa_r+0x9c0>
 8014f92:	bf00      	nop
 8014f94:	080199ba 	.word	0x080199ba
 8014f98:	08019a38 	.word	0x08019a38

08014f9c <__sflush_r>:
 8014f9c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014fa0:	b293      	uxth	r3, r2
 8014fa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014fa6:	4605      	mov	r5, r0
 8014fa8:	0718      	lsls	r0, r3, #28
 8014faa:	460c      	mov	r4, r1
 8014fac:	d461      	bmi.n	8015072 <__sflush_r+0xd6>
 8014fae:	684b      	ldr	r3, [r1, #4]
 8014fb0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8014fb4:	2b00      	cmp	r3, #0
 8014fb6:	818a      	strh	r2, [r1, #12]
 8014fb8:	dc05      	bgt.n	8014fc6 <__sflush_r+0x2a>
 8014fba:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8014fbc:	2b00      	cmp	r3, #0
 8014fbe:	dc02      	bgt.n	8014fc6 <__sflush_r+0x2a>
 8014fc0:	2000      	movs	r0, #0
 8014fc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014fc6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014fc8:	2e00      	cmp	r6, #0
 8014fca:	d0f9      	beq.n	8014fc0 <__sflush_r+0x24>
 8014fcc:	2300      	movs	r3, #0
 8014fce:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014fd2:	682f      	ldr	r7, [r5, #0]
 8014fd4:	602b      	str	r3, [r5, #0]
 8014fd6:	d037      	beq.n	8015048 <__sflush_r+0xac>
 8014fd8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014fda:	89a3      	ldrh	r3, [r4, #12]
 8014fdc:	075a      	lsls	r2, r3, #29
 8014fde:	d505      	bpl.n	8014fec <__sflush_r+0x50>
 8014fe0:	6863      	ldr	r3, [r4, #4]
 8014fe2:	1ac0      	subs	r0, r0, r3
 8014fe4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014fe6:	b10b      	cbz	r3, 8014fec <__sflush_r+0x50>
 8014fe8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014fea:	1ac0      	subs	r0, r0, r3
 8014fec:	2300      	movs	r3, #0
 8014fee:	4602      	mov	r2, r0
 8014ff0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014ff2:	6a21      	ldr	r1, [r4, #32]
 8014ff4:	4628      	mov	r0, r5
 8014ff6:	47b0      	blx	r6
 8014ff8:	1c43      	adds	r3, r0, #1
 8014ffa:	89a3      	ldrh	r3, [r4, #12]
 8014ffc:	d106      	bne.n	801500c <__sflush_r+0x70>
 8014ffe:	6829      	ldr	r1, [r5, #0]
 8015000:	291d      	cmp	r1, #29
 8015002:	d84f      	bhi.n	80150a4 <__sflush_r+0x108>
 8015004:	4a2d      	ldr	r2, [pc, #180]	; (80150bc <__sflush_r+0x120>)
 8015006:	40ca      	lsrs	r2, r1
 8015008:	07d6      	lsls	r6, r2, #31
 801500a:	d54b      	bpl.n	80150a4 <__sflush_r+0x108>
 801500c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8015010:	b21b      	sxth	r3, r3
 8015012:	2200      	movs	r2, #0
 8015014:	6062      	str	r2, [r4, #4]
 8015016:	04d9      	lsls	r1, r3, #19
 8015018:	6922      	ldr	r2, [r4, #16]
 801501a:	81a3      	strh	r3, [r4, #12]
 801501c:	6022      	str	r2, [r4, #0]
 801501e:	d504      	bpl.n	801502a <__sflush_r+0x8e>
 8015020:	1c42      	adds	r2, r0, #1
 8015022:	d101      	bne.n	8015028 <__sflush_r+0x8c>
 8015024:	682b      	ldr	r3, [r5, #0]
 8015026:	b903      	cbnz	r3, 801502a <__sflush_r+0x8e>
 8015028:	6560      	str	r0, [r4, #84]	; 0x54
 801502a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801502c:	602f      	str	r7, [r5, #0]
 801502e:	2900      	cmp	r1, #0
 8015030:	d0c6      	beq.n	8014fc0 <__sflush_r+0x24>
 8015032:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015036:	4299      	cmp	r1, r3
 8015038:	d002      	beq.n	8015040 <__sflush_r+0xa4>
 801503a:	4628      	mov	r0, r5
 801503c:	f000 f9aa 	bl	8015394 <_free_r>
 8015040:	2000      	movs	r0, #0
 8015042:	6360      	str	r0, [r4, #52]	; 0x34
 8015044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015048:	6a21      	ldr	r1, [r4, #32]
 801504a:	2301      	movs	r3, #1
 801504c:	4628      	mov	r0, r5
 801504e:	47b0      	blx	r6
 8015050:	1c41      	adds	r1, r0, #1
 8015052:	d1c2      	bne.n	8014fda <__sflush_r+0x3e>
 8015054:	682b      	ldr	r3, [r5, #0]
 8015056:	2b00      	cmp	r3, #0
 8015058:	d0bf      	beq.n	8014fda <__sflush_r+0x3e>
 801505a:	2b1d      	cmp	r3, #29
 801505c:	d001      	beq.n	8015062 <__sflush_r+0xc6>
 801505e:	2b16      	cmp	r3, #22
 8015060:	d101      	bne.n	8015066 <__sflush_r+0xca>
 8015062:	602f      	str	r7, [r5, #0]
 8015064:	e7ac      	b.n	8014fc0 <__sflush_r+0x24>
 8015066:	89a3      	ldrh	r3, [r4, #12]
 8015068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801506c:	81a3      	strh	r3, [r4, #12]
 801506e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015072:	690f      	ldr	r7, [r1, #16]
 8015074:	2f00      	cmp	r7, #0
 8015076:	d0a3      	beq.n	8014fc0 <__sflush_r+0x24>
 8015078:	079b      	lsls	r3, r3, #30
 801507a:	680e      	ldr	r6, [r1, #0]
 801507c:	bf08      	it	eq
 801507e:	694b      	ldreq	r3, [r1, #20]
 8015080:	600f      	str	r7, [r1, #0]
 8015082:	bf18      	it	ne
 8015084:	2300      	movne	r3, #0
 8015086:	eba6 0807 	sub.w	r8, r6, r7
 801508a:	608b      	str	r3, [r1, #8]
 801508c:	f1b8 0f00 	cmp.w	r8, #0
 8015090:	dd96      	ble.n	8014fc0 <__sflush_r+0x24>
 8015092:	4643      	mov	r3, r8
 8015094:	463a      	mov	r2, r7
 8015096:	6a21      	ldr	r1, [r4, #32]
 8015098:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801509a:	4628      	mov	r0, r5
 801509c:	47b0      	blx	r6
 801509e:	2800      	cmp	r0, #0
 80150a0:	dc07      	bgt.n	80150b2 <__sflush_r+0x116>
 80150a2:	89a3      	ldrh	r3, [r4, #12]
 80150a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80150a8:	81a3      	strh	r3, [r4, #12]
 80150aa:	f04f 30ff 	mov.w	r0, #4294967295
 80150ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80150b2:	4407      	add	r7, r0
 80150b4:	eba8 0800 	sub.w	r8, r8, r0
 80150b8:	e7e8      	b.n	801508c <__sflush_r+0xf0>
 80150ba:	bf00      	nop
 80150bc:	20400001 	.word	0x20400001

080150c0 <_fflush_r>:
 80150c0:	b538      	push	{r3, r4, r5, lr}
 80150c2:	690b      	ldr	r3, [r1, #16]
 80150c4:	4605      	mov	r5, r0
 80150c6:	460c      	mov	r4, r1
 80150c8:	b913      	cbnz	r3, 80150d0 <_fflush_r+0x10>
 80150ca:	2500      	movs	r5, #0
 80150cc:	4628      	mov	r0, r5
 80150ce:	bd38      	pop	{r3, r4, r5, pc}
 80150d0:	b118      	cbz	r0, 80150da <_fflush_r+0x1a>
 80150d2:	6983      	ldr	r3, [r0, #24]
 80150d4:	b90b      	cbnz	r3, 80150da <_fflush_r+0x1a>
 80150d6:	f000 f887 	bl	80151e8 <__sinit>
 80150da:	4b14      	ldr	r3, [pc, #80]	; (801512c <_fflush_r+0x6c>)
 80150dc:	429c      	cmp	r4, r3
 80150de:	d11b      	bne.n	8015118 <_fflush_r+0x58>
 80150e0:	686c      	ldr	r4, [r5, #4]
 80150e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	d0ef      	beq.n	80150ca <_fflush_r+0xa>
 80150ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80150ec:	07d0      	lsls	r0, r2, #31
 80150ee:	d404      	bmi.n	80150fa <_fflush_r+0x3a>
 80150f0:	0599      	lsls	r1, r3, #22
 80150f2:	d402      	bmi.n	80150fa <_fflush_r+0x3a>
 80150f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80150f6:	f000 ffbe 	bl	8016076 <__retarget_lock_acquire_recursive>
 80150fa:	4628      	mov	r0, r5
 80150fc:	4621      	mov	r1, r4
 80150fe:	f7ff ff4d 	bl	8014f9c <__sflush_r>
 8015102:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015104:	07da      	lsls	r2, r3, #31
 8015106:	4605      	mov	r5, r0
 8015108:	d4e0      	bmi.n	80150cc <_fflush_r+0xc>
 801510a:	89a3      	ldrh	r3, [r4, #12]
 801510c:	059b      	lsls	r3, r3, #22
 801510e:	d4dd      	bmi.n	80150cc <_fflush_r+0xc>
 8015110:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015112:	f000 ffb2 	bl	801607a <__retarget_lock_release_recursive>
 8015116:	e7d9      	b.n	80150cc <_fflush_r+0xc>
 8015118:	4b05      	ldr	r3, [pc, #20]	; (8015130 <_fflush_r+0x70>)
 801511a:	429c      	cmp	r4, r3
 801511c:	d101      	bne.n	8015122 <_fflush_r+0x62>
 801511e:	68ac      	ldr	r4, [r5, #8]
 8015120:	e7df      	b.n	80150e2 <_fflush_r+0x22>
 8015122:	4b04      	ldr	r3, [pc, #16]	; (8015134 <_fflush_r+0x74>)
 8015124:	429c      	cmp	r4, r3
 8015126:	bf08      	it	eq
 8015128:	68ec      	ldreq	r4, [r5, #12]
 801512a:	e7da      	b.n	80150e2 <_fflush_r+0x22>
 801512c:	08019a68 	.word	0x08019a68
 8015130:	08019a88 	.word	0x08019a88
 8015134:	08019a48 	.word	0x08019a48

08015138 <_cleanup_r>:
 8015138:	4901      	ldr	r1, [pc, #4]	; (8015140 <_cleanup_r+0x8>)
 801513a:	f000 bb35 	b.w	80157a8 <_fwalk_reent>
 801513e:	bf00      	nop
 8015140:	080179c1 	.word	0x080179c1

08015144 <std.isra.0>:
 8015144:	2300      	movs	r3, #0
 8015146:	b510      	push	{r4, lr}
 8015148:	4604      	mov	r4, r0
 801514a:	6003      	str	r3, [r0, #0]
 801514c:	6043      	str	r3, [r0, #4]
 801514e:	6083      	str	r3, [r0, #8]
 8015150:	8181      	strh	r1, [r0, #12]
 8015152:	6643      	str	r3, [r0, #100]	; 0x64
 8015154:	81c2      	strh	r2, [r0, #14]
 8015156:	6103      	str	r3, [r0, #16]
 8015158:	6143      	str	r3, [r0, #20]
 801515a:	6183      	str	r3, [r0, #24]
 801515c:	4619      	mov	r1, r3
 801515e:	2208      	movs	r2, #8
 8015160:	305c      	adds	r0, #92	; 0x5c
 8015162:	f7fb fa72 	bl	801064a <memset>
 8015166:	4b05      	ldr	r3, [pc, #20]	; (801517c <std.isra.0+0x38>)
 8015168:	6263      	str	r3, [r4, #36]	; 0x24
 801516a:	4b05      	ldr	r3, [pc, #20]	; (8015180 <std.isra.0+0x3c>)
 801516c:	62a3      	str	r3, [r4, #40]	; 0x28
 801516e:	4b05      	ldr	r3, [pc, #20]	; (8015184 <std.isra.0+0x40>)
 8015170:	62e3      	str	r3, [r4, #44]	; 0x2c
 8015172:	4b05      	ldr	r3, [pc, #20]	; (8015188 <std.isra.0+0x44>)
 8015174:	6224      	str	r4, [r4, #32]
 8015176:	6323      	str	r3, [r4, #48]	; 0x30
 8015178:	bd10      	pop	{r4, pc}
 801517a:	bf00      	nop
 801517c:	08016cd1 	.word	0x08016cd1
 8015180:	08016cf7 	.word	0x08016cf7
 8015184:	08016d2f 	.word	0x08016d2f
 8015188:	08016d53 	.word	0x08016d53

0801518c <__sfmoreglue>:
 801518c:	b570      	push	{r4, r5, r6, lr}
 801518e:	1e4a      	subs	r2, r1, #1
 8015190:	2568      	movs	r5, #104	; 0x68
 8015192:	4355      	muls	r5, r2
 8015194:	460e      	mov	r6, r1
 8015196:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801519a:	f7fb f83d 	bl	8010218 <_malloc_r>
 801519e:	4604      	mov	r4, r0
 80151a0:	b140      	cbz	r0, 80151b4 <__sfmoreglue+0x28>
 80151a2:	2100      	movs	r1, #0
 80151a4:	e880 0042 	stmia.w	r0, {r1, r6}
 80151a8:	300c      	adds	r0, #12
 80151aa:	60a0      	str	r0, [r4, #8]
 80151ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80151b0:	f7fb fa4b 	bl	801064a <memset>
 80151b4:	4620      	mov	r0, r4
 80151b6:	bd70      	pop	{r4, r5, r6, pc}

080151b8 <__sfp_lock_acquire>:
 80151b8:	4801      	ldr	r0, [pc, #4]	; (80151c0 <__sfp_lock_acquire+0x8>)
 80151ba:	f000 bf5c 	b.w	8016076 <__retarget_lock_acquire_recursive>
 80151be:	bf00      	nop
 80151c0:	20003b18 	.word	0x20003b18

080151c4 <__sfp_lock_release>:
 80151c4:	4801      	ldr	r0, [pc, #4]	; (80151cc <__sfp_lock_release+0x8>)
 80151c6:	f000 bf58 	b.w	801607a <__retarget_lock_release_recursive>
 80151ca:	bf00      	nop
 80151cc:	20003b18 	.word	0x20003b18

080151d0 <__sinit_lock_acquire>:
 80151d0:	4801      	ldr	r0, [pc, #4]	; (80151d8 <__sinit_lock_acquire+0x8>)
 80151d2:	f000 bf50 	b.w	8016076 <__retarget_lock_acquire_recursive>
 80151d6:	bf00      	nop
 80151d8:	20003b13 	.word	0x20003b13

080151dc <__sinit_lock_release>:
 80151dc:	4801      	ldr	r0, [pc, #4]	; (80151e4 <__sinit_lock_release+0x8>)
 80151de:	f000 bf4c 	b.w	801607a <__retarget_lock_release_recursive>
 80151e2:	bf00      	nop
 80151e4:	20003b13 	.word	0x20003b13

080151e8 <__sinit>:
 80151e8:	b510      	push	{r4, lr}
 80151ea:	4604      	mov	r4, r0
 80151ec:	f7ff fff0 	bl	80151d0 <__sinit_lock_acquire>
 80151f0:	69a3      	ldr	r3, [r4, #24]
 80151f2:	b11b      	cbz	r3, 80151fc <__sinit+0x14>
 80151f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80151f8:	f7ff bff0 	b.w	80151dc <__sinit_lock_release>
 80151fc:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8015200:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 8015204:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8015208:	4b12      	ldr	r3, [pc, #72]	; (8015254 <__sinit+0x6c>)
 801520a:	4a13      	ldr	r2, [pc, #76]	; (8015258 <__sinit+0x70>)
 801520c:	681b      	ldr	r3, [r3, #0]
 801520e:	62a2      	str	r2, [r4, #40]	; 0x28
 8015210:	429c      	cmp	r4, r3
 8015212:	bf04      	itt	eq
 8015214:	2301      	moveq	r3, #1
 8015216:	61a3      	streq	r3, [r4, #24]
 8015218:	4620      	mov	r0, r4
 801521a:	f000 f81f 	bl	801525c <__sfp>
 801521e:	6060      	str	r0, [r4, #4]
 8015220:	4620      	mov	r0, r4
 8015222:	f000 f81b 	bl	801525c <__sfp>
 8015226:	60a0      	str	r0, [r4, #8]
 8015228:	4620      	mov	r0, r4
 801522a:	f000 f817 	bl	801525c <__sfp>
 801522e:	2200      	movs	r2, #0
 8015230:	60e0      	str	r0, [r4, #12]
 8015232:	2104      	movs	r1, #4
 8015234:	6860      	ldr	r0, [r4, #4]
 8015236:	f7ff ff85 	bl	8015144 <std.isra.0>
 801523a:	2201      	movs	r2, #1
 801523c:	2109      	movs	r1, #9
 801523e:	68a0      	ldr	r0, [r4, #8]
 8015240:	f7ff ff80 	bl	8015144 <std.isra.0>
 8015244:	2202      	movs	r2, #2
 8015246:	2112      	movs	r1, #18
 8015248:	68e0      	ldr	r0, [r4, #12]
 801524a:	f7ff ff7b 	bl	8015144 <std.isra.0>
 801524e:	2301      	movs	r3, #1
 8015250:	61a3      	str	r3, [r4, #24]
 8015252:	e7cf      	b.n	80151f4 <__sinit+0xc>
 8015254:	0801986c 	.word	0x0801986c
 8015258:	08015139 	.word	0x08015139

0801525c <__sfp>:
 801525c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801525e:	4607      	mov	r7, r0
 8015260:	f7ff ffaa 	bl	80151b8 <__sfp_lock_acquire>
 8015264:	4b1f      	ldr	r3, [pc, #124]	; (80152e4 <__sfp+0x88>)
 8015266:	681e      	ldr	r6, [r3, #0]
 8015268:	69b3      	ldr	r3, [r6, #24]
 801526a:	b913      	cbnz	r3, 8015272 <__sfp+0x16>
 801526c:	4630      	mov	r0, r6
 801526e:	f7ff ffbb 	bl	80151e8 <__sinit>
 8015272:	36d8      	adds	r6, #216	; 0xd8
 8015274:	68b4      	ldr	r4, [r6, #8]
 8015276:	6873      	ldr	r3, [r6, #4]
 8015278:	3b01      	subs	r3, #1
 801527a:	d503      	bpl.n	8015284 <__sfp+0x28>
 801527c:	6833      	ldr	r3, [r6, #0]
 801527e:	b133      	cbz	r3, 801528e <__sfp+0x32>
 8015280:	6836      	ldr	r6, [r6, #0]
 8015282:	e7f7      	b.n	8015274 <__sfp+0x18>
 8015284:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015288:	b17d      	cbz	r5, 80152aa <__sfp+0x4e>
 801528a:	3468      	adds	r4, #104	; 0x68
 801528c:	e7f4      	b.n	8015278 <__sfp+0x1c>
 801528e:	2104      	movs	r1, #4
 8015290:	4638      	mov	r0, r7
 8015292:	f7ff ff7b 	bl	801518c <__sfmoreglue>
 8015296:	4604      	mov	r4, r0
 8015298:	6030      	str	r0, [r6, #0]
 801529a:	2800      	cmp	r0, #0
 801529c:	d1f0      	bne.n	8015280 <__sfp+0x24>
 801529e:	f7ff ff91 	bl	80151c4 <__sfp_lock_release>
 80152a2:	230c      	movs	r3, #12
 80152a4:	603b      	str	r3, [r7, #0]
 80152a6:	4620      	mov	r0, r4
 80152a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80152aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80152ae:	81e3      	strh	r3, [r4, #14]
 80152b0:	2301      	movs	r3, #1
 80152b2:	81a3      	strh	r3, [r4, #12]
 80152b4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80152b8:	6665      	str	r5, [r4, #100]	; 0x64
 80152ba:	f000 fed9 	bl	8016070 <__retarget_lock_init_recursive>
 80152be:	f7ff ff81 	bl	80151c4 <__sfp_lock_release>
 80152c2:	6025      	str	r5, [r4, #0]
 80152c4:	60a5      	str	r5, [r4, #8]
 80152c6:	6065      	str	r5, [r4, #4]
 80152c8:	6125      	str	r5, [r4, #16]
 80152ca:	6165      	str	r5, [r4, #20]
 80152cc:	61a5      	str	r5, [r4, #24]
 80152ce:	2208      	movs	r2, #8
 80152d0:	4629      	mov	r1, r5
 80152d2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80152d6:	f7fb f9b8 	bl	801064a <memset>
 80152da:	6365      	str	r5, [r4, #52]	; 0x34
 80152dc:	63a5      	str	r5, [r4, #56]	; 0x38
 80152de:	64a5      	str	r5, [r4, #72]	; 0x48
 80152e0:	64e5      	str	r5, [r4, #76]	; 0x4c
 80152e2:	e7e0      	b.n	80152a6 <__sfp+0x4a>
 80152e4:	0801986c 	.word	0x0801986c

080152e8 <_malloc_trim_r>:
 80152e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80152ec:	4f25      	ldr	r7, [pc, #148]	; (8015384 <_malloc_trim_r+0x9c>)
 80152ee:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8015390 <_malloc_trim_r+0xa8>
 80152f2:	4689      	mov	r9, r1
 80152f4:	4606      	mov	r6, r0
 80152f6:	f7fb fc0d 	bl	8010b14 <__malloc_lock>
 80152fa:	68bb      	ldr	r3, [r7, #8]
 80152fc:	685d      	ldr	r5, [r3, #4]
 80152fe:	f1a8 0411 	sub.w	r4, r8, #17
 8015302:	f025 0503 	bic.w	r5, r5, #3
 8015306:	eba4 0409 	sub.w	r4, r4, r9
 801530a:	442c      	add	r4, r5
 801530c:	fbb4 f4f8 	udiv	r4, r4, r8
 8015310:	3c01      	subs	r4, #1
 8015312:	fb08 f404 	mul.w	r4, r8, r4
 8015316:	4544      	cmp	r4, r8
 8015318:	da05      	bge.n	8015326 <_malloc_trim_r+0x3e>
 801531a:	4630      	mov	r0, r6
 801531c:	f7fb fc00 	bl	8010b20 <__malloc_unlock>
 8015320:	2000      	movs	r0, #0
 8015322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015326:	2100      	movs	r1, #0
 8015328:	4630      	mov	r0, r6
 801532a:	f7fb fc7f 	bl	8010c2c <_sbrk_r>
 801532e:	68bb      	ldr	r3, [r7, #8]
 8015330:	442b      	add	r3, r5
 8015332:	4298      	cmp	r0, r3
 8015334:	d1f1      	bne.n	801531a <_malloc_trim_r+0x32>
 8015336:	4261      	negs	r1, r4
 8015338:	4630      	mov	r0, r6
 801533a:	f7fb fc77 	bl	8010c2c <_sbrk_r>
 801533e:	3001      	adds	r0, #1
 8015340:	d110      	bne.n	8015364 <_malloc_trim_r+0x7c>
 8015342:	2100      	movs	r1, #0
 8015344:	4630      	mov	r0, r6
 8015346:	f7fb fc71 	bl	8010c2c <_sbrk_r>
 801534a:	68ba      	ldr	r2, [r7, #8]
 801534c:	1a83      	subs	r3, r0, r2
 801534e:	2b0f      	cmp	r3, #15
 8015350:	dde3      	ble.n	801531a <_malloc_trim_r+0x32>
 8015352:	490d      	ldr	r1, [pc, #52]	; (8015388 <_malloc_trim_r+0xa0>)
 8015354:	6809      	ldr	r1, [r1, #0]
 8015356:	1a40      	subs	r0, r0, r1
 8015358:	490c      	ldr	r1, [pc, #48]	; (801538c <_malloc_trim_r+0xa4>)
 801535a:	f043 0301 	orr.w	r3, r3, #1
 801535e:	6008      	str	r0, [r1, #0]
 8015360:	6053      	str	r3, [r2, #4]
 8015362:	e7da      	b.n	801531a <_malloc_trim_r+0x32>
 8015364:	68bb      	ldr	r3, [r7, #8]
 8015366:	4a09      	ldr	r2, [pc, #36]	; (801538c <_malloc_trim_r+0xa4>)
 8015368:	1b2d      	subs	r5, r5, r4
 801536a:	f045 0501 	orr.w	r5, r5, #1
 801536e:	605d      	str	r5, [r3, #4]
 8015370:	6813      	ldr	r3, [r2, #0]
 8015372:	4630      	mov	r0, r6
 8015374:	1b1c      	subs	r4, r3, r4
 8015376:	6014      	str	r4, [r2, #0]
 8015378:	f7fb fbd2 	bl	8010b20 <__malloc_unlock>
 801537c:	2001      	movs	r0, #1
 801537e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015382:	bf00      	nop
 8015384:	20000108 	.word	0x20000108
 8015388:	20000510 	.word	0x20000510
 801538c:	20000930 	.word	0x20000930
 8015390:	00000080 	.word	0x00000080

08015394 <_free_r>:
 8015394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015398:	4604      	mov	r4, r0
 801539a:	4688      	mov	r8, r1
 801539c:	2900      	cmp	r1, #0
 801539e:	f000 80ab 	beq.w	80154f8 <_free_r+0x164>
 80153a2:	f7fb fbb7 	bl	8010b14 <__malloc_lock>
 80153a6:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80153aa:	4d54      	ldr	r5, [pc, #336]	; (80154fc <_free_r+0x168>)
 80153ac:	f022 0001 	bic.w	r0, r2, #1
 80153b0:	f1a8 0308 	sub.w	r3, r8, #8
 80153b4:	181f      	adds	r7, r3, r0
 80153b6:	68a9      	ldr	r1, [r5, #8]
 80153b8:	687e      	ldr	r6, [r7, #4]
 80153ba:	428f      	cmp	r7, r1
 80153bc:	f026 0603 	bic.w	r6, r6, #3
 80153c0:	f002 0201 	and.w	r2, r2, #1
 80153c4:	d11b      	bne.n	80153fe <_free_r+0x6a>
 80153c6:	4430      	add	r0, r6
 80153c8:	b93a      	cbnz	r2, 80153da <_free_r+0x46>
 80153ca:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80153ce:	1a9b      	subs	r3, r3, r2
 80153d0:	4410      	add	r0, r2
 80153d2:	6899      	ldr	r1, [r3, #8]
 80153d4:	68da      	ldr	r2, [r3, #12]
 80153d6:	60ca      	str	r2, [r1, #12]
 80153d8:	6091      	str	r1, [r2, #8]
 80153da:	f040 0201 	orr.w	r2, r0, #1
 80153de:	605a      	str	r2, [r3, #4]
 80153e0:	60ab      	str	r3, [r5, #8]
 80153e2:	4b47      	ldr	r3, [pc, #284]	; (8015500 <_free_r+0x16c>)
 80153e4:	681b      	ldr	r3, [r3, #0]
 80153e6:	4298      	cmp	r0, r3
 80153e8:	d304      	bcc.n	80153f4 <_free_r+0x60>
 80153ea:	4b46      	ldr	r3, [pc, #280]	; (8015504 <_free_r+0x170>)
 80153ec:	4620      	mov	r0, r4
 80153ee:	6819      	ldr	r1, [r3, #0]
 80153f0:	f7ff ff7a 	bl	80152e8 <_malloc_trim_r>
 80153f4:	4620      	mov	r0, r4
 80153f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80153fa:	f7fb bb91 	b.w	8010b20 <__malloc_unlock>
 80153fe:	607e      	str	r6, [r7, #4]
 8015400:	2a00      	cmp	r2, #0
 8015402:	d139      	bne.n	8015478 <_free_r+0xe4>
 8015404:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8015408:	1a5b      	subs	r3, r3, r1
 801540a:	4408      	add	r0, r1
 801540c:	6899      	ldr	r1, [r3, #8]
 801540e:	f105 0e08 	add.w	lr, r5, #8
 8015412:	4571      	cmp	r1, lr
 8015414:	d032      	beq.n	801547c <_free_r+0xe8>
 8015416:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 801541a:	f8c1 e00c 	str.w	lr, [r1, #12]
 801541e:	f8ce 1008 	str.w	r1, [lr, #8]
 8015422:	19b9      	adds	r1, r7, r6
 8015424:	6849      	ldr	r1, [r1, #4]
 8015426:	07c9      	lsls	r1, r1, #31
 8015428:	d40a      	bmi.n	8015440 <_free_r+0xac>
 801542a:	4430      	add	r0, r6
 801542c:	68b9      	ldr	r1, [r7, #8]
 801542e:	bb3a      	cbnz	r2, 8015480 <_free_r+0xec>
 8015430:	4e35      	ldr	r6, [pc, #212]	; (8015508 <_free_r+0x174>)
 8015432:	42b1      	cmp	r1, r6
 8015434:	d124      	bne.n	8015480 <_free_r+0xec>
 8015436:	616b      	str	r3, [r5, #20]
 8015438:	612b      	str	r3, [r5, #16]
 801543a:	2201      	movs	r2, #1
 801543c:	60d9      	str	r1, [r3, #12]
 801543e:	6099      	str	r1, [r3, #8]
 8015440:	f040 0101 	orr.w	r1, r0, #1
 8015444:	6059      	str	r1, [r3, #4]
 8015446:	5018      	str	r0, [r3, r0]
 8015448:	2a00      	cmp	r2, #0
 801544a:	d1d3      	bne.n	80153f4 <_free_r+0x60>
 801544c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8015450:	d21a      	bcs.n	8015488 <_free_r+0xf4>
 8015452:	08c0      	lsrs	r0, r0, #3
 8015454:	1081      	asrs	r1, r0, #2
 8015456:	2201      	movs	r2, #1
 8015458:	408a      	lsls	r2, r1
 801545a:	6869      	ldr	r1, [r5, #4]
 801545c:	3001      	adds	r0, #1
 801545e:	430a      	orrs	r2, r1
 8015460:	606a      	str	r2, [r5, #4]
 8015462:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8015466:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 801546a:	6099      	str	r1, [r3, #8]
 801546c:	3a08      	subs	r2, #8
 801546e:	60da      	str	r2, [r3, #12]
 8015470:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8015474:	60cb      	str	r3, [r1, #12]
 8015476:	e7bd      	b.n	80153f4 <_free_r+0x60>
 8015478:	2200      	movs	r2, #0
 801547a:	e7d2      	b.n	8015422 <_free_r+0x8e>
 801547c:	2201      	movs	r2, #1
 801547e:	e7d0      	b.n	8015422 <_free_r+0x8e>
 8015480:	68fe      	ldr	r6, [r7, #12]
 8015482:	60ce      	str	r6, [r1, #12]
 8015484:	60b1      	str	r1, [r6, #8]
 8015486:	e7db      	b.n	8015440 <_free_r+0xac>
 8015488:	0a42      	lsrs	r2, r0, #9
 801548a:	2a04      	cmp	r2, #4
 801548c:	d813      	bhi.n	80154b6 <_free_r+0x122>
 801548e:	0982      	lsrs	r2, r0, #6
 8015490:	3238      	adds	r2, #56	; 0x38
 8015492:	1c51      	adds	r1, r2, #1
 8015494:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8015498:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 801549c:	428e      	cmp	r6, r1
 801549e:	d124      	bne.n	80154ea <_free_r+0x156>
 80154a0:	2001      	movs	r0, #1
 80154a2:	1092      	asrs	r2, r2, #2
 80154a4:	fa00 f202 	lsl.w	r2, r0, r2
 80154a8:	6868      	ldr	r0, [r5, #4]
 80154aa:	4302      	orrs	r2, r0
 80154ac:	606a      	str	r2, [r5, #4]
 80154ae:	60de      	str	r6, [r3, #12]
 80154b0:	6099      	str	r1, [r3, #8]
 80154b2:	60b3      	str	r3, [r6, #8]
 80154b4:	e7de      	b.n	8015474 <_free_r+0xe0>
 80154b6:	2a14      	cmp	r2, #20
 80154b8:	d801      	bhi.n	80154be <_free_r+0x12a>
 80154ba:	325b      	adds	r2, #91	; 0x5b
 80154bc:	e7e9      	b.n	8015492 <_free_r+0xfe>
 80154be:	2a54      	cmp	r2, #84	; 0x54
 80154c0:	d802      	bhi.n	80154c8 <_free_r+0x134>
 80154c2:	0b02      	lsrs	r2, r0, #12
 80154c4:	326e      	adds	r2, #110	; 0x6e
 80154c6:	e7e4      	b.n	8015492 <_free_r+0xfe>
 80154c8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80154cc:	d802      	bhi.n	80154d4 <_free_r+0x140>
 80154ce:	0bc2      	lsrs	r2, r0, #15
 80154d0:	3277      	adds	r2, #119	; 0x77
 80154d2:	e7de      	b.n	8015492 <_free_r+0xfe>
 80154d4:	f240 5154 	movw	r1, #1364	; 0x554
 80154d8:	428a      	cmp	r2, r1
 80154da:	bf9a      	itte	ls
 80154dc:	0c82      	lsrls	r2, r0, #18
 80154de:	327c      	addls	r2, #124	; 0x7c
 80154e0:	227e      	movhi	r2, #126	; 0x7e
 80154e2:	e7d6      	b.n	8015492 <_free_r+0xfe>
 80154e4:	6889      	ldr	r1, [r1, #8]
 80154e6:	428e      	cmp	r6, r1
 80154e8:	d004      	beq.n	80154f4 <_free_r+0x160>
 80154ea:	684a      	ldr	r2, [r1, #4]
 80154ec:	f022 0203 	bic.w	r2, r2, #3
 80154f0:	4290      	cmp	r0, r2
 80154f2:	d3f7      	bcc.n	80154e4 <_free_r+0x150>
 80154f4:	68ce      	ldr	r6, [r1, #12]
 80154f6:	e7da      	b.n	80154ae <_free_r+0x11a>
 80154f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80154fc:	20000108 	.word	0x20000108
 8015500:	20000514 	.word	0x20000514
 8015504:	20000960 	.word	0x20000960
 8015508:	20000110 	.word	0x20000110

0801550c <__sfvwrite_r>:
 801550c:	6893      	ldr	r3, [r2, #8]
 801550e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015512:	4607      	mov	r7, r0
 8015514:	460c      	mov	r4, r1
 8015516:	4690      	mov	r8, r2
 8015518:	b91b      	cbnz	r3, 8015522 <__sfvwrite_r+0x16>
 801551a:	2000      	movs	r0, #0
 801551c:	b003      	add	sp, #12
 801551e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015522:	898b      	ldrh	r3, [r1, #12]
 8015524:	0718      	lsls	r0, r3, #28
 8015526:	d526      	bpl.n	8015576 <__sfvwrite_r+0x6a>
 8015528:	690b      	ldr	r3, [r1, #16]
 801552a:	b323      	cbz	r3, 8015576 <__sfvwrite_r+0x6a>
 801552c:	89a3      	ldrh	r3, [r4, #12]
 801552e:	f8d8 6000 	ldr.w	r6, [r8]
 8015532:	f013 0902 	ands.w	r9, r3, #2
 8015536:	d02d      	beq.n	8015594 <__sfvwrite_r+0x88>
 8015538:	f04f 0a00 	mov.w	sl, #0
 801553c:	f8df b264 	ldr.w	fp, [pc, #612]	; 80157a4 <__sfvwrite_r+0x298>
 8015540:	46d1      	mov	r9, sl
 8015542:	f1b9 0f00 	cmp.w	r9, #0
 8015546:	d01f      	beq.n	8015588 <__sfvwrite_r+0x7c>
 8015548:	45d9      	cmp	r9, fp
 801554a:	464b      	mov	r3, r9
 801554c:	4652      	mov	r2, sl
 801554e:	bf28      	it	cs
 8015550:	465b      	movcs	r3, fp
 8015552:	6a21      	ldr	r1, [r4, #32]
 8015554:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8015556:	4638      	mov	r0, r7
 8015558:	47a8      	blx	r5
 801555a:	2800      	cmp	r0, #0
 801555c:	f340 8089 	ble.w	8015672 <__sfvwrite_r+0x166>
 8015560:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015564:	4482      	add	sl, r0
 8015566:	eba9 0900 	sub.w	r9, r9, r0
 801556a:	1a18      	subs	r0, r3, r0
 801556c:	f8c8 0008 	str.w	r0, [r8, #8]
 8015570:	2800      	cmp	r0, #0
 8015572:	d1e6      	bne.n	8015542 <__sfvwrite_r+0x36>
 8015574:	e7d1      	b.n	801551a <__sfvwrite_r+0xe>
 8015576:	4621      	mov	r1, r4
 8015578:	4638      	mov	r0, r7
 801557a:	f7fe fe2d 	bl	80141d8 <__swsetup_r>
 801557e:	2800      	cmp	r0, #0
 8015580:	d0d4      	beq.n	801552c <__sfvwrite_r+0x20>
 8015582:	f04f 30ff 	mov.w	r0, #4294967295
 8015586:	e7c9      	b.n	801551c <__sfvwrite_r+0x10>
 8015588:	f8d6 a000 	ldr.w	sl, [r6]
 801558c:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8015590:	3608      	adds	r6, #8
 8015592:	e7d6      	b.n	8015542 <__sfvwrite_r+0x36>
 8015594:	f013 0301 	ands.w	r3, r3, #1
 8015598:	d043      	beq.n	8015622 <__sfvwrite_r+0x116>
 801559a:	4648      	mov	r0, r9
 801559c:	46ca      	mov	sl, r9
 801559e:	46cb      	mov	fp, r9
 80155a0:	f1bb 0f00 	cmp.w	fp, #0
 80155a4:	f000 80d9 	beq.w	801575a <__sfvwrite_r+0x24e>
 80155a8:	b950      	cbnz	r0, 80155c0 <__sfvwrite_r+0xb4>
 80155aa:	465a      	mov	r2, fp
 80155ac:	210a      	movs	r1, #10
 80155ae:	4650      	mov	r0, sl
 80155b0:	f7ea fe26 	bl	8000200 <memchr>
 80155b4:	2800      	cmp	r0, #0
 80155b6:	f000 80d5 	beq.w	8015764 <__sfvwrite_r+0x258>
 80155ba:	3001      	adds	r0, #1
 80155bc:	eba0 090a 	sub.w	r9, r0, sl
 80155c0:	6820      	ldr	r0, [r4, #0]
 80155c2:	6921      	ldr	r1, [r4, #16]
 80155c4:	6962      	ldr	r2, [r4, #20]
 80155c6:	45d9      	cmp	r9, fp
 80155c8:	464b      	mov	r3, r9
 80155ca:	bf28      	it	cs
 80155cc:	465b      	movcs	r3, fp
 80155ce:	4288      	cmp	r0, r1
 80155d0:	f240 80cb 	bls.w	801576a <__sfvwrite_r+0x25e>
 80155d4:	68a5      	ldr	r5, [r4, #8]
 80155d6:	4415      	add	r5, r2
 80155d8:	42ab      	cmp	r3, r5
 80155da:	f340 80c6 	ble.w	801576a <__sfvwrite_r+0x25e>
 80155de:	4651      	mov	r1, sl
 80155e0:	462a      	mov	r2, r5
 80155e2:	f000 fdc9 	bl	8016178 <memmove>
 80155e6:	6823      	ldr	r3, [r4, #0]
 80155e8:	442b      	add	r3, r5
 80155ea:	6023      	str	r3, [r4, #0]
 80155ec:	4621      	mov	r1, r4
 80155ee:	4638      	mov	r0, r7
 80155f0:	f7ff fd66 	bl	80150c0 <_fflush_r>
 80155f4:	2800      	cmp	r0, #0
 80155f6:	d13c      	bne.n	8015672 <__sfvwrite_r+0x166>
 80155f8:	ebb9 0905 	subs.w	r9, r9, r5
 80155fc:	f040 80cf 	bne.w	801579e <__sfvwrite_r+0x292>
 8015600:	4621      	mov	r1, r4
 8015602:	4638      	mov	r0, r7
 8015604:	f7ff fd5c 	bl	80150c0 <_fflush_r>
 8015608:	2800      	cmp	r0, #0
 801560a:	d132      	bne.n	8015672 <__sfvwrite_r+0x166>
 801560c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015610:	44aa      	add	sl, r5
 8015612:	ebab 0b05 	sub.w	fp, fp, r5
 8015616:	1b5d      	subs	r5, r3, r5
 8015618:	f8c8 5008 	str.w	r5, [r8, #8]
 801561c:	2d00      	cmp	r5, #0
 801561e:	d1bf      	bne.n	80155a0 <__sfvwrite_r+0x94>
 8015620:	e77b      	b.n	801551a <__sfvwrite_r+0xe>
 8015622:	4699      	mov	r9, r3
 8015624:	469a      	mov	sl, r3
 8015626:	f1ba 0f00 	cmp.w	sl, #0
 801562a:	d027      	beq.n	801567c <__sfvwrite_r+0x170>
 801562c:	89a2      	ldrh	r2, [r4, #12]
 801562e:	68a5      	ldr	r5, [r4, #8]
 8015630:	0591      	lsls	r1, r2, #22
 8015632:	d565      	bpl.n	8015700 <__sfvwrite_r+0x1f4>
 8015634:	45aa      	cmp	sl, r5
 8015636:	d33b      	bcc.n	80156b0 <__sfvwrite_r+0x1a4>
 8015638:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801563c:	d036      	beq.n	80156ac <__sfvwrite_r+0x1a0>
 801563e:	6921      	ldr	r1, [r4, #16]
 8015640:	6823      	ldr	r3, [r4, #0]
 8015642:	1a5b      	subs	r3, r3, r1
 8015644:	9301      	str	r3, [sp, #4]
 8015646:	6963      	ldr	r3, [r4, #20]
 8015648:	2002      	movs	r0, #2
 801564a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801564e:	fb93 fbf0 	sdiv	fp, r3, r0
 8015652:	9b01      	ldr	r3, [sp, #4]
 8015654:	1c58      	adds	r0, r3, #1
 8015656:	4450      	add	r0, sl
 8015658:	4583      	cmp	fp, r0
 801565a:	bf38      	it	cc
 801565c:	4683      	movcc	fp, r0
 801565e:	0553      	lsls	r3, r2, #21
 8015660:	d53e      	bpl.n	80156e0 <__sfvwrite_r+0x1d4>
 8015662:	4659      	mov	r1, fp
 8015664:	4638      	mov	r0, r7
 8015666:	f7fa fdd7 	bl	8010218 <_malloc_r>
 801566a:	4605      	mov	r5, r0
 801566c:	b950      	cbnz	r0, 8015684 <__sfvwrite_r+0x178>
 801566e:	230c      	movs	r3, #12
 8015670:	603b      	str	r3, [r7, #0]
 8015672:	89a3      	ldrh	r3, [r4, #12]
 8015674:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015678:	81a3      	strh	r3, [r4, #12]
 801567a:	e782      	b.n	8015582 <__sfvwrite_r+0x76>
 801567c:	e896 0600 	ldmia.w	r6, {r9, sl}
 8015680:	3608      	adds	r6, #8
 8015682:	e7d0      	b.n	8015626 <__sfvwrite_r+0x11a>
 8015684:	9a01      	ldr	r2, [sp, #4]
 8015686:	6921      	ldr	r1, [r4, #16]
 8015688:	f7fa ffd4 	bl	8010634 <memcpy>
 801568c:	89a2      	ldrh	r2, [r4, #12]
 801568e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8015692:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8015696:	81a2      	strh	r2, [r4, #12]
 8015698:	9b01      	ldr	r3, [sp, #4]
 801569a:	6125      	str	r5, [r4, #16]
 801569c:	441d      	add	r5, r3
 801569e:	ebab 0303 	sub.w	r3, fp, r3
 80156a2:	6025      	str	r5, [r4, #0]
 80156a4:	f8c4 b014 	str.w	fp, [r4, #20]
 80156a8:	4655      	mov	r5, sl
 80156aa:	60a3      	str	r3, [r4, #8]
 80156ac:	45aa      	cmp	sl, r5
 80156ae:	d200      	bcs.n	80156b2 <__sfvwrite_r+0x1a6>
 80156b0:	4655      	mov	r5, sl
 80156b2:	462a      	mov	r2, r5
 80156b4:	4649      	mov	r1, r9
 80156b6:	6820      	ldr	r0, [r4, #0]
 80156b8:	f000 fd5e 	bl	8016178 <memmove>
 80156bc:	68a3      	ldr	r3, [r4, #8]
 80156be:	1b5b      	subs	r3, r3, r5
 80156c0:	60a3      	str	r3, [r4, #8]
 80156c2:	6823      	ldr	r3, [r4, #0]
 80156c4:	441d      	add	r5, r3
 80156c6:	6025      	str	r5, [r4, #0]
 80156c8:	4655      	mov	r5, sl
 80156ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80156ce:	44a9      	add	r9, r5
 80156d0:	ebaa 0a05 	sub.w	sl, sl, r5
 80156d4:	1b5d      	subs	r5, r3, r5
 80156d6:	f8c8 5008 	str.w	r5, [r8, #8]
 80156da:	2d00      	cmp	r5, #0
 80156dc:	d1a3      	bne.n	8015626 <__sfvwrite_r+0x11a>
 80156de:	e71c      	b.n	801551a <__sfvwrite_r+0xe>
 80156e0:	465a      	mov	r2, fp
 80156e2:	4638      	mov	r0, r7
 80156e4:	f001 f94a 	bl	801697c <_realloc_r>
 80156e8:	4605      	mov	r5, r0
 80156ea:	2800      	cmp	r0, #0
 80156ec:	d1d4      	bne.n	8015698 <__sfvwrite_r+0x18c>
 80156ee:	6921      	ldr	r1, [r4, #16]
 80156f0:	4638      	mov	r0, r7
 80156f2:	f7ff fe4f 	bl	8015394 <_free_r>
 80156f6:	89a3      	ldrh	r3, [r4, #12]
 80156f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80156fc:	81a3      	strh	r3, [r4, #12]
 80156fe:	e7b6      	b.n	801566e <__sfvwrite_r+0x162>
 8015700:	6820      	ldr	r0, [r4, #0]
 8015702:	6923      	ldr	r3, [r4, #16]
 8015704:	4298      	cmp	r0, r3
 8015706:	d802      	bhi.n	801570e <__sfvwrite_r+0x202>
 8015708:	6962      	ldr	r2, [r4, #20]
 801570a:	4592      	cmp	sl, r2
 801570c:	d215      	bcs.n	801573a <__sfvwrite_r+0x22e>
 801570e:	4555      	cmp	r5, sl
 8015710:	bf28      	it	cs
 8015712:	4655      	movcs	r5, sl
 8015714:	462a      	mov	r2, r5
 8015716:	4649      	mov	r1, r9
 8015718:	f000 fd2e 	bl	8016178 <memmove>
 801571c:	68a3      	ldr	r3, [r4, #8]
 801571e:	6822      	ldr	r2, [r4, #0]
 8015720:	1b5b      	subs	r3, r3, r5
 8015722:	442a      	add	r2, r5
 8015724:	60a3      	str	r3, [r4, #8]
 8015726:	6022      	str	r2, [r4, #0]
 8015728:	2b00      	cmp	r3, #0
 801572a:	d1ce      	bne.n	80156ca <__sfvwrite_r+0x1be>
 801572c:	4621      	mov	r1, r4
 801572e:	4638      	mov	r0, r7
 8015730:	f7ff fcc6 	bl	80150c0 <_fflush_r>
 8015734:	2800      	cmp	r0, #0
 8015736:	d0c8      	beq.n	80156ca <__sfvwrite_r+0x1be>
 8015738:	e79b      	b.n	8015672 <__sfvwrite_r+0x166>
 801573a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801573e:	4553      	cmp	r3, sl
 8015740:	bf28      	it	cs
 8015742:	4653      	movcs	r3, sl
 8015744:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8015746:	fb93 f3f2 	sdiv	r3, r3, r2
 801574a:	6a21      	ldr	r1, [r4, #32]
 801574c:	4353      	muls	r3, r2
 801574e:	4638      	mov	r0, r7
 8015750:	464a      	mov	r2, r9
 8015752:	47a8      	blx	r5
 8015754:	1e05      	subs	r5, r0, #0
 8015756:	dcb8      	bgt.n	80156ca <__sfvwrite_r+0x1be>
 8015758:	e78b      	b.n	8015672 <__sfvwrite_r+0x166>
 801575a:	e896 0c00 	ldmia.w	r6, {sl, fp}
 801575e:	2000      	movs	r0, #0
 8015760:	3608      	adds	r6, #8
 8015762:	e71d      	b.n	80155a0 <__sfvwrite_r+0x94>
 8015764:	f10b 0901 	add.w	r9, fp, #1
 8015768:	e72a      	b.n	80155c0 <__sfvwrite_r+0xb4>
 801576a:	4293      	cmp	r3, r2
 801576c:	db09      	blt.n	8015782 <__sfvwrite_r+0x276>
 801576e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8015770:	6a21      	ldr	r1, [r4, #32]
 8015772:	4613      	mov	r3, r2
 8015774:	4638      	mov	r0, r7
 8015776:	4652      	mov	r2, sl
 8015778:	47a8      	blx	r5
 801577a:	1e05      	subs	r5, r0, #0
 801577c:	f73f af3c 	bgt.w	80155f8 <__sfvwrite_r+0xec>
 8015780:	e777      	b.n	8015672 <__sfvwrite_r+0x166>
 8015782:	461a      	mov	r2, r3
 8015784:	4651      	mov	r1, sl
 8015786:	9301      	str	r3, [sp, #4]
 8015788:	f000 fcf6 	bl	8016178 <memmove>
 801578c:	9b01      	ldr	r3, [sp, #4]
 801578e:	68a2      	ldr	r2, [r4, #8]
 8015790:	1ad2      	subs	r2, r2, r3
 8015792:	60a2      	str	r2, [r4, #8]
 8015794:	6822      	ldr	r2, [r4, #0]
 8015796:	441a      	add	r2, r3
 8015798:	6022      	str	r2, [r4, #0]
 801579a:	461d      	mov	r5, r3
 801579c:	e72c      	b.n	80155f8 <__sfvwrite_r+0xec>
 801579e:	2001      	movs	r0, #1
 80157a0:	e734      	b.n	801560c <__sfvwrite_r+0x100>
 80157a2:	bf00      	nop
 80157a4:	7ffffc00 	.word	0x7ffffc00

080157a8 <_fwalk_reent>:
 80157a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80157ac:	4680      	mov	r8, r0
 80157ae:	4689      	mov	r9, r1
 80157b0:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 80157b4:	2600      	movs	r6, #0
 80157b6:	b914      	cbnz	r4, 80157be <_fwalk_reent+0x16>
 80157b8:	4630      	mov	r0, r6
 80157ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80157be:	68a5      	ldr	r5, [r4, #8]
 80157c0:	6867      	ldr	r7, [r4, #4]
 80157c2:	3f01      	subs	r7, #1
 80157c4:	d501      	bpl.n	80157ca <_fwalk_reent+0x22>
 80157c6:	6824      	ldr	r4, [r4, #0]
 80157c8:	e7f5      	b.n	80157b6 <_fwalk_reent+0xe>
 80157ca:	89ab      	ldrh	r3, [r5, #12]
 80157cc:	2b01      	cmp	r3, #1
 80157ce:	d907      	bls.n	80157e0 <_fwalk_reent+0x38>
 80157d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80157d4:	3301      	adds	r3, #1
 80157d6:	d003      	beq.n	80157e0 <_fwalk_reent+0x38>
 80157d8:	4629      	mov	r1, r5
 80157da:	4640      	mov	r0, r8
 80157dc:	47c8      	blx	r9
 80157de:	4306      	orrs	r6, r0
 80157e0:	3568      	adds	r5, #104	; 0x68
 80157e2:	e7ee      	b.n	80157c2 <_fwalk_reent+0x1a>

080157e4 <rshift>:
 80157e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80157e6:	6906      	ldr	r6, [r0, #16]
 80157e8:	114b      	asrs	r3, r1, #5
 80157ea:	42b3      	cmp	r3, r6
 80157ec:	f100 0514 	add.w	r5, r0, #20
 80157f0:	da2b      	bge.n	801584a <rshift+0x66>
 80157f2:	f011 011f 	ands.w	r1, r1, #31
 80157f6:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 80157fa:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 80157fe:	d108      	bne.n	8015812 <rshift+0x2e>
 8015800:	4629      	mov	r1, r5
 8015802:	42b2      	cmp	r2, r6
 8015804:	460b      	mov	r3, r1
 8015806:	d210      	bcs.n	801582a <rshift+0x46>
 8015808:	f852 3b04 	ldr.w	r3, [r2], #4
 801580c:	f841 3b04 	str.w	r3, [r1], #4
 8015810:	e7f7      	b.n	8015802 <rshift+0x1e>
 8015812:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 8015816:	f1c1 0e20 	rsb	lr, r1, #32
 801581a:	3204      	adds	r2, #4
 801581c:	40cc      	lsrs	r4, r1
 801581e:	462b      	mov	r3, r5
 8015820:	42b2      	cmp	r2, r6
 8015822:	d308      	bcc.n	8015836 <rshift+0x52>
 8015824:	601c      	str	r4, [r3, #0]
 8015826:	b104      	cbz	r4, 801582a <rshift+0x46>
 8015828:	3304      	adds	r3, #4
 801582a:	1b5b      	subs	r3, r3, r5
 801582c:	109b      	asrs	r3, r3, #2
 801582e:	6103      	str	r3, [r0, #16]
 8015830:	b903      	cbnz	r3, 8015834 <rshift+0x50>
 8015832:	6143      	str	r3, [r0, #20]
 8015834:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015836:	6817      	ldr	r7, [r2, #0]
 8015838:	fa07 f70e 	lsl.w	r7, r7, lr
 801583c:	433c      	orrs	r4, r7
 801583e:	f843 4b04 	str.w	r4, [r3], #4
 8015842:	f852 4b04 	ldr.w	r4, [r2], #4
 8015846:	40cc      	lsrs	r4, r1
 8015848:	e7ea      	b.n	8015820 <rshift+0x3c>
 801584a:	462b      	mov	r3, r5
 801584c:	e7ed      	b.n	801582a <rshift+0x46>

0801584e <__hexdig_fun>:
 801584e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8015852:	2b09      	cmp	r3, #9
 8015854:	d802      	bhi.n	801585c <__hexdig_fun+0xe>
 8015856:	3820      	subs	r0, #32
 8015858:	b2c0      	uxtb	r0, r0
 801585a:	4770      	bx	lr
 801585c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8015860:	2b05      	cmp	r3, #5
 8015862:	d801      	bhi.n	8015868 <__hexdig_fun+0x1a>
 8015864:	3847      	subs	r0, #71	; 0x47
 8015866:	e7f7      	b.n	8015858 <__hexdig_fun+0xa>
 8015868:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801586c:	2b05      	cmp	r3, #5
 801586e:	d801      	bhi.n	8015874 <__hexdig_fun+0x26>
 8015870:	3827      	subs	r0, #39	; 0x27
 8015872:	e7f1      	b.n	8015858 <__hexdig_fun+0xa>
 8015874:	2000      	movs	r0, #0
 8015876:	4770      	bx	lr

08015878 <__gethex>:
 8015878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801587c:	b08b      	sub	sp, #44	; 0x2c
 801587e:	468a      	mov	sl, r1
 8015880:	9002      	str	r0, [sp, #8]
 8015882:	9816      	ldr	r0, [sp, #88]	; 0x58
 8015884:	9306      	str	r3, [sp, #24]
 8015886:	4690      	mov	r8, r2
 8015888:	f000 fbe2 	bl	8016050 <__localeconv_l>
 801588c:	6803      	ldr	r3, [r0, #0]
 801588e:	9303      	str	r3, [sp, #12]
 8015890:	4618      	mov	r0, r3
 8015892:	f7ea fca7 	bl	80001e4 <strlen>
 8015896:	9b03      	ldr	r3, [sp, #12]
 8015898:	9001      	str	r0, [sp, #4]
 801589a:	4403      	add	r3, r0
 801589c:	f04f 0b00 	mov.w	fp, #0
 80158a0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80158a4:	9307      	str	r3, [sp, #28]
 80158a6:	f8da 3000 	ldr.w	r3, [sl]
 80158aa:	3302      	adds	r3, #2
 80158ac:	461f      	mov	r7, r3
 80158ae:	f813 0b01 	ldrb.w	r0, [r3], #1
 80158b2:	2830      	cmp	r0, #48	; 0x30
 80158b4:	d06c      	beq.n	8015990 <__gethex+0x118>
 80158b6:	f7ff ffca 	bl	801584e <__hexdig_fun>
 80158ba:	4604      	mov	r4, r0
 80158bc:	2800      	cmp	r0, #0
 80158be:	d16a      	bne.n	8015996 <__gethex+0x11e>
 80158c0:	9a01      	ldr	r2, [sp, #4]
 80158c2:	9903      	ldr	r1, [sp, #12]
 80158c4:	4638      	mov	r0, r7
 80158c6:	f001 fa50 	bl	8016d6a <strncmp>
 80158ca:	2800      	cmp	r0, #0
 80158cc:	d166      	bne.n	801599c <__gethex+0x124>
 80158ce:	9b01      	ldr	r3, [sp, #4]
 80158d0:	5cf8      	ldrb	r0, [r7, r3]
 80158d2:	18fe      	adds	r6, r7, r3
 80158d4:	f7ff ffbb 	bl	801584e <__hexdig_fun>
 80158d8:	2800      	cmp	r0, #0
 80158da:	d062      	beq.n	80159a2 <__gethex+0x12a>
 80158dc:	4633      	mov	r3, r6
 80158de:	7818      	ldrb	r0, [r3, #0]
 80158e0:	2830      	cmp	r0, #48	; 0x30
 80158e2:	461f      	mov	r7, r3
 80158e4:	f103 0301 	add.w	r3, r3, #1
 80158e8:	d0f9      	beq.n	80158de <__gethex+0x66>
 80158ea:	f7ff ffb0 	bl	801584e <__hexdig_fun>
 80158ee:	fab0 f580 	clz	r5, r0
 80158f2:	096d      	lsrs	r5, r5, #5
 80158f4:	4634      	mov	r4, r6
 80158f6:	f04f 0b01 	mov.w	fp, #1
 80158fa:	463a      	mov	r2, r7
 80158fc:	4616      	mov	r6, r2
 80158fe:	3201      	adds	r2, #1
 8015900:	7830      	ldrb	r0, [r6, #0]
 8015902:	f7ff ffa4 	bl	801584e <__hexdig_fun>
 8015906:	2800      	cmp	r0, #0
 8015908:	d1f8      	bne.n	80158fc <__gethex+0x84>
 801590a:	9a01      	ldr	r2, [sp, #4]
 801590c:	9903      	ldr	r1, [sp, #12]
 801590e:	4630      	mov	r0, r6
 8015910:	f001 fa2b 	bl	8016d6a <strncmp>
 8015914:	b950      	cbnz	r0, 801592c <__gethex+0xb4>
 8015916:	b954      	cbnz	r4, 801592e <__gethex+0xb6>
 8015918:	9b01      	ldr	r3, [sp, #4]
 801591a:	18f4      	adds	r4, r6, r3
 801591c:	4622      	mov	r2, r4
 801591e:	4616      	mov	r6, r2
 8015920:	3201      	adds	r2, #1
 8015922:	7830      	ldrb	r0, [r6, #0]
 8015924:	f7ff ff93 	bl	801584e <__hexdig_fun>
 8015928:	2800      	cmp	r0, #0
 801592a:	d1f8      	bne.n	801591e <__gethex+0xa6>
 801592c:	b10c      	cbz	r4, 8015932 <__gethex+0xba>
 801592e:	1ba4      	subs	r4, r4, r6
 8015930:	00a4      	lsls	r4, r4, #2
 8015932:	7833      	ldrb	r3, [r6, #0]
 8015934:	2b50      	cmp	r3, #80	; 0x50
 8015936:	d001      	beq.n	801593c <__gethex+0xc4>
 8015938:	2b70      	cmp	r3, #112	; 0x70
 801593a:	d140      	bne.n	80159be <__gethex+0x146>
 801593c:	7873      	ldrb	r3, [r6, #1]
 801593e:	2b2b      	cmp	r3, #43	; 0x2b
 8015940:	d035      	beq.n	80159ae <__gethex+0x136>
 8015942:	2b2d      	cmp	r3, #45	; 0x2d
 8015944:	d02f      	beq.n	80159a6 <__gethex+0x12e>
 8015946:	1c71      	adds	r1, r6, #1
 8015948:	f04f 0900 	mov.w	r9, #0
 801594c:	7808      	ldrb	r0, [r1, #0]
 801594e:	f7ff ff7e 	bl	801584e <__hexdig_fun>
 8015952:	1e43      	subs	r3, r0, #1
 8015954:	b2db      	uxtb	r3, r3
 8015956:	2b18      	cmp	r3, #24
 8015958:	d831      	bhi.n	80159be <__gethex+0x146>
 801595a:	f1a0 0210 	sub.w	r2, r0, #16
 801595e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015962:	f7ff ff74 	bl	801584e <__hexdig_fun>
 8015966:	1e43      	subs	r3, r0, #1
 8015968:	b2db      	uxtb	r3, r3
 801596a:	2b18      	cmp	r3, #24
 801596c:	d922      	bls.n	80159b4 <__gethex+0x13c>
 801596e:	f1b9 0f00 	cmp.w	r9, #0
 8015972:	d000      	beq.n	8015976 <__gethex+0xfe>
 8015974:	4252      	negs	r2, r2
 8015976:	4414      	add	r4, r2
 8015978:	f8ca 1000 	str.w	r1, [sl]
 801597c:	b30d      	cbz	r5, 80159c2 <__gethex+0x14a>
 801597e:	f1bb 0f00 	cmp.w	fp, #0
 8015982:	bf14      	ite	ne
 8015984:	2700      	movne	r7, #0
 8015986:	2706      	moveq	r7, #6
 8015988:	4638      	mov	r0, r7
 801598a:	b00b      	add	sp, #44	; 0x2c
 801598c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015990:	f10b 0b01 	add.w	fp, fp, #1
 8015994:	e78a      	b.n	80158ac <__gethex+0x34>
 8015996:	2500      	movs	r5, #0
 8015998:	462c      	mov	r4, r5
 801599a:	e7ae      	b.n	80158fa <__gethex+0x82>
 801599c:	463e      	mov	r6, r7
 801599e:	2501      	movs	r5, #1
 80159a0:	e7c7      	b.n	8015932 <__gethex+0xba>
 80159a2:	4604      	mov	r4, r0
 80159a4:	e7fb      	b.n	801599e <__gethex+0x126>
 80159a6:	f04f 0901 	mov.w	r9, #1
 80159aa:	1cb1      	adds	r1, r6, #2
 80159ac:	e7ce      	b.n	801594c <__gethex+0xd4>
 80159ae:	f04f 0900 	mov.w	r9, #0
 80159b2:	e7fa      	b.n	80159aa <__gethex+0x132>
 80159b4:	230a      	movs	r3, #10
 80159b6:	fb03 0202 	mla	r2, r3, r2, r0
 80159ba:	3a10      	subs	r2, #16
 80159bc:	e7cf      	b.n	801595e <__gethex+0xe6>
 80159be:	4631      	mov	r1, r6
 80159c0:	e7da      	b.n	8015978 <__gethex+0x100>
 80159c2:	1bf3      	subs	r3, r6, r7
 80159c4:	3b01      	subs	r3, #1
 80159c6:	4629      	mov	r1, r5
 80159c8:	2b07      	cmp	r3, #7
 80159ca:	dc49      	bgt.n	8015a60 <__gethex+0x1e8>
 80159cc:	9802      	ldr	r0, [sp, #8]
 80159ce:	f000 fbed 	bl	80161ac <_Balloc>
 80159d2:	9b01      	ldr	r3, [sp, #4]
 80159d4:	f100 0914 	add.w	r9, r0, #20
 80159d8:	f04f 0b00 	mov.w	fp, #0
 80159dc:	f1c3 0301 	rsb	r3, r3, #1
 80159e0:	4605      	mov	r5, r0
 80159e2:	f8cd 9010 	str.w	r9, [sp, #16]
 80159e6:	46da      	mov	sl, fp
 80159e8:	9308      	str	r3, [sp, #32]
 80159ea:	42b7      	cmp	r7, r6
 80159ec:	d33b      	bcc.n	8015a66 <__gethex+0x1ee>
 80159ee:	9804      	ldr	r0, [sp, #16]
 80159f0:	f840 ab04 	str.w	sl, [r0], #4
 80159f4:	eba0 0009 	sub.w	r0, r0, r9
 80159f8:	1080      	asrs	r0, r0, #2
 80159fa:	6128      	str	r0, [r5, #16]
 80159fc:	0147      	lsls	r7, r0, #5
 80159fe:	4650      	mov	r0, sl
 8015a00:	f000 fc98 	bl	8016334 <__hi0bits>
 8015a04:	f8d8 6000 	ldr.w	r6, [r8]
 8015a08:	1a3f      	subs	r7, r7, r0
 8015a0a:	42b7      	cmp	r7, r6
 8015a0c:	dd64      	ble.n	8015ad8 <__gethex+0x260>
 8015a0e:	1bbf      	subs	r7, r7, r6
 8015a10:	4639      	mov	r1, r7
 8015a12:	4628      	mov	r0, r5
 8015a14:	f000 ff91 	bl	801693a <__any_on>
 8015a18:	4682      	mov	sl, r0
 8015a1a:	b178      	cbz	r0, 8015a3c <__gethex+0x1c4>
 8015a1c:	1e7b      	subs	r3, r7, #1
 8015a1e:	1159      	asrs	r1, r3, #5
 8015a20:	f003 021f 	and.w	r2, r3, #31
 8015a24:	f04f 0a01 	mov.w	sl, #1
 8015a28:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8015a2c:	fa0a f202 	lsl.w	r2, sl, r2
 8015a30:	420a      	tst	r2, r1
 8015a32:	d003      	beq.n	8015a3c <__gethex+0x1c4>
 8015a34:	4553      	cmp	r3, sl
 8015a36:	dc46      	bgt.n	8015ac6 <__gethex+0x24e>
 8015a38:	f04f 0a02 	mov.w	sl, #2
 8015a3c:	4639      	mov	r1, r7
 8015a3e:	4628      	mov	r0, r5
 8015a40:	f7ff fed0 	bl	80157e4 <rshift>
 8015a44:	443c      	add	r4, r7
 8015a46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015a4a:	429c      	cmp	r4, r3
 8015a4c:	dd52      	ble.n	8015af4 <__gethex+0x27c>
 8015a4e:	4629      	mov	r1, r5
 8015a50:	9802      	ldr	r0, [sp, #8]
 8015a52:	f000 fbdf 	bl	8016214 <_Bfree>
 8015a56:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015a58:	2300      	movs	r3, #0
 8015a5a:	6013      	str	r3, [r2, #0]
 8015a5c:	27a3      	movs	r7, #163	; 0xa3
 8015a5e:	e793      	b.n	8015988 <__gethex+0x110>
 8015a60:	3101      	adds	r1, #1
 8015a62:	105b      	asrs	r3, r3, #1
 8015a64:	e7b0      	b.n	80159c8 <__gethex+0x150>
 8015a66:	1e73      	subs	r3, r6, #1
 8015a68:	9305      	str	r3, [sp, #20]
 8015a6a:	9a07      	ldr	r2, [sp, #28]
 8015a6c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015a70:	4293      	cmp	r3, r2
 8015a72:	d018      	beq.n	8015aa6 <__gethex+0x22e>
 8015a74:	f1bb 0f20 	cmp.w	fp, #32
 8015a78:	d107      	bne.n	8015a8a <__gethex+0x212>
 8015a7a:	9b04      	ldr	r3, [sp, #16]
 8015a7c:	f8c3 a000 	str.w	sl, [r3]
 8015a80:	3304      	adds	r3, #4
 8015a82:	f04f 0a00 	mov.w	sl, #0
 8015a86:	9304      	str	r3, [sp, #16]
 8015a88:	46d3      	mov	fp, sl
 8015a8a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8015a8e:	f7ff fede 	bl	801584e <__hexdig_fun>
 8015a92:	f000 000f 	and.w	r0, r0, #15
 8015a96:	fa00 f00b 	lsl.w	r0, r0, fp
 8015a9a:	ea4a 0a00 	orr.w	sl, sl, r0
 8015a9e:	f10b 0b04 	add.w	fp, fp, #4
 8015aa2:	9b05      	ldr	r3, [sp, #20]
 8015aa4:	e00d      	b.n	8015ac2 <__gethex+0x24a>
 8015aa6:	9b05      	ldr	r3, [sp, #20]
 8015aa8:	9a08      	ldr	r2, [sp, #32]
 8015aaa:	4413      	add	r3, r2
 8015aac:	429f      	cmp	r7, r3
 8015aae:	d8e1      	bhi.n	8015a74 <__gethex+0x1fc>
 8015ab0:	4618      	mov	r0, r3
 8015ab2:	9a01      	ldr	r2, [sp, #4]
 8015ab4:	9903      	ldr	r1, [sp, #12]
 8015ab6:	9309      	str	r3, [sp, #36]	; 0x24
 8015ab8:	f001 f957 	bl	8016d6a <strncmp>
 8015abc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015abe:	2800      	cmp	r0, #0
 8015ac0:	d1d8      	bne.n	8015a74 <__gethex+0x1fc>
 8015ac2:	461e      	mov	r6, r3
 8015ac4:	e791      	b.n	80159ea <__gethex+0x172>
 8015ac6:	1eb9      	subs	r1, r7, #2
 8015ac8:	4628      	mov	r0, r5
 8015aca:	f000 ff36 	bl	801693a <__any_on>
 8015ace:	2800      	cmp	r0, #0
 8015ad0:	d0b2      	beq.n	8015a38 <__gethex+0x1c0>
 8015ad2:	f04f 0a03 	mov.w	sl, #3
 8015ad6:	e7b1      	b.n	8015a3c <__gethex+0x1c4>
 8015ad8:	da09      	bge.n	8015aee <__gethex+0x276>
 8015ada:	1bf7      	subs	r7, r6, r7
 8015adc:	4629      	mov	r1, r5
 8015ade:	463a      	mov	r2, r7
 8015ae0:	9802      	ldr	r0, [sp, #8]
 8015ae2:	f000 fd59 	bl	8016598 <__lshift>
 8015ae6:	1be4      	subs	r4, r4, r7
 8015ae8:	4605      	mov	r5, r0
 8015aea:	f100 0914 	add.w	r9, r0, #20
 8015aee:	f04f 0a00 	mov.w	sl, #0
 8015af2:	e7a8      	b.n	8015a46 <__gethex+0x1ce>
 8015af4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015af8:	4284      	cmp	r4, r0
 8015afa:	da6a      	bge.n	8015bd2 <__gethex+0x35a>
 8015afc:	1b04      	subs	r4, r0, r4
 8015afe:	42a6      	cmp	r6, r4
 8015b00:	dc2e      	bgt.n	8015b60 <__gethex+0x2e8>
 8015b02:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015b06:	2b02      	cmp	r3, #2
 8015b08:	d022      	beq.n	8015b50 <__gethex+0x2d8>
 8015b0a:	2b03      	cmp	r3, #3
 8015b0c:	d024      	beq.n	8015b58 <__gethex+0x2e0>
 8015b0e:	2b01      	cmp	r3, #1
 8015b10:	d115      	bne.n	8015b3e <__gethex+0x2c6>
 8015b12:	42a6      	cmp	r6, r4
 8015b14:	d113      	bne.n	8015b3e <__gethex+0x2c6>
 8015b16:	2e01      	cmp	r6, #1
 8015b18:	dc0b      	bgt.n	8015b32 <__gethex+0x2ba>
 8015b1a:	9a06      	ldr	r2, [sp, #24]
 8015b1c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015b20:	6013      	str	r3, [r2, #0]
 8015b22:	2301      	movs	r3, #1
 8015b24:	612b      	str	r3, [r5, #16]
 8015b26:	f8c9 3000 	str.w	r3, [r9]
 8015b2a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015b2c:	2762      	movs	r7, #98	; 0x62
 8015b2e:	601d      	str	r5, [r3, #0]
 8015b30:	e72a      	b.n	8015988 <__gethex+0x110>
 8015b32:	1e71      	subs	r1, r6, #1
 8015b34:	4628      	mov	r0, r5
 8015b36:	f000 ff00 	bl	801693a <__any_on>
 8015b3a:	2800      	cmp	r0, #0
 8015b3c:	d1ed      	bne.n	8015b1a <__gethex+0x2a2>
 8015b3e:	4629      	mov	r1, r5
 8015b40:	9802      	ldr	r0, [sp, #8]
 8015b42:	f000 fb67 	bl	8016214 <_Bfree>
 8015b46:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8015b48:	2300      	movs	r3, #0
 8015b4a:	6013      	str	r3, [r2, #0]
 8015b4c:	2750      	movs	r7, #80	; 0x50
 8015b4e:	e71b      	b.n	8015988 <__gethex+0x110>
 8015b50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015b52:	2b00      	cmp	r3, #0
 8015b54:	d0e1      	beq.n	8015b1a <__gethex+0x2a2>
 8015b56:	e7f2      	b.n	8015b3e <__gethex+0x2c6>
 8015b58:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015b5a:	2b00      	cmp	r3, #0
 8015b5c:	d1dd      	bne.n	8015b1a <__gethex+0x2a2>
 8015b5e:	e7ee      	b.n	8015b3e <__gethex+0x2c6>
 8015b60:	1e67      	subs	r7, r4, #1
 8015b62:	f1ba 0f00 	cmp.w	sl, #0
 8015b66:	d131      	bne.n	8015bcc <__gethex+0x354>
 8015b68:	b127      	cbz	r7, 8015b74 <__gethex+0x2fc>
 8015b6a:	4639      	mov	r1, r7
 8015b6c:	4628      	mov	r0, r5
 8015b6e:	f000 fee4 	bl	801693a <__any_on>
 8015b72:	4682      	mov	sl, r0
 8015b74:	117a      	asrs	r2, r7, #5
 8015b76:	2301      	movs	r3, #1
 8015b78:	f007 071f 	and.w	r7, r7, #31
 8015b7c:	fa03 f707 	lsl.w	r7, r3, r7
 8015b80:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8015b84:	4621      	mov	r1, r4
 8015b86:	421f      	tst	r7, r3
 8015b88:	4628      	mov	r0, r5
 8015b8a:	bf18      	it	ne
 8015b8c:	f04a 0a02 	orrne.w	sl, sl, #2
 8015b90:	1b36      	subs	r6, r6, r4
 8015b92:	f7ff fe27 	bl	80157e4 <rshift>
 8015b96:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8015b9a:	2702      	movs	r7, #2
 8015b9c:	f1ba 0f00 	cmp.w	sl, #0
 8015ba0:	d045      	beq.n	8015c2e <__gethex+0x3b6>
 8015ba2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015ba6:	2b02      	cmp	r3, #2
 8015ba8:	d015      	beq.n	8015bd6 <__gethex+0x35e>
 8015baa:	2b03      	cmp	r3, #3
 8015bac:	d017      	beq.n	8015bde <__gethex+0x366>
 8015bae:	2b01      	cmp	r3, #1
 8015bb0:	d109      	bne.n	8015bc6 <__gethex+0x34e>
 8015bb2:	f01a 0f02 	tst.w	sl, #2
 8015bb6:	d006      	beq.n	8015bc6 <__gethex+0x34e>
 8015bb8:	f8d9 3000 	ldr.w	r3, [r9]
 8015bbc:	ea4a 0a03 	orr.w	sl, sl, r3
 8015bc0:	f01a 0f01 	tst.w	sl, #1
 8015bc4:	d10e      	bne.n	8015be4 <__gethex+0x36c>
 8015bc6:	f047 0710 	orr.w	r7, r7, #16
 8015bca:	e030      	b.n	8015c2e <__gethex+0x3b6>
 8015bcc:	f04f 0a01 	mov.w	sl, #1
 8015bd0:	e7d0      	b.n	8015b74 <__gethex+0x2fc>
 8015bd2:	2701      	movs	r7, #1
 8015bd4:	e7e2      	b.n	8015b9c <__gethex+0x324>
 8015bd6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015bd8:	f1c3 0301 	rsb	r3, r3, #1
 8015bdc:	9315      	str	r3, [sp, #84]	; 0x54
 8015bde:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015be0:	2b00      	cmp	r3, #0
 8015be2:	d0f0      	beq.n	8015bc6 <__gethex+0x34e>
 8015be4:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8015be8:	f105 0314 	add.w	r3, r5, #20
 8015bec:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8015bf0:	eb03 010a 	add.w	r1, r3, sl
 8015bf4:	2000      	movs	r0, #0
 8015bf6:	681a      	ldr	r2, [r3, #0]
 8015bf8:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015bfc:	d01c      	beq.n	8015c38 <__gethex+0x3c0>
 8015bfe:	3201      	adds	r2, #1
 8015c00:	601a      	str	r2, [r3, #0]
 8015c02:	2f02      	cmp	r7, #2
 8015c04:	f105 0314 	add.w	r3, r5, #20
 8015c08:	d138      	bne.n	8015c7c <__gethex+0x404>
 8015c0a:	f8d8 2000 	ldr.w	r2, [r8]
 8015c0e:	3a01      	subs	r2, #1
 8015c10:	4296      	cmp	r6, r2
 8015c12:	d10a      	bne.n	8015c2a <__gethex+0x3b2>
 8015c14:	1171      	asrs	r1, r6, #5
 8015c16:	2201      	movs	r2, #1
 8015c18:	f006 061f 	and.w	r6, r6, #31
 8015c1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015c20:	fa02 f606 	lsl.w	r6, r2, r6
 8015c24:	421e      	tst	r6, r3
 8015c26:	bf18      	it	ne
 8015c28:	4617      	movne	r7, r2
 8015c2a:	f047 0720 	orr.w	r7, r7, #32
 8015c2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015c30:	601d      	str	r5, [r3, #0]
 8015c32:	9b06      	ldr	r3, [sp, #24]
 8015c34:	601c      	str	r4, [r3, #0]
 8015c36:	e6a7      	b.n	8015988 <__gethex+0x110>
 8015c38:	f843 0b04 	str.w	r0, [r3], #4
 8015c3c:	4299      	cmp	r1, r3
 8015c3e:	d8da      	bhi.n	8015bf6 <__gethex+0x37e>
 8015c40:	68ab      	ldr	r3, [r5, #8]
 8015c42:	4599      	cmp	r9, r3
 8015c44:	db12      	blt.n	8015c6c <__gethex+0x3f4>
 8015c46:	6869      	ldr	r1, [r5, #4]
 8015c48:	9802      	ldr	r0, [sp, #8]
 8015c4a:	3101      	adds	r1, #1
 8015c4c:	f000 faae 	bl	80161ac <_Balloc>
 8015c50:	692a      	ldr	r2, [r5, #16]
 8015c52:	3202      	adds	r2, #2
 8015c54:	f105 010c 	add.w	r1, r5, #12
 8015c58:	4683      	mov	fp, r0
 8015c5a:	0092      	lsls	r2, r2, #2
 8015c5c:	300c      	adds	r0, #12
 8015c5e:	f7fa fce9 	bl	8010634 <memcpy>
 8015c62:	4629      	mov	r1, r5
 8015c64:	9802      	ldr	r0, [sp, #8]
 8015c66:	f000 fad5 	bl	8016214 <_Bfree>
 8015c6a:	465d      	mov	r5, fp
 8015c6c:	692b      	ldr	r3, [r5, #16]
 8015c6e:	1c5a      	adds	r2, r3, #1
 8015c70:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8015c74:	612a      	str	r2, [r5, #16]
 8015c76:	2201      	movs	r2, #1
 8015c78:	615a      	str	r2, [r3, #20]
 8015c7a:	e7c2      	b.n	8015c02 <__gethex+0x38a>
 8015c7c:	692a      	ldr	r2, [r5, #16]
 8015c7e:	4591      	cmp	r9, r2
 8015c80:	da0b      	bge.n	8015c9a <__gethex+0x422>
 8015c82:	2101      	movs	r1, #1
 8015c84:	4628      	mov	r0, r5
 8015c86:	f7ff fdad 	bl	80157e4 <rshift>
 8015c8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015c8e:	3401      	adds	r4, #1
 8015c90:	429c      	cmp	r4, r3
 8015c92:	f73f aedc 	bgt.w	8015a4e <__gethex+0x1d6>
 8015c96:	2701      	movs	r7, #1
 8015c98:	e7c7      	b.n	8015c2a <__gethex+0x3b2>
 8015c9a:	f016 061f 	ands.w	r6, r6, #31
 8015c9e:	d0fa      	beq.n	8015c96 <__gethex+0x41e>
 8015ca0:	449a      	add	sl, r3
 8015ca2:	f1c6 0620 	rsb	r6, r6, #32
 8015ca6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8015caa:	f000 fb43 	bl	8016334 <__hi0bits>
 8015cae:	42b0      	cmp	r0, r6
 8015cb0:	dbe7      	blt.n	8015c82 <__gethex+0x40a>
 8015cb2:	e7f0      	b.n	8015c96 <__gethex+0x41e>

08015cb4 <L_shift>:
 8015cb4:	f1c2 0208 	rsb	r2, r2, #8
 8015cb8:	0092      	lsls	r2, r2, #2
 8015cba:	b570      	push	{r4, r5, r6, lr}
 8015cbc:	f1c2 0620 	rsb	r6, r2, #32
 8015cc0:	6843      	ldr	r3, [r0, #4]
 8015cc2:	6804      	ldr	r4, [r0, #0]
 8015cc4:	fa03 f506 	lsl.w	r5, r3, r6
 8015cc8:	432c      	orrs	r4, r5
 8015cca:	40d3      	lsrs	r3, r2
 8015ccc:	6004      	str	r4, [r0, #0]
 8015cce:	f840 3f04 	str.w	r3, [r0, #4]!
 8015cd2:	4288      	cmp	r0, r1
 8015cd4:	d3f4      	bcc.n	8015cc0 <L_shift+0xc>
 8015cd6:	bd70      	pop	{r4, r5, r6, pc}

08015cd8 <__match>:
 8015cd8:	b530      	push	{r4, r5, lr}
 8015cda:	6803      	ldr	r3, [r0, #0]
 8015cdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015ce0:	3301      	adds	r3, #1
 8015ce2:	b914      	cbnz	r4, 8015cea <__match+0x12>
 8015ce4:	6003      	str	r3, [r0, #0]
 8015ce6:	2001      	movs	r0, #1
 8015ce8:	bd30      	pop	{r4, r5, pc}
 8015cea:	781a      	ldrb	r2, [r3, #0]
 8015cec:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015cf0:	2d19      	cmp	r5, #25
 8015cf2:	bf98      	it	ls
 8015cf4:	3220      	addls	r2, #32
 8015cf6:	42a2      	cmp	r2, r4
 8015cf8:	d0f0      	beq.n	8015cdc <__match+0x4>
 8015cfa:	2000      	movs	r0, #0
 8015cfc:	bd30      	pop	{r4, r5, pc}

08015cfe <__hexnan>:
 8015cfe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d02:	680b      	ldr	r3, [r1, #0]
 8015d04:	6801      	ldr	r1, [r0, #0]
 8015d06:	115f      	asrs	r7, r3, #5
 8015d08:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8015d0c:	f013 031f 	ands.w	r3, r3, #31
 8015d10:	b087      	sub	sp, #28
 8015d12:	bf18      	it	ne
 8015d14:	3704      	addne	r7, #4
 8015d16:	2500      	movs	r5, #0
 8015d18:	1f3e      	subs	r6, r7, #4
 8015d1a:	4682      	mov	sl, r0
 8015d1c:	4690      	mov	r8, r2
 8015d1e:	9302      	str	r3, [sp, #8]
 8015d20:	f847 5c04 	str.w	r5, [r7, #-4]
 8015d24:	46b1      	mov	r9, r6
 8015d26:	4634      	mov	r4, r6
 8015d28:	9501      	str	r5, [sp, #4]
 8015d2a:	46ab      	mov	fp, r5
 8015d2c:	784a      	ldrb	r2, [r1, #1]
 8015d2e:	1c4b      	adds	r3, r1, #1
 8015d30:	9303      	str	r3, [sp, #12]
 8015d32:	b342      	cbz	r2, 8015d86 <__hexnan+0x88>
 8015d34:	4610      	mov	r0, r2
 8015d36:	9105      	str	r1, [sp, #20]
 8015d38:	9204      	str	r2, [sp, #16]
 8015d3a:	f7ff fd88 	bl	801584e <__hexdig_fun>
 8015d3e:	2800      	cmp	r0, #0
 8015d40:	d143      	bne.n	8015dca <__hexnan+0xcc>
 8015d42:	9a04      	ldr	r2, [sp, #16]
 8015d44:	9905      	ldr	r1, [sp, #20]
 8015d46:	2a20      	cmp	r2, #32
 8015d48:	d818      	bhi.n	8015d7c <__hexnan+0x7e>
 8015d4a:	9b01      	ldr	r3, [sp, #4]
 8015d4c:	459b      	cmp	fp, r3
 8015d4e:	dd13      	ble.n	8015d78 <__hexnan+0x7a>
 8015d50:	454c      	cmp	r4, r9
 8015d52:	d206      	bcs.n	8015d62 <__hexnan+0x64>
 8015d54:	2d07      	cmp	r5, #7
 8015d56:	dc04      	bgt.n	8015d62 <__hexnan+0x64>
 8015d58:	462a      	mov	r2, r5
 8015d5a:	4649      	mov	r1, r9
 8015d5c:	4620      	mov	r0, r4
 8015d5e:	f7ff ffa9 	bl	8015cb4 <L_shift>
 8015d62:	4544      	cmp	r4, r8
 8015d64:	d944      	bls.n	8015df0 <__hexnan+0xf2>
 8015d66:	2300      	movs	r3, #0
 8015d68:	f1a4 0904 	sub.w	r9, r4, #4
 8015d6c:	f844 3c04 	str.w	r3, [r4, #-4]
 8015d70:	f8cd b004 	str.w	fp, [sp, #4]
 8015d74:	464c      	mov	r4, r9
 8015d76:	461d      	mov	r5, r3
 8015d78:	9903      	ldr	r1, [sp, #12]
 8015d7a:	e7d7      	b.n	8015d2c <__hexnan+0x2e>
 8015d7c:	2a29      	cmp	r2, #41	; 0x29
 8015d7e:	d14a      	bne.n	8015e16 <__hexnan+0x118>
 8015d80:	3102      	adds	r1, #2
 8015d82:	f8ca 1000 	str.w	r1, [sl]
 8015d86:	f1bb 0f00 	cmp.w	fp, #0
 8015d8a:	d044      	beq.n	8015e16 <__hexnan+0x118>
 8015d8c:	454c      	cmp	r4, r9
 8015d8e:	d206      	bcs.n	8015d9e <__hexnan+0xa0>
 8015d90:	2d07      	cmp	r5, #7
 8015d92:	dc04      	bgt.n	8015d9e <__hexnan+0xa0>
 8015d94:	462a      	mov	r2, r5
 8015d96:	4649      	mov	r1, r9
 8015d98:	4620      	mov	r0, r4
 8015d9a:	f7ff ff8b 	bl	8015cb4 <L_shift>
 8015d9e:	4544      	cmp	r4, r8
 8015da0:	d928      	bls.n	8015df4 <__hexnan+0xf6>
 8015da2:	4643      	mov	r3, r8
 8015da4:	f854 2b04 	ldr.w	r2, [r4], #4
 8015da8:	f843 2b04 	str.w	r2, [r3], #4
 8015dac:	42a6      	cmp	r6, r4
 8015dae:	d2f9      	bcs.n	8015da4 <__hexnan+0xa6>
 8015db0:	2200      	movs	r2, #0
 8015db2:	f843 2b04 	str.w	r2, [r3], #4
 8015db6:	429e      	cmp	r6, r3
 8015db8:	d2fb      	bcs.n	8015db2 <__hexnan+0xb4>
 8015dba:	6833      	ldr	r3, [r6, #0]
 8015dbc:	b91b      	cbnz	r3, 8015dc6 <__hexnan+0xc8>
 8015dbe:	4546      	cmp	r6, r8
 8015dc0:	d127      	bne.n	8015e12 <__hexnan+0x114>
 8015dc2:	2301      	movs	r3, #1
 8015dc4:	6033      	str	r3, [r6, #0]
 8015dc6:	2005      	movs	r0, #5
 8015dc8:	e026      	b.n	8015e18 <__hexnan+0x11a>
 8015dca:	3501      	adds	r5, #1
 8015dcc:	2d08      	cmp	r5, #8
 8015dce:	f10b 0b01 	add.w	fp, fp, #1
 8015dd2:	dd06      	ble.n	8015de2 <__hexnan+0xe4>
 8015dd4:	4544      	cmp	r4, r8
 8015dd6:	d9cf      	bls.n	8015d78 <__hexnan+0x7a>
 8015dd8:	2300      	movs	r3, #0
 8015dda:	f844 3c04 	str.w	r3, [r4, #-4]
 8015dde:	2501      	movs	r5, #1
 8015de0:	3c04      	subs	r4, #4
 8015de2:	6822      	ldr	r2, [r4, #0]
 8015de4:	f000 000f 	and.w	r0, r0, #15
 8015de8:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015dec:	6020      	str	r0, [r4, #0]
 8015dee:	e7c3      	b.n	8015d78 <__hexnan+0x7a>
 8015df0:	2508      	movs	r5, #8
 8015df2:	e7c1      	b.n	8015d78 <__hexnan+0x7a>
 8015df4:	9b02      	ldr	r3, [sp, #8]
 8015df6:	2b00      	cmp	r3, #0
 8015df8:	d0df      	beq.n	8015dba <__hexnan+0xbc>
 8015dfa:	f04f 32ff 	mov.w	r2, #4294967295
 8015dfe:	f1c3 0320 	rsb	r3, r3, #32
 8015e02:	fa22 f303 	lsr.w	r3, r2, r3
 8015e06:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8015e0a:	401a      	ands	r2, r3
 8015e0c:	f847 2c04 	str.w	r2, [r7, #-4]
 8015e10:	e7d3      	b.n	8015dba <__hexnan+0xbc>
 8015e12:	3e04      	subs	r6, #4
 8015e14:	e7d1      	b.n	8015dba <__hexnan+0xbc>
 8015e16:	2004      	movs	r0, #4
 8015e18:	b007      	add	sp, #28
 8015e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08015e20 <_findenv_r>:
 8015e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015e24:	4606      	mov	r6, r0
 8015e26:	468a      	mov	sl, r1
 8015e28:	4617      	mov	r7, r2
 8015e2a:	f001 fdbd 	bl	80179a8 <__env_lock>
 8015e2e:	4b1b      	ldr	r3, [pc, #108]	; (8015e9c <_findenv_r+0x7c>)
 8015e30:	f8d3 8000 	ldr.w	r8, [r3]
 8015e34:	4699      	mov	r9, r3
 8015e36:	f1b8 0f00 	cmp.w	r8, #0
 8015e3a:	d007      	beq.n	8015e4c <_findenv_r+0x2c>
 8015e3c:	4654      	mov	r4, sl
 8015e3e:	4623      	mov	r3, r4
 8015e40:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015e44:	b332      	cbz	r2, 8015e94 <_findenv_r+0x74>
 8015e46:	2a3d      	cmp	r2, #61	; 0x3d
 8015e48:	461c      	mov	r4, r3
 8015e4a:	d1f8      	bne.n	8015e3e <_findenv_r+0x1e>
 8015e4c:	4630      	mov	r0, r6
 8015e4e:	f001 fdb1 	bl	80179b4 <__env_unlock>
 8015e52:	2000      	movs	r0, #0
 8015e54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e58:	f108 0804 	add.w	r8, r8, #4
 8015e5c:	f8d8 0000 	ldr.w	r0, [r8]
 8015e60:	2800      	cmp	r0, #0
 8015e62:	d0f3      	beq.n	8015e4c <_findenv_r+0x2c>
 8015e64:	4622      	mov	r2, r4
 8015e66:	4651      	mov	r1, sl
 8015e68:	f000 ff7f 	bl	8016d6a <strncmp>
 8015e6c:	2800      	cmp	r0, #0
 8015e6e:	d1f3      	bne.n	8015e58 <_findenv_r+0x38>
 8015e70:	f8d8 3000 	ldr.w	r3, [r8]
 8015e74:	191d      	adds	r5, r3, r4
 8015e76:	5d1b      	ldrb	r3, [r3, r4]
 8015e78:	2b3d      	cmp	r3, #61	; 0x3d
 8015e7a:	d1ed      	bne.n	8015e58 <_findenv_r+0x38>
 8015e7c:	f8d9 3000 	ldr.w	r3, [r9]
 8015e80:	eba8 0303 	sub.w	r3, r8, r3
 8015e84:	109b      	asrs	r3, r3, #2
 8015e86:	4630      	mov	r0, r6
 8015e88:	603b      	str	r3, [r7, #0]
 8015e8a:	f001 fd93 	bl	80179b4 <__env_unlock>
 8015e8e:	1c68      	adds	r0, r5, #1
 8015e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e94:	eba4 040a 	sub.w	r4, r4, sl
 8015e98:	e7e0      	b.n	8015e5c <_findenv_r+0x3c>
 8015e9a:	bf00      	nop
 8015e9c:	2000000c 	.word	0x2000000c

08015ea0 <_getenv_r>:
 8015ea0:	b507      	push	{r0, r1, r2, lr}
 8015ea2:	aa01      	add	r2, sp, #4
 8015ea4:	f7ff ffbc 	bl	8015e20 <_findenv_r>
 8015ea8:	b003      	add	sp, #12
 8015eaa:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08015eb0 <_gettimeofday_r>:
 8015eb0:	b538      	push	{r3, r4, r5, lr}
 8015eb2:	4c07      	ldr	r4, [pc, #28]	; (8015ed0 <_gettimeofday_r+0x20>)
 8015eb4:	2300      	movs	r3, #0
 8015eb6:	4605      	mov	r5, r0
 8015eb8:	4608      	mov	r0, r1
 8015eba:	4611      	mov	r1, r2
 8015ebc:	6023      	str	r3, [r4, #0]
 8015ebe:	f003 f905 	bl	80190cc <_gettimeofday>
 8015ec2:	1c43      	adds	r3, r0, #1
 8015ec4:	d102      	bne.n	8015ecc <_gettimeofday_r+0x1c>
 8015ec6:	6823      	ldr	r3, [r4, #0]
 8015ec8:	b103      	cbz	r3, 8015ecc <_gettimeofday_r+0x1c>
 8015eca:	602b      	str	r3, [r5, #0]
 8015ecc:	bd38      	pop	{r3, r4, r5, pc}
 8015ece:	bf00      	nop
 8015ed0:	20003b1c 	.word	0x20003b1c

08015ed4 <__gettzinfo>:
 8015ed4:	4800      	ldr	r0, [pc, #0]	; (8015ed8 <__gettzinfo+0x4>)
 8015ed6:	4770      	bx	lr
 8015ed8:	20000520 	.word	0x20000520

08015edc <gmtime_r>:
 8015edc:	6802      	ldr	r2, [r0, #0]
 8015ede:	4848      	ldr	r0, [pc, #288]	; (8016000 <gmtime_r+0x124>)
 8015ee0:	fb92 f3f0 	sdiv	r3, r2, r0
 8015ee4:	fb00 2013 	mls	r0, r0, r3, r2
 8015ee8:	2800      	cmp	r0, #0
 8015eea:	bfb8      	it	lt
 8015eec:	f500 30a8 	addlt.w	r0, r0, #86016	; 0x15000
 8015ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015ef2:	bfb8      	it	lt
 8015ef4:	f500 70c0 	addlt.w	r0, r0, #384	; 0x180
 8015ef8:	f44f 6461 	mov.w	r4, #3600	; 0xe10
 8015efc:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 8015f00:	fb90 f2f4 	sdiv	r2, r0, r4
 8015f04:	fb04 0012 	mls	r0, r4, r2, r0
 8015f08:	f04f 043c 	mov.w	r4, #60	; 0x3c
 8015f0c:	bfac      	ite	ge
 8015f0e:	f603 236c 	addwge	r3, r3, #2668	; 0xa6c
 8015f12:	f603 236b 	addwlt	r3, r3, #2667	; 0xa6b
 8015f16:	608a      	str	r2, [r1, #8]
 8015f18:	fb90 f2f4 	sdiv	r2, r0, r4
 8015f1c:	fb04 0012 	mls	r0, r4, r2, r0
 8015f20:	604a      	str	r2, [r1, #4]
 8015f22:	6008      	str	r0, [r1, #0]
 8015f24:	2207      	movs	r2, #7
 8015f26:	1cd8      	adds	r0, r3, #3
 8015f28:	fb90 f2f2 	sdiv	r2, r0, r2
 8015f2c:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8015f30:	1a82      	subs	r2, r0, r2
 8015f32:	618a      	str	r2, [r1, #24]
 8015f34:	4a33      	ldr	r2, [pc, #204]	; (8016004 <gmtime_r+0x128>)
 8015f36:	4c34      	ldr	r4, [pc, #208]	; (8016008 <gmtime_r+0x12c>)
 8015f38:	fb93 f4f4 	sdiv	r4, r3, r4
 8015f3c:	fb02 3304 	mla	r3, r2, r4, r3
 8015f40:	f648 60ac 	movw	r0, #36524	; 0x8eac
 8015f44:	fbb3 f0f0 	udiv	r0, r3, r0
 8015f48:	4418      	add	r0, r3
 8015f4a:	f240 57b4 	movw	r7, #1460	; 0x5b4
 8015f4e:	fbb3 f2f7 	udiv	r2, r3, r7
 8015f52:	1a80      	subs	r0, r0, r2
 8015f54:	4a2d      	ldr	r2, [pc, #180]	; (801600c <gmtime_r+0x130>)
 8015f56:	fbb3 f2f2 	udiv	r2, r3, r2
 8015f5a:	1a82      	subs	r2, r0, r2
 8015f5c:	f648 6094 	movw	r0, #36500	; 0x8e94
 8015f60:	fbb2 f0f0 	udiv	r0, r2, r0
 8015f64:	4403      	add	r3, r0
 8015f66:	f240 166d 	movw	r6, #365	; 0x16d
 8015f6a:	fbb2 f5f6 	udiv	r5, r2, r6
 8015f6e:	fbb2 f2f7 	udiv	r2, r2, r7
 8015f72:	1a9a      	subs	r2, r3, r2
 8015f74:	fb06 2315 	mls	r3, r6, r5, r2
 8015f78:	2099      	movs	r0, #153	; 0x99
 8015f7a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8015f7e:	1c5e      	adds	r6, r3, #1
 8015f80:	3202      	adds	r2, #2
 8015f82:	fbb2 f2f0 	udiv	r2, r2, r0
 8015f86:	2a0a      	cmp	r2, #10
 8015f88:	fb00 f002 	mul.w	r0, r0, r2
 8015f8c:	f100 0002 	add.w	r0, r0, #2
 8015f90:	f04f 0705 	mov.w	r7, #5
 8015f94:	fbb0 f0f7 	udiv	r0, r0, r7
 8015f98:	eba6 0000 	sub.w	r0, r6, r0
 8015f9c:	bf34      	ite	cc
 8015f9e:	2602      	movcc	r6, #2
 8015fa0:	f06f 0609 	mvncs.w	r6, #9
 8015fa4:	4416      	add	r6, r2
 8015fa6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8015faa:	fb02 5404 	mla	r4, r2, r4, r5
 8015fae:	2e01      	cmp	r6, #1
 8015fb0:	bf98      	it	ls
 8015fb2:	3401      	addls	r4, #1
 8015fb4:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8015fb8:	d30b      	bcc.n	8015fd2 <gmtime_r+0xf6>
 8015fba:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8015fbe:	61cb      	str	r3, [r1, #28]
 8015fc0:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
 8015fc4:	2300      	movs	r3, #0
 8015fc6:	60c8      	str	r0, [r1, #12]
 8015fc8:	614c      	str	r4, [r1, #20]
 8015fca:	610e      	str	r6, [r1, #16]
 8015fcc:	620b      	str	r3, [r1, #32]
 8015fce:	4608      	mov	r0, r1
 8015fd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015fd2:	07aa      	lsls	r2, r5, #30
 8015fd4:	d105      	bne.n	8015fe2 <gmtime_r+0x106>
 8015fd6:	2764      	movs	r7, #100	; 0x64
 8015fd8:	fbb5 f2f7 	udiv	r2, r5, r7
 8015fdc:	fb07 5212 	mls	r2, r7, r2, r5
 8015fe0:	b95a      	cbnz	r2, 8015ffa <gmtime_r+0x11e>
 8015fe2:	f44f 77c8 	mov.w	r7, #400	; 0x190
 8015fe6:	fbb5 f2f7 	udiv	r2, r5, r7
 8015fea:	fb07 5212 	mls	r2, r7, r2, r5
 8015fee:	fab2 f282 	clz	r2, r2
 8015ff2:	0952      	lsrs	r2, r2, #5
 8015ff4:	333b      	adds	r3, #59	; 0x3b
 8015ff6:	4413      	add	r3, r2
 8015ff8:	e7e1      	b.n	8015fbe <gmtime_r+0xe2>
 8015ffa:	2201      	movs	r2, #1
 8015ffc:	e7fa      	b.n	8015ff4 <gmtime_r+0x118>
 8015ffe:	bf00      	nop
 8016000:	00015180 	.word	0x00015180
 8016004:	fffdc54f 	.word	0xfffdc54f
 8016008:	00023ab1 	.word	0x00023ab1
 801600c:	00023ab0 	.word	0x00023ab0

08016010 <__locale_mb_cur_max>:
 8016010:	4b04      	ldr	r3, [pc, #16]	; (8016024 <__locale_mb_cur_max+0x14>)
 8016012:	4a05      	ldr	r2, [pc, #20]	; (8016028 <__locale_mb_cur_max+0x18>)
 8016014:	681b      	ldr	r3, [r3, #0]
 8016016:	6a1b      	ldr	r3, [r3, #32]
 8016018:	2b00      	cmp	r3, #0
 801601a:	bf08      	it	eq
 801601c:	4613      	moveq	r3, r2
 801601e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8016022:	4770      	bx	lr
 8016024:	20000014 	.word	0x20000014
 8016028:	20000560 	.word	0x20000560

0801602c <__locale_ctype_ptr_l>:
 801602c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8016030:	4770      	bx	lr
	...

08016034 <__locale_ctype_ptr>:
 8016034:	4b04      	ldr	r3, [pc, #16]	; (8016048 <__locale_ctype_ptr+0x14>)
 8016036:	4a05      	ldr	r2, [pc, #20]	; (801604c <__locale_ctype_ptr+0x18>)
 8016038:	681b      	ldr	r3, [r3, #0]
 801603a:	6a1b      	ldr	r3, [r3, #32]
 801603c:	2b00      	cmp	r3, #0
 801603e:	bf08      	it	eq
 8016040:	4613      	moveq	r3, r2
 8016042:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8016046:	4770      	bx	lr
 8016048:	20000014 	.word	0x20000014
 801604c:	20000560 	.word	0x20000560

08016050 <__localeconv_l>:
 8016050:	30f0      	adds	r0, #240	; 0xf0
 8016052:	4770      	bx	lr

08016054 <_localeconv_r>:
 8016054:	4b04      	ldr	r3, [pc, #16]	; (8016068 <_localeconv_r+0x14>)
 8016056:	681b      	ldr	r3, [r3, #0]
 8016058:	6a18      	ldr	r0, [r3, #32]
 801605a:	4b04      	ldr	r3, [pc, #16]	; (801606c <_localeconv_r+0x18>)
 801605c:	2800      	cmp	r0, #0
 801605e:	bf08      	it	eq
 8016060:	4618      	moveq	r0, r3
 8016062:	30f0      	adds	r0, #240	; 0xf0
 8016064:	4770      	bx	lr
 8016066:	bf00      	nop
 8016068:	20000014 	.word	0x20000014
 801606c:	20000560 	.word	0x20000560

08016070 <__retarget_lock_init_recursive>:
 8016070:	4770      	bx	lr

08016072 <__retarget_lock_close_recursive>:
 8016072:	4770      	bx	lr

08016074 <__retarget_lock_acquire>:
 8016074:	4770      	bx	lr

08016076 <__retarget_lock_acquire_recursive>:
 8016076:	4770      	bx	lr

08016078 <__retarget_lock_release>:
 8016078:	4770      	bx	lr

0801607a <__retarget_lock_release_recursive>:
 801607a:	4770      	bx	lr

0801607c <__swhatbuf_r>:
 801607c:	b570      	push	{r4, r5, r6, lr}
 801607e:	460e      	mov	r6, r1
 8016080:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016084:	2900      	cmp	r1, #0
 8016086:	b090      	sub	sp, #64	; 0x40
 8016088:	4614      	mov	r4, r2
 801608a:	461d      	mov	r5, r3
 801608c:	da09      	bge.n	80160a2 <__swhatbuf_r+0x26>
 801608e:	89b3      	ldrh	r3, [r6, #12]
 8016090:	2200      	movs	r2, #0
 8016092:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8016096:	602a      	str	r2, [r5, #0]
 8016098:	d116      	bne.n	80160c8 <__swhatbuf_r+0x4c>
 801609a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801609e:	6023      	str	r3, [r4, #0]
 80160a0:	e015      	b.n	80160ce <__swhatbuf_r+0x52>
 80160a2:	aa01      	add	r2, sp, #4
 80160a4:	f001 fd62 	bl	8017b6c <_fstat_r>
 80160a8:	2800      	cmp	r0, #0
 80160aa:	dbf0      	blt.n	801608e <__swhatbuf_r+0x12>
 80160ac:	9a02      	ldr	r2, [sp, #8]
 80160ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80160b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80160b6:	425a      	negs	r2, r3
 80160b8:	415a      	adcs	r2, r3
 80160ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80160be:	602a      	str	r2, [r5, #0]
 80160c0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80160c4:	6023      	str	r3, [r4, #0]
 80160c6:	e002      	b.n	80160ce <__swhatbuf_r+0x52>
 80160c8:	2340      	movs	r3, #64	; 0x40
 80160ca:	6023      	str	r3, [r4, #0]
 80160cc:	4610      	mov	r0, r2
 80160ce:	b010      	add	sp, #64	; 0x40
 80160d0:	bd70      	pop	{r4, r5, r6, pc}
	...

080160d4 <__smakebuf_r>:
 80160d4:	898b      	ldrh	r3, [r1, #12]
 80160d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80160d8:	079d      	lsls	r5, r3, #30
 80160da:	4606      	mov	r6, r0
 80160dc:	460c      	mov	r4, r1
 80160de:	d507      	bpl.n	80160f0 <__smakebuf_r+0x1c>
 80160e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80160e4:	6023      	str	r3, [r4, #0]
 80160e6:	6123      	str	r3, [r4, #16]
 80160e8:	2301      	movs	r3, #1
 80160ea:	6163      	str	r3, [r4, #20]
 80160ec:	b002      	add	sp, #8
 80160ee:	bd70      	pop	{r4, r5, r6, pc}
 80160f0:	ab01      	add	r3, sp, #4
 80160f2:	466a      	mov	r2, sp
 80160f4:	f7ff ffc2 	bl	801607c <__swhatbuf_r>
 80160f8:	9900      	ldr	r1, [sp, #0]
 80160fa:	4605      	mov	r5, r0
 80160fc:	4630      	mov	r0, r6
 80160fe:	f7fa f88b 	bl	8010218 <_malloc_r>
 8016102:	b948      	cbnz	r0, 8016118 <__smakebuf_r+0x44>
 8016104:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016108:	059a      	lsls	r2, r3, #22
 801610a:	d4ef      	bmi.n	80160ec <__smakebuf_r+0x18>
 801610c:	f023 0303 	bic.w	r3, r3, #3
 8016110:	f043 0302 	orr.w	r3, r3, #2
 8016114:	81a3      	strh	r3, [r4, #12]
 8016116:	e7e3      	b.n	80160e0 <__smakebuf_r+0xc>
 8016118:	4b0d      	ldr	r3, [pc, #52]	; (8016150 <__smakebuf_r+0x7c>)
 801611a:	62b3      	str	r3, [r6, #40]	; 0x28
 801611c:	89a3      	ldrh	r3, [r4, #12]
 801611e:	6020      	str	r0, [r4, #0]
 8016120:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016124:	81a3      	strh	r3, [r4, #12]
 8016126:	9b00      	ldr	r3, [sp, #0]
 8016128:	6163      	str	r3, [r4, #20]
 801612a:	9b01      	ldr	r3, [sp, #4]
 801612c:	6120      	str	r0, [r4, #16]
 801612e:	b15b      	cbz	r3, 8016148 <__smakebuf_r+0x74>
 8016130:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016134:	4630      	mov	r0, r6
 8016136:	f001 fd2b 	bl	8017b90 <_isatty_r>
 801613a:	b128      	cbz	r0, 8016148 <__smakebuf_r+0x74>
 801613c:	89a3      	ldrh	r3, [r4, #12]
 801613e:	f023 0303 	bic.w	r3, r3, #3
 8016142:	f043 0301 	orr.w	r3, r3, #1
 8016146:	81a3      	strh	r3, [r4, #12]
 8016148:	89a3      	ldrh	r3, [r4, #12]
 801614a:	431d      	orrs	r5, r3
 801614c:	81a5      	strh	r5, [r4, #12]
 801614e:	e7cd      	b.n	80160ec <__smakebuf_r+0x18>
 8016150:	08015139 	.word	0x08015139

08016154 <__ascii_mbtowc>:
 8016154:	b082      	sub	sp, #8
 8016156:	b901      	cbnz	r1, 801615a <__ascii_mbtowc+0x6>
 8016158:	a901      	add	r1, sp, #4
 801615a:	b142      	cbz	r2, 801616e <__ascii_mbtowc+0x1a>
 801615c:	b14b      	cbz	r3, 8016172 <__ascii_mbtowc+0x1e>
 801615e:	7813      	ldrb	r3, [r2, #0]
 8016160:	600b      	str	r3, [r1, #0]
 8016162:	7812      	ldrb	r2, [r2, #0]
 8016164:	1c10      	adds	r0, r2, #0
 8016166:	bf18      	it	ne
 8016168:	2001      	movne	r0, #1
 801616a:	b002      	add	sp, #8
 801616c:	4770      	bx	lr
 801616e:	4610      	mov	r0, r2
 8016170:	e7fb      	b.n	801616a <__ascii_mbtowc+0x16>
 8016172:	f06f 0001 	mvn.w	r0, #1
 8016176:	e7f8      	b.n	801616a <__ascii_mbtowc+0x16>

08016178 <memmove>:
 8016178:	4288      	cmp	r0, r1
 801617a:	b510      	push	{r4, lr}
 801617c:	eb01 0302 	add.w	r3, r1, r2
 8016180:	d803      	bhi.n	801618a <memmove+0x12>
 8016182:	1e42      	subs	r2, r0, #1
 8016184:	4299      	cmp	r1, r3
 8016186:	d10c      	bne.n	80161a2 <memmove+0x2a>
 8016188:	bd10      	pop	{r4, pc}
 801618a:	4298      	cmp	r0, r3
 801618c:	d2f9      	bcs.n	8016182 <memmove+0xa>
 801618e:	1881      	adds	r1, r0, r2
 8016190:	1ad2      	subs	r2, r2, r3
 8016192:	42d3      	cmn	r3, r2
 8016194:	d100      	bne.n	8016198 <memmove+0x20>
 8016196:	bd10      	pop	{r4, pc}
 8016198:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801619c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80161a0:	e7f7      	b.n	8016192 <memmove+0x1a>
 80161a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80161a6:	f802 4f01 	strb.w	r4, [r2, #1]!
 80161aa:	e7eb      	b.n	8016184 <memmove+0xc>

080161ac <_Balloc>:
 80161ac:	b570      	push	{r4, r5, r6, lr}
 80161ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80161b0:	4604      	mov	r4, r0
 80161b2:	460e      	mov	r6, r1
 80161b4:	b93d      	cbnz	r5, 80161c6 <_Balloc+0x1a>
 80161b6:	2010      	movs	r0, #16
 80161b8:	f7fa f81e 	bl	80101f8 <malloc>
 80161bc:	6260      	str	r0, [r4, #36]	; 0x24
 80161be:	6045      	str	r5, [r0, #4]
 80161c0:	6085      	str	r5, [r0, #8]
 80161c2:	6005      	str	r5, [r0, #0]
 80161c4:	60c5      	str	r5, [r0, #12]
 80161c6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80161c8:	68eb      	ldr	r3, [r5, #12]
 80161ca:	b183      	cbz	r3, 80161ee <_Balloc+0x42>
 80161cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80161ce:	68db      	ldr	r3, [r3, #12]
 80161d0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80161d4:	b9b8      	cbnz	r0, 8016206 <_Balloc+0x5a>
 80161d6:	2101      	movs	r1, #1
 80161d8:	fa01 f506 	lsl.w	r5, r1, r6
 80161dc:	1d6a      	adds	r2, r5, #5
 80161de:	0092      	lsls	r2, r2, #2
 80161e0:	4620      	mov	r0, r4
 80161e2:	f001 fba3 	bl	801792c <_calloc_r>
 80161e6:	b160      	cbz	r0, 8016202 <_Balloc+0x56>
 80161e8:	6046      	str	r6, [r0, #4]
 80161ea:	6085      	str	r5, [r0, #8]
 80161ec:	e00e      	b.n	801620c <_Balloc+0x60>
 80161ee:	2221      	movs	r2, #33	; 0x21
 80161f0:	2104      	movs	r1, #4
 80161f2:	4620      	mov	r0, r4
 80161f4:	f001 fb9a 	bl	801792c <_calloc_r>
 80161f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80161fa:	60e8      	str	r0, [r5, #12]
 80161fc:	68db      	ldr	r3, [r3, #12]
 80161fe:	2b00      	cmp	r3, #0
 8016200:	d1e4      	bne.n	80161cc <_Balloc+0x20>
 8016202:	2000      	movs	r0, #0
 8016204:	bd70      	pop	{r4, r5, r6, pc}
 8016206:	6802      	ldr	r2, [r0, #0]
 8016208:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 801620c:	2300      	movs	r3, #0
 801620e:	6103      	str	r3, [r0, #16]
 8016210:	60c3      	str	r3, [r0, #12]
 8016212:	bd70      	pop	{r4, r5, r6, pc}

08016214 <_Bfree>:
 8016214:	b570      	push	{r4, r5, r6, lr}
 8016216:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8016218:	4606      	mov	r6, r0
 801621a:	460d      	mov	r5, r1
 801621c:	b93c      	cbnz	r4, 801622e <_Bfree+0x1a>
 801621e:	2010      	movs	r0, #16
 8016220:	f7f9 ffea 	bl	80101f8 <malloc>
 8016224:	6270      	str	r0, [r6, #36]	; 0x24
 8016226:	6044      	str	r4, [r0, #4]
 8016228:	6084      	str	r4, [r0, #8]
 801622a:	6004      	str	r4, [r0, #0]
 801622c:	60c4      	str	r4, [r0, #12]
 801622e:	b13d      	cbz	r5, 8016240 <_Bfree+0x2c>
 8016230:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8016232:	686a      	ldr	r2, [r5, #4]
 8016234:	68db      	ldr	r3, [r3, #12]
 8016236:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801623a:	6029      	str	r1, [r5, #0]
 801623c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8016240:	bd70      	pop	{r4, r5, r6, pc}

08016242 <__multadd>:
 8016242:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016246:	690d      	ldr	r5, [r1, #16]
 8016248:	461f      	mov	r7, r3
 801624a:	4606      	mov	r6, r0
 801624c:	460c      	mov	r4, r1
 801624e:	f101 0e14 	add.w	lr, r1, #20
 8016252:	2300      	movs	r3, #0
 8016254:	f8de 0000 	ldr.w	r0, [lr]
 8016258:	b281      	uxth	r1, r0
 801625a:	fb02 7101 	mla	r1, r2, r1, r7
 801625e:	0c0f      	lsrs	r7, r1, #16
 8016260:	0c00      	lsrs	r0, r0, #16
 8016262:	fb02 7000 	mla	r0, r2, r0, r7
 8016266:	b289      	uxth	r1, r1
 8016268:	3301      	adds	r3, #1
 801626a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 801626e:	429d      	cmp	r5, r3
 8016270:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8016274:	f84e 1b04 	str.w	r1, [lr], #4
 8016278:	dcec      	bgt.n	8016254 <__multadd+0x12>
 801627a:	b1d7      	cbz	r7, 80162b2 <__multadd+0x70>
 801627c:	68a3      	ldr	r3, [r4, #8]
 801627e:	429d      	cmp	r5, r3
 8016280:	db12      	blt.n	80162a8 <__multadd+0x66>
 8016282:	6861      	ldr	r1, [r4, #4]
 8016284:	4630      	mov	r0, r6
 8016286:	3101      	adds	r1, #1
 8016288:	f7ff ff90 	bl	80161ac <_Balloc>
 801628c:	6922      	ldr	r2, [r4, #16]
 801628e:	3202      	adds	r2, #2
 8016290:	f104 010c 	add.w	r1, r4, #12
 8016294:	4680      	mov	r8, r0
 8016296:	0092      	lsls	r2, r2, #2
 8016298:	300c      	adds	r0, #12
 801629a:	f7fa f9cb 	bl	8010634 <memcpy>
 801629e:	4621      	mov	r1, r4
 80162a0:	4630      	mov	r0, r6
 80162a2:	f7ff ffb7 	bl	8016214 <_Bfree>
 80162a6:	4644      	mov	r4, r8
 80162a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80162ac:	3501      	adds	r5, #1
 80162ae:	615f      	str	r7, [r3, #20]
 80162b0:	6125      	str	r5, [r4, #16]
 80162b2:	4620      	mov	r0, r4
 80162b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080162b8 <__s2b>:
 80162b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80162bc:	460c      	mov	r4, r1
 80162be:	4615      	mov	r5, r2
 80162c0:	461f      	mov	r7, r3
 80162c2:	2209      	movs	r2, #9
 80162c4:	3308      	adds	r3, #8
 80162c6:	4606      	mov	r6, r0
 80162c8:	fb93 f3f2 	sdiv	r3, r3, r2
 80162cc:	2100      	movs	r1, #0
 80162ce:	2201      	movs	r2, #1
 80162d0:	429a      	cmp	r2, r3
 80162d2:	db20      	blt.n	8016316 <__s2b+0x5e>
 80162d4:	4630      	mov	r0, r6
 80162d6:	f7ff ff69 	bl	80161ac <_Balloc>
 80162da:	9b08      	ldr	r3, [sp, #32]
 80162dc:	6143      	str	r3, [r0, #20]
 80162de:	2d09      	cmp	r5, #9
 80162e0:	f04f 0301 	mov.w	r3, #1
 80162e4:	6103      	str	r3, [r0, #16]
 80162e6:	dd19      	ble.n	801631c <__s2b+0x64>
 80162e8:	f104 0909 	add.w	r9, r4, #9
 80162ec:	46c8      	mov	r8, r9
 80162ee:	442c      	add	r4, r5
 80162f0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80162f4:	4601      	mov	r1, r0
 80162f6:	3b30      	subs	r3, #48	; 0x30
 80162f8:	220a      	movs	r2, #10
 80162fa:	4630      	mov	r0, r6
 80162fc:	f7ff ffa1 	bl	8016242 <__multadd>
 8016300:	45a0      	cmp	r8, r4
 8016302:	d1f5      	bne.n	80162f0 <__s2b+0x38>
 8016304:	f1a5 0408 	sub.w	r4, r5, #8
 8016308:	444c      	add	r4, r9
 801630a:	1b2d      	subs	r5, r5, r4
 801630c:	1963      	adds	r3, r4, r5
 801630e:	42bb      	cmp	r3, r7
 8016310:	db07      	blt.n	8016322 <__s2b+0x6a>
 8016312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016316:	0052      	lsls	r2, r2, #1
 8016318:	3101      	adds	r1, #1
 801631a:	e7d9      	b.n	80162d0 <__s2b+0x18>
 801631c:	340a      	adds	r4, #10
 801631e:	2509      	movs	r5, #9
 8016320:	e7f3      	b.n	801630a <__s2b+0x52>
 8016322:	f814 3b01 	ldrb.w	r3, [r4], #1
 8016326:	4601      	mov	r1, r0
 8016328:	3b30      	subs	r3, #48	; 0x30
 801632a:	220a      	movs	r2, #10
 801632c:	4630      	mov	r0, r6
 801632e:	f7ff ff88 	bl	8016242 <__multadd>
 8016332:	e7eb      	b.n	801630c <__s2b+0x54>

08016334 <__hi0bits>:
 8016334:	0c02      	lsrs	r2, r0, #16
 8016336:	0412      	lsls	r2, r2, #16
 8016338:	4603      	mov	r3, r0
 801633a:	b9b2      	cbnz	r2, 801636a <__hi0bits+0x36>
 801633c:	0403      	lsls	r3, r0, #16
 801633e:	2010      	movs	r0, #16
 8016340:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8016344:	bf04      	itt	eq
 8016346:	021b      	lsleq	r3, r3, #8
 8016348:	3008      	addeq	r0, #8
 801634a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801634e:	bf04      	itt	eq
 8016350:	011b      	lsleq	r3, r3, #4
 8016352:	3004      	addeq	r0, #4
 8016354:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8016358:	bf04      	itt	eq
 801635a:	009b      	lsleq	r3, r3, #2
 801635c:	3002      	addeq	r0, #2
 801635e:	2b00      	cmp	r3, #0
 8016360:	db06      	blt.n	8016370 <__hi0bits+0x3c>
 8016362:	005b      	lsls	r3, r3, #1
 8016364:	d503      	bpl.n	801636e <__hi0bits+0x3a>
 8016366:	3001      	adds	r0, #1
 8016368:	4770      	bx	lr
 801636a:	2000      	movs	r0, #0
 801636c:	e7e8      	b.n	8016340 <__hi0bits+0xc>
 801636e:	2020      	movs	r0, #32
 8016370:	4770      	bx	lr

08016372 <__lo0bits>:
 8016372:	6803      	ldr	r3, [r0, #0]
 8016374:	f013 0207 	ands.w	r2, r3, #7
 8016378:	4601      	mov	r1, r0
 801637a:	d00b      	beq.n	8016394 <__lo0bits+0x22>
 801637c:	07da      	lsls	r2, r3, #31
 801637e:	d423      	bmi.n	80163c8 <__lo0bits+0x56>
 8016380:	0798      	lsls	r0, r3, #30
 8016382:	bf49      	itett	mi
 8016384:	085b      	lsrmi	r3, r3, #1
 8016386:	089b      	lsrpl	r3, r3, #2
 8016388:	2001      	movmi	r0, #1
 801638a:	600b      	strmi	r3, [r1, #0]
 801638c:	bf5c      	itt	pl
 801638e:	600b      	strpl	r3, [r1, #0]
 8016390:	2002      	movpl	r0, #2
 8016392:	4770      	bx	lr
 8016394:	b298      	uxth	r0, r3
 8016396:	b9a8      	cbnz	r0, 80163c4 <__lo0bits+0x52>
 8016398:	0c1b      	lsrs	r3, r3, #16
 801639a:	2010      	movs	r0, #16
 801639c:	f013 0fff 	tst.w	r3, #255	; 0xff
 80163a0:	bf04      	itt	eq
 80163a2:	0a1b      	lsreq	r3, r3, #8
 80163a4:	3008      	addeq	r0, #8
 80163a6:	071a      	lsls	r2, r3, #28
 80163a8:	bf04      	itt	eq
 80163aa:	091b      	lsreq	r3, r3, #4
 80163ac:	3004      	addeq	r0, #4
 80163ae:	079a      	lsls	r2, r3, #30
 80163b0:	bf04      	itt	eq
 80163b2:	089b      	lsreq	r3, r3, #2
 80163b4:	3002      	addeq	r0, #2
 80163b6:	07da      	lsls	r2, r3, #31
 80163b8:	d402      	bmi.n	80163c0 <__lo0bits+0x4e>
 80163ba:	085b      	lsrs	r3, r3, #1
 80163bc:	d006      	beq.n	80163cc <__lo0bits+0x5a>
 80163be:	3001      	adds	r0, #1
 80163c0:	600b      	str	r3, [r1, #0]
 80163c2:	4770      	bx	lr
 80163c4:	4610      	mov	r0, r2
 80163c6:	e7e9      	b.n	801639c <__lo0bits+0x2a>
 80163c8:	2000      	movs	r0, #0
 80163ca:	4770      	bx	lr
 80163cc:	2020      	movs	r0, #32
 80163ce:	4770      	bx	lr

080163d0 <__i2b>:
 80163d0:	b510      	push	{r4, lr}
 80163d2:	460c      	mov	r4, r1
 80163d4:	2101      	movs	r1, #1
 80163d6:	f7ff fee9 	bl	80161ac <_Balloc>
 80163da:	2201      	movs	r2, #1
 80163dc:	6144      	str	r4, [r0, #20]
 80163de:	6102      	str	r2, [r0, #16]
 80163e0:	bd10      	pop	{r4, pc}

080163e2 <__multiply>:
 80163e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80163e6:	4614      	mov	r4, r2
 80163e8:	690a      	ldr	r2, [r1, #16]
 80163ea:	6923      	ldr	r3, [r4, #16]
 80163ec:	429a      	cmp	r2, r3
 80163ee:	bfb8      	it	lt
 80163f0:	460b      	movlt	r3, r1
 80163f2:	4689      	mov	r9, r1
 80163f4:	bfbc      	itt	lt
 80163f6:	46a1      	movlt	r9, r4
 80163f8:	461c      	movlt	r4, r3
 80163fa:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80163fe:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8016402:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8016406:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801640a:	eb07 060a 	add.w	r6, r7, sl
 801640e:	429e      	cmp	r6, r3
 8016410:	bfc8      	it	gt
 8016412:	3101      	addgt	r1, #1
 8016414:	f7ff feca 	bl	80161ac <_Balloc>
 8016418:	f100 0514 	add.w	r5, r0, #20
 801641c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8016420:	462b      	mov	r3, r5
 8016422:	2200      	movs	r2, #0
 8016424:	4543      	cmp	r3, r8
 8016426:	d316      	bcc.n	8016456 <__multiply+0x74>
 8016428:	f104 0214 	add.w	r2, r4, #20
 801642c:	f109 0114 	add.w	r1, r9, #20
 8016430:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8016434:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8016438:	9301      	str	r3, [sp, #4]
 801643a:	9c01      	ldr	r4, [sp, #4]
 801643c:	4294      	cmp	r4, r2
 801643e:	4613      	mov	r3, r2
 8016440:	d80c      	bhi.n	801645c <__multiply+0x7a>
 8016442:	2e00      	cmp	r6, #0
 8016444:	dd03      	ble.n	801644e <__multiply+0x6c>
 8016446:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801644a:	2b00      	cmp	r3, #0
 801644c:	d054      	beq.n	80164f8 <__multiply+0x116>
 801644e:	6106      	str	r6, [r0, #16]
 8016450:	b003      	add	sp, #12
 8016452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016456:	f843 2b04 	str.w	r2, [r3], #4
 801645a:	e7e3      	b.n	8016424 <__multiply+0x42>
 801645c:	f8b3 a000 	ldrh.w	sl, [r3]
 8016460:	3204      	adds	r2, #4
 8016462:	f1ba 0f00 	cmp.w	sl, #0
 8016466:	d020      	beq.n	80164aa <__multiply+0xc8>
 8016468:	46ae      	mov	lr, r5
 801646a:	4689      	mov	r9, r1
 801646c:	f04f 0c00 	mov.w	ip, #0
 8016470:	f859 4b04 	ldr.w	r4, [r9], #4
 8016474:	f8be b000 	ldrh.w	fp, [lr]
 8016478:	b2a3      	uxth	r3, r4
 801647a:	fb0a b303 	mla	r3, sl, r3, fp
 801647e:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8016482:	f8de 4000 	ldr.w	r4, [lr]
 8016486:	4463      	add	r3, ip
 8016488:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 801648c:	fb0a c40b 	mla	r4, sl, fp, ip
 8016490:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8016494:	b29b      	uxth	r3, r3
 8016496:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 801649a:	454f      	cmp	r7, r9
 801649c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80164a0:	f84e 3b04 	str.w	r3, [lr], #4
 80164a4:	d8e4      	bhi.n	8016470 <__multiply+0x8e>
 80164a6:	f8ce c000 	str.w	ip, [lr]
 80164aa:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80164ae:	f1b9 0f00 	cmp.w	r9, #0
 80164b2:	d01f      	beq.n	80164f4 <__multiply+0x112>
 80164b4:	682b      	ldr	r3, [r5, #0]
 80164b6:	46ae      	mov	lr, r5
 80164b8:	468c      	mov	ip, r1
 80164ba:	f04f 0a00 	mov.w	sl, #0
 80164be:	f8bc 4000 	ldrh.w	r4, [ip]
 80164c2:	f8be b002 	ldrh.w	fp, [lr, #2]
 80164c6:	fb09 b404 	mla	r4, r9, r4, fp
 80164ca:	44a2      	add	sl, r4
 80164cc:	b29b      	uxth	r3, r3
 80164ce:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80164d2:	f84e 3b04 	str.w	r3, [lr], #4
 80164d6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80164da:	f8be 4000 	ldrh.w	r4, [lr]
 80164de:	0c1b      	lsrs	r3, r3, #16
 80164e0:	fb09 4303 	mla	r3, r9, r3, r4
 80164e4:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80164e8:	4567      	cmp	r7, ip
 80164ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80164ee:	d8e6      	bhi.n	80164be <__multiply+0xdc>
 80164f0:	f8ce 3000 	str.w	r3, [lr]
 80164f4:	3504      	adds	r5, #4
 80164f6:	e7a0      	b.n	801643a <__multiply+0x58>
 80164f8:	3e01      	subs	r6, #1
 80164fa:	e7a2      	b.n	8016442 <__multiply+0x60>

080164fc <__pow5mult>:
 80164fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016500:	4615      	mov	r5, r2
 8016502:	f012 0203 	ands.w	r2, r2, #3
 8016506:	4606      	mov	r6, r0
 8016508:	460f      	mov	r7, r1
 801650a:	d007      	beq.n	801651c <__pow5mult+0x20>
 801650c:	3a01      	subs	r2, #1
 801650e:	4c21      	ldr	r4, [pc, #132]	; (8016594 <__pow5mult+0x98>)
 8016510:	2300      	movs	r3, #0
 8016512:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016516:	f7ff fe94 	bl	8016242 <__multadd>
 801651a:	4607      	mov	r7, r0
 801651c:	10ad      	asrs	r5, r5, #2
 801651e:	d035      	beq.n	801658c <__pow5mult+0x90>
 8016520:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8016522:	b93c      	cbnz	r4, 8016534 <__pow5mult+0x38>
 8016524:	2010      	movs	r0, #16
 8016526:	f7f9 fe67 	bl	80101f8 <malloc>
 801652a:	6270      	str	r0, [r6, #36]	; 0x24
 801652c:	6044      	str	r4, [r0, #4]
 801652e:	6084      	str	r4, [r0, #8]
 8016530:	6004      	str	r4, [r0, #0]
 8016532:	60c4      	str	r4, [r0, #12]
 8016534:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8016538:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801653c:	b94c      	cbnz	r4, 8016552 <__pow5mult+0x56>
 801653e:	f240 2171 	movw	r1, #625	; 0x271
 8016542:	4630      	mov	r0, r6
 8016544:	f7ff ff44 	bl	80163d0 <__i2b>
 8016548:	2300      	movs	r3, #0
 801654a:	f8c8 0008 	str.w	r0, [r8, #8]
 801654e:	4604      	mov	r4, r0
 8016550:	6003      	str	r3, [r0, #0]
 8016552:	f04f 0800 	mov.w	r8, #0
 8016556:	07eb      	lsls	r3, r5, #31
 8016558:	d50a      	bpl.n	8016570 <__pow5mult+0x74>
 801655a:	4639      	mov	r1, r7
 801655c:	4622      	mov	r2, r4
 801655e:	4630      	mov	r0, r6
 8016560:	f7ff ff3f 	bl	80163e2 <__multiply>
 8016564:	4639      	mov	r1, r7
 8016566:	4681      	mov	r9, r0
 8016568:	4630      	mov	r0, r6
 801656a:	f7ff fe53 	bl	8016214 <_Bfree>
 801656e:	464f      	mov	r7, r9
 8016570:	106d      	asrs	r5, r5, #1
 8016572:	d00b      	beq.n	801658c <__pow5mult+0x90>
 8016574:	6820      	ldr	r0, [r4, #0]
 8016576:	b938      	cbnz	r0, 8016588 <__pow5mult+0x8c>
 8016578:	4622      	mov	r2, r4
 801657a:	4621      	mov	r1, r4
 801657c:	4630      	mov	r0, r6
 801657e:	f7ff ff30 	bl	80163e2 <__multiply>
 8016582:	6020      	str	r0, [r4, #0]
 8016584:	f8c0 8000 	str.w	r8, [r0]
 8016588:	4604      	mov	r4, r0
 801658a:	e7e4      	b.n	8016556 <__pow5mult+0x5a>
 801658c:	4638      	mov	r0, r7
 801658e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016592:	bf00      	nop
 8016594:	08019ba8 	.word	0x08019ba8

08016598 <__lshift>:
 8016598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801659c:	460c      	mov	r4, r1
 801659e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80165a2:	6923      	ldr	r3, [r4, #16]
 80165a4:	6849      	ldr	r1, [r1, #4]
 80165a6:	eb0a 0903 	add.w	r9, sl, r3
 80165aa:	68a3      	ldr	r3, [r4, #8]
 80165ac:	4607      	mov	r7, r0
 80165ae:	4616      	mov	r6, r2
 80165b0:	f109 0501 	add.w	r5, r9, #1
 80165b4:	42ab      	cmp	r3, r5
 80165b6:	db31      	blt.n	801661c <__lshift+0x84>
 80165b8:	4638      	mov	r0, r7
 80165ba:	f7ff fdf7 	bl	80161ac <_Balloc>
 80165be:	2200      	movs	r2, #0
 80165c0:	4680      	mov	r8, r0
 80165c2:	f100 0314 	add.w	r3, r0, #20
 80165c6:	4611      	mov	r1, r2
 80165c8:	4552      	cmp	r2, sl
 80165ca:	db2a      	blt.n	8016622 <__lshift+0x8a>
 80165cc:	6920      	ldr	r0, [r4, #16]
 80165ce:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80165d2:	f104 0114 	add.w	r1, r4, #20
 80165d6:	f016 021f 	ands.w	r2, r6, #31
 80165da:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80165de:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80165e2:	d022      	beq.n	801662a <__lshift+0x92>
 80165e4:	f1c2 0c20 	rsb	ip, r2, #32
 80165e8:	2000      	movs	r0, #0
 80165ea:	680e      	ldr	r6, [r1, #0]
 80165ec:	4096      	lsls	r6, r2
 80165ee:	4330      	orrs	r0, r6
 80165f0:	f843 0b04 	str.w	r0, [r3], #4
 80165f4:	f851 0b04 	ldr.w	r0, [r1], #4
 80165f8:	458e      	cmp	lr, r1
 80165fa:	fa20 f00c 	lsr.w	r0, r0, ip
 80165fe:	d8f4      	bhi.n	80165ea <__lshift+0x52>
 8016600:	6018      	str	r0, [r3, #0]
 8016602:	b108      	cbz	r0, 8016608 <__lshift+0x70>
 8016604:	f109 0502 	add.w	r5, r9, #2
 8016608:	3d01      	subs	r5, #1
 801660a:	4638      	mov	r0, r7
 801660c:	f8c8 5010 	str.w	r5, [r8, #16]
 8016610:	4621      	mov	r1, r4
 8016612:	f7ff fdff 	bl	8016214 <_Bfree>
 8016616:	4640      	mov	r0, r8
 8016618:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801661c:	3101      	adds	r1, #1
 801661e:	005b      	lsls	r3, r3, #1
 8016620:	e7c8      	b.n	80165b4 <__lshift+0x1c>
 8016622:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8016626:	3201      	adds	r2, #1
 8016628:	e7ce      	b.n	80165c8 <__lshift+0x30>
 801662a:	3b04      	subs	r3, #4
 801662c:	f851 2b04 	ldr.w	r2, [r1], #4
 8016630:	f843 2f04 	str.w	r2, [r3, #4]!
 8016634:	458e      	cmp	lr, r1
 8016636:	d8f9      	bhi.n	801662c <__lshift+0x94>
 8016638:	e7e6      	b.n	8016608 <__lshift+0x70>

0801663a <__mcmp>:
 801663a:	6903      	ldr	r3, [r0, #16]
 801663c:	690a      	ldr	r2, [r1, #16]
 801663e:	1a9b      	subs	r3, r3, r2
 8016640:	b530      	push	{r4, r5, lr}
 8016642:	d10c      	bne.n	801665e <__mcmp+0x24>
 8016644:	0092      	lsls	r2, r2, #2
 8016646:	3014      	adds	r0, #20
 8016648:	3114      	adds	r1, #20
 801664a:	1884      	adds	r4, r0, r2
 801664c:	4411      	add	r1, r2
 801664e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8016652:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016656:	4295      	cmp	r5, r2
 8016658:	d003      	beq.n	8016662 <__mcmp+0x28>
 801665a:	d305      	bcc.n	8016668 <__mcmp+0x2e>
 801665c:	2301      	movs	r3, #1
 801665e:	4618      	mov	r0, r3
 8016660:	bd30      	pop	{r4, r5, pc}
 8016662:	42a0      	cmp	r0, r4
 8016664:	d3f3      	bcc.n	801664e <__mcmp+0x14>
 8016666:	e7fa      	b.n	801665e <__mcmp+0x24>
 8016668:	f04f 33ff 	mov.w	r3, #4294967295
 801666c:	e7f7      	b.n	801665e <__mcmp+0x24>

0801666e <__mdiff>:
 801666e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016672:	460d      	mov	r5, r1
 8016674:	4607      	mov	r7, r0
 8016676:	4611      	mov	r1, r2
 8016678:	4628      	mov	r0, r5
 801667a:	4614      	mov	r4, r2
 801667c:	f7ff ffdd 	bl	801663a <__mcmp>
 8016680:	1e06      	subs	r6, r0, #0
 8016682:	d108      	bne.n	8016696 <__mdiff+0x28>
 8016684:	4631      	mov	r1, r6
 8016686:	4638      	mov	r0, r7
 8016688:	f7ff fd90 	bl	80161ac <_Balloc>
 801668c:	2301      	movs	r3, #1
 801668e:	6103      	str	r3, [r0, #16]
 8016690:	6146      	str	r6, [r0, #20]
 8016692:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016696:	bfa4      	itt	ge
 8016698:	4623      	movge	r3, r4
 801669a:	462c      	movge	r4, r5
 801669c:	4638      	mov	r0, r7
 801669e:	6861      	ldr	r1, [r4, #4]
 80166a0:	bfa6      	itte	ge
 80166a2:	461d      	movge	r5, r3
 80166a4:	2600      	movge	r6, #0
 80166a6:	2601      	movlt	r6, #1
 80166a8:	f7ff fd80 	bl	80161ac <_Balloc>
 80166ac:	692b      	ldr	r3, [r5, #16]
 80166ae:	60c6      	str	r6, [r0, #12]
 80166b0:	6926      	ldr	r6, [r4, #16]
 80166b2:	f105 0914 	add.w	r9, r5, #20
 80166b6:	f104 0214 	add.w	r2, r4, #20
 80166ba:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80166be:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80166c2:	f100 0514 	add.w	r5, r0, #20
 80166c6:	f04f 0c00 	mov.w	ip, #0
 80166ca:	f852 ab04 	ldr.w	sl, [r2], #4
 80166ce:	f859 4b04 	ldr.w	r4, [r9], #4
 80166d2:	fa1c f18a 	uxtah	r1, ip, sl
 80166d6:	b2a3      	uxth	r3, r4
 80166d8:	1ac9      	subs	r1, r1, r3
 80166da:	0c23      	lsrs	r3, r4, #16
 80166dc:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80166e0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80166e4:	b289      	uxth	r1, r1
 80166e6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80166ea:	45c8      	cmp	r8, r9
 80166ec:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80166f0:	4696      	mov	lr, r2
 80166f2:	f845 3b04 	str.w	r3, [r5], #4
 80166f6:	d8e8      	bhi.n	80166ca <__mdiff+0x5c>
 80166f8:	45be      	cmp	lr, r7
 80166fa:	d305      	bcc.n	8016708 <__mdiff+0x9a>
 80166fc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8016700:	b18b      	cbz	r3, 8016726 <__mdiff+0xb8>
 8016702:	6106      	str	r6, [r0, #16]
 8016704:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016708:	f85e 1b04 	ldr.w	r1, [lr], #4
 801670c:	fa1c f381 	uxtah	r3, ip, r1
 8016710:	141a      	asrs	r2, r3, #16
 8016712:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8016716:	b29b      	uxth	r3, r3
 8016718:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801671c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8016720:	f845 3b04 	str.w	r3, [r5], #4
 8016724:	e7e8      	b.n	80166f8 <__mdiff+0x8a>
 8016726:	3e01      	subs	r6, #1
 8016728:	e7e8      	b.n	80166fc <__mdiff+0x8e>
	...

0801672c <__ulp>:
 801672c:	4b10      	ldr	r3, [pc, #64]	; (8016770 <__ulp+0x44>)
 801672e:	400b      	ands	r3, r1
 8016730:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8016734:	2b00      	cmp	r3, #0
 8016736:	dd02      	ble.n	801673e <__ulp+0x12>
 8016738:	2000      	movs	r0, #0
 801673a:	4619      	mov	r1, r3
 801673c:	4770      	bx	lr
 801673e:	425b      	negs	r3, r3
 8016740:	151b      	asrs	r3, r3, #20
 8016742:	2b13      	cmp	r3, #19
 8016744:	f04f 0000 	mov.w	r0, #0
 8016748:	f04f 0100 	mov.w	r1, #0
 801674c:	dc04      	bgt.n	8016758 <__ulp+0x2c>
 801674e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8016752:	fa42 f103 	asr.w	r1, r2, r3
 8016756:	4770      	bx	lr
 8016758:	3b14      	subs	r3, #20
 801675a:	2b1e      	cmp	r3, #30
 801675c:	f04f 0201 	mov.w	r2, #1
 8016760:	bfda      	itte	le
 8016762:	f1c3 031f 	rsble	r3, r3, #31
 8016766:	fa02 f303 	lslle.w	r3, r2, r3
 801676a:	4613      	movgt	r3, r2
 801676c:	4618      	mov	r0, r3
 801676e:	4770      	bx	lr
 8016770:	7ff00000 	.word	0x7ff00000

08016774 <__b2d>:
 8016774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016778:	6907      	ldr	r7, [r0, #16]
 801677a:	f100 0914 	add.w	r9, r0, #20
 801677e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8016782:	f1a7 0804 	sub.w	r8, r7, #4
 8016786:	f857 6c04 	ldr.w	r6, [r7, #-4]
 801678a:	4630      	mov	r0, r6
 801678c:	f7ff fdd2 	bl	8016334 <__hi0bits>
 8016790:	f1c0 0320 	rsb	r3, r0, #32
 8016794:	280a      	cmp	r0, #10
 8016796:	600b      	str	r3, [r1, #0]
 8016798:	491e      	ldr	r1, [pc, #120]	; (8016814 <__b2d+0xa0>)
 801679a:	dc17      	bgt.n	80167cc <__b2d+0x58>
 801679c:	f1c0 0e0b 	rsb	lr, r0, #11
 80167a0:	45c1      	cmp	r9, r8
 80167a2:	fa26 f30e 	lsr.w	r3, r6, lr
 80167a6:	bf38      	it	cc
 80167a8:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80167ac:	ea43 0501 	orr.w	r5, r3, r1
 80167b0:	bf28      	it	cs
 80167b2:	2200      	movcs	r2, #0
 80167b4:	f100 0315 	add.w	r3, r0, #21
 80167b8:	fa06 f303 	lsl.w	r3, r6, r3
 80167bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80167c0:	ea43 0402 	orr.w	r4, r3, r2
 80167c4:	4620      	mov	r0, r4
 80167c6:	4629      	mov	r1, r5
 80167c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80167cc:	45c1      	cmp	r9, r8
 80167ce:	bf3a      	itte	cc
 80167d0:	f1a7 0808 	subcc.w	r8, r7, #8
 80167d4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80167d8:	2200      	movcs	r2, #0
 80167da:	f1b0 030b 	subs.w	r3, r0, #11
 80167de:	d015      	beq.n	801680c <__b2d+0x98>
 80167e0:	409e      	lsls	r6, r3
 80167e2:	f1c3 0720 	rsb	r7, r3, #32
 80167e6:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 80167ea:	fa22 f107 	lsr.w	r1, r2, r7
 80167ee:	45c8      	cmp	r8, r9
 80167f0:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 80167f4:	ea46 0501 	orr.w	r5, r6, r1
 80167f8:	bf8c      	ite	hi
 80167fa:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80167fe:	2100      	movls	r1, #0
 8016800:	fa02 f003 	lsl.w	r0, r2, r3
 8016804:	40f9      	lsrs	r1, r7
 8016806:	ea40 0401 	orr.w	r4, r0, r1
 801680a:	e7db      	b.n	80167c4 <__b2d+0x50>
 801680c:	ea46 0501 	orr.w	r5, r6, r1
 8016810:	4614      	mov	r4, r2
 8016812:	e7d7      	b.n	80167c4 <__b2d+0x50>
 8016814:	3ff00000 	.word	0x3ff00000

08016818 <__d2b>:
 8016818:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 801681c:	2101      	movs	r1, #1
 801681e:	461c      	mov	r4, r3
 8016820:	4690      	mov	r8, r2
 8016822:	9e08      	ldr	r6, [sp, #32]
 8016824:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8016826:	f7ff fcc1 	bl	80161ac <_Balloc>
 801682a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 801682e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8016832:	4607      	mov	r7, r0
 8016834:	bb34      	cbnz	r4, 8016884 <__d2b+0x6c>
 8016836:	9201      	str	r2, [sp, #4]
 8016838:	f1b8 0f00 	cmp.w	r8, #0
 801683c:	d027      	beq.n	801688e <__d2b+0x76>
 801683e:	a802      	add	r0, sp, #8
 8016840:	f840 8d08 	str.w	r8, [r0, #-8]!
 8016844:	f7ff fd95 	bl	8016372 <__lo0bits>
 8016848:	9900      	ldr	r1, [sp, #0]
 801684a:	b1f0      	cbz	r0, 801688a <__d2b+0x72>
 801684c:	9a01      	ldr	r2, [sp, #4]
 801684e:	f1c0 0320 	rsb	r3, r0, #32
 8016852:	fa02 f303 	lsl.w	r3, r2, r3
 8016856:	430b      	orrs	r3, r1
 8016858:	40c2      	lsrs	r2, r0
 801685a:	617b      	str	r3, [r7, #20]
 801685c:	9201      	str	r2, [sp, #4]
 801685e:	9b01      	ldr	r3, [sp, #4]
 8016860:	61bb      	str	r3, [r7, #24]
 8016862:	2b00      	cmp	r3, #0
 8016864:	bf14      	ite	ne
 8016866:	2102      	movne	r1, #2
 8016868:	2101      	moveq	r1, #1
 801686a:	6139      	str	r1, [r7, #16]
 801686c:	b1c4      	cbz	r4, 80168a0 <__d2b+0x88>
 801686e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8016872:	4404      	add	r4, r0
 8016874:	6034      	str	r4, [r6, #0]
 8016876:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801687a:	6028      	str	r0, [r5, #0]
 801687c:	4638      	mov	r0, r7
 801687e:	b002      	add	sp, #8
 8016880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016884:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8016888:	e7d5      	b.n	8016836 <__d2b+0x1e>
 801688a:	6179      	str	r1, [r7, #20]
 801688c:	e7e7      	b.n	801685e <__d2b+0x46>
 801688e:	a801      	add	r0, sp, #4
 8016890:	f7ff fd6f 	bl	8016372 <__lo0bits>
 8016894:	9b01      	ldr	r3, [sp, #4]
 8016896:	617b      	str	r3, [r7, #20]
 8016898:	2101      	movs	r1, #1
 801689a:	6139      	str	r1, [r7, #16]
 801689c:	3020      	adds	r0, #32
 801689e:	e7e5      	b.n	801686c <__d2b+0x54>
 80168a0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80168a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80168a8:	6030      	str	r0, [r6, #0]
 80168aa:	6918      	ldr	r0, [r3, #16]
 80168ac:	f7ff fd42 	bl	8016334 <__hi0bits>
 80168b0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80168b4:	e7e1      	b.n	801687a <__d2b+0x62>

080168b6 <__ratio>:
 80168b6:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80168ba:	4688      	mov	r8, r1
 80168bc:	4669      	mov	r1, sp
 80168be:	4681      	mov	r9, r0
 80168c0:	f7ff ff58 	bl	8016774 <__b2d>
 80168c4:	460d      	mov	r5, r1
 80168c6:	4604      	mov	r4, r0
 80168c8:	a901      	add	r1, sp, #4
 80168ca:	4640      	mov	r0, r8
 80168cc:	f7ff ff52 	bl	8016774 <__b2d>
 80168d0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80168d4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80168d8:	9e00      	ldr	r6, [sp, #0]
 80168da:	1a9a      	subs	r2, r3, r2
 80168dc:	9b01      	ldr	r3, [sp, #4]
 80168de:	1af3      	subs	r3, r6, r3
 80168e0:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	bfd6      	itet	le
 80168e8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80168ec:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 80168f0:	eb01 5103 	addle.w	r1, r1, r3, lsl #20
 80168f4:	4602      	mov	r2, r0
 80168f6:	460b      	mov	r3, r1
 80168f8:	4620      	mov	r0, r4
 80168fa:	4629      	mov	r1, r5
 80168fc:	f7e9 ffb2 	bl	8000864 <__aeabi_ddiv>
 8016900:	b002      	add	sp, #8
 8016902:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

08016906 <__copybits>:
 8016906:	3901      	subs	r1, #1
 8016908:	b510      	push	{r4, lr}
 801690a:	1149      	asrs	r1, r1, #5
 801690c:	6914      	ldr	r4, [r2, #16]
 801690e:	3101      	adds	r1, #1
 8016910:	f102 0314 	add.w	r3, r2, #20
 8016914:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016918:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801691c:	42a3      	cmp	r3, r4
 801691e:	4602      	mov	r2, r0
 8016920:	d303      	bcc.n	801692a <__copybits+0x24>
 8016922:	2300      	movs	r3, #0
 8016924:	428a      	cmp	r2, r1
 8016926:	d305      	bcc.n	8016934 <__copybits+0x2e>
 8016928:	bd10      	pop	{r4, pc}
 801692a:	f853 2b04 	ldr.w	r2, [r3], #4
 801692e:	f840 2b04 	str.w	r2, [r0], #4
 8016932:	e7f3      	b.n	801691c <__copybits+0x16>
 8016934:	f842 3b04 	str.w	r3, [r2], #4
 8016938:	e7f4      	b.n	8016924 <__copybits+0x1e>

0801693a <__any_on>:
 801693a:	f100 0214 	add.w	r2, r0, #20
 801693e:	6900      	ldr	r0, [r0, #16]
 8016940:	114b      	asrs	r3, r1, #5
 8016942:	4298      	cmp	r0, r3
 8016944:	b510      	push	{r4, lr}
 8016946:	db11      	blt.n	801696c <__any_on+0x32>
 8016948:	dd0a      	ble.n	8016960 <__any_on+0x26>
 801694a:	f011 011f 	ands.w	r1, r1, #31
 801694e:	d007      	beq.n	8016960 <__any_on+0x26>
 8016950:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016954:	fa24 f001 	lsr.w	r0, r4, r1
 8016958:	fa00 f101 	lsl.w	r1, r0, r1
 801695c:	428c      	cmp	r4, r1
 801695e:	d10b      	bne.n	8016978 <__any_on+0x3e>
 8016960:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016964:	4293      	cmp	r3, r2
 8016966:	d803      	bhi.n	8016970 <__any_on+0x36>
 8016968:	2000      	movs	r0, #0
 801696a:	bd10      	pop	{r4, pc}
 801696c:	4603      	mov	r3, r0
 801696e:	e7f7      	b.n	8016960 <__any_on+0x26>
 8016970:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016974:	2900      	cmp	r1, #0
 8016976:	d0f5      	beq.n	8016964 <__any_on+0x2a>
 8016978:	2001      	movs	r0, #1
 801697a:	bd10      	pop	{r4, pc}

0801697c <_realloc_r>:
 801697c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016980:	4682      	mov	sl, r0
 8016982:	460c      	mov	r4, r1
 8016984:	b929      	cbnz	r1, 8016992 <_realloc_r+0x16>
 8016986:	4611      	mov	r1, r2
 8016988:	b003      	add	sp, #12
 801698a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801698e:	f7f9 bc43 	b.w	8010218 <_malloc_r>
 8016992:	9201      	str	r2, [sp, #4]
 8016994:	f7fa f8be 	bl	8010b14 <__malloc_lock>
 8016998:	9a01      	ldr	r2, [sp, #4]
 801699a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 801699e:	f102 080b 	add.w	r8, r2, #11
 80169a2:	f1b8 0f16 	cmp.w	r8, #22
 80169a6:	f1a4 0908 	sub.w	r9, r4, #8
 80169aa:	f025 0603 	bic.w	r6, r5, #3
 80169ae:	d90a      	bls.n	80169c6 <_realloc_r+0x4a>
 80169b0:	f038 0807 	bics.w	r8, r8, #7
 80169b4:	d509      	bpl.n	80169ca <_realloc_r+0x4e>
 80169b6:	230c      	movs	r3, #12
 80169b8:	f8ca 3000 	str.w	r3, [sl]
 80169bc:	2700      	movs	r7, #0
 80169be:	4638      	mov	r0, r7
 80169c0:	b003      	add	sp, #12
 80169c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80169c6:	f04f 0810 	mov.w	r8, #16
 80169ca:	4590      	cmp	r8, r2
 80169cc:	d3f3      	bcc.n	80169b6 <_realloc_r+0x3a>
 80169ce:	45b0      	cmp	r8, r6
 80169d0:	f340 8145 	ble.w	8016c5e <_realloc_r+0x2e2>
 80169d4:	4ba8      	ldr	r3, [pc, #672]	; (8016c78 <_realloc_r+0x2fc>)
 80169d6:	f8d3 e008 	ldr.w	lr, [r3, #8]
 80169da:	eb09 0106 	add.w	r1, r9, r6
 80169de:	4571      	cmp	r1, lr
 80169e0:	469b      	mov	fp, r3
 80169e2:	684b      	ldr	r3, [r1, #4]
 80169e4:	d005      	beq.n	80169f2 <_realloc_r+0x76>
 80169e6:	f023 0001 	bic.w	r0, r3, #1
 80169ea:	4408      	add	r0, r1
 80169ec:	6840      	ldr	r0, [r0, #4]
 80169ee:	07c7      	lsls	r7, r0, #31
 80169f0:	d447      	bmi.n	8016a82 <_realloc_r+0x106>
 80169f2:	f023 0303 	bic.w	r3, r3, #3
 80169f6:	4571      	cmp	r1, lr
 80169f8:	eb06 0703 	add.w	r7, r6, r3
 80169fc:	d119      	bne.n	8016a32 <_realloc_r+0xb6>
 80169fe:	f108 0010 	add.w	r0, r8, #16
 8016a02:	4287      	cmp	r7, r0
 8016a04:	db3f      	blt.n	8016a86 <_realloc_r+0x10a>
 8016a06:	eb09 0308 	add.w	r3, r9, r8
 8016a0a:	eba7 0708 	sub.w	r7, r7, r8
 8016a0e:	f047 0701 	orr.w	r7, r7, #1
 8016a12:	f8cb 3008 	str.w	r3, [fp, #8]
 8016a16:	605f      	str	r7, [r3, #4]
 8016a18:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8016a1c:	f003 0301 	and.w	r3, r3, #1
 8016a20:	ea43 0308 	orr.w	r3, r3, r8
 8016a24:	f844 3c04 	str.w	r3, [r4, #-4]
 8016a28:	4650      	mov	r0, sl
 8016a2a:	f7fa f879 	bl	8010b20 <__malloc_unlock>
 8016a2e:	4627      	mov	r7, r4
 8016a30:	e7c5      	b.n	80169be <_realloc_r+0x42>
 8016a32:	45b8      	cmp	r8, r7
 8016a34:	dc27      	bgt.n	8016a86 <_realloc_r+0x10a>
 8016a36:	68cb      	ldr	r3, [r1, #12]
 8016a38:	688a      	ldr	r2, [r1, #8]
 8016a3a:	60d3      	str	r3, [r2, #12]
 8016a3c:	609a      	str	r2, [r3, #8]
 8016a3e:	eba7 0008 	sub.w	r0, r7, r8
 8016a42:	280f      	cmp	r0, #15
 8016a44:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8016a48:	eb09 0207 	add.w	r2, r9, r7
 8016a4c:	f240 8109 	bls.w	8016c62 <_realloc_r+0x2e6>
 8016a50:	eb09 0108 	add.w	r1, r9, r8
 8016a54:	f003 0301 	and.w	r3, r3, #1
 8016a58:	ea43 0308 	orr.w	r3, r3, r8
 8016a5c:	f040 0001 	orr.w	r0, r0, #1
 8016a60:	f8c9 3004 	str.w	r3, [r9, #4]
 8016a64:	6048      	str	r0, [r1, #4]
 8016a66:	6853      	ldr	r3, [r2, #4]
 8016a68:	f043 0301 	orr.w	r3, r3, #1
 8016a6c:	6053      	str	r3, [r2, #4]
 8016a6e:	3108      	adds	r1, #8
 8016a70:	4650      	mov	r0, sl
 8016a72:	f7fe fc8f 	bl	8015394 <_free_r>
 8016a76:	4650      	mov	r0, sl
 8016a78:	f7fa f852 	bl	8010b20 <__malloc_unlock>
 8016a7c:	f109 0708 	add.w	r7, r9, #8
 8016a80:	e79d      	b.n	80169be <_realloc_r+0x42>
 8016a82:	2300      	movs	r3, #0
 8016a84:	4619      	mov	r1, r3
 8016a86:	07e8      	lsls	r0, r5, #31
 8016a88:	f100 8084 	bmi.w	8016b94 <_realloc_r+0x218>
 8016a8c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8016a90:	eba9 0505 	sub.w	r5, r9, r5
 8016a94:	6868      	ldr	r0, [r5, #4]
 8016a96:	f020 0003 	bic.w	r0, r0, #3
 8016a9a:	4430      	add	r0, r6
 8016a9c:	2900      	cmp	r1, #0
 8016a9e:	d076      	beq.n	8016b8e <_realloc_r+0x212>
 8016aa0:	4571      	cmp	r1, lr
 8016aa2:	d150      	bne.n	8016b46 <_realloc_r+0x1ca>
 8016aa4:	4403      	add	r3, r0
 8016aa6:	f108 0110 	add.w	r1, r8, #16
 8016aaa:	428b      	cmp	r3, r1
 8016aac:	db6f      	blt.n	8016b8e <_realloc_r+0x212>
 8016aae:	462f      	mov	r7, r5
 8016ab0:	68ea      	ldr	r2, [r5, #12]
 8016ab2:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8016ab6:	60ca      	str	r2, [r1, #12]
 8016ab8:	6091      	str	r1, [r2, #8]
 8016aba:	1f32      	subs	r2, r6, #4
 8016abc:	2a24      	cmp	r2, #36	; 0x24
 8016abe:	d83b      	bhi.n	8016b38 <_realloc_r+0x1bc>
 8016ac0:	2a13      	cmp	r2, #19
 8016ac2:	d936      	bls.n	8016b32 <_realloc_r+0x1b6>
 8016ac4:	6821      	ldr	r1, [r4, #0]
 8016ac6:	60a9      	str	r1, [r5, #8]
 8016ac8:	6861      	ldr	r1, [r4, #4]
 8016aca:	60e9      	str	r1, [r5, #12]
 8016acc:	2a1b      	cmp	r2, #27
 8016ace:	d81c      	bhi.n	8016b0a <_realloc_r+0x18e>
 8016ad0:	f105 0210 	add.w	r2, r5, #16
 8016ad4:	f104 0108 	add.w	r1, r4, #8
 8016ad8:	6808      	ldr	r0, [r1, #0]
 8016ada:	6010      	str	r0, [r2, #0]
 8016adc:	6848      	ldr	r0, [r1, #4]
 8016ade:	6050      	str	r0, [r2, #4]
 8016ae0:	6889      	ldr	r1, [r1, #8]
 8016ae2:	6091      	str	r1, [r2, #8]
 8016ae4:	eb05 0208 	add.w	r2, r5, r8
 8016ae8:	eba3 0308 	sub.w	r3, r3, r8
 8016aec:	f043 0301 	orr.w	r3, r3, #1
 8016af0:	f8cb 2008 	str.w	r2, [fp, #8]
 8016af4:	6053      	str	r3, [r2, #4]
 8016af6:	686b      	ldr	r3, [r5, #4]
 8016af8:	f003 0301 	and.w	r3, r3, #1
 8016afc:	ea43 0308 	orr.w	r3, r3, r8
 8016b00:	606b      	str	r3, [r5, #4]
 8016b02:	4650      	mov	r0, sl
 8016b04:	f7fa f80c 	bl	8010b20 <__malloc_unlock>
 8016b08:	e759      	b.n	80169be <_realloc_r+0x42>
 8016b0a:	68a1      	ldr	r1, [r4, #8]
 8016b0c:	6129      	str	r1, [r5, #16]
 8016b0e:	68e1      	ldr	r1, [r4, #12]
 8016b10:	6169      	str	r1, [r5, #20]
 8016b12:	2a24      	cmp	r2, #36	; 0x24
 8016b14:	bf01      	itttt	eq
 8016b16:	6922      	ldreq	r2, [r4, #16]
 8016b18:	61aa      	streq	r2, [r5, #24]
 8016b1a:	6960      	ldreq	r0, [r4, #20]
 8016b1c:	61e8      	streq	r0, [r5, #28]
 8016b1e:	bf19      	ittee	ne
 8016b20:	f105 0218 	addne.w	r2, r5, #24
 8016b24:	f104 0110 	addne.w	r1, r4, #16
 8016b28:	f105 0220 	addeq.w	r2, r5, #32
 8016b2c:	f104 0118 	addeq.w	r1, r4, #24
 8016b30:	e7d2      	b.n	8016ad8 <_realloc_r+0x15c>
 8016b32:	463a      	mov	r2, r7
 8016b34:	4621      	mov	r1, r4
 8016b36:	e7cf      	b.n	8016ad8 <_realloc_r+0x15c>
 8016b38:	4621      	mov	r1, r4
 8016b3a:	4638      	mov	r0, r7
 8016b3c:	9301      	str	r3, [sp, #4]
 8016b3e:	f7ff fb1b 	bl	8016178 <memmove>
 8016b42:	9b01      	ldr	r3, [sp, #4]
 8016b44:	e7ce      	b.n	8016ae4 <_realloc_r+0x168>
 8016b46:	18c7      	adds	r7, r0, r3
 8016b48:	45b8      	cmp	r8, r7
 8016b4a:	dc20      	bgt.n	8016b8e <_realloc_r+0x212>
 8016b4c:	68cb      	ldr	r3, [r1, #12]
 8016b4e:	688a      	ldr	r2, [r1, #8]
 8016b50:	60d3      	str	r3, [r2, #12]
 8016b52:	609a      	str	r2, [r3, #8]
 8016b54:	4628      	mov	r0, r5
 8016b56:	68eb      	ldr	r3, [r5, #12]
 8016b58:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8016b5c:	60d3      	str	r3, [r2, #12]
 8016b5e:	609a      	str	r2, [r3, #8]
 8016b60:	1f32      	subs	r2, r6, #4
 8016b62:	2a24      	cmp	r2, #36	; 0x24
 8016b64:	d842      	bhi.n	8016bec <_realloc_r+0x270>
 8016b66:	2a13      	cmp	r2, #19
 8016b68:	d93e      	bls.n	8016be8 <_realloc_r+0x26c>
 8016b6a:	6823      	ldr	r3, [r4, #0]
 8016b6c:	60ab      	str	r3, [r5, #8]
 8016b6e:	6863      	ldr	r3, [r4, #4]
 8016b70:	60eb      	str	r3, [r5, #12]
 8016b72:	2a1b      	cmp	r2, #27
 8016b74:	d824      	bhi.n	8016bc0 <_realloc_r+0x244>
 8016b76:	f105 0010 	add.w	r0, r5, #16
 8016b7a:	f104 0308 	add.w	r3, r4, #8
 8016b7e:	681a      	ldr	r2, [r3, #0]
 8016b80:	6002      	str	r2, [r0, #0]
 8016b82:	685a      	ldr	r2, [r3, #4]
 8016b84:	6042      	str	r2, [r0, #4]
 8016b86:	689b      	ldr	r3, [r3, #8]
 8016b88:	6083      	str	r3, [r0, #8]
 8016b8a:	46a9      	mov	r9, r5
 8016b8c:	e757      	b.n	8016a3e <_realloc_r+0xc2>
 8016b8e:	4580      	cmp	r8, r0
 8016b90:	4607      	mov	r7, r0
 8016b92:	dddf      	ble.n	8016b54 <_realloc_r+0x1d8>
 8016b94:	4611      	mov	r1, r2
 8016b96:	4650      	mov	r0, sl
 8016b98:	f7f9 fb3e 	bl	8010218 <_malloc_r>
 8016b9c:	4607      	mov	r7, r0
 8016b9e:	2800      	cmp	r0, #0
 8016ba0:	d0af      	beq.n	8016b02 <_realloc_r+0x186>
 8016ba2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8016ba6:	f023 0301 	bic.w	r3, r3, #1
 8016baa:	f1a0 0208 	sub.w	r2, r0, #8
 8016bae:	444b      	add	r3, r9
 8016bb0:	429a      	cmp	r2, r3
 8016bb2:	d11f      	bne.n	8016bf4 <_realloc_r+0x278>
 8016bb4:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8016bb8:	f027 0703 	bic.w	r7, r7, #3
 8016bbc:	4437      	add	r7, r6
 8016bbe:	e73e      	b.n	8016a3e <_realloc_r+0xc2>
 8016bc0:	68a3      	ldr	r3, [r4, #8]
 8016bc2:	612b      	str	r3, [r5, #16]
 8016bc4:	68e3      	ldr	r3, [r4, #12]
 8016bc6:	616b      	str	r3, [r5, #20]
 8016bc8:	2a24      	cmp	r2, #36	; 0x24
 8016bca:	bf01      	itttt	eq
 8016bcc:	6923      	ldreq	r3, [r4, #16]
 8016bce:	61ab      	streq	r3, [r5, #24]
 8016bd0:	6962      	ldreq	r2, [r4, #20]
 8016bd2:	61ea      	streq	r2, [r5, #28]
 8016bd4:	bf19      	ittee	ne
 8016bd6:	f105 0018 	addne.w	r0, r5, #24
 8016bda:	f104 0310 	addne.w	r3, r4, #16
 8016bde:	f105 0020 	addeq.w	r0, r5, #32
 8016be2:	f104 0318 	addeq.w	r3, r4, #24
 8016be6:	e7ca      	b.n	8016b7e <_realloc_r+0x202>
 8016be8:	4623      	mov	r3, r4
 8016bea:	e7c8      	b.n	8016b7e <_realloc_r+0x202>
 8016bec:	4621      	mov	r1, r4
 8016bee:	f7ff fac3 	bl	8016178 <memmove>
 8016bf2:	e7ca      	b.n	8016b8a <_realloc_r+0x20e>
 8016bf4:	1f32      	subs	r2, r6, #4
 8016bf6:	2a24      	cmp	r2, #36	; 0x24
 8016bf8:	d82d      	bhi.n	8016c56 <_realloc_r+0x2da>
 8016bfa:	2a13      	cmp	r2, #19
 8016bfc:	d928      	bls.n	8016c50 <_realloc_r+0x2d4>
 8016bfe:	6823      	ldr	r3, [r4, #0]
 8016c00:	6003      	str	r3, [r0, #0]
 8016c02:	6863      	ldr	r3, [r4, #4]
 8016c04:	6043      	str	r3, [r0, #4]
 8016c06:	2a1b      	cmp	r2, #27
 8016c08:	d80e      	bhi.n	8016c28 <_realloc_r+0x2ac>
 8016c0a:	f100 0308 	add.w	r3, r0, #8
 8016c0e:	f104 0208 	add.w	r2, r4, #8
 8016c12:	6811      	ldr	r1, [r2, #0]
 8016c14:	6019      	str	r1, [r3, #0]
 8016c16:	6851      	ldr	r1, [r2, #4]
 8016c18:	6059      	str	r1, [r3, #4]
 8016c1a:	6892      	ldr	r2, [r2, #8]
 8016c1c:	609a      	str	r2, [r3, #8]
 8016c1e:	4621      	mov	r1, r4
 8016c20:	4650      	mov	r0, sl
 8016c22:	f7fe fbb7 	bl	8015394 <_free_r>
 8016c26:	e76c      	b.n	8016b02 <_realloc_r+0x186>
 8016c28:	68a3      	ldr	r3, [r4, #8]
 8016c2a:	6083      	str	r3, [r0, #8]
 8016c2c:	68e3      	ldr	r3, [r4, #12]
 8016c2e:	60c3      	str	r3, [r0, #12]
 8016c30:	2a24      	cmp	r2, #36	; 0x24
 8016c32:	bf01      	itttt	eq
 8016c34:	6923      	ldreq	r3, [r4, #16]
 8016c36:	6103      	streq	r3, [r0, #16]
 8016c38:	6961      	ldreq	r1, [r4, #20]
 8016c3a:	6141      	streq	r1, [r0, #20]
 8016c3c:	bf19      	ittee	ne
 8016c3e:	f100 0310 	addne.w	r3, r0, #16
 8016c42:	f104 0210 	addne.w	r2, r4, #16
 8016c46:	f100 0318 	addeq.w	r3, r0, #24
 8016c4a:	f104 0218 	addeq.w	r2, r4, #24
 8016c4e:	e7e0      	b.n	8016c12 <_realloc_r+0x296>
 8016c50:	4603      	mov	r3, r0
 8016c52:	4622      	mov	r2, r4
 8016c54:	e7dd      	b.n	8016c12 <_realloc_r+0x296>
 8016c56:	4621      	mov	r1, r4
 8016c58:	f7ff fa8e 	bl	8016178 <memmove>
 8016c5c:	e7df      	b.n	8016c1e <_realloc_r+0x2a2>
 8016c5e:	4637      	mov	r7, r6
 8016c60:	e6ed      	b.n	8016a3e <_realloc_r+0xc2>
 8016c62:	f003 0301 	and.w	r3, r3, #1
 8016c66:	431f      	orrs	r7, r3
 8016c68:	f8c9 7004 	str.w	r7, [r9, #4]
 8016c6c:	6853      	ldr	r3, [r2, #4]
 8016c6e:	f043 0301 	orr.w	r3, r3, #1
 8016c72:	6053      	str	r3, [r2, #4]
 8016c74:	e6ff      	b.n	8016a76 <_realloc_r+0xfa>
 8016c76:	bf00      	nop
 8016c78:	20000108 	.word	0x20000108

08016c7c <siscanf>:
 8016c7c:	b40e      	push	{r1, r2, r3}
 8016c7e:	b530      	push	{r4, r5, lr}
 8016c80:	b09c      	sub	sp, #112	; 0x70
 8016c82:	ac1f      	add	r4, sp, #124	; 0x7c
 8016c84:	f44f 7201 	mov.w	r2, #516	; 0x204
 8016c88:	f854 5b04 	ldr.w	r5, [r4], #4
 8016c8c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8016c90:	9002      	str	r0, [sp, #8]
 8016c92:	9006      	str	r0, [sp, #24]
 8016c94:	f7e9 faa6 	bl	80001e4 <strlen>
 8016c98:	4b0b      	ldr	r3, [pc, #44]	; (8016cc8 <siscanf+0x4c>)
 8016c9a:	9003      	str	r0, [sp, #12]
 8016c9c:	9007      	str	r0, [sp, #28]
 8016c9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8016ca0:	480a      	ldr	r0, [pc, #40]	; (8016ccc <siscanf+0x50>)
 8016ca2:	9401      	str	r4, [sp, #4]
 8016ca4:	2300      	movs	r3, #0
 8016ca6:	930f      	str	r3, [sp, #60]	; 0x3c
 8016ca8:	9314      	str	r3, [sp, #80]	; 0x50
 8016caa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016cae:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016cb2:	462a      	mov	r2, r5
 8016cb4:	4623      	mov	r3, r4
 8016cb6:	a902      	add	r1, sp, #8
 8016cb8:	6800      	ldr	r0, [r0, #0]
 8016cba:	f000 fa19 	bl	80170f0 <__ssvfiscanf_r>
 8016cbe:	b01c      	add	sp, #112	; 0x70
 8016cc0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016cc4:	b003      	add	sp, #12
 8016cc6:	4770      	bx	lr
 8016cc8:	08016cf3 	.word	0x08016cf3
 8016ccc:	20000014 	.word	0x20000014

08016cd0 <__sread>:
 8016cd0:	b510      	push	{r4, lr}
 8016cd2:	460c      	mov	r4, r1
 8016cd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016cd8:	f000 ffb6 	bl	8017c48 <_read_r>
 8016cdc:	2800      	cmp	r0, #0
 8016cde:	bfab      	itete	ge
 8016ce0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8016ce2:	89a3      	ldrhlt	r3, [r4, #12]
 8016ce4:	181b      	addge	r3, r3, r0
 8016ce6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8016cea:	bfac      	ite	ge
 8016cec:	6563      	strge	r3, [r4, #84]	; 0x54
 8016cee:	81a3      	strhlt	r3, [r4, #12]
 8016cf0:	bd10      	pop	{r4, pc}

08016cf2 <__seofread>:
 8016cf2:	2000      	movs	r0, #0
 8016cf4:	4770      	bx	lr

08016cf6 <__swrite>:
 8016cf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016cfa:	461f      	mov	r7, r3
 8016cfc:	898b      	ldrh	r3, [r1, #12]
 8016cfe:	05db      	lsls	r3, r3, #23
 8016d00:	4605      	mov	r5, r0
 8016d02:	460c      	mov	r4, r1
 8016d04:	4616      	mov	r6, r2
 8016d06:	d505      	bpl.n	8016d14 <__swrite+0x1e>
 8016d08:	2302      	movs	r3, #2
 8016d0a:	2200      	movs	r2, #0
 8016d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016d10:	f000 ff5c 	bl	8017bcc <_lseek_r>
 8016d14:	89a3      	ldrh	r3, [r4, #12]
 8016d16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016d1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8016d1e:	81a3      	strh	r3, [r4, #12]
 8016d20:	4632      	mov	r2, r6
 8016d22:	463b      	mov	r3, r7
 8016d24:	4628      	mov	r0, r5
 8016d26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016d2a:	f000 bded 	b.w	8017908 <_write_r>

08016d2e <__sseek>:
 8016d2e:	b510      	push	{r4, lr}
 8016d30:	460c      	mov	r4, r1
 8016d32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016d36:	f000 ff49 	bl	8017bcc <_lseek_r>
 8016d3a:	1c43      	adds	r3, r0, #1
 8016d3c:	89a3      	ldrh	r3, [r4, #12]
 8016d3e:	bf15      	itete	ne
 8016d40:	6560      	strne	r0, [r4, #84]	; 0x54
 8016d42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8016d46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8016d4a:	81a3      	strheq	r3, [r4, #12]
 8016d4c:	bf18      	it	ne
 8016d4e:	81a3      	strhne	r3, [r4, #12]
 8016d50:	bd10      	pop	{r4, pc}

08016d52 <__sclose>:
 8016d52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016d56:	f000 be17 	b.w	8017988 <_close_r>

08016d5a <strcpy>:
 8016d5a:	4603      	mov	r3, r0
 8016d5c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016d60:	f803 2b01 	strb.w	r2, [r3], #1
 8016d64:	2a00      	cmp	r2, #0
 8016d66:	d1f9      	bne.n	8016d5c <strcpy+0x2>
 8016d68:	4770      	bx	lr

08016d6a <strncmp>:
 8016d6a:	b510      	push	{r4, lr}
 8016d6c:	b16a      	cbz	r2, 8016d8a <strncmp+0x20>
 8016d6e:	3901      	subs	r1, #1
 8016d70:	1884      	adds	r4, r0, r2
 8016d72:	f810 3b01 	ldrb.w	r3, [r0], #1
 8016d76:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8016d7a:	4293      	cmp	r3, r2
 8016d7c:	d103      	bne.n	8016d86 <strncmp+0x1c>
 8016d7e:	42a0      	cmp	r0, r4
 8016d80:	d001      	beq.n	8016d86 <strncmp+0x1c>
 8016d82:	2b00      	cmp	r3, #0
 8016d84:	d1f5      	bne.n	8016d72 <strncmp+0x8>
 8016d86:	1a98      	subs	r0, r3, r2
 8016d88:	bd10      	pop	{r4, pc}
 8016d8a:	4610      	mov	r0, r2
 8016d8c:	bd10      	pop	{r4, pc}

08016d8e <_strtoul_l.isra.0>:
 8016d8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016d92:	4680      	mov	r8, r0
 8016d94:	4689      	mov	r9, r1
 8016d96:	4692      	mov	sl, r2
 8016d98:	461e      	mov	r6, r3
 8016d9a:	460f      	mov	r7, r1
 8016d9c:	463d      	mov	r5, r7
 8016d9e:	9808      	ldr	r0, [sp, #32]
 8016da0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016da4:	f7ff f942 	bl	801602c <__locale_ctype_ptr_l>
 8016da8:	4420      	add	r0, r4
 8016daa:	7843      	ldrb	r3, [r0, #1]
 8016dac:	f013 0308 	ands.w	r3, r3, #8
 8016db0:	d10a      	bne.n	8016dc8 <_strtoul_l.isra.0+0x3a>
 8016db2:	2c2d      	cmp	r4, #45	; 0x2d
 8016db4:	d10a      	bne.n	8016dcc <_strtoul_l.isra.0+0x3e>
 8016db6:	782c      	ldrb	r4, [r5, #0]
 8016db8:	2301      	movs	r3, #1
 8016dba:	1cbd      	adds	r5, r7, #2
 8016dbc:	b15e      	cbz	r6, 8016dd6 <_strtoul_l.isra.0+0x48>
 8016dbe:	2e10      	cmp	r6, #16
 8016dc0:	d113      	bne.n	8016dea <_strtoul_l.isra.0+0x5c>
 8016dc2:	2c30      	cmp	r4, #48	; 0x30
 8016dc4:	d009      	beq.n	8016dda <_strtoul_l.isra.0+0x4c>
 8016dc6:	e010      	b.n	8016dea <_strtoul_l.isra.0+0x5c>
 8016dc8:	462f      	mov	r7, r5
 8016dca:	e7e7      	b.n	8016d9c <_strtoul_l.isra.0+0xe>
 8016dcc:	2c2b      	cmp	r4, #43	; 0x2b
 8016dce:	bf04      	itt	eq
 8016dd0:	782c      	ldrbeq	r4, [r5, #0]
 8016dd2:	1cbd      	addeq	r5, r7, #2
 8016dd4:	e7f2      	b.n	8016dbc <_strtoul_l.isra.0+0x2e>
 8016dd6:	2c30      	cmp	r4, #48	; 0x30
 8016dd8:	d125      	bne.n	8016e26 <_strtoul_l.isra.0+0x98>
 8016dda:	782a      	ldrb	r2, [r5, #0]
 8016ddc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8016de0:	2a58      	cmp	r2, #88	; 0x58
 8016de2:	d14a      	bne.n	8016e7a <_strtoul_l.isra.0+0xec>
 8016de4:	786c      	ldrb	r4, [r5, #1]
 8016de6:	2610      	movs	r6, #16
 8016de8:	3502      	adds	r5, #2
 8016dea:	f04f 31ff 	mov.w	r1, #4294967295
 8016dee:	2700      	movs	r7, #0
 8016df0:	fbb1 f1f6 	udiv	r1, r1, r6
 8016df4:	fb06 fe01 	mul.w	lr, r6, r1
 8016df8:	ea6f 0e0e 	mvn.w	lr, lr
 8016dfc:	4638      	mov	r0, r7
 8016dfe:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8016e02:	2a09      	cmp	r2, #9
 8016e04:	d811      	bhi.n	8016e2a <_strtoul_l.isra.0+0x9c>
 8016e06:	4614      	mov	r4, r2
 8016e08:	42a6      	cmp	r6, r4
 8016e0a:	dd1d      	ble.n	8016e48 <_strtoul_l.isra.0+0xba>
 8016e0c:	2f00      	cmp	r7, #0
 8016e0e:	db18      	blt.n	8016e42 <_strtoul_l.isra.0+0xb4>
 8016e10:	4281      	cmp	r1, r0
 8016e12:	d316      	bcc.n	8016e42 <_strtoul_l.isra.0+0xb4>
 8016e14:	d101      	bne.n	8016e1a <_strtoul_l.isra.0+0x8c>
 8016e16:	45a6      	cmp	lr, r4
 8016e18:	db13      	blt.n	8016e42 <_strtoul_l.isra.0+0xb4>
 8016e1a:	fb00 4006 	mla	r0, r0, r6, r4
 8016e1e:	2701      	movs	r7, #1
 8016e20:	f815 4b01 	ldrb.w	r4, [r5], #1
 8016e24:	e7eb      	b.n	8016dfe <_strtoul_l.isra.0+0x70>
 8016e26:	260a      	movs	r6, #10
 8016e28:	e7df      	b.n	8016dea <_strtoul_l.isra.0+0x5c>
 8016e2a:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8016e2e:	2a19      	cmp	r2, #25
 8016e30:	d801      	bhi.n	8016e36 <_strtoul_l.isra.0+0xa8>
 8016e32:	3c37      	subs	r4, #55	; 0x37
 8016e34:	e7e8      	b.n	8016e08 <_strtoul_l.isra.0+0x7a>
 8016e36:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8016e3a:	2a19      	cmp	r2, #25
 8016e3c:	d804      	bhi.n	8016e48 <_strtoul_l.isra.0+0xba>
 8016e3e:	3c57      	subs	r4, #87	; 0x57
 8016e40:	e7e2      	b.n	8016e08 <_strtoul_l.isra.0+0x7a>
 8016e42:	f04f 37ff 	mov.w	r7, #4294967295
 8016e46:	e7eb      	b.n	8016e20 <_strtoul_l.isra.0+0x92>
 8016e48:	2f00      	cmp	r7, #0
 8016e4a:	da09      	bge.n	8016e60 <_strtoul_l.isra.0+0xd2>
 8016e4c:	2322      	movs	r3, #34	; 0x22
 8016e4e:	f8c8 3000 	str.w	r3, [r8]
 8016e52:	f04f 30ff 	mov.w	r0, #4294967295
 8016e56:	f1ba 0f00 	cmp.w	sl, #0
 8016e5a:	d107      	bne.n	8016e6c <_strtoul_l.isra.0+0xde>
 8016e5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e60:	b103      	cbz	r3, 8016e64 <_strtoul_l.isra.0+0xd6>
 8016e62:	4240      	negs	r0, r0
 8016e64:	f1ba 0f00 	cmp.w	sl, #0
 8016e68:	d00c      	beq.n	8016e84 <_strtoul_l.isra.0+0xf6>
 8016e6a:	b127      	cbz	r7, 8016e76 <_strtoul_l.isra.0+0xe8>
 8016e6c:	3d01      	subs	r5, #1
 8016e6e:	f8ca 5000 	str.w	r5, [sl]
 8016e72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016e76:	464d      	mov	r5, r9
 8016e78:	e7f9      	b.n	8016e6e <_strtoul_l.isra.0+0xe0>
 8016e7a:	2430      	movs	r4, #48	; 0x30
 8016e7c:	2e00      	cmp	r6, #0
 8016e7e:	d1b4      	bne.n	8016dea <_strtoul_l.isra.0+0x5c>
 8016e80:	2608      	movs	r6, #8
 8016e82:	e7b2      	b.n	8016dea <_strtoul_l.isra.0+0x5c>
 8016e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08016e88 <_strtoul_r>:
 8016e88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016e8a:	4c06      	ldr	r4, [pc, #24]	; (8016ea4 <_strtoul_r+0x1c>)
 8016e8c:	4d06      	ldr	r5, [pc, #24]	; (8016ea8 <_strtoul_r+0x20>)
 8016e8e:	6824      	ldr	r4, [r4, #0]
 8016e90:	6a24      	ldr	r4, [r4, #32]
 8016e92:	2c00      	cmp	r4, #0
 8016e94:	bf08      	it	eq
 8016e96:	462c      	moveq	r4, r5
 8016e98:	9400      	str	r4, [sp, #0]
 8016e9a:	f7ff ff78 	bl	8016d8e <_strtoul_l.isra.0>
 8016e9e:	b003      	add	sp, #12
 8016ea0:	bd30      	pop	{r4, r5, pc}
 8016ea2:	bf00      	nop
 8016ea4:	20000014 	.word	0x20000014
 8016ea8:	20000560 	.word	0x20000560

08016eac <strtoul>:
 8016eac:	4b08      	ldr	r3, [pc, #32]	; (8016ed0 <strtoul+0x24>)
 8016eae:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016eb0:	681c      	ldr	r4, [r3, #0]
 8016eb2:	4d08      	ldr	r5, [pc, #32]	; (8016ed4 <strtoul+0x28>)
 8016eb4:	6a23      	ldr	r3, [r4, #32]
 8016eb6:	2b00      	cmp	r3, #0
 8016eb8:	bf08      	it	eq
 8016eba:	462b      	moveq	r3, r5
 8016ebc:	9300      	str	r3, [sp, #0]
 8016ebe:	4613      	mov	r3, r2
 8016ec0:	460a      	mov	r2, r1
 8016ec2:	4601      	mov	r1, r0
 8016ec4:	4620      	mov	r0, r4
 8016ec6:	f7ff ff62 	bl	8016d8e <_strtoul_l.isra.0>
 8016eca:	b003      	add	sp, #12
 8016ecc:	bd30      	pop	{r4, r5, pc}
 8016ece:	bf00      	nop
 8016ed0:	20000014 	.word	0x20000014
 8016ed4:	20000560 	.word	0x20000560

08016ed8 <__ssprint_r>:
 8016ed8:	6893      	ldr	r3, [r2, #8]
 8016eda:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ede:	4681      	mov	r9, r0
 8016ee0:	460c      	mov	r4, r1
 8016ee2:	4617      	mov	r7, r2
 8016ee4:	2b00      	cmp	r3, #0
 8016ee6:	d060      	beq.n	8016faa <__ssprint_r+0xd2>
 8016ee8:	f04f 0b00 	mov.w	fp, #0
 8016eec:	f8d2 a000 	ldr.w	sl, [r2]
 8016ef0:	465e      	mov	r6, fp
 8016ef2:	b356      	cbz	r6, 8016f4a <__ssprint_r+0x72>
 8016ef4:	68a3      	ldr	r3, [r4, #8]
 8016ef6:	429e      	cmp	r6, r3
 8016ef8:	d344      	bcc.n	8016f84 <__ssprint_r+0xac>
 8016efa:	89a2      	ldrh	r2, [r4, #12]
 8016efc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016f00:	d03e      	beq.n	8016f80 <__ssprint_r+0xa8>
 8016f02:	6825      	ldr	r5, [r4, #0]
 8016f04:	6921      	ldr	r1, [r4, #16]
 8016f06:	eba5 0801 	sub.w	r8, r5, r1
 8016f0a:	6965      	ldr	r5, [r4, #20]
 8016f0c:	2302      	movs	r3, #2
 8016f0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016f12:	fb95 f5f3 	sdiv	r5, r5, r3
 8016f16:	f108 0301 	add.w	r3, r8, #1
 8016f1a:	4433      	add	r3, r6
 8016f1c:	429d      	cmp	r5, r3
 8016f1e:	bf38      	it	cc
 8016f20:	461d      	movcc	r5, r3
 8016f22:	0553      	lsls	r3, r2, #21
 8016f24:	d546      	bpl.n	8016fb4 <__ssprint_r+0xdc>
 8016f26:	4629      	mov	r1, r5
 8016f28:	4648      	mov	r0, r9
 8016f2a:	f7f9 f975 	bl	8010218 <_malloc_r>
 8016f2e:	b998      	cbnz	r0, 8016f58 <__ssprint_r+0x80>
 8016f30:	230c      	movs	r3, #12
 8016f32:	f8c9 3000 	str.w	r3, [r9]
 8016f36:	89a3      	ldrh	r3, [r4, #12]
 8016f38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016f3c:	81a3      	strh	r3, [r4, #12]
 8016f3e:	2300      	movs	r3, #0
 8016f40:	60bb      	str	r3, [r7, #8]
 8016f42:	607b      	str	r3, [r7, #4]
 8016f44:	f04f 30ff 	mov.w	r0, #4294967295
 8016f48:	e031      	b.n	8016fae <__ssprint_r+0xd6>
 8016f4a:	f8da b000 	ldr.w	fp, [sl]
 8016f4e:	f8da 6004 	ldr.w	r6, [sl, #4]
 8016f52:	f10a 0a08 	add.w	sl, sl, #8
 8016f56:	e7cc      	b.n	8016ef2 <__ssprint_r+0x1a>
 8016f58:	4642      	mov	r2, r8
 8016f5a:	6921      	ldr	r1, [r4, #16]
 8016f5c:	9001      	str	r0, [sp, #4]
 8016f5e:	f7f9 fb69 	bl	8010634 <memcpy>
 8016f62:	89a2      	ldrh	r2, [r4, #12]
 8016f64:	9b01      	ldr	r3, [sp, #4]
 8016f66:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8016f6a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8016f6e:	81a2      	strh	r2, [r4, #12]
 8016f70:	6123      	str	r3, [r4, #16]
 8016f72:	6165      	str	r5, [r4, #20]
 8016f74:	4443      	add	r3, r8
 8016f76:	eba5 0508 	sub.w	r5, r5, r8
 8016f7a:	6023      	str	r3, [r4, #0]
 8016f7c:	60a5      	str	r5, [r4, #8]
 8016f7e:	4633      	mov	r3, r6
 8016f80:	429e      	cmp	r6, r3
 8016f82:	d200      	bcs.n	8016f86 <__ssprint_r+0xae>
 8016f84:	4633      	mov	r3, r6
 8016f86:	461a      	mov	r2, r3
 8016f88:	4659      	mov	r1, fp
 8016f8a:	6820      	ldr	r0, [r4, #0]
 8016f8c:	9301      	str	r3, [sp, #4]
 8016f8e:	f7ff f8f3 	bl	8016178 <memmove>
 8016f92:	68a2      	ldr	r2, [r4, #8]
 8016f94:	9b01      	ldr	r3, [sp, #4]
 8016f96:	1ad2      	subs	r2, r2, r3
 8016f98:	60a2      	str	r2, [r4, #8]
 8016f9a:	6822      	ldr	r2, [r4, #0]
 8016f9c:	4413      	add	r3, r2
 8016f9e:	6023      	str	r3, [r4, #0]
 8016fa0:	68bb      	ldr	r3, [r7, #8]
 8016fa2:	1b9e      	subs	r6, r3, r6
 8016fa4:	60be      	str	r6, [r7, #8]
 8016fa6:	2e00      	cmp	r6, #0
 8016fa8:	d1cf      	bne.n	8016f4a <__ssprint_r+0x72>
 8016faa:	2000      	movs	r0, #0
 8016fac:	6078      	str	r0, [r7, #4]
 8016fae:	b003      	add	sp, #12
 8016fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016fb4:	462a      	mov	r2, r5
 8016fb6:	4648      	mov	r0, r9
 8016fb8:	f7ff fce0 	bl	801697c <_realloc_r>
 8016fbc:	4603      	mov	r3, r0
 8016fbe:	2800      	cmp	r0, #0
 8016fc0:	d1d6      	bne.n	8016f70 <__ssprint_r+0x98>
 8016fc2:	6921      	ldr	r1, [r4, #16]
 8016fc4:	4648      	mov	r0, r9
 8016fc6:	f7fe f9e5 	bl	8015394 <_free_r>
 8016fca:	e7b1      	b.n	8016f30 <__ssprint_r+0x58>

08016fcc <_sungetc_r>:
 8016fcc:	b538      	push	{r3, r4, r5, lr}
 8016fce:	1c4b      	adds	r3, r1, #1
 8016fd0:	4614      	mov	r4, r2
 8016fd2:	d103      	bne.n	8016fdc <_sungetc_r+0x10>
 8016fd4:	f04f 35ff 	mov.w	r5, #4294967295
 8016fd8:	4628      	mov	r0, r5
 8016fda:	bd38      	pop	{r3, r4, r5, pc}
 8016fdc:	8993      	ldrh	r3, [r2, #12]
 8016fde:	f023 0320 	bic.w	r3, r3, #32
 8016fe2:	8193      	strh	r3, [r2, #12]
 8016fe4:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8016fe6:	6852      	ldr	r2, [r2, #4]
 8016fe8:	b2cd      	uxtb	r5, r1
 8016fea:	b18b      	cbz	r3, 8017010 <_sungetc_r+0x44>
 8016fec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8016fee:	429a      	cmp	r2, r3
 8016ff0:	da08      	bge.n	8017004 <_sungetc_r+0x38>
 8016ff2:	6823      	ldr	r3, [r4, #0]
 8016ff4:	1e5a      	subs	r2, r3, #1
 8016ff6:	6022      	str	r2, [r4, #0]
 8016ff8:	f803 5c01 	strb.w	r5, [r3, #-1]
 8016ffc:	6863      	ldr	r3, [r4, #4]
 8016ffe:	3301      	adds	r3, #1
 8017000:	6063      	str	r3, [r4, #4]
 8017002:	e7e9      	b.n	8016fd8 <_sungetc_r+0xc>
 8017004:	4621      	mov	r1, r4
 8017006:	f000 fc01 	bl	801780c <__submore>
 801700a:	2800      	cmp	r0, #0
 801700c:	d0f1      	beq.n	8016ff2 <_sungetc_r+0x26>
 801700e:	e7e1      	b.n	8016fd4 <_sungetc_r+0x8>
 8017010:	6921      	ldr	r1, [r4, #16]
 8017012:	6823      	ldr	r3, [r4, #0]
 8017014:	b151      	cbz	r1, 801702c <_sungetc_r+0x60>
 8017016:	4299      	cmp	r1, r3
 8017018:	d208      	bcs.n	801702c <_sungetc_r+0x60>
 801701a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801701e:	428d      	cmp	r5, r1
 8017020:	d104      	bne.n	801702c <_sungetc_r+0x60>
 8017022:	3b01      	subs	r3, #1
 8017024:	3201      	adds	r2, #1
 8017026:	6023      	str	r3, [r4, #0]
 8017028:	6062      	str	r2, [r4, #4]
 801702a:	e7d5      	b.n	8016fd8 <_sungetc_r+0xc>
 801702c:	63e3      	str	r3, [r4, #60]	; 0x3c
 801702e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017032:	6363      	str	r3, [r4, #52]	; 0x34
 8017034:	2303      	movs	r3, #3
 8017036:	63a3      	str	r3, [r4, #56]	; 0x38
 8017038:	4623      	mov	r3, r4
 801703a:	6422      	str	r2, [r4, #64]	; 0x40
 801703c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8017040:	6023      	str	r3, [r4, #0]
 8017042:	2301      	movs	r3, #1
 8017044:	e7dc      	b.n	8017000 <_sungetc_r+0x34>

08017046 <__ssrefill_r>:
 8017046:	b510      	push	{r4, lr}
 8017048:	460c      	mov	r4, r1
 801704a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801704c:	b169      	cbz	r1, 801706a <__ssrefill_r+0x24>
 801704e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017052:	4299      	cmp	r1, r3
 8017054:	d001      	beq.n	801705a <__ssrefill_r+0x14>
 8017056:	f7fe f99d 	bl	8015394 <_free_r>
 801705a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801705c:	6063      	str	r3, [r4, #4]
 801705e:	2000      	movs	r0, #0
 8017060:	6360      	str	r0, [r4, #52]	; 0x34
 8017062:	b113      	cbz	r3, 801706a <__ssrefill_r+0x24>
 8017064:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8017066:	6023      	str	r3, [r4, #0]
 8017068:	bd10      	pop	{r4, pc}
 801706a:	6923      	ldr	r3, [r4, #16]
 801706c:	6023      	str	r3, [r4, #0]
 801706e:	2300      	movs	r3, #0
 8017070:	6063      	str	r3, [r4, #4]
 8017072:	89a3      	ldrh	r3, [r4, #12]
 8017074:	f043 0320 	orr.w	r3, r3, #32
 8017078:	81a3      	strh	r3, [r4, #12]
 801707a:	f04f 30ff 	mov.w	r0, #4294967295
 801707e:	bd10      	pop	{r4, pc}

08017080 <_sfread_r>:
 8017080:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017084:	4615      	mov	r5, r2
 8017086:	435d      	muls	r5, r3
 8017088:	4682      	mov	sl, r0
 801708a:	4691      	mov	r9, r2
 801708c:	4698      	mov	r8, r3
 801708e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8017090:	d029      	beq.n	80170e6 <_sfread_r+0x66>
 8017092:	460f      	mov	r7, r1
 8017094:	462e      	mov	r6, r5
 8017096:	f04f 0b00 	mov.w	fp, #0
 801709a:	6863      	ldr	r3, [r4, #4]
 801709c:	429e      	cmp	r6, r3
 801709e:	d80c      	bhi.n	80170ba <_sfread_r+0x3a>
 80170a0:	4632      	mov	r2, r6
 80170a2:	6821      	ldr	r1, [r4, #0]
 80170a4:	4638      	mov	r0, r7
 80170a6:	f7f9 fac5 	bl	8010634 <memcpy>
 80170aa:	6863      	ldr	r3, [r4, #4]
 80170ac:	6825      	ldr	r5, [r4, #0]
 80170ae:	1b9b      	subs	r3, r3, r6
 80170b0:	4435      	add	r5, r6
 80170b2:	6025      	str	r5, [r4, #0]
 80170b4:	6063      	str	r3, [r4, #4]
 80170b6:	4645      	mov	r5, r8
 80170b8:	e015      	b.n	80170e6 <_sfread_r+0x66>
 80170ba:	461a      	mov	r2, r3
 80170bc:	6821      	ldr	r1, [r4, #0]
 80170be:	9301      	str	r3, [sp, #4]
 80170c0:	4638      	mov	r0, r7
 80170c2:	f7f9 fab7 	bl	8010634 <memcpy>
 80170c6:	9b01      	ldr	r3, [sp, #4]
 80170c8:	6822      	ldr	r2, [r4, #0]
 80170ca:	441a      	add	r2, r3
 80170cc:	e884 0804 	stmia.w	r4, {r2, fp}
 80170d0:	4621      	mov	r1, r4
 80170d2:	4650      	mov	r0, sl
 80170d4:	441f      	add	r7, r3
 80170d6:	1af6      	subs	r6, r6, r3
 80170d8:	f7ff ffb5 	bl	8017046 <__ssrefill_r>
 80170dc:	2800      	cmp	r0, #0
 80170de:	d0dc      	beq.n	801709a <_sfread_r+0x1a>
 80170e0:	1bad      	subs	r5, r5, r6
 80170e2:	fbb5 f5f9 	udiv	r5, r5, r9
 80170e6:	4628      	mov	r0, r5
 80170e8:	b003      	add	sp, #12
 80170ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080170f0 <__ssvfiscanf_r>:
 80170f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170f4:	461e      	mov	r6, r3
 80170f6:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 80170fa:	b0d7      	sub	sp, #348	; 0x15c
 80170fc:	049c      	lsls	r4, r3, #18
 80170fe:	9003      	str	r0, [sp, #12]
 8017100:	460d      	mov	r5, r1
 8017102:	d406      	bmi.n	8017112 <__ssvfiscanf_r+0x22>
 8017104:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8017108:	818b      	strh	r3, [r1, #12]
 801710a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 801710c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8017110:	664b      	str	r3, [r1, #100]	; 0x64
 8017112:	2300      	movs	r3, #0
 8017114:	9206      	str	r2, [sp, #24]
 8017116:	9305      	str	r3, [sp, #20]
 8017118:	4699      	mov	r9, r3
 801711a:	4698      	mov	r8, r3
 801711c:	9304      	str	r3, [sp, #16]
 801711e:	9a06      	ldr	r2, [sp, #24]
 8017120:	f812 3b01 	ldrb.w	r3, [r2], #1
 8017124:	9206      	str	r2, [sp, #24]
 8017126:	9309      	str	r3, [sp, #36]	; 0x24
 8017128:	2b00      	cmp	r3, #0
 801712a:	f000 8099 	beq.w	8017260 <__ssvfiscanf_r+0x170>
 801712e:	f7fe ff81 	bl	8016034 <__locale_ctype_ptr>
 8017132:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017134:	4418      	add	r0, r3
 8017136:	7844      	ldrb	r4, [r0, #1]
 8017138:	f014 0408 	ands.w	r4, r4, #8
 801713c:	d019      	beq.n	8017172 <__ssvfiscanf_r+0x82>
 801713e:	686b      	ldr	r3, [r5, #4]
 8017140:	2b00      	cmp	r3, #0
 8017142:	dd0f      	ble.n	8017164 <__ssvfiscanf_r+0x74>
 8017144:	f7fe ff76 	bl	8016034 <__locale_ctype_ptr>
 8017148:	682b      	ldr	r3, [r5, #0]
 801714a:	781a      	ldrb	r2, [r3, #0]
 801714c:	4410      	add	r0, r2
 801714e:	7842      	ldrb	r2, [r0, #1]
 8017150:	0710      	lsls	r0, r2, #28
 8017152:	d5e4      	bpl.n	801711e <__ssvfiscanf_r+0x2e>
 8017154:	686a      	ldr	r2, [r5, #4]
 8017156:	3301      	adds	r3, #1
 8017158:	3a01      	subs	r2, #1
 801715a:	f108 0801 	add.w	r8, r8, #1
 801715e:	606a      	str	r2, [r5, #4]
 8017160:	602b      	str	r3, [r5, #0]
 8017162:	e7ec      	b.n	801713e <__ssvfiscanf_r+0x4e>
 8017164:	4629      	mov	r1, r5
 8017166:	9803      	ldr	r0, [sp, #12]
 8017168:	f7ff ff6d 	bl	8017046 <__ssrefill_r>
 801716c:	2800      	cmp	r0, #0
 801716e:	d0e9      	beq.n	8017144 <__ssvfiscanf_r+0x54>
 8017170:	e7d5      	b.n	801711e <__ssvfiscanf_r+0x2e>
 8017172:	2b25      	cmp	r3, #37	; 0x25
 8017174:	d16a      	bne.n	801724c <__ssvfiscanf_r+0x15c>
 8017176:	9b06      	ldr	r3, [sp, #24]
 8017178:	46a2      	mov	sl, r4
 801717a:	4627      	mov	r7, r4
 801717c:	220a      	movs	r2, #10
 801717e:	9906      	ldr	r1, [sp, #24]
 8017180:	781c      	ldrb	r4, [r3, #0]
 8017182:	3101      	adds	r1, #1
 8017184:	2c63      	cmp	r4, #99	; 0x63
 8017186:	9106      	str	r1, [sp, #24]
 8017188:	f000 80f8 	beq.w	801737c <__ssvfiscanf_r+0x28c>
 801718c:	d82c      	bhi.n	80171e8 <__ssvfiscanf_r+0xf8>
 801718e:	2c39      	cmp	r4, #57	; 0x39
 8017190:	d80a      	bhi.n	80171a8 <__ssvfiscanf_r+0xb8>
 8017192:	2c30      	cmp	r4, #48	; 0x30
 8017194:	f080 808c 	bcs.w	80172b0 <__ssvfiscanf_r+0x1c0>
 8017198:	2c25      	cmp	r4, #37	; 0x25
 801719a:	d057      	beq.n	801724c <__ssvfiscanf_r+0x15c>
 801719c:	2c2a      	cmp	r4, #42	; 0x2a
 801719e:	d07d      	beq.n	801729c <__ssvfiscanf_r+0x1ac>
 80171a0:	b954      	cbnz	r4, 80171b8 <__ssvfiscanf_r+0xc8>
 80171a2:	f04f 33ff 	mov.w	r3, #4294967295
 80171a6:	e06f      	b.n	8017288 <__ssvfiscanf_r+0x198>
 80171a8:	2c4f      	cmp	r4, #79	; 0x4f
 80171aa:	f000 8085 	beq.w	80172b8 <__ssvfiscanf_r+0x1c8>
 80171ae:	d80e      	bhi.n	80171ce <__ssvfiscanf_r+0xde>
 80171b0:	2c44      	cmp	r4, #68	; 0x44
 80171b2:	d009      	beq.n	80171c8 <__ssvfiscanf_r+0xd8>
 80171b4:	2c4c      	cmp	r4, #76	; 0x4c
 80171b6:	d02b      	beq.n	8017210 <__ssvfiscanf_r+0x120>
 80171b8:	f7fe ff3c 	bl	8016034 <__locale_ctype_ptr>
 80171bc:	4420      	add	r0, r4
 80171be:	7843      	ldrb	r3, [r0, #1]
 80171c0:	f003 0303 	and.w	r3, r3, #3
 80171c4:	2b01      	cmp	r3, #1
 80171c6:	d118      	bne.n	80171fa <__ssvfiscanf_r+0x10a>
 80171c8:	f04a 0a01 	orr.w	sl, sl, #1
 80171cc:	e015      	b.n	80171fa <__ssvfiscanf_r+0x10a>
 80171ce:	2c58      	cmp	r4, #88	; 0x58
 80171d0:	d02f      	beq.n	8017232 <__ssvfiscanf_r+0x142>
 80171d2:	2c5b      	cmp	r4, #91	; 0x5b
 80171d4:	d1f0      	bne.n	80171b8 <__ssvfiscanf_r+0xc8>
 80171d6:	9906      	ldr	r1, [sp, #24]
 80171d8:	a816      	add	r0, sp, #88	; 0x58
 80171da:	f000 fd47 	bl	8017c6c <__sccl>
 80171de:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 80171e2:	9006      	str	r0, [sp, #24]
 80171e4:	2401      	movs	r4, #1
 80171e6:	e074      	b.n	80172d2 <__ssvfiscanf_r+0x1e2>
 80171e8:	2c6e      	cmp	r4, #110	; 0x6e
 80171ea:	f000 80cb 	beq.w	8017384 <__ssvfiscanf_r+0x294>
 80171ee:	d812      	bhi.n	8017216 <__ssvfiscanf_r+0x126>
 80171f0:	2c68      	cmp	r4, #104	; 0x68
 80171f2:	d05a      	beq.n	80172aa <__ssvfiscanf_r+0x1ba>
 80171f4:	d803      	bhi.n	80171fe <__ssvfiscanf_r+0x10e>
 80171f6:	2c64      	cmp	r4, #100	; 0x64
 80171f8:	d1de      	bne.n	80171b8 <__ssvfiscanf_r+0xc8>
 80171fa:	4ba7      	ldr	r3, [pc, #668]	; (8017498 <__ssvfiscanf_r+0x3a8>)
 80171fc:	e064      	b.n	80172c8 <__ssvfiscanf_r+0x1d8>
 80171fe:	2c69      	cmp	r4, #105	; 0x69
 8017200:	d01e      	beq.n	8017240 <__ssvfiscanf_r+0x150>
 8017202:	2c6c      	cmp	r4, #108	; 0x6c
 8017204:	d1d8      	bne.n	80171b8 <__ssvfiscanf_r+0xc8>
 8017206:	7859      	ldrb	r1, [r3, #1]
 8017208:	296c      	cmp	r1, #108	; 0x6c
 801720a:	d14b      	bne.n	80172a4 <__ssvfiscanf_r+0x1b4>
 801720c:	3302      	adds	r3, #2
 801720e:	9306      	str	r3, [sp, #24]
 8017210:	f04a 0a02 	orr.w	sl, sl, #2
 8017214:	e044      	b.n	80172a0 <__ssvfiscanf_r+0x1b0>
 8017216:	2c73      	cmp	r4, #115	; 0x73
 8017218:	d05a      	beq.n	80172d0 <__ssvfiscanf_r+0x1e0>
 801721a:	d806      	bhi.n	801722a <__ssvfiscanf_r+0x13a>
 801721c:	2c6f      	cmp	r4, #111	; 0x6f
 801721e:	d04d      	beq.n	80172bc <__ssvfiscanf_r+0x1cc>
 8017220:	2c70      	cmp	r4, #112	; 0x70
 8017222:	d1c9      	bne.n	80171b8 <__ssvfiscanf_r+0xc8>
 8017224:	f44a 7a08 	orr.w	sl, sl, #544	; 0x220
 8017228:	e005      	b.n	8017236 <__ssvfiscanf_r+0x146>
 801722a:	2c75      	cmp	r4, #117	; 0x75
 801722c:	d04b      	beq.n	80172c6 <__ssvfiscanf_r+0x1d6>
 801722e:	2c78      	cmp	r4, #120	; 0x78
 8017230:	d1c2      	bne.n	80171b8 <__ssvfiscanf_r+0xc8>
 8017232:	f44a 7a00 	orr.w	sl, sl, #512	; 0x200
 8017236:	4b99      	ldr	r3, [pc, #612]	; (801749c <__ssvfiscanf_r+0x3ac>)
 8017238:	9305      	str	r3, [sp, #20]
 801723a:	f04f 0910 	mov.w	r9, #16
 801723e:	e003      	b.n	8017248 <__ssvfiscanf_r+0x158>
 8017240:	4b95      	ldr	r3, [pc, #596]	; (8017498 <__ssvfiscanf_r+0x3a8>)
 8017242:	9305      	str	r3, [sp, #20]
 8017244:	f04f 0900 	mov.w	r9, #0
 8017248:	2403      	movs	r4, #3
 801724a:	e042      	b.n	80172d2 <__ssvfiscanf_r+0x1e2>
 801724c:	686b      	ldr	r3, [r5, #4]
 801724e:	2b00      	cmp	r3, #0
 8017250:	dd0a      	ble.n	8017268 <__ssvfiscanf_r+0x178>
 8017252:	682b      	ldr	r3, [r5, #0]
 8017254:	9a06      	ldr	r2, [sp, #24]
 8017256:	7819      	ldrb	r1, [r3, #0]
 8017258:	f812 2c01 	ldrb.w	r2, [r2, #-1]
 801725c:	4291      	cmp	r1, r2
 801725e:	d015      	beq.n	801728c <__ssvfiscanf_r+0x19c>
 8017260:	9804      	ldr	r0, [sp, #16]
 8017262:	b057      	add	sp, #348	; 0x15c
 8017264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017268:	4629      	mov	r1, r5
 801726a:	9803      	ldr	r0, [sp, #12]
 801726c:	f7ff feeb 	bl	8017046 <__ssrefill_r>
 8017270:	2800      	cmp	r0, #0
 8017272:	d0ee      	beq.n	8017252 <__ssvfiscanf_r+0x162>
 8017274:	9b04      	ldr	r3, [sp, #16]
 8017276:	2b00      	cmp	r3, #0
 8017278:	d093      	beq.n	80171a2 <__ssvfiscanf_r+0xb2>
 801727a:	89ab      	ldrh	r3, [r5, #12]
 801727c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8017280:	9b04      	ldr	r3, [sp, #16]
 8017282:	bf18      	it	ne
 8017284:	f04f 33ff 	movne.w	r3, #4294967295
 8017288:	9304      	str	r3, [sp, #16]
 801728a:	e7e9      	b.n	8017260 <__ssvfiscanf_r+0x170>
 801728c:	686a      	ldr	r2, [r5, #4]
 801728e:	3301      	adds	r3, #1
 8017290:	3a01      	subs	r2, #1
 8017292:	606a      	str	r2, [r5, #4]
 8017294:	602b      	str	r3, [r5, #0]
 8017296:	f108 0801 	add.w	r8, r8, #1
 801729a:	e740      	b.n	801711e <__ssvfiscanf_r+0x2e>
 801729c:	f04a 0a10 	orr.w	sl, sl, #16
 80172a0:	9b06      	ldr	r3, [sp, #24]
 80172a2:	e76c      	b.n	801717e <__ssvfiscanf_r+0x8e>
 80172a4:	f04a 0a01 	orr.w	sl, sl, #1
 80172a8:	e7fa      	b.n	80172a0 <__ssvfiscanf_r+0x1b0>
 80172aa:	f04a 0a04 	orr.w	sl, sl, #4
 80172ae:	e7f7      	b.n	80172a0 <__ssvfiscanf_r+0x1b0>
 80172b0:	fb02 4707 	mla	r7, r2, r7, r4
 80172b4:	3f30      	subs	r7, #48	; 0x30
 80172b6:	e7f3      	b.n	80172a0 <__ssvfiscanf_r+0x1b0>
 80172b8:	f04a 0a01 	orr.w	sl, sl, #1
 80172bc:	4b77      	ldr	r3, [pc, #476]	; (801749c <__ssvfiscanf_r+0x3ac>)
 80172be:	9305      	str	r3, [sp, #20]
 80172c0:	f04f 0908 	mov.w	r9, #8
 80172c4:	e7c0      	b.n	8017248 <__ssvfiscanf_r+0x158>
 80172c6:	4b75      	ldr	r3, [pc, #468]	; (801749c <__ssvfiscanf_r+0x3ac>)
 80172c8:	9305      	str	r3, [sp, #20]
 80172ca:	f04f 090a 	mov.w	r9, #10
 80172ce:	e7bb      	b.n	8017248 <__ssvfiscanf_r+0x158>
 80172d0:	2402      	movs	r4, #2
 80172d2:	686b      	ldr	r3, [r5, #4]
 80172d4:	2b00      	cmp	r3, #0
 80172d6:	dd71      	ble.n	80173bc <__ssvfiscanf_r+0x2cc>
 80172d8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80172dc:	d107      	bne.n	80172ee <__ssvfiscanf_r+0x1fe>
 80172de:	f7fe fea9 	bl	8016034 <__locale_ctype_ptr>
 80172e2:	682b      	ldr	r3, [r5, #0]
 80172e4:	781a      	ldrb	r2, [r3, #0]
 80172e6:	4410      	add	r0, r2
 80172e8:	7842      	ldrb	r2, [r0, #1]
 80172ea:	0711      	lsls	r1, r2, #28
 80172ec:	d46d      	bmi.n	80173ca <__ssvfiscanf_r+0x2da>
 80172ee:	2c02      	cmp	r4, #2
 80172f0:	f000 8113 	beq.w	801751a <__ssvfiscanf_r+0x42a>
 80172f4:	2c03      	cmp	r4, #3
 80172f6:	f000 81c7 	beq.w	8017688 <__ssvfiscanf_r+0x598>
 80172fa:	2c01      	cmp	r4, #1
 80172fc:	f00a 0410 	and.w	r4, sl, #16
 8017300:	f000 80ba 	beq.w	8017478 <__ssvfiscanf_r+0x388>
 8017304:	2f00      	cmp	r7, #0
 8017306:	bf08      	it	eq
 8017308:	2701      	moveq	r7, #1
 801730a:	f01a 0a01 	ands.w	sl, sl, #1
 801730e:	f000 8087 	beq.w	8017420 <__ssvfiscanf_r+0x330>
 8017312:	2208      	movs	r2, #8
 8017314:	2100      	movs	r1, #0
 8017316:	a80a      	add	r0, sp, #40	; 0x28
 8017318:	f7f9 f997 	bl	801064a <memset>
 801731c:	2c00      	cmp	r4, #0
 801731e:	d166      	bne.n	80173ee <__ssvfiscanf_r+0x2fe>
 8017320:	f8d6 b000 	ldr.w	fp, [r6]
 8017324:	3604      	adds	r6, #4
 8017326:	2300      	movs	r3, #0
 8017328:	2f00      	cmp	r7, #0
 801732a:	d071      	beq.n	8017410 <__ssvfiscanf_r+0x320>
 801732c:	9307      	str	r3, [sp, #28]
 801732e:	f7fe fe6f 	bl	8016010 <__locale_mb_cur_max>
 8017332:	9b07      	ldr	r3, [sp, #28]
 8017334:	4283      	cmp	r3, r0
 8017336:	d09d      	beq.n	8017274 <__ssvfiscanf_r+0x184>
 8017338:	682a      	ldr	r2, [r5, #0]
 801733a:	a80c      	add	r0, sp, #48	; 0x30
 801733c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8017340:	54c1      	strb	r1, [r0, r3]
 8017342:	f103 0a01 	add.w	sl, r3, #1
 8017346:	686b      	ldr	r3, [r5, #4]
 8017348:	3b01      	subs	r3, #1
 801734a:	e885 000c 	stmia.w	r5, {r2, r3}
 801734e:	ab0a      	add	r3, sp, #40	; 0x28
 8017350:	4602      	mov	r2, r0
 8017352:	9300      	str	r3, [sp, #0]
 8017354:	4659      	mov	r1, fp
 8017356:	4653      	mov	r3, sl
 8017358:	9803      	ldr	r0, [sp, #12]
 801735a:	f000 fc49 	bl	8017bf0 <_mbrtowc_r>
 801735e:	1c42      	adds	r2, r0, #1
 8017360:	d088      	beq.n	8017274 <__ssvfiscanf_r+0x184>
 8017362:	2800      	cmp	r0, #0
 8017364:	d146      	bne.n	80173f4 <__ssvfiscanf_r+0x304>
 8017366:	b90c      	cbnz	r4, 801736c <__ssvfiscanf_r+0x27c>
 8017368:	f8cb 4000 	str.w	r4, [fp]
 801736c:	44d0      	add	r8, sl
 801736e:	3f01      	subs	r7, #1
 8017370:	b90c      	cbnz	r4, 8017376 <__ssvfiscanf_r+0x286>
 8017372:	f10b 0b04 	add.w	fp, fp, #4
 8017376:	f04f 0a00 	mov.w	sl, #0
 801737a:	e03d      	b.n	80173f8 <__ssvfiscanf_r+0x308>
 801737c:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 8017380:	2400      	movs	r4, #0
 8017382:	e7a6      	b.n	80172d2 <__ssvfiscanf_r+0x1e2>
 8017384:	f01a 0f10 	tst.w	sl, #16
 8017388:	f47f aec9 	bne.w	801711e <__ssvfiscanf_r+0x2e>
 801738c:	f01a 0f04 	tst.w	sl, #4
 8017390:	6832      	ldr	r2, [r6, #0]
 8017392:	f106 0304 	add.w	r3, r6, #4
 8017396:	d003      	beq.n	80173a0 <__ssvfiscanf_r+0x2b0>
 8017398:	f8a2 8000 	strh.w	r8, [r2]
 801739c:	461e      	mov	r6, r3
 801739e:	e6be      	b.n	801711e <__ssvfiscanf_r+0x2e>
 80173a0:	f01a 0f01 	tst.w	sl, #1
 80173a4:	d002      	beq.n	80173ac <__ssvfiscanf_r+0x2bc>
 80173a6:	f8c2 8000 	str.w	r8, [r2]
 80173aa:	e7f7      	b.n	801739c <__ssvfiscanf_r+0x2ac>
 80173ac:	f01a 0f02 	tst.w	sl, #2
 80173b0:	d0f9      	beq.n	80173a6 <__ssvfiscanf_r+0x2b6>
 80173b2:	4640      	mov	r0, r8
 80173b4:	17c1      	asrs	r1, r0, #31
 80173b6:	e9c2 0100 	strd	r0, r1, [r2]
 80173ba:	e7ef      	b.n	801739c <__ssvfiscanf_r+0x2ac>
 80173bc:	4629      	mov	r1, r5
 80173be:	9803      	ldr	r0, [sp, #12]
 80173c0:	f7ff fe41 	bl	8017046 <__ssrefill_r>
 80173c4:	2800      	cmp	r0, #0
 80173c6:	d087      	beq.n	80172d8 <__ssvfiscanf_r+0x1e8>
 80173c8:	e754      	b.n	8017274 <__ssvfiscanf_r+0x184>
 80173ca:	686a      	ldr	r2, [r5, #4]
 80173cc:	3a01      	subs	r2, #1
 80173ce:	2a00      	cmp	r2, #0
 80173d0:	f108 0801 	add.w	r8, r8, #1
 80173d4:	606a      	str	r2, [r5, #4]
 80173d6:	dd02      	ble.n	80173de <__ssvfiscanf_r+0x2ee>
 80173d8:	3301      	adds	r3, #1
 80173da:	602b      	str	r3, [r5, #0]
 80173dc:	e77f      	b.n	80172de <__ssvfiscanf_r+0x1ee>
 80173de:	4629      	mov	r1, r5
 80173e0:	9803      	ldr	r0, [sp, #12]
 80173e2:	f7ff fe30 	bl	8017046 <__ssrefill_r>
 80173e6:	2800      	cmp	r0, #0
 80173e8:	f43f af79 	beq.w	80172de <__ssvfiscanf_r+0x1ee>
 80173ec:	e742      	b.n	8017274 <__ssvfiscanf_r+0x184>
 80173ee:	f04f 0b00 	mov.w	fp, #0
 80173f2:	e798      	b.n	8017326 <__ssvfiscanf_r+0x236>
 80173f4:	3002      	adds	r0, #2
 80173f6:	d1b9      	bne.n	801736c <__ssvfiscanf_r+0x27c>
 80173f8:	686b      	ldr	r3, [r5, #4]
 80173fa:	2b00      	cmp	r3, #0
 80173fc:	dc0e      	bgt.n	801741c <__ssvfiscanf_r+0x32c>
 80173fe:	4629      	mov	r1, r5
 8017400:	9803      	ldr	r0, [sp, #12]
 8017402:	f7ff fe20 	bl	8017046 <__ssrefill_r>
 8017406:	b148      	cbz	r0, 801741c <__ssvfiscanf_r+0x32c>
 8017408:	f1ba 0f00 	cmp.w	sl, #0
 801740c:	f47f af32 	bne.w	8017274 <__ssvfiscanf_r+0x184>
 8017410:	2c00      	cmp	r4, #0
 8017412:	f47f ae84 	bne.w	801711e <__ssvfiscanf_r+0x2e>
 8017416:	9b04      	ldr	r3, [sp, #16]
 8017418:	3301      	adds	r3, #1
 801741a:	e67f      	b.n	801711c <__ssvfiscanf_r+0x2c>
 801741c:	4653      	mov	r3, sl
 801741e:	e783      	b.n	8017328 <__ssvfiscanf_r+0x238>
 8017420:	b1cc      	cbz	r4, 8017456 <__ssvfiscanf_r+0x366>
 8017422:	4654      	mov	r4, sl
 8017424:	686b      	ldr	r3, [r5, #4]
 8017426:	682a      	ldr	r2, [r5, #0]
 8017428:	42bb      	cmp	r3, r7
 801742a:	da0e      	bge.n	801744a <__ssvfiscanf_r+0x35a>
 801742c:	441c      	add	r4, r3
 801742e:	1aff      	subs	r7, r7, r3
 8017430:	4413      	add	r3, r2
 8017432:	602b      	str	r3, [r5, #0]
 8017434:	4629      	mov	r1, r5
 8017436:	9803      	ldr	r0, [sp, #12]
 8017438:	f7ff fe05 	bl	8017046 <__ssrefill_r>
 801743c:	2800      	cmp	r0, #0
 801743e:	d0f1      	beq.n	8017424 <__ssvfiscanf_r+0x334>
 8017440:	2c00      	cmp	r4, #0
 8017442:	f43f af17 	beq.w	8017274 <__ssvfiscanf_r+0x184>
 8017446:	44a0      	add	r8, r4
 8017448:	e669      	b.n	801711e <__ssvfiscanf_r+0x2e>
 801744a:	1bdb      	subs	r3, r3, r7
 801744c:	443c      	add	r4, r7
 801744e:	4417      	add	r7, r2
 8017450:	606b      	str	r3, [r5, #4]
 8017452:	602f      	str	r7, [r5, #0]
 8017454:	e7f7      	b.n	8017446 <__ssvfiscanf_r+0x356>
 8017456:	9500      	str	r5, [sp, #0]
 8017458:	463b      	mov	r3, r7
 801745a:	2201      	movs	r2, #1
 801745c:	6831      	ldr	r1, [r6, #0]
 801745e:	9803      	ldr	r0, [sp, #12]
 8017460:	1d34      	adds	r4, r6, #4
 8017462:	f7ff fe0d 	bl	8017080 <_sfread_r>
 8017466:	2800      	cmp	r0, #0
 8017468:	f43f af04 	beq.w	8017274 <__ssvfiscanf_r+0x184>
 801746c:	4480      	add	r8, r0
 801746e:	9b04      	ldr	r3, [sp, #16]
 8017470:	3301      	adds	r3, #1
 8017472:	9304      	str	r3, [sp, #16]
 8017474:	4626      	mov	r6, r4
 8017476:	e652      	b.n	801711e <__ssvfiscanf_r+0x2e>
 8017478:	2f00      	cmp	r7, #0
 801747a:	bf08      	it	eq
 801747c:	f04f 37ff 	moveq.w	r7, #4294967295
 8017480:	b1fc      	cbz	r4, 80174c2 <__ssvfiscanf_r+0x3d2>
 8017482:	2400      	movs	r4, #0
 8017484:	f10d 0a58 	add.w	sl, sp, #88	; 0x58
 8017488:	682b      	ldr	r3, [r5, #0]
 801748a:	781a      	ldrb	r2, [r3, #0]
 801748c:	f81a 2002 	ldrb.w	r2, [sl, r2]
 8017490:	b932      	cbnz	r2, 80174a0 <__ssvfiscanf_r+0x3b0>
 8017492:	2c00      	cmp	r4, #0
 8017494:	d1d7      	bne.n	8017446 <__ssvfiscanf_r+0x356>
 8017496:	e6e3      	b.n	8017260 <__ssvfiscanf_r+0x170>
 8017498:	08011c59 	.word	0x08011c59
 801749c:	08016e89 	.word	0x08016e89
 80174a0:	686a      	ldr	r2, [r5, #4]
 80174a2:	3401      	adds	r4, #1
 80174a4:	3a01      	subs	r2, #1
 80174a6:	3301      	adds	r3, #1
 80174a8:	42a7      	cmp	r7, r4
 80174aa:	606a      	str	r2, [r5, #4]
 80174ac:	602b      	str	r3, [r5, #0]
 80174ae:	d0ca      	beq.n	8017446 <__ssvfiscanf_r+0x356>
 80174b0:	2a00      	cmp	r2, #0
 80174b2:	dce9      	bgt.n	8017488 <__ssvfiscanf_r+0x398>
 80174b4:	4629      	mov	r1, r5
 80174b6:	9803      	ldr	r0, [sp, #12]
 80174b8:	f7ff fdc5 	bl	8017046 <__ssrefill_r>
 80174bc:	2800      	cmp	r0, #0
 80174be:	d0e3      	beq.n	8017488 <__ssvfiscanf_r+0x398>
 80174c0:	e7c1      	b.n	8017446 <__ssvfiscanf_r+0x356>
 80174c2:	6834      	ldr	r4, [r6, #0]
 80174c4:	f106 0a04 	add.w	sl, r6, #4
 80174c8:	f10d 0b58 	add.w	fp, sp, #88	; 0x58
 80174cc:	4626      	mov	r6, r4
 80174ce:	682b      	ldr	r3, [r5, #0]
 80174d0:	781a      	ldrb	r2, [r3, #0]
 80174d2:	f81b 2002 	ldrb.w	r2, [fp, r2]
 80174d6:	b1b2      	cbz	r2, 8017506 <__ssvfiscanf_r+0x416>
 80174d8:	686a      	ldr	r2, [r5, #4]
 80174da:	3a01      	subs	r2, #1
 80174dc:	606a      	str	r2, [r5, #4]
 80174de:	1c5a      	adds	r2, r3, #1
 80174e0:	602a      	str	r2, [r5, #0]
 80174e2:	781b      	ldrb	r3, [r3, #0]
 80174e4:	f806 3b01 	strb.w	r3, [r6], #1
 80174e8:	1bbb      	subs	r3, r7, r6
 80174ea:	42dc      	cmn	r4, r3
 80174ec:	d00b      	beq.n	8017506 <__ssvfiscanf_r+0x416>
 80174ee:	686b      	ldr	r3, [r5, #4]
 80174f0:	2b00      	cmp	r3, #0
 80174f2:	dcec      	bgt.n	80174ce <__ssvfiscanf_r+0x3de>
 80174f4:	4629      	mov	r1, r5
 80174f6:	9803      	ldr	r0, [sp, #12]
 80174f8:	f7ff fda5 	bl	8017046 <__ssrefill_r>
 80174fc:	2800      	cmp	r0, #0
 80174fe:	d0e6      	beq.n	80174ce <__ssvfiscanf_r+0x3de>
 8017500:	42b4      	cmp	r4, r6
 8017502:	f43f aeb7 	beq.w	8017274 <__ssvfiscanf_r+0x184>
 8017506:	1b34      	subs	r4, r6, r4
 8017508:	f43f aeaa 	beq.w	8017260 <__ssvfiscanf_r+0x170>
 801750c:	2300      	movs	r3, #0
 801750e:	7033      	strb	r3, [r6, #0]
 8017510:	9b04      	ldr	r3, [sp, #16]
 8017512:	3301      	adds	r3, #1
 8017514:	9304      	str	r3, [sp, #16]
 8017516:	4656      	mov	r6, sl
 8017518:	e795      	b.n	8017446 <__ssvfiscanf_r+0x356>
 801751a:	2f00      	cmp	r7, #0
 801751c:	bf08      	it	eq
 801751e:	f04f 37ff 	moveq.w	r7, #4294967295
 8017522:	f01a 0b01 	ands.w	fp, sl, #1
 8017526:	f00a 0410 	and.w	r4, sl, #16
 801752a:	d06a      	beq.n	8017602 <__ssvfiscanf_r+0x512>
 801752c:	2208      	movs	r2, #8
 801752e:	2100      	movs	r1, #0
 8017530:	a80a      	add	r0, sp, #40	; 0x28
 8017532:	f7f9 f88a 	bl	801064a <memset>
 8017536:	2c00      	cmp	r4, #0
 8017538:	d13e      	bne.n	80175b8 <__ssvfiscanf_r+0x4c8>
 801753a:	f8d6 a000 	ldr.w	sl, [r6]
 801753e:	3604      	adds	r6, #4
 8017540:	2300      	movs	r3, #0
 8017542:	9307      	str	r3, [sp, #28]
 8017544:	f7fe fd76 	bl	8016034 <__locale_ctype_ptr>
 8017548:	682a      	ldr	r2, [r5, #0]
 801754a:	7812      	ldrb	r2, [r2, #0]
 801754c:	4410      	add	r0, r2
 801754e:	7842      	ldrb	r2, [r0, #1]
 8017550:	0711      	lsls	r1, r2, #28
 8017552:	d42b      	bmi.n	80175ac <__ssvfiscanf_r+0x4bc>
 8017554:	9b07      	ldr	r3, [sp, #28]
 8017556:	b34f      	cbz	r7, 80175ac <__ssvfiscanf_r+0x4bc>
 8017558:	9307      	str	r3, [sp, #28]
 801755a:	f7fe fd59 	bl	8016010 <__locale_mb_cur_max>
 801755e:	9b07      	ldr	r3, [sp, #28]
 8017560:	4283      	cmp	r3, r0
 8017562:	f43f ae87 	beq.w	8017274 <__ssvfiscanf_r+0x184>
 8017566:	682a      	ldr	r2, [r5, #0]
 8017568:	a80c      	add	r0, sp, #48	; 0x30
 801756a:	f812 1b01 	ldrb.w	r1, [r2], #1
 801756e:	54c1      	strb	r1, [r0, r3]
 8017570:	f103 0b01 	add.w	fp, r3, #1
 8017574:	686b      	ldr	r3, [r5, #4]
 8017576:	3b01      	subs	r3, #1
 8017578:	e885 000c 	stmia.w	r5, {r2, r3}
 801757c:	ab0a      	add	r3, sp, #40	; 0x28
 801757e:	9300      	str	r3, [sp, #0]
 8017580:	4602      	mov	r2, r0
 8017582:	465b      	mov	r3, fp
 8017584:	4651      	mov	r1, sl
 8017586:	9803      	ldr	r0, [sp, #12]
 8017588:	f000 fb32 	bl	8017bf0 <_mbrtowc_r>
 801758c:	1c43      	adds	r3, r0, #1
 801758e:	f43f ae71 	beq.w	8017274 <__ssvfiscanf_r+0x184>
 8017592:	b9a0      	cbnz	r0, 80175be <__ssvfiscanf_r+0x4ce>
 8017594:	f8ca 0000 	str.w	r0, [sl]
 8017598:	f8da 0000 	ldr.w	r0, [sl]
 801759c:	f000 fb08 	bl	8017bb0 <iswspace>
 80175a0:	4603      	mov	r3, r0
 80175a2:	b1c8      	cbz	r0, 80175d8 <__ssvfiscanf_r+0x4e8>
 80175a4:	af0c      	add	r7, sp, #48	; 0x30
 80175a6:	f1bb 0f00 	cmp.w	fp, #0
 80175aa:	d10c      	bne.n	80175c6 <__ssvfiscanf_r+0x4d6>
 80175ac:	2c00      	cmp	r4, #0
 80175ae:	f47f adb6 	bne.w	801711e <__ssvfiscanf_r+0x2e>
 80175b2:	f8ca 4000 	str.w	r4, [sl]
 80175b6:	e72e      	b.n	8017416 <__ssvfiscanf_r+0x326>
 80175b8:	f10d 0a24 	add.w	sl, sp, #36	; 0x24
 80175bc:	e7c0      	b.n	8017540 <__ssvfiscanf_r+0x450>
 80175be:	3002      	adds	r0, #2
 80175c0:	d1ea      	bne.n	8017598 <__ssvfiscanf_r+0x4a8>
 80175c2:	465b      	mov	r3, fp
 80175c4:	e00e      	b.n	80175e4 <__ssvfiscanf_r+0x4f4>
 80175c6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80175ca:	462a      	mov	r2, r5
 80175cc:	f817 100b 	ldrb.w	r1, [r7, fp]
 80175d0:	9803      	ldr	r0, [sp, #12]
 80175d2:	f7ff fcfb 	bl	8016fcc <_sungetc_r>
 80175d6:	e7e6      	b.n	80175a6 <__ssvfiscanf_r+0x4b6>
 80175d8:	44d8      	add	r8, fp
 80175da:	3f01      	subs	r7, #1
 80175dc:	b914      	cbnz	r4, 80175e4 <__ssvfiscanf_r+0x4f4>
 80175de:	f10a 0a04 	add.w	sl, sl, #4
 80175e2:	4623      	mov	r3, r4
 80175e4:	686a      	ldr	r2, [r5, #4]
 80175e6:	2a00      	cmp	r2, #0
 80175e8:	dcab      	bgt.n	8017542 <__ssvfiscanf_r+0x452>
 80175ea:	4629      	mov	r1, r5
 80175ec:	9803      	ldr	r0, [sp, #12]
 80175ee:	9307      	str	r3, [sp, #28]
 80175f0:	f7ff fd29 	bl	8017046 <__ssrefill_r>
 80175f4:	9b07      	ldr	r3, [sp, #28]
 80175f6:	2800      	cmp	r0, #0
 80175f8:	d0a3      	beq.n	8017542 <__ssvfiscanf_r+0x452>
 80175fa:	2b00      	cmp	r3, #0
 80175fc:	f47f ae3a 	bne.w	8017274 <__ssvfiscanf_r+0x184>
 8017600:	e7d4      	b.n	80175ac <__ssvfiscanf_r+0x4bc>
 8017602:	2c00      	cmp	r4, #0
 8017604:	d136      	bne.n	8017674 <__ssvfiscanf_r+0x584>
 8017606:	f8d6 a000 	ldr.w	sl, [r6]
 801760a:	1d34      	adds	r4, r6, #4
 801760c:	4656      	mov	r6, sl
 801760e:	f7fe fd11 	bl	8016034 <__locale_ctype_ptr>
 8017612:	682a      	ldr	r2, [r5, #0]
 8017614:	7813      	ldrb	r3, [r2, #0]
 8017616:	4418      	add	r0, r3
 8017618:	7843      	ldrb	r3, [r0, #1]
 801761a:	071b      	lsls	r3, r3, #28
 801761c:	d414      	bmi.n	8017648 <__ssvfiscanf_r+0x558>
 801761e:	686b      	ldr	r3, [r5, #4]
 8017620:	3b01      	subs	r3, #1
 8017622:	606b      	str	r3, [r5, #4]
 8017624:	1c53      	adds	r3, r2, #1
 8017626:	602b      	str	r3, [r5, #0]
 8017628:	7813      	ldrb	r3, [r2, #0]
 801762a:	f806 3b01 	strb.w	r3, [r6], #1
 801762e:	1bbb      	subs	r3, r7, r6
 8017630:	eb1a 0f03 	cmn.w	sl, r3
 8017634:	d008      	beq.n	8017648 <__ssvfiscanf_r+0x558>
 8017636:	686b      	ldr	r3, [r5, #4]
 8017638:	2b00      	cmp	r3, #0
 801763a:	dce8      	bgt.n	801760e <__ssvfiscanf_r+0x51e>
 801763c:	4629      	mov	r1, r5
 801763e:	9803      	ldr	r0, [sp, #12]
 8017640:	f7ff fd01 	bl	8017046 <__ssrefill_r>
 8017644:	2800      	cmp	r0, #0
 8017646:	d0e2      	beq.n	801760e <__ssvfiscanf_r+0x51e>
 8017648:	2300      	movs	r3, #0
 801764a:	7033      	strb	r3, [r6, #0]
 801764c:	eba6 060a 	sub.w	r6, r6, sl
 8017650:	44b0      	add	r8, r6
 8017652:	e70c      	b.n	801746e <__ssvfiscanf_r+0x37e>
 8017654:	686a      	ldr	r2, [r5, #4]
 8017656:	f10b 0b01 	add.w	fp, fp, #1
 801765a:	3a01      	subs	r2, #1
 801765c:	3301      	adds	r3, #1
 801765e:	455f      	cmp	r7, fp
 8017660:	606a      	str	r2, [r5, #4]
 8017662:	602b      	str	r3, [r5, #0]
 8017664:	d00e      	beq.n	8017684 <__ssvfiscanf_r+0x594>
 8017666:	2a00      	cmp	r2, #0
 8017668:	dc04      	bgt.n	8017674 <__ssvfiscanf_r+0x584>
 801766a:	4629      	mov	r1, r5
 801766c:	9803      	ldr	r0, [sp, #12]
 801766e:	f7ff fcea 	bl	8017046 <__ssrefill_r>
 8017672:	b938      	cbnz	r0, 8017684 <__ssvfiscanf_r+0x594>
 8017674:	f7fe fcde 	bl	8016034 <__locale_ctype_ptr>
 8017678:	682b      	ldr	r3, [r5, #0]
 801767a:	781a      	ldrb	r2, [r3, #0]
 801767c:	4410      	add	r0, r2
 801767e:	7842      	ldrb	r2, [r0, #1]
 8017680:	0712      	lsls	r2, r2, #28
 8017682:	d5e7      	bpl.n	8017654 <__ssvfiscanf_r+0x564>
 8017684:	44d8      	add	r8, fp
 8017686:	e54a      	b.n	801711e <__ssvfiscanf_r+0x2e>
 8017688:	1e7b      	subs	r3, r7, #1
 801768a:	2b26      	cmp	r3, #38	; 0x26
 801768c:	bf88      	it	hi
 801768e:	f1a7 0327 	subhi.w	r3, r7, #39	; 0x27
 8017692:	f44a 6458 	orr.w	r4, sl, #3456	; 0xd80
 8017696:	bf8c      	ite	hi
 8017698:	2727      	movhi	r7, #39	; 0x27
 801769a:	2300      	movls	r3, #0
 801769c:	f04f 0b00 	mov.w	fp, #0
 80176a0:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
 80176a4:	6829      	ldr	r1, [r5, #0]
 80176a6:	780a      	ldrb	r2, [r1, #0]
 80176a8:	2a39      	cmp	r2, #57	; 0x39
 80176aa:	d82d      	bhi.n	8017708 <__ssvfiscanf_r+0x618>
 80176ac:	2a38      	cmp	r2, #56	; 0x38
 80176ae:	d270      	bcs.n	8017792 <__ssvfiscanf_r+0x6a2>
 80176b0:	2a30      	cmp	r2, #48	; 0x30
 80176b2:	d045      	beq.n	8017740 <__ssvfiscanf_r+0x650>
 80176b4:	d867      	bhi.n	8017786 <__ssvfiscanf_r+0x696>
 80176b6:	2a2b      	cmp	r2, #43	; 0x2b
 80176b8:	d072      	beq.n	80177a0 <__ssvfiscanf_r+0x6b0>
 80176ba:	2a2d      	cmp	r2, #45	; 0x2d
 80176bc:	d070      	beq.n	80177a0 <__ssvfiscanf_r+0x6b0>
 80176be:	05e3      	lsls	r3, r4, #23
 80176c0:	d50f      	bpl.n	80176e2 <__ssvfiscanf_r+0x5f2>
 80176c2:	ab0c      	add	r3, sp, #48	; 0x30
 80176c4:	459a      	cmp	sl, r3
 80176c6:	d908      	bls.n	80176da <__ssvfiscanf_r+0x5ea>
 80176c8:	f81a 1c01 	ldrb.w	r1, [sl, #-1]
 80176cc:	9803      	ldr	r0, [sp, #12]
 80176ce:	462a      	mov	r2, r5
 80176d0:	f7ff fc7c 	bl	8016fcc <_sungetc_r>
 80176d4:	f10a 37ff 	add.w	r7, sl, #4294967295
 80176d8:	46ba      	mov	sl, r7
 80176da:	ab0c      	add	r3, sp, #48	; 0x30
 80176dc:	459a      	cmp	sl, r3
 80176de:	f43f adbf 	beq.w	8017260 <__ssvfiscanf_r+0x170>
 80176e2:	f014 0210 	ands.w	r2, r4, #16
 80176e6:	f040 8085 	bne.w	80177f4 <__ssvfiscanf_r+0x704>
 80176ea:	464b      	mov	r3, r9
 80176ec:	a90c      	add	r1, sp, #48	; 0x30
 80176ee:	9803      	ldr	r0, [sp, #12]
 80176f0:	9f05      	ldr	r7, [sp, #20]
 80176f2:	f88a 2000 	strb.w	r2, [sl]
 80176f6:	47b8      	blx	r7
 80176f8:	f014 0f20 	tst.w	r4, #32
 80176fc:	f106 0304 	add.w	r3, r6, #4
 8017700:	d05c      	beq.n	80177bc <__ssvfiscanf_r+0x6cc>
 8017702:	6832      	ldr	r2, [r6, #0]
 8017704:	6010      	str	r0, [r2, #0]
 8017706:	e05d      	b.n	80177c4 <__ssvfiscanf_r+0x6d4>
 8017708:	2a58      	cmp	r2, #88	; 0x58
 801770a:	d00d      	beq.n	8017728 <__ssvfiscanf_r+0x638>
 801770c:	d806      	bhi.n	801771c <__ssvfiscanf_r+0x62c>
 801770e:	f1a2 0041 	sub.w	r0, r2, #65	; 0x41
 8017712:	2805      	cmp	r0, #5
 8017714:	d8d3      	bhi.n	80176be <__ssvfiscanf_r+0x5ce>
 8017716:	f1b9 0f0a 	cmp.w	r9, #10
 801771a:	e03f      	b.n	801779c <__ssvfiscanf_r+0x6ac>
 801771c:	2a61      	cmp	r2, #97	; 0x61
 801771e:	d3ce      	bcc.n	80176be <__ssvfiscanf_r+0x5ce>
 8017720:	2a66      	cmp	r2, #102	; 0x66
 8017722:	d9f8      	bls.n	8017716 <__ssvfiscanf_r+0x626>
 8017724:	2a78      	cmp	r2, #120	; 0x78
 8017726:	d1ca      	bne.n	80176be <__ssvfiscanf_r+0x5ce>
 8017728:	f404 60c0 	and.w	r0, r4, #1536	; 0x600
 801772c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8017730:	d1c5      	bne.n	80176be <__ssvfiscanf_r+0x5ce>
 8017732:	f424 7400 	bic.w	r4, r4, #512	; 0x200
 8017736:	f444 64a0 	orr.w	r4, r4, #1280	; 0x500
 801773a:	f04f 0910 	mov.w	r9, #16
 801773e:	e00c      	b.n	801775a <__ssvfiscanf_r+0x66a>
 8017740:	0520      	lsls	r0, r4, #20
 8017742:	d50a      	bpl.n	801775a <__ssvfiscanf_r+0x66a>
 8017744:	f1b9 0f00 	cmp.w	r9, #0
 8017748:	d103      	bne.n	8017752 <__ssvfiscanf_r+0x662>
 801774a:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 801774e:	f04f 0908 	mov.w	r9, #8
 8017752:	0560      	lsls	r0, r4, #21
 8017754:	d506      	bpl.n	8017764 <__ssvfiscanf_r+0x674>
 8017756:	f424 64b0 	bic.w	r4, r4, #1408	; 0x580
 801775a:	f88a 2000 	strb.w	r2, [sl]
 801775e:	f10a 0a01 	add.w	sl, sl, #1
 8017762:	e006      	b.n	8017772 <__ssvfiscanf_r+0x682>
 8017764:	f424 7460 	bic.w	r4, r4, #896	; 0x380
 8017768:	b10b      	cbz	r3, 801776e <__ssvfiscanf_r+0x67e>
 801776a:	3b01      	subs	r3, #1
 801776c:	3701      	adds	r7, #1
 801776e:	f10b 0b01 	add.w	fp, fp, #1
 8017772:	686a      	ldr	r2, [r5, #4]
 8017774:	3a01      	subs	r2, #1
 8017776:	2a00      	cmp	r2, #0
 8017778:	606a      	str	r2, [r5, #4]
 801777a:	dd16      	ble.n	80177aa <__ssvfiscanf_r+0x6ba>
 801777c:	3101      	adds	r1, #1
 801777e:	6029      	str	r1, [r5, #0]
 8017780:	3f01      	subs	r7, #1
 8017782:	d18f      	bne.n	80176a4 <__ssvfiscanf_r+0x5b4>
 8017784:	e79b      	b.n	80176be <__ssvfiscanf_r+0x5ce>
 8017786:	481f      	ldr	r0, [pc, #124]	; (8017804 <__ssvfiscanf_r+0x714>)
 8017788:	f930 9019 	ldrsh.w	r9, [r0, r9, lsl #1]
 801778c:	f424 6438 	bic.w	r4, r4, #2944	; 0xb80
 8017790:	e7e3      	b.n	801775a <__ssvfiscanf_r+0x66a>
 8017792:	481c      	ldr	r0, [pc, #112]	; (8017804 <__ssvfiscanf_r+0x714>)
 8017794:	f930 9019 	ldrsh.w	r9, [r0, r9, lsl #1]
 8017798:	f1b9 0f08 	cmp.w	r9, #8
 801779c:	dcf6      	bgt.n	801778c <__ssvfiscanf_r+0x69c>
 801779e:	e78e      	b.n	80176be <__ssvfiscanf_r+0x5ce>
 80177a0:	0620      	lsls	r0, r4, #24
 80177a2:	d58c      	bpl.n	80176be <__ssvfiscanf_r+0x5ce>
 80177a4:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 80177a8:	e7d7      	b.n	801775a <__ssvfiscanf_r+0x66a>
 80177aa:	4629      	mov	r1, r5
 80177ac:	9803      	ldr	r0, [sp, #12]
 80177ae:	9307      	str	r3, [sp, #28]
 80177b0:	f7ff fc49 	bl	8017046 <__ssrefill_r>
 80177b4:	9b07      	ldr	r3, [sp, #28]
 80177b6:	2800      	cmp	r0, #0
 80177b8:	d0e2      	beq.n	8017780 <__ssvfiscanf_r+0x690>
 80177ba:	e780      	b.n	80176be <__ssvfiscanf_r+0x5ce>
 80177bc:	0767      	lsls	r7, r4, #29
 80177be:	d503      	bpl.n	80177c8 <__ssvfiscanf_r+0x6d8>
 80177c0:	6832      	ldr	r2, [r6, #0]
 80177c2:	8010      	strh	r0, [r2, #0]
 80177c4:	461e      	mov	r6, r3
 80177c6:	e012      	b.n	80177ee <__ssvfiscanf_r+0x6fe>
 80177c8:	f014 0201 	ands.w	r2, r4, #1
 80177cc:	d199      	bne.n	8017702 <__ssvfiscanf_r+0x612>
 80177ce:	07a1      	lsls	r1, r4, #30
 80177d0:	d597      	bpl.n	8017702 <__ssvfiscanf_r+0x612>
 80177d2:	9b05      	ldr	r3, [sp, #20]
 80177d4:	9803      	ldr	r0, [sp, #12]
 80177d6:	4619      	mov	r1, r3
 80177d8:	4b0b      	ldr	r3, [pc, #44]	; (8017808 <__ssvfiscanf_r+0x718>)
 80177da:	4299      	cmp	r1, r3
 80177dc:	464b      	mov	r3, r9
 80177de:	a90c      	add	r1, sp, #48	; 0x30
 80177e0:	d10d      	bne.n	80177fe <__ssvfiscanf_r+0x70e>
 80177e2:	f000 fbc9 	bl	8017f78 <_strtoull_r>
 80177e6:	6833      	ldr	r3, [r6, #0]
 80177e8:	e9c3 0100 	strd	r0, r1, [r3]
 80177ec:	3604      	adds	r6, #4
 80177ee:	9b04      	ldr	r3, [sp, #16]
 80177f0:	3301      	adds	r3, #1
 80177f2:	9304      	str	r3, [sp, #16]
 80177f4:	ab0c      	add	r3, sp, #48	; 0x30
 80177f6:	ebaa 0a03 	sub.w	sl, sl, r3
 80177fa:	44d3      	add	fp, sl
 80177fc:	e742      	b.n	8017684 <__ssvfiscanf_r+0x594>
 80177fe:	f000 fb09 	bl	8017e14 <_strtoll_r>
 8017802:	e7f0      	b.n	80177e6 <__ssvfiscanf_r+0x6f6>
 8017804:	08019bb4 	.word	0x08019bb4
 8017808:	08016e89 	.word	0x08016e89

0801780c <__submore>:
 801780c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017810:	460c      	mov	r4, r1
 8017812:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8017814:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017818:	4299      	cmp	r1, r3
 801781a:	d11e      	bne.n	801785a <__submore+0x4e>
 801781c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8017820:	f7f8 fcfa 	bl	8010218 <_malloc_r>
 8017824:	b918      	cbnz	r0, 801782e <__submore+0x22>
 8017826:	f04f 30ff 	mov.w	r0, #4294967295
 801782a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801782e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017832:	63a3      	str	r3, [r4, #56]	; 0x38
 8017834:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8017838:	6360      	str	r0, [r4, #52]	; 0x34
 801783a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801783e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8017842:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8017846:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801784a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801784e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8017852:	6020      	str	r0, [r4, #0]
 8017854:	2000      	movs	r0, #0
 8017856:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801785a:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801785c:	0077      	lsls	r7, r6, #1
 801785e:	463a      	mov	r2, r7
 8017860:	f7ff f88c 	bl	801697c <_realloc_r>
 8017864:	4605      	mov	r5, r0
 8017866:	2800      	cmp	r0, #0
 8017868:	d0dd      	beq.n	8017826 <__submore+0x1a>
 801786a:	eb00 0806 	add.w	r8, r0, r6
 801786e:	4601      	mov	r1, r0
 8017870:	4632      	mov	r2, r6
 8017872:	4640      	mov	r0, r8
 8017874:	f7f8 fede 	bl	8010634 <memcpy>
 8017878:	f8c4 8000 	str.w	r8, [r4]
 801787c:	6365      	str	r5, [r4, #52]	; 0x34
 801787e:	63a7      	str	r7, [r4, #56]	; 0x38
 8017880:	e7e8      	b.n	8017854 <__submore+0x48>

08017882 <__sprint_r>:
 8017882:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017886:	6893      	ldr	r3, [r2, #8]
 8017888:	4680      	mov	r8, r0
 801788a:	460f      	mov	r7, r1
 801788c:	4614      	mov	r4, r2
 801788e:	b91b      	cbnz	r3, 8017898 <__sprint_r+0x16>
 8017890:	6053      	str	r3, [r2, #4]
 8017892:	4618      	mov	r0, r3
 8017894:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017898:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 801789a:	049d      	lsls	r5, r3, #18
 801789c:	d523      	bpl.n	80178e6 <__sprint_r+0x64>
 801789e:	6815      	ldr	r5, [r2, #0]
 80178a0:	68a0      	ldr	r0, [r4, #8]
 80178a2:	3508      	adds	r5, #8
 80178a4:	b920      	cbnz	r0, 80178b0 <__sprint_r+0x2e>
 80178a6:	2300      	movs	r3, #0
 80178a8:	60a3      	str	r3, [r4, #8]
 80178aa:	6063      	str	r3, [r4, #4]
 80178ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80178b0:	f855 6c04 	ldr.w	r6, [r5, #-4]
 80178b4:	f855 bc08 	ldr.w	fp, [r5, #-8]
 80178b8:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 80178bc:	f04f 0900 	mov.w	r9, #0
 80178c0:	45ca      	cmp	sl, r9
 80178c2:	dc05      	bgt.n	80178d0 <__sprint_r+0x4e>
 80178c4:	68a3      	ldr	r3, [r4, #8]
 80178c6:	f026 0603 	bic.w	r6, r6, #3
 80178ca:	1b9e      	subs	r6, r3, r6
 80178cc:	60a6      	str	r6, [r4, #8]
 80178ce:	e7e7      	b.n	80178a0 <__sprint_r+0x1e>
 80178d0:	463a      	mov	r2, r7
 80178d2:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 80178d6:	4640      	mov	r0, r8
 80178d8:	f000 f91f 	bl	8017b1a <_fputwc_r>
 80178dc:	1c43      	adds	r3, r0, #1
 80178de:	d0e2      	beq.n	80178a6 <__sprint_r+0x24>
 80178e0:	f109 0901 	add.w	r9, r9, #1
 80178e4:	e7ec      	b.n	80178c0 <__sprint_r+0x3e>
 80178e6:	f7fd fe11 	bl	801550c <__sfvwrite_r>
 80178ea:	e7dc      	b.n	80178a6 <__sprint_r+0x24>

080178ec <__ascii_wctomb>:
 80178ec:	b149      	cbz	r1, 8017902 <__ascii_wctomb+0x16>
 80178ee:	2aff      	cmp	r2, #255	; 0xff
 80178f0:	bf85      	ittet	hi
 80178f2:	238a      	movhi	r3, #138	; 0x8a
 80178f4:	6003      	strhi	r3, [r0, #0]
 80178f6:	700a      	strbls	r2, [r1, #0]
 80178f8:	f04f 30ff 	movhi.w	r0, #4294967295
 80178fc:	bf98      	it	ls
 80178fe:	2001      	movls	r0, #1
 8017900:	4770      	bx	lr
 8017902:	4608      	mov	r0, r1
 8017904:	4770      	bx	lr
	...

08017908 <_write_r>:
 8017908:	b538      	push	{r3, r4, r5, lr}
 801790a:	4c07      	ldr	r4, [pc, #28]	; (8017928 <_write_r+0x20>)
 801790c:	4605      	mov	r5, r0
 801790e:	4608      	mov	r0, r1
 8017910:	4611      	mov	r1, r2
 8017912:	2200      	movs	r2, #0
 8017914:	6022      	str	r2, [r4, #0]
 8017916:	461a      	mov	r2, r3
 8017918:	f7f8 faa1 	bl	800fe5e <_write>
 801791c:	1c43      	adds	r3, r0, #1
 801791e:	d102      	bne.n	8017926 <_write_r+0x1e>
 8017920:	6823      	ldr	r3, [r4, #0]
 8017922:	b103      	cbz	r3, 8017926 <_write_r+0x1e>
 8017924:	602b      	str	r3, [r5, #0]
 8017926:	bd38      	pop	{r3, r4, r5, pc}
 8017928:	20003b1c 	.word	0x20003b1c

0801792c <_calloc_r>:
 801792c:	b510      	push	{r4, lr}
 801792e:	4351      	muls	r1, r2
 8017930:	f7f8 fc72 	bl	8010218 <_malloc_r>
 8017934:	4604      	mov	r4, r0
 8017936:	b198      	cbz	r0, 8017960 <_calloc_r+0x34>
 8017938:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801793c:	f022 0203 	bic.w	r2, r2, #3
 8017940:	3a04      	subs	r2, #4
 8017942:	2a24      	cmp	r2, #36	; 0x24
 8017944:	d81b      	bhi.n	801797e <_calloc_r+0x52>
 8017946:	2a13      	cmp	r2, #19
 8017948:	d917      	bls.n	801797a <_calloc_r+0x4e>
 801794a:	2100      	movs	r1, #0
 801794c:	2a1b      	cmp	r2, #27
 801794e:	6001      	str	r1, [r0, #0]
 8017950:	6041      	str	r1, [r0, #4]
 8017952:	d807      	bhi.n	8017964 <_calloc_r+0x38>
 8017954:	f100 0308 	add.w	r3, r0, #8
 8017958:	2200      	movs	r2, #0
 801795a:	601a      	str	r2, [r3, #0]
 801795c:	605a      	str	r2, [r3, #4]
 801795e:	609a      	str	r2, [r3, #8]
 8017960:	4620      	mov	r0, r4
 8017962:	bd10      	pop	{r4, pc}
 8017964:	2a24      	cmp	r2, #36	; 0x24
 8017966:	6081      	str	r1, [r0, #8]
 8017968:	60c1      	str	r1, [r0, #12]
 801796a:	bf11      	iteee	ne
 801796c:	f100 0310 	addne.w	r3, r0, #16
 8017970:	6101      	streq	r1, [r0, #16]
 8017972:	f100 0318 	addeq.w	r3, r0, #24
 8017976:	6141      	streq	r1, [r0, #20]
 8017978:	e7ee      	b.n	8017958 <_calloc_r+0x2c>
 801797a:	4603      	mov	r3, r0
 801797c:	e7ec      	b.n	8017958 <_calloc_r+0x2c>
 801797e:	2100      	movs	r1, #0
 8017980:	f7f8 fe63 	bl	801064a <memset>
 8017984:	e7ec      	b.n	8017960 <_calloc_r+0x34>
	...

08017988 <_close_r>:
 8017988:	b538      	push	{r3, r4, r5, lr}
 801798a:	4c06      	ldr	r4, [pc, #24]	; (80179a4 <_close_r+0x1c>)
 801798c:	2300      	movs	r3, #0
 801798e:	4605      	mov	r5, r0
 8017990:	4608      	mov	r0, r1
 8017992:	6023      	str	r3, [r4, #0]
 8017994:	f7f8 faac 	bl	800fef0 <_close>
 8017998:	1c43      	adds	r3, r0, #1
 801799a:	d102      	bne.n	80179a2 <_close_r+0x1a>
 801799c:	6823      	ldr	r3, [r4, #0]
 801799e:	b103      	cbz	r3, 80179a2 <_close_r+0x1a>
 80179a0:	602b      	str	r3, [r5, #0]
 80179a2:	bd38      	pop	{r3, r4, r5, pc}
 80179a4:	20003b1c 	.word	0x20003b1c

080179a8 <__env_lock>:
 80179a8:	4801      	ldr	r0, [pc, #4]	; (80179b0 <__env_lock+0x8>)
 80179aa:	f7fe bb64 	b.w	8016076 <__retarget_lock_acquire_recursive>
 80179ae:	bf00      	nop
 80179b0:	20003b12 	.word	0x20003b12

080179b4 <__env_unlock>:
 80179b4:	4801      	ldr	r0, [pc, #4]	; (80179bc <__env_unlock+0x8>)
 80179b6:	f7fe bb60 	b.w	801607a <__retarget_lock_release_recursive>
 80179ba:	bf00      	nop
 80179bc:	20003b12 	.word	0x20003b12

080179c0 <_fclose_r>:
 80179c0:	b570      	push	{r4, r5, r6, lr}
 80179c2:	4605      	mov	r5, r0
 80179c4:	460c      	mov	r4, r1
 80179c6:	b911      	cbnz	r1, 80179ce <_fclose_r+0xe>
 80179c8:	2600      	movs	r6, #0
 80179ca:	4630      	mov	r0, r6
 80179cc:	bd70      	pop	{r4, r5, r6, pc}
 80179ce:	b118      	cbz	r0, 80179d8 <_fclose_r+0x18>
 80179d0:	6983      	ldr	r3, [r0, #24]
 80179d2:	b90b      	cbnz	r3, 80179d8 <_fclose_r+0x18>
 80179d4:	f7fd fc08 	bl	80151e8 <__sinit>
 80179d8:	4b2c      	ldr	r3, [pc, #176]	; (8017a8c <_fclose_r+0xcc>)
 80179da:	429c      	cmp	r4, r3
 80179dc:	d114      	bne.n	8017a08 <_fclose_r+0x48>
 80179de:	686c      	ldr	r4, [r5, #4]
 80179e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80179e2:	07d8      	lsls	r0, r3, #31
 80179e4:	d405      	bmi.n	80179f2 <_fclose_r+0x32>
 80179e6:	89a3      	ldrh	r3, [r4, #12]
 80179e8:	0599      	lsls	r1, r3, #22
 80179ea:	d402      	bmi.n	80179f2 <_fclose_r+0x32>
 80179ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80179ee:	f7fe fb42 	bl	8016076 <__retarget_lock_acquire_recursive>
 80179f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80179f6:	b98b      	cbnz	r3, 8017a1c <_fclose_r+0x5c>
 80179f8:	6e66      	ldr	r6, [r4, #100]	; 0x64
 80179fa:	f016 0601 	ands.w	r6, r6, #1
 80179fe:	d1e3      	bne.n	80179c8 <_fclose_r+0x8>
 8017a00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017a02:	f7fe fb3a 	bl	801607a <__retarget_lock_release_recursive>
 8017a06:	e7e0      	b.n	80179ca <_fclose_r+0xa>
 8017a08:	4b21      	ldr	r3, [pc, #132]	; (8017a90 <_fclose_r+0xd0>)
 8017a0a:	429c      	cmp	r4, r3
 8017a0c:	d101      	bne.n	8017a12 <_fclose_r+0x52>
 8017a0e:	68ac      	ldr	r4, [r5, #8]
 8017a10:	e7e6      	b.n	80179e0 <_fclose_r+0x20>
 8017a12:	4b20      	ldr	r3, [pc, #128]	; (8017a94 <_fclose_r+0xd4>)
 8017a14:	429c      	cmp	r4, r3
 8017a16:	bf08      	it	eq
 8017a18:	68ec      	ldreq	r4, [r5, #12]
 8017a1a:	e7e1      	b.n	80179e0 <_fclose_r+0x20>
 8017a1c:	4621      	mov	r1, r4
 8017a1e:	4628      	mov	r0, r5
 8017a20:	f7fd fabc 	bl	8014f9c <__sflush_r>
 8017a24:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017a26:	4606      	mov	r6, r0
 8017a28:	b133      	cbz	r3, 8017a38 <_fclose_r+0x78>
 8017a2a:	6a21      	ldr	r1, [r4, #32]
 8017a2c:	4628      	mov	r0, r5
 8017a2e:	4798      	blx	r3
 8017a30:	2800      	cmp	r0, #0
 8017a32:	bfb8      	it	lt
 8017a34:	f04f 36ff 	movlt.w	r6, #4294967295
 8017a38:	89a3      	ldrh	r3, [r4, #12]
 8017a3a:	061a      	lsls	r2, r3, #24
 8017a3c:	d503      	bpl.n	8017a46 <_fclose_r+0x86>
 8017a3e:	6921      	ldr	r1, [r4, #16]
 8017a40:	4628      	mov	r0, r5
 8017a42:	f7fd fca7 	bl	8015394 <_free_r>
 8017a46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017a48:	b141      	cbz	r1, 8017a5c <_fclose_r+0x9c>
 8017a4a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017a4e:	4299      	cmp	r1, r3
 8017a50:	d002      	beq.n	8017a58 <_fclose_r+0x98>
 8017a52:	4628      	mov	r0, r5
 8017a54:	f7fd fc9e 	bl	8015394 <_free_r>
 8017a58:	2300      	movs	r3, #0
 8017a5a:	6363      	str	r3, [r4, #52]	; 0x34
 8017a5c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8017a5e:	b121      	cbz	r1, 8017a6a <_fclose_r+0xaa>
 8017a60:	4628      	mov	r0, r5
 8017a62:	f7fd fc97 	bl	8015394 <_free_r>
 8017a66:	2300      	movs	r3, #0
 8017a68:	64a3      	str	r3, [r4, #72]	; 0x48
 8017a6a:	f7fd fba5 	bl	80151b8 <__sfp_lock_acquire>
 8017a6e:	2300      	movs	r3, #0
 8017a70:	81a3      	strh	r3, [r4, #12]
 8017a72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017a74:	07db      	lsls	r3, r3, #31
 8017a76:	d402      	bmi.n	8017a7e <_fclose_r+0xbe>
 8017a78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017a7a:	f7fe fafe 	bl	801607a <__retarget_lock_release_recursive>
 8017a7e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017a80:	f7fe faf7 	bl	8016072 <__retarget_lock_close_recursive>
 8017a84:	f7fd fb9e 	bl	80151c4 <__sfp_lock_release>
 8017a88:	e79f      	b.n	80179ca <_fclose_r+0xa>
 8017a8a:	bf00      	nop
 8017a8c:	08019a68 	.word	0x08019a68
 8017a90:	08019a88 	.word	0x08019a88
 8017a94:	08019a48 	.word	0x08019a48

08017a98 <__fputwc>:
 8017a98:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8017a9c:	4680      	mov	r8, r0
 8017a9e:	460e      	mov	r6, r1
 8017aa0:	4614      	mov	r4, r2
 8017aa2:	f7fe fab5 	bl	8016010 <__locale_mb_cur_max>
 8017aa6:	2801      	cmp	r0, #1
 8017aa8:	d11c      	bne.n	8017ae4 <__fputwc+0x4c>
 8017aaa:	1e73      	subs	r3, r6, #1
 8017aac:	2bfe      	cmp	r3, #254	; 0xfe
 8017aae:	d819      	bhi.n	8017ae4 <__fputwc+0x4c>
 8017ab0:	f88d 6004 	strb.w	r6, [sp, #4]
 8017ab4:	4605      	mov	r5, r0
 8017ab6:	2700      	movs	r7, #0
 8017ab8:	f10d 0904 	add.w	r9, sp, #4
 8017abc:	42af      	cmp	r7, r5
 8017abe:	d020      	beq.n	8017b02 <__fputwc+0x6a>
 8017ac0:	68a3      	ldr	r3, [r4, #8]
 8017ac2:	f817 1009 	ldrb.w	r1, [r7, r9]
 8017ac6:	3b01      	subs	r3, #1
 8017ac8:	2b00      	cmp	r3, #0
 8017aca:	60a3      	str	r3, [r4, #8]
 8017acc:	da04      	bge.n	8017ad8 <__fputwc+0x40>
 8017ace:	69a2      	ldr	r2, [r4, #24]
 8017ad0:	4293      	cmp	r3, r2
 8017ad2:	db1a      	blt.n	8017b0a <__fputwc+0x72>
 8017ad4:	290a      	cmp	r1, #10
 8017ad6:	d018      	beq.n	8017b0a <__fputwc+0x72>
 8017ad8:	6823      	ldr	r3, [r4, #0]
 8017ada:	1c5a      	adds	r2, r3, #1
 8017adc:	6022      	str	r2, [r4, #0]
 8017ade:	7019      	strb	r1, [r3, #0]
 8017ae0:	3701      	adds	r7, #1
 8017ae2:	e7eb      	b.n	8017abc <__fputwc+0x24>
 8017ae4:	4632      	mov	r2, r6
 8017ae6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8017aea:	a901      	add	r1, sp, #4
 8017aec:	4640      	mov	r0, r8
 8017aee:	f000 fab3 	bl	8018058 <_wcrtomb_r>
 8017af2:	1c42      	adds	r2, r0, #1
 8017af4:	4605      	mov	r5, r0
 8017af6:	d1de      	bne.n	8017ab6 <__fputwc+0x1e>
 8017af8:	89a3      	ldrh	r3, [r4, #12]
 8017afa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017afe:	81a3      	strh	r3, [r4, #12]
 8017b00:	4606      	mov	r6, r0
 8017b02:	4630      	mov	r0, r6
 8017b04:	b003      	add	sp, #12
 8017b06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017b0a:	4622      	mov	r2, r4
 8017b0c:	4640      	mov	r0, r8
 8017b0e:	f000 fa45 	bl	8017f9c <__swbuf_r>
 8017b12:	1c43      	adds	r3, r0, #1
 8017b14:	d1e4      	bne.n	8017ae0 <__fputwc+0x48>
 8017b16:	4606      	mov	r6, r0
 8017b18:	e7f3      	b.n	8017b02 <__fputwc+0x6a>

08017b1a <_fputwc_r>:
 8017b1a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8017b1c:	07db      	lsls	r3, r3, #31
 8017b1e:	b570      	push	{r4, r5, r6, lr}
 8017b20:	4605      	mov	r5, r0
 8017b22:	460e      	mov	r6, r1
 8017b24:	4614      	mov	r4, r2
 8017b26:	d405      	bmi.n	8017b34 <_fputwc_r+0x1a>
 8017b28:	8993      	ldrh	r3, [r2, #12]
 8017b2a:	0598      	lsls	r0, r3, #22
 8017b2c:	d402      	bmi.n	8017b34 <_fputwc_r+0x1a>
 8017b2e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8017b30:	f7fe faa1 	bl	8016076 <__retarget_lock_acquire_recursive>
 8017b34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017b38:	0499      	lsls	r1, r3, #18
 8017b3a:	d406      	bmi.n	8017b4a <_fputwc_r+0x30>
 8017b3c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8017b40:	81a3      	strh	r3, [r4, #12]
 8017b42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017b44:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8017b48:	6663      	str	r3, [r4, #100]	; 0x64
 8017b4a:	4622      	mov	r2, r4
 8017b4c:	4628      	mov	r0, r5
 8017b4e:	4631      	mov	r1, r6
 8017b50:	f7ff ffa2 	bl	8017a98 <__fputwc>
 8017b54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017b56:	07da      	lsls	r2, r3, #31
 8017b58:	4605      	mov	r5, r0
 8017b5a:	d405      	bmi.n	8017b68 <_fputwc_r+0x4e>
 8017b5c:	89a3      	ldrh	r3, [r4, #12]
 8017b5e:	059b      	lsls	r3, r3, #22
 8017b60:	d402      	bmi.n	8017b68 <_fputwc_r+0x4e>
 8017b62:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017b64:	f7fe fa89 	bl	801607a <__retarget_lock_release_recursive>
 8017b68:	4628      	mov	r0, r5
 8017b6a:	bd70      	pop	{r4, r5, r6, pc}

08017b6c <_fstat_r>:
 8017b6c:	b538      	push	{r3, r4, r5, lr}
 8017b6e:	4c07      	ldr	r4, [pc, #28]	; (8017b8c <_fstat_r+0x20>)
 8017b70:	2300      	movs	r3, #0
 8017b72:	4605      	mov	r5, r0
 8017b74:	4608      	mov	r0, r1
 8017b76:	4611      	mov	r1, r2
 8017b78:	6023      	str	r3, [r4, #0]
 8017b7a:	f7f8 f9c4 	bl	800ff06 <_fstat>
 8017b7e:	1c43      	adds	r3, r0, #1
 8017b80:	d102      	bne.n	8017b88 <_fstat_r+0x1c>
 8017b82:	6823      	ldr	r3, [r4, #0]
 8017b84:	b103      	cbz	r3, 8017b88 <_fstat_r+0x1c>
 8017b86:	602b      	str	r3, [r5, #0]
 8017b88:	bd38      	pop	{r3, r4, r5, pc}
 8017b8a:	bf00      	nop
 8017b8c:	20003b1c 	.word	0x20003b1c

08017b90 <_isatty_r>:
 8017b90:	b538      	push	{r3, r4, r5, lr}
 8017b92:	4c06      	ldr	r4, [pc, #24]	; (8017bac <_isatty_r+0x1c>)
 8017b94:	2300      	movs	r3, #0
 8017b96:	4605      	mov	r5, r0
 8017b98:	4608      	mov	r0, r1
 8017b9a:	6023      	str	r3, [r4, #0]
 8017b9c:	f7f8 f9c2 	bl	800ff24 <_isatty>
 8017ba0:	1c43      	adds	r3, r0, #1
 8017ba2:	d102      	bne.n	8017baa <_isatty_r+0x1a>
 8017ba4:	6823      	ldr	r3, [r4, #0]
 8017ba6:	b103      	cbz	r3, 8017baa <_isatty_r+0x1a>
 8017ba8:	602b      	str	r3, [r5, #0]
 8017baa:	bd38      	pop	{r3, r4, r5, pc}
 8017bac:	20003b1c 	.word	0x20003b1c

08017bb0 <iswspace>:
 8017bb0:	28ff      	cmp	r0, #255	; 0xff
 8017bb2:	b510      	push	{r4, lr}
 8017bb4:	4604      	mov	r4, r0
 8017bb6:	d806      	bhi.n	8017bc6 <iswspace+0x16>
 8017bb8:	f7fe fa3c 	bl	8016034 <__locale_ctype_ptr>
 8017bbc:	4420      	add	r0, r4
 8017bbe:	7840      	ldrb	r0, [r0, #1]
 8017bc0:	f000 0008 	and.w	r0, r0, #8
 8017bc4:	bd10      	pop	{r4, pc}
 8017bc6:	2000      	movs	r0, #0
 8017bc8:	bd10      	pop	{r4, pc}
	...

08017bcc <_lseek_r>:
 8017bcc:	b538      	push	{r3, r4, r5, lr}
 8017bce:	4c07      	ldr	r4, [pc, #28]	; (8017bec <_lseek_r+0x20>)
 8017bd0:	4605      	mov	r5, r0
 8017bd2:	4608      	mov	r0, r1
 8017bd4:	4611      	mov	r1, r2
 8017bd6:	2200      	movs	r2, #0
 8017bd8:	6022      	str	r2, [r4, #0]
 8017bda:	461a      	mov	r2, r3
 8017bdc:	f7f8 f9ac 	bl	800ff38 <_lseek>
 8017be0:	1c43      	adds	r3, r0, #1
 8017be2:	d102      	bne.n	8017bea <_lseek_r+0x1e>
 8017be4:	6823      	ldr	r3, [r4, #0]
 8017be6:	b103      	cbz	r3, 8017bea <_lseek_r+0x1e>
 8017be8:	602b      	str	r3, [r5, #0]
 8017bea:	bd38      	pop	{r3, r4, r5, pc}
 8017bec:	20003b1c 	.word	0x20003b1c

08017bf0 <_mbrtowc_r>:
 8017bf0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017bf2:	9d08      	ldr	r5, [sp, #32]
 8017bf4:	4c11      	ldr	r4, [pc, #68]	; (8017c3c <_mbrtowc_r+0x4c>)
 8017bf6:	4606      	mov	r6, r0
 8017bf8:	4617      	mov	r7, r2
 8017bfa:	b9a2      	cbnz	r2, 8017c26 <_mbrtowc_r+0x36>
 8017bfc:	6823      	ldr	r3, [r4, #0]
 8017bfe:	4a10      	ldr	r2, [pc, #64]	; (8017c40 <_mbrtowc_r+0x50>)
 8017c00:	6a1b      	ldr	r3, [r3, #32]
 8017c02:	9500      	str	r5, [sp, #0]
 8017c04:	2b00      	cmp	r3, #0
 8017c06:	bf08      	it	eq
 8017c08:	4613      	moveq	r3, r2
 8017c0a:	4a0e      	ldr	r2, [pc, #56]	; (8017c44 <_mbrtowc_r+0x54>)
 8017c0c:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
 8017c10:	4639      	mov	r1, r7
 8017c12:	2301      	movs	r3, #1
 8017c14:	47a0      	blx	r4
 8017c16:	1c43      	adds	r3, r0, #1
 8017c18:	bf01      	itttt	eq
 8017c1a:	2300      	moveq	r3, #0
 8017c1c:	602b      	streq	r3, [r5, #0]
 8017c1e:	238a      	moveq	r3, #138	; 0x8a
 8017c20:	6033      	streq	r3, [r6, #0]
 8017c22:	b003      	add	sp, #12
 8017c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017c26:	6824      	ldr	r4, [r4, #0]
 8017c28:	4f05      	ldr	r7, [pc, #20]	; (8017c40 <_mbrtowc_r+0x50>)
 8017c2a:	6a24      	ldr	r4, [r4, #32]
 8017c2c:	9500      	str	r5, [sp, #0]
 8017c2e:	2c00      	cmp	r4, #0
 8017c30:	bf08      	it	eq
 8017c32:	463c      	moveq	r4, r7
 8017c34:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 8017c38:	e7ec      	b.n	8017c14 <_mbrtowc_r+0x24>
 8017c3a:	bf00      	nop
 8017c3c:	20000014 	.word	0x20000014
 8017c40:	20000560 	.word	0x20000560
 8017c44:	08019931 	.word	0x08019931

08017c48 <_read_r>:
 8017c48:	b538      	push	{r3, r4, r5, lr}
 8017c4a:	4c07      	ldr	r4, [pc, #28]	; (8017c68 <_read_r+0x20>)
 8017c4c:	4605      	mov	r5, r0
 8017c4e:	4608      	mov	r0, r1
 8017c50:	4611      	mov	r1, r2
 8017c52:	2200      	movs	r2, #0
 8017c54:	6022      	str	r2, [r4, #0]
 8017c56:	461a      	mov	r2, r3
 8017c58:	f7f8 f8e4 	bl	800fe24 <_read>
 8017c5c:	1c43      	adds	r3, r0, #1
 8017c5e:	d102      	bne.n	8017c66 <_read_r+0x1e>
 8017c60:	6823      	ldr	r3, [r4, #0]
 8017c62:	b103      	cbz	r3, 8017c66 <_read_r+0x1e>
 8017c64:	602b      	str	r3, [r5, #0]
 8017c66:	bd38      	pop	{r3, r4, r5, pc}
 8017c68:	20003b1c 	.word	0x20003b1c

08017c6c <__sccl>:
 8017c6c:	b570      	push	{r4, r5, r6, lr}
 8017c6e:	780b      	ldrb	r3, [r1, #0]
 8017c70:	2b5e      	cmp	r3, #94	; 0x5e
 8017c72:	bf13      	iteet	ne
 8017c74:	1c4a      	addne	r2, r1, #1
 8017c76:	1c8a      	addeq	r2, r1, #2
 8017c78:	784b      	ldrbeq	r3, [r1, #1]
 8017c7a:	2100      	movne	r1, #0
 8017c7c:	bf08      	it	eq
 8017c7e:	2101      	moveq	r1, #1
 8017c80:	1e44      	subs	r4, r0, #1
 8017c82:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8017c86:	f804 1f01 	strb.w	r1, [r4, #1]!
 8017c8a:	42a5      	cmp	r5, r4
 8017c8c:	d1fb      	bne.n	8017c86 <__sccl+0x1a>
 8017c8e:	b913      	cbnz	r3, 8017c96 <__sccl+0x2a>
 8017c90:	3a01      	subs	r2, #1
 8017c92:	4610      	mov	r0, r2
 8017c94:	bd70      	pop	{r4, r5, r6, pc}
 8017c96:	f081 0401 	eor.w	r4, r1, #1
 8017c9a:	54c4      	strb	r4, [r0, r3]
 8017c9c:	4611      	mov	r1, r2
 8017c9e:	780d      	ldrb	r5, [r1, #0]
 8017ca0:	2d2d      	cmp	r5, #45	; 0x2d
 8017ca2:	f101 0201 	add.w	r2, r1, #1
 8017ca6:	d006      	beq.n	8017cb6 <__sccl+0x4a>
 8017ca8:	2d5d      	cmp	r5, #93	; 0x5d
 8017caa:	d0f2      	beq.n	8017c92 <__sccl+0x26>
 8017cac:	b90d      	cbnz	r5, 8017cb2 <__sccl+0x46>
 8017cae:	460a      	mov	r2, r1
 8017cb0:	e7ef      	b.n	8017c92 <__sccl+0x26>
 8017cb2:	462b      	mov	r3, r5
 8017cb4:	e7f1      	b.n	8017c9a <__sccl+0x2e>
 8017cb6:	784e      	ldrb	r6, [r1, #1]
 8017cb8:	2e5d      	cmp	r6, #93	; 0x5d
 8017cba:	d0fa      	beq.n	8017cb2 <__sccl+0x46>
 8017cbc:	42b3      	cmp	r3, r6
 8017cbe:	dcf8      	bgt.n	8017cb2 <__sccl+0x46>
 8017cc0:	3102      	adds	r1, #2
 8017cc2:	3301      	adds	r3, #1
 8017cc4:	429e      	cmp	r6, r3
 8017cc6:	54c4      	strb	r4, [r0, r3]
 8017cc8:	dcfb      	bgt.n	8017cc2 <__sccl+0x56>
 8017cca:	e7e8      	b.n	8017c9e <__sccl+0x32>

08017ccc <_strtoll_l.isra.0>:
 8017ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017cd0:	b087      	sub	sp, #28
 8017cd2:	4688      	mov	r8, r1
 8017cd4:	9005      	str	r0, [sp, #20]
 8017cd6:	4693      	mov	fp, r2
 8017cd8:	461f      	mov	r7, r3
 8017cda:	4689      	mov	r9, r1
 8017cdc:	464d      	mov	r5, r9
 8017cde:	9810      	ldr	r0, [sp, #64]	; 0x40
 8017ce0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017ce4:	f7fe f9a2 	bl	801602c <__locale_ctype_ptr_l>
 8017ce8:	4420      	add	r0, r4
 8017cea:	7846      	ldrb	r6, [r0, #1]
 8017cec:	f016 0608 	ands.w	r6, r6, #8
 8017cf0:	d10b      	bne.n	8017d0a <_strtoll_l.isra.0+0x3e>
 8017cf2:	2c2d      	cmp	r4, #45	; 0x2d
 8017cf4:	d10b      	bne.n	8017d0e <_strtoll_l.isra.0+0x42>
 8017cf6:	782c      	ldrb	r4, [r5, #0]
 8017cf8:	2601      	movs	r6, #1
 8017cfa:	f109 0502 	add.w	r5, r9, #2
 8017cfe:	b167      	cbz	r7, 8017d1a <_strtoll_l.isra.0+0x4e>
 8017d00:	2f10      	cmp	r7, #16
 8017d02:	d114      	bne.n	8017d2e <_strtoll_l.isra.0+0x62>
 8017d04:	2c30      	cmp	r4, #48	; 0x30
 8017d06:	d00a      	beq.n	8017d1e <_strtoll_l.isra.0+0x52>
 8017d08:	e011      	b.n	8017d2e <_strtoll_l.isra.0+0x62>
 8017d0a:	46a9      	mov	r9, r5
 8017d0c:	e7e6      	b.n	8017cdc <_strtoll_l.isra.0+0x10>
 8017d0e:	2c2b      	cmp	r4, #43	; 0x2b
 8017d10:	bf04      	itt	eq
 8017d12:	782c      	ldrbeq	r4, [r5, #0]
 8017d14:	f109 0502 	addeq.w	r5, r9, #2
 8017d18:	e7f1      	b.n	8017cfe <_strtoll_l.isra.0+0x32>
 8017d1a:	2c30      	cmp	r4, #48	; 0x30
 8017d1c:	d144      	bne.n	8017da8 <_strtoll_l.isra.0+0xdc>
 8017d1e:	782b      	ldrb	r3, [r5, #0]
 8017d20:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017d24:	2b58      	cmp	r3, #88	; 0x58
 8017d26:	d170      	bne.n	8017e0a <_strtoll_l.isra.0+0x13e>
 8017d28:	786c      	ldrb	r4, [r5, #1]
 8017d2a:	2710      	movs	r7, #16
 8017d2c:	3502      	adds	r5, #2
 8017d2e:	2e00      	cmp	r6, #0
 8017d30:	d03c      	beq.n	8017dac <_strtoll_l.isra.0+0xe0>
 8017d32:	f04f 0a00 	mov.w	sl, #0
 8017d36:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 8017d3a:	463a      	mov	r2, r7
 8017d3c:	17fb      	asrs	r3, r7, #31
 8017d3e:	4650      	mov	r0, sl
 8017d40:	4649      	mov	r1, r9
 8017d42:	e9cd 2300 	strd	r2, r3, [sp]
 8017d46:	f7e9 fa7f 	bl	8001248 <__aeabi_uldivmod>
 8017d4a:	17fb      	asrs	r3, r7, #31
 8017d4c:	9204      	str	r2, [sp, #16]
 8017d4e:	4650      	mov	r0, sl
 8017d50:	463a      	mov	r2, r7
 8017d52:	4649      	mov	r1, r9
 8017d54:	f7e9 fa78 	bl	8001248 <__aeabi_uldivmod>
 8017d58:	2300      	movs	r3, #0
 8017d5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8017d5e:	2000      	movs	r0, #0
 8017d60:	2100      	movs	r1, #0
 8017d62:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8017d66:	2a09      	cmp	r2, #9
 8017d68:	d825      	bhi.n	8017db6 <_strtoll_l.isra.0+0xea>
 8017d6a:	4614      	mov	r4, r2
 8017d6c:	42a7      	cmp	r7, r4
 8017d6e:	dd31      	ble.n	8017dd4 <_strtoll_l.isra.0+0x108>
 8017d70:	1c5a      	adds	r2, r3, #1
 8017d72:	d016      	beq.n	8017da2 <_strtoll_l.isra.0+0xd6>
 8017d74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8017d78:	428b      	cmp	r3, r1
 8017d7a:	bf08      	it	eq
 8017d7c:	4282      	cmpeq	r2, r0
 8017d7e:	d326      	bcc.n	8017dce <_strtoll_l.isra.0+0x102>
 8017d80:	d102      	bne.n	8017d88 <_strtoll_l.isra.0+0xbc>
 8017d82:	9b04      	ldr	r3, [sp, #16]
 8017d84:	42a3      	cmp	r3, r4
 8017d86:	db22      	blt.n	8017dce <_strtoll_l.isra.0+0x102>
 8017d88:	9b00      	ldr	r3, [sp, #0]
 8017d8a:	9a01      	ldr	r2, [sp, #4]
 8017d8c:	434b      	muls	r3, r1
 8017d8e:	fb00 3302 	mla	r3, r0, r2, r3
 8017d92:	9a00      	ldr	r2, [sp, #0]
 8017d94:	fba2 0100 	umull	r0, r1, r2, r0
 8017d98:	4419      	add	r1, r3
 8017d9a:	1900      	adds	r0, r0, r4
 8017d9c:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8017da0:	2301      	movs	r3, #1
 8017da2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017da6:	e7dc      	b.n	8017d62 <_strtoll_l.isra.0+0x96>
 8017da8:	270a      	movs	r7, #10
 8017daa:	e7c0      	b.n	8017d2e <_strtoll_l.isra.0+0x62>
 8017dac:	f04f 3aff 	mov.w	sl, #4294967295
 8017db0:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8017db4:	e7c1      	b.n	8017d3a <_strtoll_l.isra.0+0x6e>
 8017db6:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 8017dba:	2a19      	cmp	r2, #25
 8017dbc:	d801      	bhi.n	8017dc2 <_strtoll_l.isra.0+0xf6>
 8017dbe:	3c37      	subs	r4, #55	; 0x37
 8017dc0:	e7d4      	b.n	8017d6c <_strtoll_l.isra.0+0xa0>
 8017dc2:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 8017dc6:	2a19      	cmp	r2, #25
 8017dc8:	d804      	bhi.n	8017dd4 <_strtoll_l.isra.0+0x108>
 8017dca:	3c57      	subs	r4, #87	; 0x57
 8017dcc:	e7ce      	b.n	8017d6c <_strtoll_l.isra.0+0xa0>
 8017dce:	f04f 33ff 	mov.w	r3, #4294967295
 8017dd2:	e7e6      	b.n	8017da2 <_strtoll_l.isra.0+0xd6>
 8017dd4:	1c5a      	adds	r2, r3, #1
 8017dd6:	d10a      	bne.n	8017dee <_strtoll_l.isra.0+0x122>
 8017dd8:	9a05      	ldr	r2, [sp, #20]
 8017dda:	2322      	movs	r3, #34	; 0x22
 8017ddc:	6013      	str	r3, [r2, #0]
 8017dde:	4650      	mov	r0, sl
 8017de0:	4649      	mov	r1, r9
 8017de2:	f1bb 0f00 	cmp.w	fp, #0
 8017de6:	d10a      	bne.n	8017dfe <_strtoll_l.isra.0+0x132>
 8017de8:	b007      	add	sp, #28
 8017dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017dee:	b116      	cbz	r6, 8017df6 <_strtoll_l.isra.0+0x12a>
 8017df0:	4240      	negs	r0, r0
 8017df2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8017df6:	f1bb 0f00 	cmp.w	fp, #0
 8017dfa:	d0f5      	beq.n	8017de8 <_strtoll_l.isra.0+0x11c>
 8017dfc:	b11b      	cbz	r3, 8017e06 <_strtoll_l.isra.0+0x13a>
 8017dfe:	3d01      	subs	r5, #1
 8017e00:	f8cb 5000 	str.w	r5, [fp]
 8017e04:	e7f0      	b.n	8017de8 <_strtoll_l.isra.0+0x11c>
 8017e06:	4645      	mov	r5, r8
 8017e08:	e7fa      	b.n	8017e00 <_strtoll_l.isra.0+0x134>
 8017e0a:	2430      	movs	r4, #48	; 0x30
 8017e0c:	2f00      	cmp	r7, #0
 8017e0e:	d18e      	bne.n	8017d2e <_strtoll_l.isra.0+0x62>
 8017e10:	2708      	movs	r7, #8
 8017e12:	e78c      	b.n	8017d2e <_strtoll_l.isra.0+0x62>

08017e14 <_strtoll_r>:
 8017e14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017e16:	4c06      	ldr	r4, [pc, #24]	; (8017e30 <_strtoll_r+0x1c>)
 8017e18:	4d06      	ldr	r5, [pc, #24]	; (8017e34 <_strtoll_r+0x20>)
 8017e1a:	6824      	ldr	r4, [r4, #0]
 8017e1c:	6a24      	ldr	r4, [r4, #32]
 8017e1e:	2c00      	cmp	r4, #0
 8017e20:	bf08      	it	eq
 8017e22:	462c      	moveq	r4, r5
 8017e24:	9400      	str	r4, [sp, #0]
 8017e26:	f7ff ff51 	bl	8017ccc <_strtoll_l.isra.0>
 8017e2a:	b003      	add	sp, #12
 8017e2c:	bd30      	pop	{r4, r5, pc}
 8017e2e:	bf00      	nop
 8017e30:	20000014 	.word	0x20000014
 8017e34:	20000560 	.word	0x20000560

08017e38 <_strtoull_l.isra.0>:
 8017e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e3c:	b085      	sub	sp, #20
 8017e3e:	4688      	mov	r8, r1
 8017e40:	9003      	str	r0, [sp, #12]
 8017e42:	4691      	mov	r9, r2
 8017e44:	461f      	mov	r7, r3
 8017e46:	468b      	mov	fp, r1
 8017e48:	465d      	mov	r5, fp
 8017e4a:	980e      	ldr	r0, [sp, #56]	; 0x38
 8017e4c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017e50:	f7fe f8ec 	bl	801602c <__locale_ctype_ptr_l>
 8017e54:	4420      	add	r0, r4
 8017e56:	7846      	ldrb	r6, [r0, #1]
 8017e58:	f016 0608 	ands.w	r6, r6, #8
 8017e5c:	d10b      	bne.n	8017e76 <_strtoull_l.isra.0+0x3e>
 8017e5e:	2c2d      	cmp	r4, #45	; 0x2d
 8017e60:	d10b      	bne.n	8017e7a <_strtoull_l.isra.0+0x42>
 8017e62:	782c      	ldrb	r4, [r5, #0]
 8017e64:	2601      	movs	r6, #1
 8017e66:	f10b 0502 	add.w	r5, fp, #2
 8017e6a:	b167      	cbz	r7, 8017e86 <_strtoull_l.isra.0+0x4e>
 8017e6c:	2f10      	cmp	r7, #16
 8017e6e:	d114      	bne.n	8017e9a <_strtoull_l.isra.0+0x62>
 8017e70:	2c30      	cmp	r4, #48	; 0x30
 8017e72:	d00a      	beq.n	8017e8a <_strtoull_l.isra.0+0x52>
 8017e74:	e011      	b.n	8017e9a <_strtoull_l.isra.0+0x62>
 8017e76:	46ab      	mov	fp, r5
 8017e78:	e7e6      	b.n	8017e48 <_strtoull_l.isra.0+0x10>
 8017e7a:	2c2b      	cmp	r4, #43	; 0x2b
 8017e7c:	bf04      	itt	eq
 8017e7e:	782c      	ldrbeq	r4, [r5, #0]
 8017e80:	f10b 0502 	addeq.w	r5, fp, #2
 8017e84:	e7f1      	b.n	8017e6a <_strtoull_l.isra.0+0x32>
 8017e86:	2c30      	cmp	r4, #48	; 0x30
 8017e88:	d141      	bne.n	8017f0e <_strtoull_l.isra.0+0xd6>
 8017e8a:	782b      	ldrb	r3, [r5, #0]
 8017e8c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8017e90:	2b58      	cmp	r3, #88	; 0x58
 8017e92:	d16c      	bne.n	8017f6e <_strtoull_l.isra.0+0x136>
 8017e94:	786c      	ldrb	r4, [r5, #1]
 8017e96:	2710      	movs	r7, #16
 8017e98:	3502      	adds	r5, #2
 8017e9a:	ea4f 7be7 	mov.w	fp, r7, asr #31
 8017e9e:	463a      	mov	r2, r7
 8017ea0:	465b      	mov	r3, fp
 8017ea2:	f04f 30ff 	mov.w	r0, #4294967295
 8017ea6:	f04f 31ff 	mov.w	r1, #4294967295
 8017eaa:	f7e9 f9cd 	bl	8001248 <__aeabi_uldivmod>
 8017eae:	463a      	mov	r2, r7
 8017eb0:	e9cd 0100 	strd	r0, r1, [sp]
 8017eb4:	465b      	mov	r3, fp
 8017eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8017eba:	f04f 31ff 	mov.w	r1, #4294967295
 8017ebe:	f7e9 f9c3 	bl	8001248 <__aeabi_uldivmod>
 8017ec2:	46ba      	mov	sl, r7
 8017ec4:	4694      	mov	ip, r2
 8017ec6:	2300      	movs	r3, #0
 8017ec8:	2000      	movs	r0, #0
 8017eca:	2100      	movs	r1, #0
 8017ecc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8017ed0:	f1be 0f09 	cmp.w	lr, #9
 8017ed4:	d81d      	bhi.n	8017f12 <_strtoull_l.isra.0+0xda>
 8017ed6:	4674      	mov	r4, lr
 8017ed8:	42a7      	cmp	r7, r4
 8017eda:	dd2b      	ble.n	8017f34 <_strtoull_l.isra.0+0xfc>
 8017edc:	2b00      	cmp	r3, #0
 8017ede:	db26      	blt.n	8017f2e <_strtoull_l.isra.0+0xf6>
 8017ee0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017ee4:	428b      	cmp	r3, r1
 8017ee6:	bf08      	it	eq
 8017ee8:	4282      	cmpeq	r2, r0
 8017eea:	d320      	bcc.n	8017f2e <_strtoull_l.isra.0+0xf6>
 8017eec:	d101      	bne.n	8017ef2 <_strtoull_l.isra.0+0xba>
 8017eee:	45a4      	cmp	ip, r4
 8017ef0:	db1d      	blt.n	8017f2e <_strtoull_l.isra.0+0xf6>
 8017ef2:	fb0a f301 	mul.w	r3, sl, r1
 8017ef6:	fb00 330b 	mla	r3, r0, fp, r3
 8017efa:	fbaa 0100 	umull	r0, r1, sl, r0
 8017efe:	4419      	add	r1, r3
 8017f00:	1900      	adds	r0, r0, r4
 8017f02:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8017f06:	2301      	movs	r3, #1
 8017f08:	f815 4b01 	ldrb.w	r4, [r5], #1
 8017f0c:	e7de      	b.n	8017ecc <_strtoull_l.isra.0+0x94>
 8017f0e:	270a      	movs	r7, #10
 8017f10:	e7c3      	b.n	8017e9a <_strtoull_l.isra.0+0x62>
 8017f12:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8017f16:	f1be 0f19 	cmp.w	lr, #25
 8017f1a:	d801      	bhi.n	8017f20 <_strtoull_l.isra.0+0xe8>
 8017f1c:	3c37      	subs	r4, #55	; 0x37
 8017f1e:	e7db      	b.n	8017ed8 <_strtoull_l.isra.0+0xa0>
 8017f20:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8017f24:	f1be 0f19 	cmp.w	lr, #25
 8017f28:	d804      	bhi.n	8017f34 <_strtoull_l.isra.0+0xfc>
 8017f2a:	3c57      	subs	r4, #87	; 0x57
 8017f2c:	e7d4      	b.n	8017ed8 <_strtoull_l.isra.0+0xa0>
 8017f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8017f32:	e7e9      	b.n	8017f08 <_strtoull_l.isra.0+0xd0>
 8017f34:	2b00      	cmp	r3, #0
 8017f36:	da0c      	bge.n	8017f52 <_strtoull_l.isra.0+0x11a>
 8017f38:	9a03      	ldr	r2, [sp, #12]
 8017f3a:	2322      	movs	r3, #34	; 0x22
 8017f3c:	6013      	str	r3, [r2, #0]
 8017f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8017f42:	f04f 31ff 	mov.w	r1, #4294967295
 8017f46:	f1b9 0f00 	cmp.w	r9, #0
 8017f4a:	d10a      	bne.n	8017f62 <_strtoull_l.isra.0+0x12a>
 8017f4c:	b005      	add	sp, #20
 8017f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f52:	b116      	cbz	r6, 8017f5a <_strtoull_l.isra.0+0x122>
 8017f54:	4240      	negs	r0, r0
 8017f56:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8017f5a:	f1b9 0f00 	cmp.w	r9, #0
 8017f5e:	d0f5      	beq.n	8017f4c <_strtoull_l.isra.0+0x114>
 8017f60:	b11b      	cbz	r3, 8017f6a <_strtoull_l.isra.0+0x132>
 8017f62:	3d01      	subs	r5, #1
 8017f64:	f8c9 5000 	str.w	r5, [r9]
 8017f68:	e7f0      	b.n	8017f4c <_strtoull_l.isra.0+0x114>
 8017f6a:	4645      	mov	r5, r8
 8017f6c:	e7fa      	b.n	8017f64 <_strtoull_l.isra.0+0x12c>
 8017f6e:	2430      	movs	r4, #48	; 0x30
 8017f70:	2f00      	cmp	r7, #0
 8017f72:	d192      	bne.n	8017e9a <_strtoull_l.isra.0+0x62>
 8017f74:	2708      	movs	r7, #8
 8017f76:	e790      	b.n	8017e9a <_strtoull_l.isra.0+0x62>

08017f78 <_strtoull_r>:
 8017f78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017f7a:	4c06      	ldr	r4, [pc, #24]	; (8017f94 <_strtoull_r+0x1c>)
 8017f7c:	4d06      	ldr	r5, [pc, #24]	; (8017f98 <_strtoull_r+0x20>)
 8017f7e:	6824      	ldr	r4, [r4, #0]
 8017f80:	6a24      	ldr	r4, [r4, #32]
 8017f82:	2c00      	cmp	r4, #0
 8017f84:	bf08      	it	eq
 8017f86:	462c      	moveq	r4, r5
 8017f88:	9400      	str	r4, [sp, #0]
 8017f8a:	f7ff ff55 	bl	8017e38 <_strtoull_l.isra.0>
 8017f8e:	b003      	add	sp, #12
 8017f90:	bd30      	pop	{r4, r5, pc}
 8017f92:	bf00      	nop
 8017f94:	20000014 	.word	0x20000014
 8017f98:	20000560 	.word	0x20000560

08017f9c <__swbuf_r>:
 8017f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017f9e:	460e      	mov	r6, r1
 8017fa0:	4614      	mov	r4, r2
 8017fa2:	4605      	mov	r5, r0
 8017fa4:	b118      	cbz	r0, 8017fae <__swbuf_r+0x12>
 8017fa6:	6983      	ldr	r3, [r0, #24]
 8017fa8:	b90b      	cbnz	r3, 8017fae <__swbuf_r+0x12>
 8017faa:	f7fd f91d 	bl	80151e8 <__sinit>
 8017fae:	4b27      	ldr	r3, [pc, #156]	; (801804c <__swbuf_r+0xb0>)
 8017fb0:	429c      	cmp	r4, r3
 8017fb2:	d12f      	bne.n	8018014 <__swbuf_r+0x78>
 8017fb4:	686c      	ldr	r4, [r5, #4]
 8017fb6:	69a3      	ldr	r3, [r4, #24]
 8017fb8:	60a3      	str	r3, [r4, #8]
 8017fba:	89a3      	ldrh	r3, [r4, #12]
 8017fbc:	0719      	lsls	r1, r3, #28
 8017fbe:	d533      	bpl.n	8018028 <__swbuf_r+0x8c>
 8017fc0:	6923      	ldr	r3, [r4, #16]
 8017fc2:	2b00      	cmp	r3, #0
 8017fc4:	d030      	beq.n	8018028 <__swbuf_r+0x8c>
 8017fc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017fca:	b2f6      	uxtb	r6, r6
 8017fcc:	049a      	lsls	r2, r3, #18
 8017fce:	4637      	mov	r7, r6
 8017fd0:	d534      	bpl.n	801803c <__swbuf_r+0xa0>
 8017fd2:	6923      	ldr	r3, [r4, #16]
 8017fd4:	6820      	ldr	r0, [r4, #0]
 8017fd6:	1ac0      	subs	r0, r0, r3
 8017fd8:	6963      	ldr	r3, [r4, #20]
 8017fda:	4298      	cmp	r0, r3
 8017fdc:	db04      	blt.n	8017fe8 <__swbuf_r+0x4c>
 8017fde:	4621      	mov	r1, r4
 8017fe0:	4628      	mov	r0, r5
 8017fe2:	f7fd f86d 	bl	80150c0 <_fflush_r>
 8017fe6:	bb28      	cbnz	r0, 8018034 <__swbuf_r+0x98>
 8017fe8:	68a3      	ldr	r3, [r4, #8]
 8017fea:	3b01      	subs	r3, #1
 8017fec:	60a3      	str	r3, [r4, #8]
 8017fee:	6823      	ldr	r3, [r4, #0]
 8017ff0:	1c5a      	adds	r2, r3, #1
 8017ff2:	6022      	str	r2, [r4, #0]
 8017ff4:	701e      	strb	r6, [r3, #0]
 8017ff6:	6963      	ldr	r3, [r4, #20]
 8017ff8:	3001      	adds	r0, #1
 8017ffa:	4298      	cmp	r0, r3
 8017ffc:	d004      	beq.n	8018008 <__swbuf_r+0x6c>
 8017ffe:	89a3      	ldrh	r3, [r4, #12]
 8018000:	07db      	lsls	r3, r3, #31
 8018002:	d519      	bpl.n	8018038 <__swbuf_r+0x9c>
 8018004:	2e0a      	cmp	r6, #10
 8018006:	d117      	bne.n	8018038 <__swbuf_r+0x9c>
 8018008:	4621      	mov	r1, r4
 801800a:	4628      	mov	r0, r5
 801800c:	f7fd f858 	bl	80150c0 <_fflush_r>
 8018010:	b190      	cbz	r0, 8018038 <__swbuf_r+0x9c>
 8018012:	e00f      	b.n	8018034 <__swbuf_r+0x98>
 8018014:	4b0e      	ldr	r3, [pc, #56]	; (8018050 <__swbuf_r+0xb4>)
 8018016:	429c      	cmp	r4, r3
 8018018:	d101      	bne.n	801801e <__swbuf_r+0x82>
 801801a:	68ac      	ldr	r4, [r5, #8]
 801801c:	e7cb      	b.n	8017fb6 <__swbuf_r+0x1a>
 801801e:	4b0d      	ldr	r3, [pc, #52]	; (8018054 <__swbuf_r+0xb8>)
 8018020:	429c      	cmp	r4, r3
 8018022:	bf08      	it	eq
 8018024:	68ec      	ldreq	r4, [r5, #12]
 8018026:	e7c6      	b.n	8017fb6 <__swbuf_r+0x1a>
 8018028:	4621      	mov	r1, r4
 801802a:	4628      	mov	r0, r5
 801802c:	f7fc f8d4 	bl	80141d8 <__swsetup_r>
 8018030:	2800      	cmp	r0, #0
 8018032:	d0c8      	beq.n	8017fc6 <__swbuf_r+0x2a>
 8018034:	f04f 37ff 	mov.w	r7, #4294967295
 8018038:	4638      	mov	r0, r7
 801803a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801803c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8018040:	81a3      	strh	r3, [r4, #12]
 8018042:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018044:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8018048:	6663      	str	r3, [r4, #100]	; 0x64
 801804a:	e7c2      	b.n	8017fd2 <__swbuf_r+0x36>
 801804c:	08019a68 	.word	0x08019a68
 8018050:	08019a88 	.word	0x08019a88
 8018054:	08019a48 	.word	0x08019a48

08018058 <_wcrtomb_r>:
 8018058:	b5f0      	push	{r4, r5, r6, r7, lr}
 801805a:	4605      	mov	r5, r0
 801805c:	b085      	sub	sp, #20
 801805e:	461e      	mov	r6, r3
 8018060:	460f      	mov	r7, r1
 8018062:	4c0f      	ldr	r4, [pc, #60]	; (80180a0 <_wcrtomb_r+0x48>)
 8018064:	b991      	cbnz	r1, 801808c <_wcrtomb_r+0x34>
 8018066:	6822      	ldr	r2, [r4, #0]
 8018068:	490e      	ldr	r1, [pc, #56]	; (80180a4 <_wcrtomb_r+0x4c>)
 801806a:	6a12      	ldr	r2, [r2, #32]
 801806c:	2a00      	cmp	r2, #0
 801806e:	bf08      	it	eq
 8018070:	460a      	moveq	r2, r1
 8018072:	a901      	add	r1, sp, #4
 8018074:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8018078:	463a      	mov	r2, r7
 801807a:	47a0      	blx	r4
 801807c:	1c43      	adds	r3, r0, #1
 801807e:	bf01      	itttt	eq
 8018080:	2300      	moveq	r3, #0
 8018082:	6033      	streq	r3, [r6, #0]
 8018084:	238a      	moveq	r3, #138	; 0x8a
 8018086:	602b      	streq	r3, [r5, #0]
 8018088:	b005      	add	sp, #20
 801808a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801808c:	6824      	ldr	r4, [r4, #0]
 801808e:	4f05      	ldr	r7, [pc, #20]	; (80180a4 <_wcrtomb_r+0x4c>)
 8018090:	6a24      	ldr	r4, [r4, #32]
 8018092:	2c00      	cmp	r4, #0
 8018094:	bf08      	it	eq
 8018096:	463c      	moveq	r4, r7
 8018098:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 801809c:	e7ed      	b.n	801807a <_wcrtomb_r+0x22>
 801809e:	bf00      	nop
 80180a0:	20000014 	.word	0x20000014
 80180a4:	20000560 	.word	0x20000560

080180a8 <pow>:
 80180a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80180ac:	4fa4      	ldr	r7, [pc, #656]	; (8018340 <pow+0x298>)
 80180ae:	b08f      	sub	sp, #60	; 0x3c
 80180b0:	461d      	mov	r5, r3
 80180b2:	4680      	mov	r8, r0
 80180b4:	4689      	mov	r9, r1
 80180b6:	4614      	mov	r4, r2
 80180b8:	f000 f95a 	bl	8018370 <__ieee754_pow>
 80180bc:	f997 3000 	ldrsb.w	r3, [r7]
 80180c0:	9302      	str	r3, [sp, #8]
 80180c2:	3301      	adds	r3, #1
 80180c4:	e9cd 0100 	strd	r0, r1, [sp]
 80180c8:	463e      	mov	r6, r7
 80180ca:	d05f      	beq.n	801818c <pow+0xe4>
 80180cc:	4622      	mov	r2, r4
 80180ce:	462b      	mov	r3, r5
 80180d0:	4620      	mov	r0, r4
 80180d2:	4629      	mov	r1, r5
 80180d4:	f7e8 fd36 	bl	8000b44 <__aeabi_dcmpun>
 80180d8:	4682      	mov	sl, r0
 80180da:	2800      	cmp	r0, #0
 80180dc:	d156      	bne.n	801818c <pow+0xe4>
 80180de:	4642      	mov	r2, r8
 80180e0:	464b      	mov	r3, r9
 80180e2:	4640      	mov	r0, r8
 80180e4:	4649      	mov	r1, r9
 80180e6:	f7e8 fd2d 	bl	8000b44 <__aeabi_dcmpun>
 80180ea:	9003      	str	r0, [sp, #12]
 80180ec:	b1e8      	cbz	r0, 801812a <pow+0x82>
 80180ee:	2200      	movs	r2, #0
 80180f0:	2300      	movs	r3, #0
 80180f2:	4620      	mov	r0, r4
 80180f4:	4629      	mov	r1, r5
 80180f6:	f7e8 fcf3 	bl	8000ae0 <__aeabi_dcmpeq>
 80180fa:	2800      	cmp	r0, #0
 80180fc:	d046      	beq.n	801818c <pow+0xe4>
 80180fe:	2301      	movs	r3, #1
 8018100:	9304      	str	r3, [sp, #16]
 8018102:	4b90      	ldr	r3, [pc, #576]	; (8018344 <pow+0x29c>)
 8018104:	9305      	str	r3, [sp, #20]
 8018106:	4b90      	ldr	r3, [pc, #576]	; (8018348 <pow+0x2a0>)
 8018108:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 801810c:	2200      	movs	r2, #0
 801810e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8018112:	9b02      	ldr	r3, [sp, #8]
 8018114:	2b02      	cmp	r3, #2
 8018116:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801811a:	e9cd 4508 	strd	r4, r5, [sp, #32]
 801811e:	d031      	beq.n	8018184 <pow+0xdc>
 8018120:	a804      	add	r0, sp, #16
 8018122:	f000 fecc 	bl	8018ebe <matherr>
 8018126:	bb38      	cbnz	r0, 8018178 <pow+0xd0>
 8018128:	e058      	b.n	80181dc <pow+0x134>
 801812a:	f04f 0a00 	mov.w	sl, #0
 801812e:	f04f 0b00 	mov.w	fp, #0
 8018132:	4652      	mov	r2, sl
 8018134:	465b      	mov	r3, fp
 8018136:	4640      	mov	r0, r8
 8018138:	4649      	mov	r1, r9
 801813a:	f7e8 fcd1 	bl	8000ae0 <__aeabi_dcmpeq>
 801813e:	2800      	cmp	r0, #0
 8018140:	d051      	beq.n	80181e6 <pow+0x13e>
 8018142:	4652      	mov	r2, sl
 8018144:	465b      	mov	r3, fp
 8018146:	4620      	mov	r0, r4
 8018148:	4629      	mov	r1, r5
 801814a:	f7e8 fcc9 	bl	8000ae0 <__aeabi_dcmpeq>
 801814e:	4606      	mov	r6, r0
 8018150:	b308      	cbz	r0, 8018196 <pow+0xee>
 8018152:	2301      	movs	r3, #1
 8018154:	9304      	str	r3, [sp, #16]
 8018156:	4b7b      	ldr	r3, [pc, #492]	; (8018344 <pow+0x29c>)
 8018158:	9305      	str	r3, [sp, #20]
 801815a:	9b03      	ldr	r3, [sp, #12]
 801815c:	930c      	str	r3, [sp, #48]	; 0x30
 801815e:	9b02      	ldr	r3, [sp, #8]
 8018160:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8018164:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8018168:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801816c:	2b00      	cmp	r3, #0
 801816e:	d0d7      	beq.n	8018120 <pow+0x78>
 8018170:	4b75      	ldr	r3, [pc, #468]	; (8018348 <pow+0x2a0>)
 8018172:	2200      	movs	r2, #0
 8018174:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8018178:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801817a:	b11b      	cbz	r3, 8018184 <pow+0xdc>
 801817c:	f7f7 ff1c 	bl	800ffb8 <__errno>
 8018180:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018182:	6003      	str	r3, [r0, #0]
 8018184:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8018188:	e88d 0018 	stmia.w	sp, {r3, r4}
 801818c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018190:	b00f      	add	sp, #60	; 0x3c
 8018192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018196:	4620      	mov	r0, r4
 8018198:	4629      	mov	r1, r5
 801819a:	f000 fe8a 	bl	8018eb2 <finite>
 801819e:	2800      	cmp	r0, #0
 80181a0:	d0f4      	beq.n	801818c <pow+0xe4>
 80181a2:	4652      	mov	r2, sl
 80181a4:	465b      	mov	r3, fp
 80181a6:	4620      	mov	r0, r4
 80181a8:	4629      	mov	r1, r5
 80181aa:	f7e8 fca3 	bl	8000af4 <__aeabi_dcmplt>
 80181ae:	2800      	cmp	r0, #0
 80181b0:	d0ec      	beq.n	801818c <pow+0xe4>
 80181b2:	2301      	movs	r3, #1
 80181b4:	9304      	str	r3, [sp, #16]
 80181b6:	4b63      	ldr	r3, [pc, #396]	; (8018344 <pow+0x29c>)
 80181b8:	9305      	str	r3, [sp, #20]
 80181ba:	f997 3000 	ldrsb.w	r3, [r7]
 80181be:	960c      	str	r6, [sp, #48]	; 0x30
 80181c0:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80181c4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80181c8:	b913      	cbnz	r3, 80181d0 <pow+0x128>
 80181ca:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80181ce:	e7a7      	b.n	8018120 <pow+0x78>
 80181d0:	495e      	ldr	r1, [pc, #376]	; (801834c <pow+0x2a4>)
 80181d2:	2000      	movs	r0, #0
 80181d4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80181d8:	2b02      	cmp	r3, #2
 80181da:	d1a1      	bne.n	8018120 <pow+0x78>
 80181dc:	f7f7 feec 	bl	800ffb8 <__errno>
 80181e0:	2321      	movs	r3, #33	; 0x21
 80181e2:	6003      	str	r3, [r0, #0]
 80181e4:	e7c8      	b.n	8018178 <pow+0xd0>
 80181e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80181ea:	f000 fe62 	bl	8018eb2 <finite>
 80181ee:	9002      	str	r0, [sp, #8]
 80181f0:	2800      	cmp	r0, #0
 80181f2:	d17f      	bne.n	80182f4 <pow+0x24c>
 80181f4:	4640      	mov	r0, r8
 80181f6:	4649      	mov	r1, r9
 80181f8:	f000 fe5b 	bl	8018eb2 <finite>
 80181fc:	2800      	cmp	r0, #0
 80181fe:	d079      	beq.n	80182f4 <pow+0x24c>
 8018200:	4620      	mov	r0, r4
 8018202:	4629      	mov	r1, r5
 8018204:	f000 fe55 	bl	8018eb2 <finite>
 8018208:	2800      	cmp	r0, #0
 801820a:	d073      	beq.n	80182f4 <pow+0x24c>
 801820c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018210:	4619      	mov	r1, r3
 8018212:	4610      	mov	r0, r2
 8018214:	f7e8 fc96 	bl	8000b44 <__aeabi_dcmpun>
 8018218:	f997 7000 	ldrsb.w	r7, [r7]
 801821c:	4b49      	ldr	r3, [pc, #292]	; (8018344 <pow+0x29c>)
 801821e:	b1a0      	cbz	r0, 801824a <pow+0x1a2>
 8018220:	2201      	movs	r2, #1
 8018222:	9305      	str	r3, [sp, #20]
 8018224:	9b02      	ldr	r3, [sp, #8]
 8018226:	9204      	str	r2, [sp, #16]
 8018228:	930c      	str	r3, [sp, #48]	; 0x30
 801822a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801822e:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8018232:	2f00      	cmp	r7, #0
 8018234:	d0c9      	beq.n	80181ca <pow+0x122>
 8018236:	4652      	mov	r2, sl
 8018238:	465b      	mov	r3, fp
 801823a:	4650      	mov	r0, sl
 801823c:	4659      	mov	r1, fp
 801823e:	f7e8 fb11 	bl	8000864 <__aeabi_ddiv>
 8018242:	2f02      	cmp	r7, #2
 8018244:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8018248:	e7c7      	b.n	80181da <pow+0x132>
 801824a:	2203      	movs	r2, #3
 801824c:	9204      	str	r2, [sp, #16]
 801824e:	9305      	str	r3, [sp, #20]
 8018250:	900c      	str	r0, [sp, #48]	; 0x30
 8018252:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8018256:	e9cd 4508 	strd	r4, r5, [sp, #32]
 801825a:	bb57      	cbnz	r7, 80182b2 <pow+0x20a>
 801825c:	4b3c      	ldr	r3, [pc, #240]	; (8018350 <pow+0x2a8>)
 801825e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8018262:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8018266:	4640      	mov	r0, r8
 8018268:	4652      	mov	r2, sl
 801826a:	465b      	mov	r3, fp
 801826c:	4649      	mov	r1, r9
 801826e:	f7e8 fc41 	bl	8000af4 <__aeabi_dcmplt>
 8018272:	2800      	cmp	r0, #0
 8018274:	d074      	beq.n	8018360 <pow+0x2b8>
 8018276:	2200      	movs	r2, #0
 8018278:	4b36      	ldr	r3, [pc, #216]	; (8018354 <pow+0x2ac>)
 801827a:	4620      	mov	r0, r4
 801827c:	4629      	mov	r1, r5
 801827e:	f7e8 f9c7 	bl	8000610 <__aeabi_dmul>
 8018282:	4604      	mov	r4, r0
 8018284:	460d      	mov	r5, r1
 8018286:	f000 fe23 	bl	8018ed0 <rint>
 801828a:	4602      	mov	r2, r0
 801828c:	460b      	mov	r3, r1
 801828e:	4620      	mov	r0, r4
 8018290:	4629      	mov	r1, r5
 8018292:	f7e8 fc25 	bl	8000ae0 <__aeabi_dcmpeq>
 8018296:	b920      	cbnz	r0, 80182a2 <pow+0x1fa>
 8018298:	4b2f      	ldr	r3, [pc, #188]	; (8018358 <pow+0x2b0>)
 801829a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801829e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80182a2:	f996 3000 	ldrsb.w	r3, [r6]
 80182a6:	2b02      	cmp	r3, #2
 80182a8:	d15a      	bne.n	8018360 <pow+0x2b8>
 80182aa:	f7f7 fe85 	bl	800ffb8 <__errno>
 80182ae:	2322      	movs	r3, #34	; 0x22
 80182b0:	e797      	b.n	80181e2 <pow+0x13a>
 80182b2:	4b2a      	ldr	r3, [pc, #168]	; (801835c <pow+0x2b4>)
 80182b4:	2200      	movs	r2, #0
 80182b6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80182ba:	4640      	mov	r0, r8
 80182bc:	4652      	mov	r2, sl
 80182be:	465b      	mov	r3, fp
 80182c0:	4649      	mov	r1, r9
 80182c2:	f7e8 fc17 	bl	8000af4 <__aeabi_dcmplt>
 80182c6:	2800      	cmp	r0, #0
 80182c8:	d0eb      	beq.n	80182a2 <pow+0x1fa>
 80182ca:	2200      	movs	r2, #0
 80182cc:	4b21      	ldr	r3, [pc, #132]	; (8018354 <pow+0x2ac>)
 80182ce:	4620      	mov	r0, r4
 80182d0:	4629      	mov	r1, r5
 80182d2:	f7e8 f99d 	bl	8000610 <__aeabi_dmul>
 80182d6:	4604      	mov	r4, r0
 80182d8:	460d      	mov	r5, r1
 80182da:	f000 fdf9 	bl	8018ed0 <rint>
 80182de:	4602      	mov	r2, r0
 80182e0:	460b      	mov	r3, r1
 80182e2:	4620      	mov	r0, r4
 80182e4:	4629      	mov	r1, r5
 80182e6:	f7e8 fbfb 	bl	8000ae0 <__aeabi_dcmpeq>
 80182ea:	2800      	cmp	r0, #0
 80182ec:	d1d9      	bne.n	80182a2 <pow+0x1fa>
 80182ee:	2200      	movs	r2, #0
 80182f0:	4b16      	ldr	r3, [pc, #88]	; (801834c <pow+0x2a4>)
 80182f2:	e7d4      	b.n	801829e <pow+0x1f6>
 80182f4:	2200      	movs	r2, #0
 80182f6:	2300      	movs	r3, #0
 80182f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80182fc:	f7e8 fbf0 	bl	8000ae0 <__aeabi_dcmpeq>
 8018300:	2800      	cmp	r0, #0
 8018302:	f43f af43 	beq.w	801818c <pow+0xe4>
 8018306:	4640      	mov	r0, r8
 8018308:	4649      	mov	r1, r9
 801830a:	f000 fdd2 	bl	8018eb2 <finite>
 801830e:	2800      	cmp	r0, #0
 8018310:	f43f af3c 	beq.w	801818c <pow+0xe4>
 8018314:	4620      	mov	r0, r4
 8018316:	4629      	mov	r1, r5
 8018318:	f000 fdcb 	bl	8018eb2 <finite>
 801831c:	2800      	cmp	r0, #0
 801831e:	f43f af35 	beq.w	801818c <pow+0xe4>
 8018322:	2304      	movs	r3, #4
 8018324:	9304      	str	r3, [sp, #16]
 8018326:	4b07      	ldr	r3, [pc, #28]	; (8018344 <pow+0x29c>)
 8018328:	9305      	str	r3, [sp, #20]
 801832a:	2300      	movs	r3, #0
 801832c:	930c      	str	r3, [sp, #48]	; 0x30
 801832e:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8018332:	2300      	movs	r3, #0
 8018334:	2400      	movs	r4, #0
 8018336:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801833a:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 801833e:	e7b0      	b.n	80182a2 <pow+0x1fa>
 8018340:	200006cc 	.word	0x200006cc
 8018344:	08019cd7 	.word	0x08019cd7
 8018348:	3ff00000 	.word	0x3ff00000
 801834c:	fff00000 	.word	0xfff00000
 8018350:	47efffff 	.word	0x47efffff
 8018354:	3fe00000 	.word	0x3fe00000
 8018358:	c7efffff 	.word	0xc7efffff
 801835c:	7ff00000 	.word	0x7ff00000
 8018360:	a804      	add	r0, sp, #16
 8018362:	f000 fdac 	bl	8018ebe <matherr>
 8018366:	2800      	cmp	r0, #0
 8018368:	f47f af06 	bne.w	8018178 <pow+0xd0>
 801836c:	e79d      	b.n	80182aa <pow+0x202>
 801836e:	bf00      	nop

08018370 <__ieee754_pow>:
 8018370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018374:	b093      	sub	sp, #76	; 0x4c
 8018376:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801837a:	9e03      	ldr	r6, [sp, #12]
 801837c:	9a02      	ldr	r2, [sp, #8]
 801837e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8018382:	ea55 0302 	orrs.w	r3, r5, r2
 8018386:	4607      	mov	r7, r0
 8018388:	4688      	mov	r8, r1
 801838a:	4682      	mov	sl, r0
 801838c:	4689      	mov	r9, r1
 801838e:	f000 849e 	beq.w	8018cce <__ieee754_pow+0x95e>
 8018392:	4b77      	ldr	r3, [pc, #476]	; (8018570 <__ieee754_pow+0x200>)
 8018394:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8018398:	429c      	cmp	r4, r3
 801839a:	dc09      	bgt.n	80183b0 <__ieee754_pow+0x40>
 801839c:	d103      	bne.n	80183a6 <__ieee754_pow+0x36>
 801839e:	b938      	cbnz	r0, 80183b0 <__ieee754_pow+0x40>
 80183a0:	42a5      	cmp	r5, r4
 80183a2:	dc0d      	bgt.n	80183c0 <__ieee754_pow+0x50>
 80183a4:	e001      	b.n	80183aa <__ieee754_pow+0x3a>
 80183a6:	429d      	cmp	r5, r3
 80183a8:	dc02      	bgt.n	80183b0 <__ieee754_pow+0x40>
 80183aa:	429d      	cmp	r5, r3
 80183ac:	d10e      	bne.n	80183cc <__ieee754_pow+0x5c>
 80183ae:	b16a      	cbz	r2, 80183cc <__ieee754_pow+0x5c>
 80183b0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80183b4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80183b8:	ea54 030a 	orrs.w	r3, r4, sl
 80183bc:	f000 8487 	beq.w	8018cce <__ieee754_pow+0x95e>
 80183c0:	486c      	ldr	r0, [pc, #432]	; (8018574 <__ieee754_pow+0x204>)
 80183c2:	b013      	add	sp, #76	; 0x4c
 80183c4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80183c8:	f000 bd7c 	b.w	8018ec4 <nan>
 80183cc:	f1b9 0f00 	cmp.w	r9, #0
 80183d0:	da4f      	bge.n	8018472 <__ieee754_pow+0x102>
 80183d2:	4b69      	ldr	r3, [pc, #420]	; (8018578 <__ieee754_pow+0x208>)
 80183d4:	429d      	cmp	r5, r3
 80183d6:	dc4a      	bgt.n	801846e <__ieee754_pow+0xfe>
 80183d8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80183dc:	429d      	cmp	r5, r3
 80183de:	dd48      	ble.n	8018472 <__ieee754_pow+0x102>
 80183e0:	152b      	asrs	r3, r5, #20
 80183e2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80183e6:	2b14      	cmp	r3, #20
 80183e8:	dd24      	ble.n	8018434 <__ieee754_pow+0xc4>
 80183ea:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80183ee:	fa22 f103 	lsr.w	r1, r2, r3
 80183f2:	fa01 f303 	lsl.w	r3, r1, r3
 80183f6:	429a      	cmp	r2, r3
 80183f8:	d13b      	bne.n	8018472 <__ieee754_pow+0x102>
 80183fa:	f001 0101 	and.w	r1, r1, #1
 80183fe:	f1c1 0302 	rsb	r3, r1, #2
 8018402:	9300      	str	r3, [sp, #0]
 8018404:	2a00      	cmp	r2, #0
 8018406:	d156      	bne.n	80184b6 <__ieee754_pow+0x146>
 8018408:	4b59      	ldr	r3, [pc, #356]	; (8018570 <__ieee754_pow+0x200>)
 801840a:	429d      	cmp	r5, r3
 801840c:	d122      	bne.n	8018454 <__ieee754_pow+0xe4>
 801840e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8018412:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8018416:	ea53 030a 	orrs.w	r3, r3, sl
 801841a:	f000 8458 	beq.w	8018cce <__ieee754_pow+0x95e>
 801841e:	4b57      	ldr	r3, [pc, #348]	; (801857c <__ieee754_pow+0x20c>)
 8018420:	429c      	cmp	r4, r3
 8018422:	dd28      	ble.n	8018476 <__ieee754_pow+0x106>
 8018424:	2e00      	cmp	r6, #0
 8018426:	f280 8456 	bge.w	8018cd6 <__ieee754_pow+0x966>
 801842a:	2000      	movs	r0, #0
 801842c:	2100      	movs	r1, #0
 801842e:	b013      	add	sp, #76	; 0x4c
 8018430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018434:	2a00      	cmp	r2, #0
 8018436:	d13c      	bne.n	80184b2 <__ieee754_pow+0x142>
 8018438:	f1c3 0314 	rsb	r3, r3, #20
 801843c:	fa45 f103 	asr.w	r1, r5, r3
 8018440:	fa01 f303 	lsl.w	r3, r1, r3
 8018444:	429d      	cmp	r5, r3
 8018446:	f040 844e 	bne.w	8018ce6 <__ieee754_pow+0x976>
 801844a:	f001 0101 	and.w	r1, r1, #1
 801844e:	f1c1 0302 	rsb	r3, r1, #2
 8018452:	9300      	str	r3, [sp, #0]
 8018454:	4b4a      	ldr	r3, [pc, #296]	; (8018580 <__ieee754_pow+0x210>)
 8018456:	429d      	cmp	r5, r3
 8018458:	d114      	bne.n	8018484 <__ieee754_pow+0x114>
 801845a:	2e00      	cmp	r6, #0
 801845c:	f280 843f 	bge.w	8018cde <__ieee754_pow+0x96e>
 8018460:	4947      	ldr	r1, [pc, #284]	; (8018580 <__ieee754_pow+0x210>)
 8018462:	463a      	mov	r2, r7
 8018464:	4643      	mov	r3, r8
 8018466:	2000      	movs	r0, #0
 8018468:	f7e8 f9fc 	bl	8000864 <__aeabi_ddiv>
 801846c:	e7df      	b.n	801842e <__ieee754_pow+0xbe>
 801846e:	2302      	movs	r3, #2
 8018470:	e7c7      	b.n	8018402 <__ieee754_pow+0x92>
 8018472:	2300      	movs	r3, #0
 8018474:	e7c5      	b.n	8018402 <__ieee754_pow+0x92>
 8018476:	2e00      	cmp	r6, #0
 8018478:	dad7      	bge.n	801842a <__ieee754_pow+0xba>
 801847a:	9b03      	ldr	r3, [sp, #12]
 801847c:	9802      	ldr	r0, [sp, #8]
 801847e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8018482:	e7d4      	b.n	801842e <__ieee754_pow+0xbe>
 8018484:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8018488:	d106      	bne.n	8018498 <__ieee754_pow+0x128>
 801848a:	463a      	mov	r2, r7
 801848c:	4643      	mov	r3, r8
 801848e:	4638      	mov	r0, r7
 8018490:	4641      	mov	r1, r8
 8018492:	f7e8 f8bd 	bl	8000610 <__aeabi_dmul>
 8018496:	e7ca      	b.n	801842e <__ieee754_pow+0xbe>
 8018498:	4b3a      	ldr	r3, [pc, #232]	; (8018584 <__ieee754_pow+0x214>)
 801849a:	429e      	cmp	r6, r3
 801849c:	d10b      	bne.n	80184b6 <__ieee754_pow+0x146>
 801849e:	f1b9 0f00 	cmp.w	r9, #0
 80184a2:	db08      	blt.n	80184b6 <__ieee754_pow+0x146>
 80184a4:	4638      	mov	r0, r7
 80184a6:	4641      	mov	r1, r8
 80184a8:	b013      	add	sp, #76	; 0x4c
 80184aa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184ae:	f000 bc51 	b.w	8018d54 <__ieee754_sqrt>
 80184b2:	2300      	movs	r3, #0
 80184b4:	9300      	str	r3, [sp, #0]
 80184b6:	4638      	mov	r0, r7
 80184b8:	4641      	mov	r1, r8
 80184ba:	f000 fcf7 	bl	8018eac <fabs>
 80184be:	f1ba 0f00 	cmp.w	sl, #0
 80184c2:	d125      	bne.n	8018510 <__ieee754_pow+0x1a0>
 80184c4:	b124      	cbz	r4, 80184d0 <__ieee754_pow+0x160>
 80184c6:	4b2e      	ldr	r3, [pc, #184]	; (8018580 <__ieee754_pow+0x210>)
 80184c8:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 80184cc:	429a      	cmp	r2, r3
 80184ce:	d11f      	bne.n	8018510 <__ieee754_pow+0x1a0>
 80184d0:	2e00      	cmp	r6, #0
 80184d2:	da05      	bge.n	80184e0 <__ieee754_pow+0x170>
 80184d4:	4602      	mov	r2, r0
 80184d6:	460b      	mov	r3, r1
 80184d8:	2000      	movs	r0, #0
 80184da:	4929      	ldr	r1, [pc, #164]	; (8018580 <__ieee754_pow+0x210>)
 80184dc:	f7e8 f9c2 	bl	8000864 <__aeabi_ddiv>
 80184e0:	f1b9 0f00 	cmp.w	r9, #0
 80184e4:	daa3      	bge.n	801842e <__ieee754_pow+0xbe>
 80184e6:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80184ea:	9b00      	ldr	r3, [sp, #0]
 80184ec:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80184f0:	4323      	orrs	r3, r4
 80184f2:	d106      	bne.n	8018502 <__ieee754_pow+0x192>
 80184f4:	4602      	mov	r2, r0
 80184f6:	460b      	mov	r3, r1
 80184f8:	f7e7 fed6 	bl	80002a8 <__aeabi_dsub>
 80184fc:	4602      	mov	r2, r0
 80184fe:	460b      	mov	r3, r1
 8018500:	e7b2      	b.n	8018468 <__ieee754_pow+0xf8>
 8018502:	9b00      	ldr	r3, [sp, #0]
 8018504:	2b01      	cmp	r3, #1
 8018506:	d192      	bne.n	801842e <__ieee754_pow+0xbe>
 8018508:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801850c:	4619      	mov	r1, r3
 801850e:	e78e      	b.n	801842e <__ieee754_pow+0xbe>
 8018510:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8018514:	f109 33ff 	add.w	r3, r9, #4294967295
 8018518:	930c      	str	r3, [sp, #48]	; 0x30
 801851a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801851c:	9b00      	ldr	r3, [sp, #0]
 801851e:	4313      	orrs	r3, r2
 8018520:	d104      	bne.n	801852c <__ieee754_pow+0x1bc>
 8018522:	463a      	mov	r2, r7
 8018524:	4643      	mov	r3, r8
 8018526:	4638      	mov	r0, r7
 8018528:	4641      	mov	r1, r8
 801852a:	e7e5      	b.n	80184f8 <__ieee754_pow+0x188>
 801852c:	4b16      	ldr	r3, [pc, #88]	; (8018588 <__ieee754_pow+0x218>)
 801852e:	429d      	cmp	r5, r3
 8018530:	f340 80fc 	ble.w	801872c <__ieee754_pow+0x3bc>
 8018534:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8018538:	429d      	cmp	r5, r3
 801853a:	dd0b      	ble.n	8018554 <__ieee754_pow+0x1e4>
 801853c:	4b0f      	ldr	r3, [pc, #60]	; (801857c <__ieee754_pow+0x20c>)
 801853e:	429c      	cmp	r4, r3
 8018540:	dc0e      	bgt.n	8018560 <__ieee754_pow+0x1f0>
 8018542:	2e00      	cmp	r6, #0
 8018544:	f6bf af71 	bge.w	801842a <__ieee754_pow+0xba>
 8018548:	a307      	add	r3, pc, #28	; (adr r3, 8018568 <__ieee754_pow+0x1f8>)
 801854a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801854e:	4610      	mov	r0, r2
 8018550:	4619      	mov	r1, r3
 8018552:	e79e      	b.n	8018492 <__ieee754_pow+0x122>
 8018554:	4b0d      	ldr	r3, [pc, #52]	; (801858c <__ieee754_pow+0x21c>)
 8018556:	429c      	cmp	r4, r3
 8018558:	ddf3      	ble.n	8018542 <__ieee754_pow+0x1d2>
 801855a:	4b09      	ldr	r3, [pc, #36]	; (8018580 <__ieee754_pow+0x210>)
 801855c:	429c      	cmp	r4, r3
 801855e:	dd17      	ble.n	8018590 <__ieee754_pow+0x220>
 8018560:	2e00      	cmp	r6, #0
 8018562:	dcf1      	bgt.n	8018548 <__ieee754_pow+0x1d8>
 8018564:	e761      	b.n	801842a <__ieee754_pow+0xba>
 8018566:	bf00      	nop
 8018568:	8800759c 	.word	0x8800759c
 801856c:	7e37e43c 	.word	0x7e37e43c
 8018570:	7ff00000 	.word	0x7ff00000
 8018574:	08019931 	.word	0x08019931
 8018578:	433fffff 	.word	0x433fffff
 801857c:	3fefffff 	.word	0x3fefffff
 8018580:	3ff00000 	.word	0x3ff00000
 8018584:	3fe00000 	.word	0x3fe00000
 8018588:	41e00000 	.word	0x41e00000
 801858c:	3feffffe 	.word	0x3feffffe
 8018590:	2200      	movs	r2, #0
 8018592:	4b61      	ldr	r3, [pc, #388]	; (8018718 <__ieee754_pow+0x3a8>)
 8018594:	f7e7 fe88 	bl	80002a8 <__aeabi_dsub>
 8018598:	a355      	add	r3, pc, #340	; (adr r3, 80186f0 <__ieee754_pow+0x380>)
 801859a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801859e:	4604      	mov	r4, r0
 80185a0:	460d      	mov	r5, r1
 80185a2:	f7e8 f835 	bl	8000610 <__aeabi_dmul>
 80185a6:	a354      	add	r3, pc, #336	; (adr r3, 80186f8 <__ieee754_pow+0x388>)
 80185a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80185ac:	4606      	mov	r6, r0
 80185ae:	460f      	mov	r7, r1
 80185b0:	4620      	mov	r0, r4
 80185b2:	4629      	mov	r1, r5
 80185b4:	f7e8 f82c 	bl	8000610 <__aeabi_dmul>
 80185b8:	2200      	movs	r2, #0
 80185ba:	4682      	mov	sl, r0
 80185bc:	468b      	mov	fp, r1
 80185be:	4b57      	ldr	r3, [pc, #348]	; (801871c <__ieee754_pow+0x3ac>)
 80185c0:	4620      	mov	r0, r4
 80185c2:	4629      	mov	r1, r5
 80185c4:	f7e8 f824 	bl	8000610 <__aeabi_dmul>
 80185c8:	4602      	mov	r2, r0
 80185ca:	460b      	mov	r3, r1
 80185cc:	a14c      	add	r1, pc, #304	; (adr r1, 8018700 <__ieee754_pow+0x390>)
 80185ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80185d2:	f7e7 fe69 	bl	80002a8 <__aeabi_dsub>
 80185d6:	4622      	mov	r2, r4
 80185d8:	462b      	mov	r3, r5
 80185da:	f7e8 f819 	bl	8000610 <__aeabi_dmul>
 80185de:	4602      	mov	r2, r0
 80185e0:	460b      	mov	r3, r1
 80185e2:	2000      	movs	r0, #0
 80185e4:	494e      	ldr	r1, [pc, #312]	; (8018720 <__ieee754_pow+0x3b0>)
 80185e6:	f7e7 fe5f 	bl	80002a8 <__aeabi_dsub>
 80185ea:	4622      	mov	r2, r4
 80185ec:	462b      	mov	r3, r5
 80185ee:	4680      	mov	r8, r0
 80185f0:	4689      	mov	r9, r1
 80185f2:	4620      	mov	r0, r4
 80185f4:	4629      	mov	r1, r5
 80185f6:	f7e8 f80b 	bl	8000610 <__aeabi_dmul>
 80185fa:	4602      	mov	r2, r0
 80185fc:	460b      	mov	r3, r1
 80185fe:	4640      	mov	r0, r8
 8018600:	4649      	mov	r1, r9
 8018602:	f7e8 f805 	bl	8000610 <__aeabi_dmul>
 8018606:	a340      	add	r3, pc, #256	; (adr r3, 8018708 <__ieee754_pow+0x398>)
 8018608:	e9d3 2300 	ldrd	r2, r3, [r3]
 801860c:	f7e8 f800 	bl	8000610 <__aeabi_dmul>
 8018610:	4602      	mov	r2, r0
 8018612:	460b      	mov	r3, r1
 8018614:	4650      	mov	r0, sl
 8018616:	4659      	mov	r1, fp
 8018618:	f7e7 fe46 	bl	80002a8 <__aeabi_dsub>
 801861c:	4602      	mov	r2, r0
 801861e:	460b      	mov	r3, r1
 8018620:	4604      	mov	r4, r0
 8018622:	460d      	mov	r5, r1
 8018624:	4630      	mov	r0, r6
 8018626:	4639      	mov	r1, r7
 8018628:	f7e7 fe40 	bl	80002ac <__adddf3>
 801862c:	2000      	movs	r0, #0
 801862e:	4682      	mov	sl, r0
 8018630:	468b      	mov	fp, r1
 8018632:	4632      	mov	r2, r6
 8018634:	463b      	mov	r3, r7
 8018636:	f7e7 fe37 	bl	80002a8 <__aeabi_dsub>
 801863a:	4602      	mov	r2, r0
 801863c:	460b      	mov	r3, r1
 801863e:	4620      	mov	r0, r4
 8018640:	4629      	mov	r1, r5
 8018642:	f7e7 fe31 	bl	80002a8 <__aeabi_dsub>
 8018646:	9b00      	ldr	r3, [sp, #0]
 8018648:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801864a:	3b01      	subs	r3, #1
 801864c:	4313      	orrs	r3, r2
 801864e:	bf0c      	ite	eq
 8018650:	4c34      	ldreq	r4, [pc, #208]	; (8018724 <__ieee754_pow+0x3b4>)
 8018652:	4c31      	ldrne	r4, [pc, #196]	; (8018718 <__ieee754_pow+0x3a8>)
 8018654:	2300      	movs	r3, #0
 8018656:	e88d 0018 	stmia.w	sp, {r3, r4}
 801865a:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801865e:	2400      	movs	r4, #0
 8018660:	4606      	mov	r6, r0
 8018662:	460f      	mov	r7, r1
 8018664:	4622      	mov	r2, r4
 8018666:	462b      	mov	r3, r5
 8018668:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801866c:	f7e7 fe1c 	bl	80002a8 <__aeabi_dsub>
 8018670:	4652      	mov	r2, sl
 8018672:	465b      	mov	r3, fp
 8018674:	f7e7 ffcc 	bl	8000610 <__aeabi_dmul>
 8018678:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801867c:	4680      	mov	r8, r0
 801867e:	4689      	mov	r9, r1
 8018680:	4630      	mov	r0, r6
 8018682:	4639      	mov	r1, r7
 8018684:	f7e7 ffc4 	bl	8000610 <__aeabi_dmul>
 8018688:	4602      	mov	r2, r0
 801868a:	460b      	mov	r3, r1
 801868c:	4640      	mov	r0, r8
 801868e:	4649      	mov	r1, r9
 8018690:	f7e7 fe0c 	bl	80002ac <__adddf3>
 8018694:	4622      	mov	r2, r4
 8018696:	462b      	mov	r3, r5
 8018698:	4680      	mov	r8, r0
 801869a:	4689      	mov	r9, r1
 801869c:	4650      	mov	r0, sl
 801869e:	4659      	mov	r1, fp
 80186a0:	f7e7 ffb6 	bl	8000610 <__aeabi_dmul>
 80186a4:	460b      	mov	r3, r1
 80186a6:	4604      	mov	r4, r0
 80186a8:	460d      	mov	r5, r1
 80186aa:	4602      	mov	r2, r0
 80186ac:	4649      	mov	r1, r9
 80186ae:	4640      	mov	r0, r8
 80186b0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80186b4:	f7e7 fdfa 	bl	80002ac <__adddf3>
 80186b8:	4b1b      	ldr	r3, [pc, #108]	; (8018728 <__ieee754_pow+0x3b8>)
 80186ba:	4299      	cmp	r1, r3
 80186bc:	4682      	mov	sl, r0
 80186be:	460f      	mov	r7, r1
 80186c0:	460e      	mov	r6, r1
 80186c2:	f340 82db 	ble.w	8018c7c <__ieee754_pow+0x90c>
 80186c6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80186ca:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80186ce:	4303      	orrs	r3, r0
 80186d0:	f000 81d6 	beq.w	8018a80 <__ieee754_pow+0x710>
 80186d4:	a30e      	add	r3, pc, #56	; (adr r3, 8018710 <__ieee754_pow+0x3a0>)
 80186d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80186da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80186de:	f7e7 ff97 	bl	8000610 <__aeabi_dmul>
 80186e2:	a30b      	add	r3, pc, #44	; (adr r3, 8018710 <__ieee754_pow+0x3a0>)
 80186e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80186e8:	e6d3      	b.n	8018492 <__ieee754_pow+0x122>
 80186ea:	bf00      	nop
 80186ec:	f3af 8000 	nop.w
 80186f0:	60000000 	.word	0x60000000
 80186f4:	3ff71547 	.word	0x3ff71547
 80186f8:	f85ddf44 	.word	0xf85ddf44
 80186fc:	3e54ae0b 	.word	0x3e54ae0b
 8018700:	55555555 	.word	0x55555555
 8018704:	3fd55555 	.word	0x3fd55555
 8018708:	652b82fe 	.word	0x652b82fe
 801870c:	3ff71547 	.word	0x3ff71547
 8018710:	8800759c 	.word	0x8800759c
 8018714:	7e37e43c 	.word	0x7e37e43c
 8018718:	3ff00000 	.word	0x3ff00000
 801871c:	3fd00000 	.word	0x3fd00000
 8018720:	3fe00000 	.word	0x3fe00000
 8018724:	bff00000 	.word	0xbff00000
 8018728:	408fffff 	.word	0x408fffff
 801872c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8018730:	f04f 0200 	mov.w	r2, #0
 8018734:	da05      	bge.n	8018742 <__ieee754_pow+0x3d2>
 8018736:	4bca      	ldr	r3, [pc, #808]	; (8018a60 <__ieee754_pow+0x6f0>)
 8018738:	f7e7 ff6a 	bl	8000610 <__aeabi_dmul>
 801873c:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8018740:	460c      	mov	r4, r1
 8018742:	1523      	asrs	r3, r4, #20
 8018744:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8018748:	4413      	add	r3, r2
 801874a:	9307      	str	r3, [sp, #28]
 801874c:	4bc5      	ldr	r3, [pc, #788]	; (8018a64 <__ieee754_pow+0x6f4>)
 801874e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8018752:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8018756:	429c      	cmp	r4, r3
 8018758:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801875c:	dd08      	ble.n	8018770 <__ieee754_pow+0x400>
 801875e:	4bc2      	ldr	r3, [pc, #776]	; (8018a68 <__ieee754_pow+0x6f8>)
 8018760:	429c      	cmp	r4, r3
 8018762:	f340 8154 	ble.w	8018a0e <__ieee754_pow+0x69e>
 8018766:	9b07      	ldr	r3, [sp, #28]
 8018768:	3301      	adds	r3, #1
 801876a:	9307      	str	r3, [sp, #28]
 801876c:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8018770:	2600      	movs	r6, #0
 8018772:	00f3      	lsls	r3, r6, #3
 8018774:	930d      	str	r3, [sp, #52]	; 0x34
 8018776:	4bbd      	ldr	r3, [pc, #756]	; (8018a6c <__ieee754_pow+0x6fc>)
 8018778:	00f2      	lsls	r2, r6, #3
 801877a:	4413      	add	r3, r2
 801877c:	cb18      	ldmia	r3, {r3, r4}
 801877e:	4629      	mov	r1, r5
 8018780:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 8018784:	461a      	mov	r2, r3
 8018786:	4623      	mov	r3, r4
 8018788:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801878c:	f7e7 fd8c 	bl	80002a8 <__aeabi_dsub>
 8018790:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8018794:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8018798:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801879c:	f7e7 fd86 	bl	80002ac <__adddf3>
 80187a0:	4602      	mov	r2, r0
 80187a2:	460b      	mov	r3, r1
 80187a4:	2000      	movs	r0, #0
 80187a6:	49b2      	ldr	r1, [pc, #712]	; (8018a70 <__ieee754_pow+0x700>)
 80187a8:	f7e8 f85c 	bl	8000864 <__aeabi_ddiv>
 80187ac:	4602      	mov	r2, r0
 80187ae:	460b      	mov	r3, r1
 80187b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80187b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80187b8:	f7e7 ff2a 	bl	8000610 <__aeabi_dmul>
 80187bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80187c0:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80187c4:	106d      	asrs	r5, r5, #1
 80187c6:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80187ca:	f04f 0a00 	mov.w	sl, #0
 80187ce:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80187d2:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80187d6:	2200      	movs	r2, #0
 80187d8:	4659      	mov	r1, fp
 80187da:	4650      	mov	r0, sl
 80187dc:	4614      	mov	r4, r2
 80187de:	461d      	mov	r5, r3
 80187e0:	f7e7 ff16 	bl	8000610 <__aeabi_dmul>
 80187e4:	4602      	mov	r2, r0
 80187e6:	460b      	mov	r3, r1
 80187e8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80187ec:	f7e7 fd5c 	bl	80002a8 <__aeabi_dsub>
 80187f0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80187f4:	4606      	mov	r6, r0
 80187f6:	460f      	mov	r7, r1
 80187f8:	4620      	mov	r0, r4
 80187fa:	4629      	mov	r1, r5
 80187fc:	f7e7 fd54 	bl	80002a8 <__aeabi_dsub>
 8018800:	4602      	mov	r2, r0
 8018802:	460b      	mov	r3, r1
 8018804:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8018808:	f7e7 fd4e 	bl	80002a8 <__aeabi_dsub>
 801880c:	465b      	mov	r3, fp
 801880e:	4652      	mov	r2, sl
 8018810:	f7e7 fefe 	bl	8000610 <__aeabi_dmul>
 8018814:	4602      	mov	r2, r0
 8018816:	460b      	mov	r3, r1
 8018818:	4630      	mov	r0, r6
 801881a:	4639      	mov	r1, r7
 801881c:	f7e7 fd44 	bl	80002a8 <__aeabi_dsub>
 8018820:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8018824:	f7e7 fef4 	bl	8000610 <__aeabi_dmul>
 8018828:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801882c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8018830:	4610      	mov	r0, r2
 8018832:	4619      	mov	r1, r3
 8018834:	f7e7 feec 	bl	8000610 <__aeabi_dmul>
 8018838:	a377      	add	r3, pc, #476	; (adr r3, 8018a18 <__ieee754_pow+0x6a8>)
 801883a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801883e:	4604      	mov	r4, r0
 8018840:	460d      	mov	r5, r1
 8018842:	f7e7 fee5 	bl	8000610 <__aeabi_dmul>
 8018846:	a376      	add	r3, pc, #472	; (adr r3, 8018a20 <__ieee754_pow+0x6b0>)
 8018848:	e9d3 2300 	ldrd	r2, r3, [r3]
 801884c:	f7e7 fd2e 	bl	80002ac <__adddf3>
 8018850:	4622      	mov	r2, r4
 8018852:	462b      	mov	r3, r5
 8018854:	f7e7 fedc 	bl	8000610 <__aeabi_dmul>
 8018858:	a373      	add	r3, pc, #460	; (adr r3, 8018a28 <__ieee754_pow+0x6b8>)
 801885a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801885e:	f7e7 fd25 	bl	80002ac <__adddf3>
 8018862:	4622      	mov	r2, r4
 8018864:	462b      	mov	r3, r5
 8018866:	f7e7 fed3 	bl	8000610 <__aeabi_dmul>
 801886a:	a371      	add	r3, pc, #452	; (adr r3, 8018a30 <__ieee754_pow+0x6c0>)
 801886c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018870:	f7e7 fd1c 	bl	80002ac <__adddf3>
 8018874:	4622      	mov	r2, r4
 8018876:	462b      	mov	r3, r5
 8018878:	f7e7 feca 	bl	8000610 <__aeabi_dmul>
 801887c:	a36e      	add	r3, pc, #440	; (adr r3, 8018a38 <__ieee754_pow+0x6c8>)
 801887e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018882:	f7e7 fd13 	bl	80002ac <__adddf3>
 8018886:	4622      	mov	r2, r4
 8018888:	462b      	mov	r3, r5
 801888a:	f7e7 fec1 	bl	8000610 <__aeabi_dmul>
 801888e:	a36c      	add	r3, pc, #432	; (adr r3, 8018a40 <__ieee754_pow+0x6d0>)
 8018890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018894:	f7e7 fd0a 	bl	80002ac <__adddf3>
 8018898:	4622      	mov	r2, r4
 801889a:	4606      	mov	r6, r0
 801889c:	460f      	mov	r7, r1
 801889e:	462b      	mov	r3, r5
 80188a0:	4620      	mov	r0, r4
 80188a2:	4629      	mov	r1, r5
 80188a4:	f7e7 feb4 	bl	8000610 <__aeabi_dmul>
 80188a8:	4602      	mov	r2, r0
 80188aa:	460b      	mov	r3, r1
 80188ac:	4630      	mov	r0, r6
 80188ae:	4639      	mov	r1, r7
 80188b0:	f7e7 feae 	bl	8000610 <__aeabi_dmul>
 80188b4:	465b      	mov	r3, fp
 80188b6:	4604      	mov	r4, r0
 80188b8:	460d      	mov	r5, r1
 80188ba:	4652      	mov	r2, sl
 80188bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80188c0:	f7e7 fcf4 	bl	80002ac <__adddf3>
 80188c4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80188c8:	f7e7 fea2 	bl	8000610 <__aeabi_dmul>
 80188cc:	4622      	mov	r2, r4
 80188ce:	462b      	mov	r3, r5
 80188d0:	f7e7 fcec 	bl	80002ac <__adddf3>
 80188d4:	465b      	mov	r3, fp
 80188d6:	4606      	mov	r6, r0
 80188d8:	460f      	mov	r7, r1
 80188da:	4652      	mov	r2, sl
 80188dc:	4659      	mov	r1, fp
 80188de:	4650      	mov	r0, sl
 80188e0:	f7e7 fe96 	bl	8000610 <__aeabi_dmul>
 80188e4:	2200      	movs	r2, #0
 80188e6:	4b63      	ldr	r3, [pc, #396]	; (8018a74 <__ieee754_pow+0x704>)
 80188e8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80188ec:	f7e7 fcde 	bl	80002ac <__adddf3>
 80188f0:	4632      	mov	r2, r6
 80188f2:	463b      	mov	r3, r7
 80188f4:	f7e7 fcda 	bl	80002ac <__adddf3>
 80188f8:	4650      	mov	r0, sl
 80188fa:	460d      	mov	r5, r1
 80188fc:	4602      	mov	r2, r0
 80188fe:	460b      	mov	r3, r1
 8018900:	4650      	mov	r0, sl
 8018902:	4659      	mov	r1, fp
 8018904:	f7e7 fe84 	bl	8000610 <__aeabi_dmul>
 8018908:	2200      	movs	r2, #0
 801890a:	4680      	mov	r8, r0
 801890c:	4689      	mov	r9, r1
 801890e:	4b59      	ldr	r3, [pc, #356]	; (8018a74 <__ieee754_pow+0x704>)
 8018910:	4629      	mov	r1, r5
 8018912:	4650      	mov	r0, sl
 8018914:	f7e7 fcc8 	bl	80002a8 <__aeabi_dsub>
 8018918:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801891c:	f7e7 fcc4 	bl	80002a8 <__aeabi_dsub>
 8018920:	4602      	mov	r2, r0
 8018922:	460b      	mov	r3, r1
 8018924:	4630      	mov	r0, r6
 8018926:	4639      	mov	r1, r7
 8018928:	f7e7 fcbe 	bl	80002a8 <__aeabi_dsub>
 801892c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018930:	f7e7 fe6e 	bl	8000610 <__aeabi_dmul>
 8018934:	462b      	mov	r3, r5
 8018936:	4606      	mov	r6, r0
 8018938:	460f      	mov	r7, r1
 801893a:	4652      	mov	r2, sl
 801893c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8018940:	f7e7 fe66 	bl	8000610 <__aeabi_dmul>
 8018944:	4602      	mov	r2, r0
 8018946:	460b      	mov	r3, r1
 8018948:	4630      	mov	r0, r6
 801894a:	4639      	mov	r1, r7
 801894c:	f7e7 fcae 	bl	80002ac <__adddf3>
 8018950:	4606      	mov	r6, r0
 8018952:	460f      	mov	r7, r1
 8018954:	4602      	mov	r2, r0
 8018956:	460b      	mov	r3, r1
 8018958:	4640      	mov	r0, r8
 801895a:	4649      	mov	r1, r9
 801895c:	f7e7 fca6 	bl	80002ac <__adddf3>
 8018960:	a339      	add	r3, pc, #228	; (adr r3, 8018a48 <__ieee754_pow+0x6d8>)
 8018962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018966:	4650      	mov	r0, sl
 8018968:	460d      	mov	r5, r1
 801896a:	f7e7 fe51 	bl	8000610 <__aeabi_dmul>
 801896e:	4642      	mov	r2, r8
 8018970:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018974:	464b      	mov	r3, r9
 8018976:	4629      	mov	r1, r5
 8018978:	4650      	mov	r0, sl
 801897a:	f7e7 fc95 	bl	80002a8 <__aeabi_dsub>
 801897e:	4602      	mov	r2, r0
 8018980:	460b      	mov	r3, r1
 8018982:	4630      	mov	r0, r6
 8018984:	4639      	mov	r1, r7
 8018986:	f7e7 fc8f 	bl	80002a8 <__aeabi_dsub>
 801898a:	a331      	add	r3, pc, #196	; (adr r3, 8018a50 <__ieee754_pow+0x6e0>)
 801898c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018990:	f7e7 fe3e 	bl	8000610 <__aeabi_dmul>
 8018994:	a330      	add	r3, pc, #192	; (adr r3, 8018a58 <__ieee754_pow+0x6e8>)
 8018996:	e9d3 2300 	ldrd	r2, r3, [r3]
 801899a:	4606      	mov	r6, r0
 801899c:	460f      	mov	r7, r1
 801899e:	4650      	mov	r0, sl
 80189a0:	4629      	mov	r1, r5
 80189a2:	f7e7 fe35 	bl	8000610 <__aeabi_dmul>
 80189a6:	4602      	mov	r2, r0
 80189a8:	460b      	mov	r3, r1
 80189aa:	4630      	mov	r0, r6
 80189ac:	4639      	mov	r1, r7
 80189ae:	f7e7 fc7d 	bl	80002ac <__adddf3>
 80189b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80189b4:	4b30      	ldr	r3, [pc, #192]	; (8018a78 <__ieee754_pow+0x708>)
 80189b6:	4413      	add	r3, r2
 80189b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189bc:	f7e7 fc76 	bl	80002ac <__adddf3>
 80189c0:	4604      	mov	r4, r0
 80189c2:	9807      	ldr	r0, [sp, #28]
 80189c4:	460d      	mov	r5, r1
 80189c6:	f7e7 fdbd 	bl	8000544 <__aeabi_i2d>
 80189ca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80189cc:	4b2b      	ldr	r3, [pc, #172]	; (8018a7c <__ieee754_pow+0x70c>)
 80189ce:	4413      	add	r3, r2
 80189d0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80189d4:	4606      	mov	r6, r0
 80189d6:	460f      	mov	r7, r1
 80189d8:	4622      	mov	r2, r4
 80189da:	462b      	mov	r3, r5
 80189dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80189e0:	f7e7 fc64 	bl	80002ac <__adddf3>
 80189e4:	4642      	mov	r2, r8
 80189e6:	464b      	mov	r3, r9
 80189e8:	f7e7 fc60 	bl	80002ac <__adddf3>
 80189ec:	4632      	mov	r2, r6
 80189ee:	463b      	mov	r3, r7
 80189f0:	f7e7 fc5c 	bl	80002ac <__adddf3>
 80189f4:	4632      	mov	r2, r6
 80189f6:	463b      	mov	r3, r7
 80189f8:	4650      	mov	r0, sl
 80189fa:	468b      	mov	fp, r1
 80189fc:	f7e7 fc54 	bl	80002a8 <__aeabi_dsub>
 8018a00:	4642      	mov	r2, r8
 8018a02:	464b      	mov	r3, r9
 8018a04:	f7e7 fc50 	bl	80002a8 <__aeabi_dsub>
 8018a08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018a0c:	e613      	b.n	8018636 <__ieee754_pow+0x2c6>
 8018a0e:	2601      	movs	r6, #1
 8018a10:	e6af      	b.n	8018772 <__ieee754_pow+0x402>
 8018a12:	bf00      	nop
 8018a14:	f3af 8000 	nop.w
 8018a18:	4a454eef 	.word	0x4a454eef
 8018a1c:	3fca7e28 	.word	0x3fca7e28
 8018a20:	93c9db65 	.word	0x93c9db65
 8018a24:	3fcd864a 	.word	0x3fcd864a
 8018a28:	a91d4101 	.word	0xa91d4101
 8018a2c:	3fd17460 	.word	0x3fd17460
 8018a30:	518f264d 	.word	0x518f264d
 8018a34:	3fd55555 	.word	0x3fd55555
 8018a38:	db6fabff 	.word	0xdb6fabff
 8018a3c:	3fdb6db6 	.word	0x3fdb6db6
 8018a40:	33333303 	.word	0x33333303
 8018a44:	3fe33333 	.word	0x3fe33333
 8018a48:	e0000000 	.word	0xe0000000
 8018a4c:	3feec709 	.word	0x3feec709
 8018a50:	dc3a03fd 	.word	0xdc3a03fd
 8018a54:	3feec709 	.word	0x3feec709
 8018a58:	145b01f5 	.word	0x145b01f5
 8018a5c:	be3e2fe0 	.word	0xbe3e2fe0
 8018a60:	43400000 	.word	0x43400000
 8018a64:	0003988e 	.word	0x0003988e
 8018a68:	000bb679 	.word	0x000bb679
 8018a6c:	08019ce0 	.word	0x08019ce0
 8018a70:	3ff00000 	.word	0x3ff00000
 8018a74:	40080000 	.word	0x40080000
 8018a78:	08019d00 	.word	0x08019d00
 8018a7c:	08019cf0 	.word	0x08019cf0
 8018a80:	a39b      	add	r3, pc, #620	; (adr r3, 8018cf0 <__ieee754_pow+0x980>)
 8018a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a86:	4640      	mov	r0, r8
 8018a88:	4649      	mov	r1, r9
 8018a8a:	f7e7 fc0f 	bl	80002ac <__adddf3>
 8018a8e:	4622      	mov	r2, r4
 8018a90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018a94:	462b      	mov	r3, r5
 8018a96:	4650      	mov	r0, sl
 8018a98:	4639      	mov	r1, r7
 8018a9a:	f7e7 fc05 	bl	80002a8 <__aeabi_dsub>
 8018a9e:	4602      	mov	r2, r0
 8018aa0:	460b      	mov	r3, r1
 8018aa2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018aa6:	f7e8 f843 	bl	8000b30 <__aeabi_dcmpgt>
 8018aaa:	2800      	cmp	r0, #0
 8018aac:	f47f ae12 	bne.w	80186d4 <__ieee754_pow+0x364>
 8018ab0:	4aa3      	ldr	r2, [pc, #652]	; (8018d40 <__ieee754_pow+0x9d0>)
 8018ab2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8018ab6:	4293      	cmp	r3, r2
 8018ab8:	f340 8104 	ble.w	8018cc4 <__ieee754_pow+0x954>
 8018abc:	151b      	asrs	r3, r3, #20
 8018abe:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8018ac2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8018ac6:	fa4a f303 	asr.w	r3, sl, r3
 8018aca:	4433      	add	r3, r6
 8018acc:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8018ad0:	4f9c      	ldr	r7, [pc, #624]	; (8018d44 <__ieee754_pow+0x9d4>)
 8018ad2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8018ad6:	4117      	asrs	r7, r2
 8018ad8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8018adc:	2000      	movs	r0, #0
 8018ade:	ea23 0107 	bic.w	r1, r3, r7
 8018ae2:	f1c2 0214 	rsb	r2, r2, #20
 8018ae6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8018aea:	fa4a fa02 	asr.w	sl, sl, r2
 8018aee:	2e00      	cmp	r6, #0
 8018af0:	4602      	mov	r2, r0
 8018af2:	460b      	mov	r3, r1
 8018af4:	4620      	mov	r0, r4
 8018af6:	4629      	mov	r1, r5
 8018af8:	bfb8      	it	lt
 8018afa:	f1ca 0a00 	rsblt	sl, sl, #0
 8018afe:	f7e7 fbd3 	bl	80002a8 <__aeabi_dsub>
 8018b02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018b06:	4642      	mov	r2, r8
 8018b08:	464b      	mov	r3, r9
 8018b0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018b0e:	f7e7 fbcd 	bl	80002ac <__adddf3>
 8018b12:	2000      	movs	r0, #0
 8018b14:	a378      	add	r3, pc, #480	; (adr r3, 8018cf8 <__ieee754_pow+0x988>)
 8018b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b1a:	4604      	mov	r4, r0
 8018b1c:	460d      	mov	r5, r1
 8018b1e:	f7e7 fd77 	bl	8000610 <__aeabi_dmul>
 8018b22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018b26:	4606      	mov	r6, r0
 8018b28:	460f      	mov	r7, r1
 8018b2a:	4620      	mov	r0, r4
 8018b2c:	4629      	mov	r1, r5
 8018b2e:	f7e7 fbbb 	bl	80002a8 <__aeabi_dsub>
 8018b32:	4602      	mov	r2, r0
 8018b34:	460b      	mov	r3, r1
 8018b36:	4640      	mov	r0, r8
 8018b38:	4649      	mov	r1, r9
 8018b3a:	f7e7 fbb5 	bl	80002a8 <__aeabi_dsub>
 8018b3e:	a370      	add	r3, pc, #448	; (adr r3, 8018d00 <__ieee754_pow+0x990>)
 8018b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b44:	f7e7 fd64 	bl	8000610 <__aeabi_dmul>
 8018b48:	a36f      	add	r3, pc, #444	; (adr r3, 8018d08 <__ieee754_pow+0x998>)
 8018b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b4e:	4680      	mov	r8, r0
 8018b50:	4689      	mov	r9, r1
 8018b52:	4620      	mov	r0, r4
 8018b54:	4629      	mov	r1, r5
 8018b56:	f7e7 fd5b 	bl	8000610 <__aeabi_dmul>
 8018b5a:	4602      	mov	r2, r0
 8018b5c:	460b      	mov	r3, r1
 8018b5e:	4640      	mov	r0, r8
 8018b60:	4649      	mov	r1, r9
 8018b62:	f7e7 fba3 	bl	80002ac <__adddf3>
 8018b66:	4604      	mov	r4, r0
 8018b68:	460d      	mov	r5, r1
 8018b6a:	4602      	mov	r2, r0
 8018b6c:	460b      	mov	r3, r1
 8018b6e:	4630      	mov	r0, r6
 8018b70:	4639      	mov	r1, r7
 8018b72:	f7e7 fb9b 	bl	80002ac <__adddf3>
 8018b76:	4632      	mov	r2, r6
 8018b78:	463b      	mov	r3, r7
 8018b7a:	4680      	mov	r8, r0
 8018b7c:	4689      	mov	r9, r1
 8018b7e:	f7e7 fb93 	bl	80002a8 <__aeabi_dsub>
 8018b82:	4602      	mov	r2, r0
 8018b84:	460b      	mov	r3, r1
 8018b86:	4620      	mov	r0, r4
 8018b88:	4629      	mov	r1, r5
 8018b8a:	f7e7 fb8d 	bl	80002a8 <__aeabi_dsub>
 8018b8e:	4642      	mov	r2, r8
 8018b90:	4606      	mov	r6, r0
 8018b92:	460f      	mov	r7, r1
 8018b94:	464b      	mov	r3, r9
 8018b96:	4640      	mov	r0, r8
 8018b98:	4649      	mov	r1, r9
 8018b9a:	f7e7 fd39 	bl	8000610 <__aeabi_dmul>
 8018b9e:	a35c      	add	r3, pc, #368	; (adr r3, 8018d10 <__ieee754_pow+0x9a0>)
 8018ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ba4:	4604      	mov	r4, r0
 8018ba6:	460d      	mov	r5, r1
 8018ba8:	f7e7 fd32 	bl	8000610 <__aeabi_dmul>
 8018bac:	a35a      	add	r3, pc, #360	; (adr r3, 8018d18 <__ieee754_pow+0x9a8>)
 8018bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018bb2:	f7e7 fb79 	bl	80002a8 <__aeabi_dsub>
 8018bb6:	4622      	mov	r2, r4
 8018bb8:	462b      	mov	r3, r5
 8018bba:	f7e7 fd29 	bl	8000610 <__aeabi_dmul>
 8018bbe:	a358      	add	r3, pc, #352	; (adr r3, 8018d20 <__ieee754_pow+0x9b0>)
 8018bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018bc4:	f7e7 fb72 	bl	80002ac <__adddf3>
 8018bc8:	4622      	mov	r2, r4
 8018bca:	462b      	mov	r3, r5
 8018bcc:	f7e7 fd20 	bl	8000610 <__aeabi_dmul>
 8018bd0:	a355      	add	r3, pc, #340	; (adr r3, 8018d28 <__ieee754_pow+0x9b8>)
 8018bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018bd6:	f7e7 fb67 	bl	80002a8 <__aeabi_dsub>
 8018bda:	4622      	mov	r2, r4
 8018bdc:	462b      	mov	r3, r5
 8018bde:	f7e7 fd17 	bl	8000610 <__aeabi_dmul>
 8018be2:	a353      	add	r3, pc, #332	; (adr r3, 8018d30 <__ieee754_pow+0x9c0>)
 8018be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018be8:	f7e7 fb60 	bl	80002ac <__adddf3>
 8018bec:	4622      	mov	r2, r4
 8018bee:	462b      	mov	r3, r5
 8018bf0:	f7e7 fd0e 	bl	8000610 <__aeabi_dmul>
 8018bf4:	4602      	mov	r2, r0
 8018bf6:	460b      	mov	r3, r1
 8018bf8:	4640      	mov	r0, r8
 8018bfa:	4649      	mov	r1, r9
 8018bfc:	f7e7 fb54 	bl	80002a8 <__aeabi_dsub>
 8018c00:	4604      	mov	r4, r0
 8018c02:	460d      	mov	r5, r1
 8018c04:	4602      	mov	r2, r0
 8018c06:	460b      	mov	r3, r1
 8018c08:	4640      	mov	r0, r8
 8018c0a:	4649      	mov	r1, r9
 8018c0c:	f7e7 fd00 	bl	8000610 <__aeabi_dmul>
 8018c10:	2200      	movs	r2, #0
 8018c12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018c16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8018c1a:	4620      	mov	r0, r4
 8018c1c:	4629      	mov	r1, r5
 8018c1e:	f7e7 fb43 	bl	80002a8 <__aeabi_dsub>
 8018c22:	4602      	mov	r2, r0
 8018c24:	460b      	mov	r3, r1
 8018c26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018c2a:	f7e7 fe1b 	bl	8000864 <__aeabi_ddiv>
 8018c2e:	4632      	mov	r2, r6
 8018c30:	4604      	mov	r4, r0
 8018c32:	460d      	mov	r5, r1
 8018c34:	463b      	mov	r3, r7
 8018c36:	4640      	mov	r0, r8
 8018c38:	4649      	mov	r1, r9
 8018c3a:	f7e7 fce9 	bl	8000610 <__aeabi_dmul>
 8018c3e:	4632      	mov	r2, r6
 8018c40:	463b      	mov	r3, r7
 8018c42:	f7e7 fb33 	bl	80002ac <__adddf3>
 8018c46:	4602      	mov	r2, r0
 8018c48:	460b      	mov	r3, r1
 8018c4a:	4620      	mov	r0, r4
 8018c4c:	4629      	mov	r1, r5
 8018c4e:	f7e7 fb2b 	bl	80002a8 <__aeabi_dsub>
 8018c52:	4642      	mov	r2, r8
 8018c54:	464b      	mov	r3, r9
 8018c56:	f7e7 fb27 	bl	80002a8 <__aeabi_dsub>
 8018c5a:	4602      	mov	r2, r0
 8018c5c:	460b      	mov	r3, r1
 8018c5e:	2000      	movs	r0, #0
 8018c60:	4939      	ldr	r1, [pc, #228]	; (8018d48 <__ieee754_pow+0x9d8>)
 8018c62:	f7e7 fb21 	bl	80002a8 <__aeabi_dsub>
 8018c66:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8018c6a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8018c6e:	da2c      	bge.n	8018cca <__ieee754_pow+0x95a>
 8018c70:	4652      	mov	r2, sl
 8018c72:	f000 f9b5 	bl	8018fe0 <scalbn>
 8018c76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018c7a:	e40a      	b.n	8018492 <__ieee754_pow+0x122>
 8018c7c:	4b33      	ldr	r3, [pc, #204]	; (8018d4c <__ieee754_pow+0x9dc>)
 8018c7e:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8018c82:	429f      	cmp	r7, r3
 8018c84:	f77f af14 	ble.w	8018ab0 <__ieee754_pow+0x740>
 8018c88:	4b31      	ldr	r3, [pc, #196]	; (8018d50 <__ieee754_pow+0x9e0>)
 8018c8a:	440b      	add	r3, r1
 8018c8c:	4303      	orrs	r3, r0
 8018c8e:	d00b      	beq.n	8018ca8 <__ieee754_pow+0x938>
 8018c90:	a329      	add	r3, pc, #164	; (adr r3, 8018d38 <__ieee754_pow+0x9c8>)
 8018c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c96:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018c9a:	f7e7 fcb9 	bl	8000610 <__aeabi_dmul>
 8018c9e:	a326      	add	r3, pc, #152	; (adr r3, 8018d38 <__ieee754_pow+0x9c8>)
 8018ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ca4:	f7ff bbf5 	b.w	8018492 <__ieee754_pow+0x122>
 8018ca8:	4622      	mov	r2, r4
 8018caa:	462b      	mov	r3, r5
 8018cac:	f7e7 fafc 	bl	80002a8 <__aeabi_dsub>
 8018cb0:	4602      	mov	r2, r0
 8018cb2:	460b      	mov	r3, r1
 8018cb4:	4640      	mov	r0, r8
 8018cb6:	4649      	mov	r1, r9
 8018cb8:	f7e7 ff26 	bl	8000b08 <__aeabi_dcmple>
 8018cbc:	2800      	cmp	r0, #0
 8018cbe:	f43f aef7 	beq.w	8018ab0 <__ieee754_pow+0x740>
 8018cc2:	e7e5      	b.n	8018c90 <__ieee754_pow+0x920>
 8018cc4:	f04f 0a00 	mov.w	sl, #0
 8018cc8:	e71d      	b.n	8018b06 <__ieee754_pow+0x796>
 8018cca:	4621      	mov	r1, r4
 8018ccc:	e7d3      	b.n	8018c76 <__ieee754_pow+0x906>
 8018cce:	2000      	movs	r0, #0
 8018cd0:	491d      	ldr	r1, [pc, #116]	; (8018d48 <__ieee754_pow+0x9d8>)
 8018cd2:	f7ff bbac 	b.w	801842e <__ieee754_pow+0xbe>
 8018cd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018cda:	f7ff bba8 	b.w	801842e <__ieee754_pow+0xbe>
 8018cde:	4638      	mov	r0, r7
 8018ce0:	4641      	mov	r1, r8
 8018ce2:	f7ff bba4 	b.w	801842e <__ieee754_pow+0xbe>
 8018ce6:	9200      	str	r2, [sp, #0]
 8018ce8:	f7ff bbb4 	b.w	8018454 <__ieee754_pow+0xe4>
 8018cec:	f3af 8000 	nop.w
 8018cf0:	652b82fe 	.word	0x652b82fe
 8018cf4:	3c971547 	.word	0x3c971547
 8018cf8:	00000000 	.word	0x00000000
 8018cfc:	3fe62e43 	.word	0x3fe62e43
 8018d00:	fefa39ef 	.word	0xfefa39ef
 8018d04:	3fe62e42 	.word	0x3fe62e42
 8018d08:	0ca86c39 	.word	0x0ca86c39
 8018d0c:	be205c61 	.word	0xbe205c61
 8018d10:	72bea4d0 	.word	0x72bea4d0
 8018d14:	3e663769 	.word	0x3e663769
 8018d18:	c5d26bf1 	.word	0xc5d26bf1
 8018d1c:	3ebbbd41 	.word	0x3ebbbd41
 8018d20:	af25de2c 	.word	0xaf25de2c
 8018d24:	3f11566a 	.word	0x3f11566a
 8018d28:	16bebd93 	.word	0x16bebd93
 8018d2c:	3f66c16c 	.word	0x3f66c16c
 8018d30:	5555553e 	.word	0x5555553e
 8018d34:	3fc55555 	.word	0x3fc55555
 8018d38:	c2f8f359 	.word	0xc2f8f359
 8018d3c:	01a56e1f 	.word	0x01a56e1f
 8018d40:	3fe00000 	.word	0x3fe00000
 8018d44:	000fffff 	.word	0x000fffff
 8018d48:	3ff00000 	.word	0x3ff00000
 8018d4c:	4090cbff 	.word	0x4090cbff
 8018d50:	3f6f3400 	.word	0x3f6f3400

08018d54 <__ieee754_sqrt>:
 8018d54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018d58:	f8df e14c 	ldr.w	lr, [pc, #332]	; 8018ea8 <__ieee754_sqrt+0x154>
 8018d5c:	ea3e 0e01 	bics.w	lr, lr, r1
 8018d60:	4606      	mov	r6, r0
 8018d62:	460d      	mov	r5, r1
 8018d64:	4607      	mov	r7, r0
 8018d66:	460a      	mov	r2, r1
 8018d68:	460c      	mov	r4, r1
 8018d6a:	4603      	mov	r3, r0
 8018d6c:	d10f      	bne.n	8018d8e <__ieee754_sqrt+0x3a>
 8018d6e:	4602      	mov	r2, r0
 8018d70:	460b      	mov	r3, r1
 8018d72:	f7e7 fc4d 	bl	8000610 <__aeabi_dmul>
 8018d76:	4602      	mov	r2, r0
 8018d78:	460b      	mov	r3, r1
 8018d7a:	4630      	mov	r0, r6
 8018d7c:	4629      	mov	r1, r5
 8018d7e:	f7e7 fa95 	bl	80002ac <__adddf3>
 8018d82:	4606      	mov	r6, r0
 8018d84:	460d      	mov	r5, r1
 8018d86:	4630      	mov	r0, r6
 8018d88:	4629      	mov	r1, r5
 8018d8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018d8e:	2900      	cmp	r1, #0
 8018d90:	dc0e      	bgt.n	8018db0 <__ieee754_sqrt+0x5c>
 8018d92:	f021 4e00 	bic.w	lr, r1, #2147483648	; 0x80000000
 8018d96:	ea5e 0707 	orrs.w	r7, lr, r7
 8018d9a:	d0f4      	beq.n	8018d86 <__ieee754_sqrt+0x32>
 8018d9c:	b141      	cbz	r1, 8018db0 <__ieee754_sqrt+0x5c>
 8018d9e:	4602      	mov	r2, r0
 8018da0:	460b      	mov	r3, r1
 8018da2:	f7e7 fa81 	bl	80002a8 <__aeabi_dsub>
 8018da6:	4602      	mov	r2, r0
 8018da8:	460b      	mov	r3, r1
 8018daa:	f7e7 fd5b 	bl	8000864 <__aeabi_ddiv>
 8018dae:	e7e8      	b.n	8018d82 <__ieee754_sqrt+0x2e>
 8018db0:	1512      	asrs	r2, r2, #20
 8018db2:	d10c      	bne.n	8018dce <__ieee754_sqrt+0x7a>
 8018db4:	2c00      	cmp	r4, #0
 8018db6:	d06d      	beq.n	8018e94 <__ieee754_sqrt+0x140>
 8018db8:	2100      	movs	r1, #0
 8018dba:	02e6      	lsls	r6, r4, #11
 8018dbc:	d56e      	bpl.n	8018e9c <__ieee754_sqrt+0x148>
 8018dbe:	1e48      	subs	r0, r1, #1
 8018dc0:	1a12      	subs	r2, r2, r0
 8018dc2:	f1c1 0020 	rsb	r0, r1, #32
 8018dc6:	fa23 f000 	lsr.w	r0, r3, r0
 8018dca:	4304      	orrs	r4, r0
 8018dcc:	408b      	lsls	r3, r1
 8018dce:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8018dd2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8018dd6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8018dda:	07d5      	lsls	r5, r2, #31
 8018ddc:	bf42      	ittt	mi
 8018dde:	0064      	lslmi	r4, r4, #1
 8018de0:	eb04 74d3 	addmi.w	r4, r4, r3, lsr #31
 8018de4:	005b      	lslmi	r3, r3, #1
 8018de6:	eb04 71d3 	add.w	r1, r4, r3, lsr #31
 8018dea:	2500      	movs	r5, #0
 8018dec:	1050      	asrs	r0, r2, #1
 8018dee:	4421      	add	r1, r4
 8018df0:	005b      	lsls	r3, r3, #1
 8018df2:	2216      	movs	r2, #22
 8018df4:	462c      	mov	r4, r5
 8018df6:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8018dfa:	19a7      	adds	r7, r4, r6
 8018dfc:	428f      	cmp	r7, r1
 8018dfe:	bfde      	ittt	le
 8018e00:	1bc9      	suble	r1, r1, r7
 8018e02:	19bc      	addle	r4, r7, r6
 8018e04:	19ad      	addle	r5, r5, r6
 8018e06:	0049      	lsls	r1, r1, #1
 8018e08:	3a01      	subs	r2, #1
 8018e0a:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8018e0e:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8018e12:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8018e16:	d1f0      	bne.n	8018dfa <__ieee754_sqrt+0xa6>
 8018e18:	f04f 0e20 	mov.w	lr, #32
 8018e1c:	4694      	mov	ip, r2
 8018e1e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8018e22:	42a1      	cmp	r1, r4
 8018e24:	eb06 070c 	add.w	r7, r6, ip
 8018e28:	dc02      	bgt.n	8018e30 <__ieee754_sqrt+0xdc>
 8018e2a:	d112      	bne.n	8018e52 <__ieee754_sqrt+0xfe>
 8018e2c:	429f      	cmp	r7, r3
 8018e2e:	d810      	bhi.n	8018e52 <__ieee754_sqrt+0xfe>
 8018e30:	2f00      	cmp	r7, #0
 8018e32:	eb07 0c06 	add.w	ip, r7, r6
 8018e36:	da34      	bge.n	8018ea2 <__ieee754_sqrt+0x14e>
 8018e38:	f1bc 0f00 	cmp.w	ip, #0
 8018e3c:	db31      	blt.n	8018ea2 <__ieee754_sqrt+0x14e>
 8018e3e:	f104 0801 	add.w	r8, r4, #1
 8018e42:	1b09      	subs	r1, r1, r4
 8018e44:	429f      	cmp	r7, r3
 8018e46:	bf88      	it	hi
 8018e48:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8018e4c:	1bdb      	subs	r3, r3, r7
 8018e4e:	4432      	add	r2, r6
 8018e50:	4644      	mov	r4, r8
 8018e52:	eb01 77d3 	add.w	r7, r1, r3, lsr #31
 8018e56:	f1be 0e01 	subs.w	lr, lr, #1
 8018e5a:	4439      	add	r1, r7
 8018e5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8018e60:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8018e64:	d1dd      	bne.n	8018e22 <__ieee754_sqrt+0xce>
 8018e66:	430b      	orrs	r3, r1
 8018e68:	d006      	beq.n	8018e78 <__ieee754_sqrt+0x124>
 8018e6a:	1c54      	adds	r4, r2, #1
 8018e6c:	bf13      	iteet	ne
 8018e6e:	3201      	addne	r2, #1
 8018e70:	3501      	addeq	r5, #1
 8018e72:	4672      	moveq	r2, lr
 8018e74:	f022 0201 	bicne.w	r2, r2, #1
 8018e78:	106b      	asrs	r3, r5, #1
 8018e7a:	0852      	lsrs	r2, r2, #1
 8018e7c:	07e9      	lsls	r1, r5, #31
 8018e7e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8018e82:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8018e86:	bf48      	it	mi
 8018e88:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8018e8c:	eb03 5500 	add.w	r5, r3, r0, lsl #20
 8018e90:	4616      	mov	r6, r2
 8018e92:	e778      	b.n	8018d86 <__ieee754_sqrt+0x32>
 8018e94:	0adc      	lsrs	r4, r3, #11
 8018e96:	3a15      	subs	r2, #21
 8018e98:	055b      	lsls	r3, r3, #21
 8018e9a:	e78b      	b.n	8018db4 <__ieee754_sqrt+0x60>
 8018e9c:	0064      	lsls	r4, r4, #1
 8018e9e:	3101      	adds	r1, #1
 8018ea0:	e78b      	b.n	8018dba <__ieee754_sqrt+0x66>
 8018ea2:	46a0      	mov	r8, r4
 8018ea4:	e7cd      	b.n	8018e42 <__ieee754_sqrt+0xee>
 8018ea6:	bf00      	nop
 8018ea8:	7ff00000 	.word	0x7ff00000

08018eac <fabs>:
 8018eac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8018eb0:	4770      	bx	lr

08018eb2 <finite>:
 8018eb2:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8018eb6:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8018eba:	0fc0      	lsrs	r0, r0, #31
 8018ebc:	4770      	bx	lr

08018ebe <matherr>:
 8018ebe:	2000      	movs	r0, #0
 8018ec0:	4770      	bx	lr
	...

08018ec4 <nan>:
 8018ec4:	2000      	movs	r0, #0
 8018ec6:	4901      	ldr	r1, [pc, #4]	; (8018ecc <nan+0x8>)
 8018ec8:	4770      	bx	lr
 8018eca:	bf00      	nop
 8018ecc:	7ff80000 	.word	0x7ff80000

08018ed0 <rint>:
 8018ed0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018ed2:	f3c1 5e0a 	ubfx	lr, r1, #20, #11
 8018ed6:	f2ae 37ff 	subw	r7, lr, #1023	; 0x3ff
 8018eda:	2f13      	cmp	r7, #19
 8018edc:	4602      	mov	r2, r0
 8018ede:	460b      	mov	r3, r1
 8018ee0:	4684      	mov	ip, r0
 8018ee2:	460c      	mov	r4, r1
 8018ee4:	4605      	mov	r5, r0
 8018ee6:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8018eea:	dc57      	bgt.n	8018f9c <rint+0xcc>
 8018eec:	2f00      	cmp	r7, #0
 8018eee:	da29      	bge.n	8018f44 <rint+0x74>
 8018ef0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8018ef4:	4301      	orrs	r1, r0
 8018ef6:	d021      	beq.n	8018f3c <rint+0x6c>
 8018ef8:	f3c3 0513 	ubfx	r5, r3, #0, #20
 8018efc:	4305      	orrs	r5, r0
 8018efe:	426b      	negs	r3, r5
 8018f00:	432b      	orrs	r3, r5
 8018f02:	0b1b      	lsrs	r3, r3, #12
 8018f04:	0c64      	lsrs	r4, r4, #17
 8018f06:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8018f0a:	0464      	lsls	r4, r4, #17
 8018f0c:	ea43 0104 	orr.w	r1, r3, r4
 8018f10:	4b31      	ldr	r3, [pc, #196]	; (8018fd8 <rint+0x108>)
 8018f12:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8018f16:	e9d3 4500 	ldrd	r4, r5, [r3]
 8018f1a:	4622      	mov	r2, r4
 8018f1c:	462b      	mov	r3, r5
 8018f1e:	f7e7 f9c5 	bl	80002ac <__adddf3>
 8018f22:	e9cd 0100 	strd	r0, r1, [sp]
 8018f26:	4622      	mov	r2, r4
 8018f28:	462b      	mov	r3, r5
 8018f2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018f2e:	f7e7 f9bb 	bl	80002a8 <__aeabi_dsub>
 8018f32:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8018f36:	4602      	mov	r2, r0
 8018f38:	ea41 73c6 	orr.w	r3, r1, r6, lsl #31
 8018f3c:	4610      	mov	r0, r2
 8018f3e:	4619      	mov	r1, r3
 8018f40:	b003      	add	sp, #12
 8018f42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018f44:	4925      	ldr	r1, [pc, #148]	; (8018fdc <rint+0x10c>)
 8018f46:	4139      	asrs	r1, r7
 8018f48:	ea03 0001 	and.w	r0, r3, r1
 8018f4c:	4310      	orrs	r0, r2
 8018f4e:	d0f5      	beq.n	8018f3c <rint+0x6c>
 8018f50:	084b      	lsrs	r3, r1, #1
 8018f52:	ea04 0203 	and.w	r2, r4, r3
 8018f56:	ea52 050c 	orrs.w	r5, r2, ip
 8018f5a:	d00b      	beq.n	8018f74 <rint+0xa4>
 8018f5c:	ea24 0303 	bic.w	r3, r4, r3
 8018f60:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8018f64:	2f13      	cmp	r7, #19
 8018f66:	fa44 f407 	asr.w	r4, r4, r7
 8018f6a:	bf0c      	ite	eq
 8018f6c:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8018f70:	2500      	movne	r5, #0
 8018f72:	431c      	orrs	r4, r3
 8018f74:	4b18      	ldr	r3, [pc, #96]	; (8018fd8 <rint+0x108>)
 8018f76:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8018f7a:	4621      	mov	r1, r4
 8018f7c:	4628      	mov	r0, r5
 8018f7e:	e9d6 4500 	ldrd	r4, r5, [r6]
 8018f82:	4622      	mov	r2, r4
 8018f84:	462b      	mov	r3, r5
 8018f86:	f7e7 f991 	bl	80002ac <__adddf3>
 8018f8a:	e9cd 0100 	strd	r0, r1, [sp]
 8018f8e:	4622      	mov	r2, r4
 8018f90:	462b      	mov	r3, r5
 8018f92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018f96:	f7e7 f987 	bl	80002a8 <__aeabi_dsub>
 8018f9a:	e006      	b.n	8018faa <rint+0xda>
 8018f9c:	2f33      	cmp	r7, #51	; 0x33
 8018f9e:	dd07      	ble.n	8018fb0 <rint+0xe0>
 8018fa0:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 8018fa4:	d1ca      	bne.n	8018f3c <rint+0x6c>
 8018fa6:	f7e7 f981 	bl	80002ac <__adddf3>
 8018faa:	4602      	mov	r2, r0
 8018fac:	460b      	mov	r3, r1
 8018fae:	e7c5      	b.n	8018f3c <rint+0x6c>
 8018fb0:	f2ae 4e13 	subw	lr, lr, #1043	; 0x413
 8018fb4:	f04f 31ff 	mov.w	r1, #4294967295
 8018fb8:	fa21 f10e 	lsr.w	r1, r1, lr
 8018fbc:	4208      	tst	r0, r1
 8018fbe:	d0bd      	beq.n	8018f3c <rint+0x6c>
 8018fc0:	084b      	lsrs	r3, r1, #1
 8018fc2:	4218      	tst	r0, r3
 8018fc4:	bf1f      	itttt	ne
 8018fc6:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 8018fca:	ea20 0303 	bicne.w	r3, r0, r3
 8018fce:	fa45 fe0e 	asrne.w	lr, r5, lr
 8018fd2:	ea4e 0503 	orrne.w	r5, lr, r3
 8018fd6:	e7cd      	b.n	8018f74 <rint+0xa4>
 8018fd8:	08019d10 	.word	0x08019d10
 8018fdc:	000fffff 	.word	0x000fffff

08018fe0 <scalbn>:
 8018fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018fe2:	4616      	mov	r6, r2
 8018fe4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8018fe8:	4604      	mov	r4, r0
 8018fea:	460d      	mov	r5, r1
 8018fec:	460b      	mov	r3, r1
 8018fee:	b98a      	cbnz	r2, 8019014 <scalbn+0x34>
 8018ff0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8018ff4:	4303      	orrs	r3, r0
 8018ff6:	d035      	beq.n	8019064 <scalbn+0x84>
 8018ff8:	2200      	movs	r2, #0
 8018ffa:	4b2d      	ldr	r3, [pc, #180]	; (80190b0 <scalbn+0xd0>)
 8018ffc:	f7e7 fb08 	bl	8000610 <__aeabi_dmul>
 8019000:	4a2c      	ldr	r2, [pc, #176]	; (80190b4 <scalbn+0xd4>)
 8019002:	4296      	cmp	r6, r2
 8019004:	4604      	mov	r4, r0
 8019006:	460d      	mov	r5, r1
 8019008:	460b      	mov	r3, r1
 801900a:	da0e      	bge.n	801902a <scalbn+0x4a>
 801900c:	a324      	add	r3, pc, #144	; (adr r3, 80190a0 <scalbn+0xc0>)
 801900e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019012:	e01c      	b.n	801904e <scalbn+0x6e>
 8019014:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8019018:	42ba      	cmp	r2, r7
 801901a:	d109      	bne.n	8019030 <scalbn+0x50>
 801901c:	4602      	mov	r2, r0
 801901e:	460b      	mov	r3, r1
 8019020:	f7e7 f944 	bl	80002ac <__adddf3>
 8019024:	4604      	mov	r4, r0
 8019026:	460d      	mov	r5, r1
 8019028:	e01c      	b.n	8019064 <scalbn+0x84>
 801902a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801902e:	3a36      	subs	r2, #54	; 0x36
 8019030:	4432      	add	r2, r6
 8019032:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8019036:	428a      	cmp	r2, r1
 8019038:	dd0c      	ble.n	8019054 <scalbn+0x74>
 801903a:	4622      	mov	r2, r4
 801903c:	462b      	mov	r3, r5
 801903e:	a11a      	add	r1, pc, #104	; (adr r1, 80190a8 <scalbn+0xc8>)
 8019040:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019044:	f000 f83a 	bl	80190bc <copysign>
 8019048:	a317      	add	r3, pc, #92	; (adr r3, 80190a8 <scalbn+0xc8>)
 801904a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801904e:	f7e7 fadf 	bl	8000610 <__aeabi_dmul>
 8019052:	e7e7      	b.n	8019024 <scalbn+0x44>
 8019054:	2a00      	cmp	r2, #0
 8019056:	dd08      	ble.n	801906a <scalbn+0x8a>
 8019058:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801905c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8019060:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8019064:	4620      	mov	r0, r4
 8019066:	4629      	mov	r1, r5
 8019068:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801906a:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801906e:	da0b      	bge.n	8019088 <scalbn+0xa8>
 8019070:	f24c 3350 	movw	r3, #50000	; 0xc350
 8019074:	429e      	cmp	r6, r3
 8019076:	4622      	mov	r2, r4
 8019078:	462b      	mov	r3, r5
 801907a:	dce0      	bgt.n	801903e <scalbn+0x5e>
 801907c:	a108      	add	r1, pc, #32	; (adr r1, 80190a0 <scalbn+0xc0>)
 801907e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8019082:	f000 f81b 	bl	80190bc <copysign>
 8019086:	e7c1      	b.n	801900c <scalbn+0x2c>
 8019088:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801908c:	3236      	adds	r2, #54	; 0x36
 801908e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8019092:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8019096:	4620      	mov	r0, r4
 8019098:	4629      	mov	r1, r5
 801909a:	2200      	movs	r2, #0
 801909c:	4b06      	ldr	r3, [pc, #24]	; (80190b8 <scalbn+0xd8>)
 801909e:	e7d6      	b.n	801904e <scalbn+0x6e>
 80190a0:	c2f8f359 	.word	0xc2f8f359
 80190a4:	01a56e1f 	.word	0x01a56e1f
 80190a8:	8800759c 	.word	0x8800759c
 80190ac:	7e37e43c 	.word	0x7e37e43c
 80190b0:	43500000 	.word	0x43500000
 80190b4:	ffff3cb0 	.word	0xffff3cb0
 80190b8:	3c900000 	.word	0x3c900000

080190bc <copysign>:
 80190bc:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80190c0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80190c4:	ea42 0103 	orr.w	r1, r2, r3
 80190c8:	4770      	bx	lr
	...

080190cc <_gettimeofday>:
 80190cc:	4b02      	ldr	r3, [pc, #8]	; (80190d8 <_gettimeofday+0xc>)
 80190ce:	2258      	movs	r2, #88	; 0x58
 80190d0:	601a      	str	r2, [r3, #0]
 80190d2:	f04f 30ff 	mov.w	r0, #4294967295
 80190d6:	4770      	bx	lr
 80190d8:	20003b1c 	.word	0x20003b1c

080190dc <_init>:
 80190dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80190de:	bf00      	nop
 80190e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80190e2:	bc08      	pop	{r3}
 80190e4:	469e      	mov	lr, r3
 80190e6:	4770      	bx	lr

080190e8 <_fini>:
 80190e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80190ea:	bf00      	nop
 80190ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80190ee:	bc08      	pop	{r3}
 80190f0:	469e      	mov	lr, r3
 80190f2:	4770      	bx	lr
