
---------- Begin Simulation Statistics ----------
final_tick                                13979372000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 247408                       # Simulator instruction rate (inst/s)
host_mem_usage                                4426476                       # Number of bytes of host memory used
host_op_rate                                   428314                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    50.20                       # Real time elapsed on the host
host_tick_rate                              278462510                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12420364                       # Number of instructions simulated
sim_ops                                      21502230                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013979                       # Number of seconds simulated
sim_ticks                                 13979372000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               90                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     90                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.795874                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2872116                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157455                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2419                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003177                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1712                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        5030827                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.357670                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443249                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          201                       # TLB misses on write requests
system.cpu0.numCycles                        27958744                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22927917                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               34                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               75                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             23                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              23                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     75                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    2420364                       # Number of instructions committed
system.cpu1.committedOps                      4574299                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.551460                       # CPI: cycles per instruction
system.cpu1.discardedOps                       857572                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     617502                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         9280                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     436870                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          331                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       20029134                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086569                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     808223                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          197                       # TLB misses on write requests
system.cpu1.numCycles                        27958738                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              10592      0.23%      0.23% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3583751     78.35%     78.58% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  8709      0.19%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.03%     78.80% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                 6044      0.13%     78.93% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.93% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.93% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.93% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.93% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.93% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.93% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.93% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.02%     78.95% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.95% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.02%     78.98% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.98% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  7494      0.16%     79.14% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                27353      0.60%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.74% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.01%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.75% # Class of committed instruction
system.cpu1.op_class_0::MemRead                503805     11.01%     90.76% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               395805      8.65%     99.41% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            16758      0.37%     99.78% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           10032      0.22%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 4574299                       # Class of committed instruction
system.cpu1.tickCycles                        7929604                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        262793                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       778799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3405                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1557663                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3405                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             111366                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22851                       # Transaction distribution
system.membus.trans_dist::CleanEvict           108033                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20542                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20542                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        111367                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       394701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       394701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 394701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9904576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9904576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9904576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            131909                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  131909    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              131909                       # Request fanout histogram
system.membus.reqLayer4.occupancy           376454500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          700944250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429350                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429350                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429350                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429350                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13852                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13852                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13852                       # number of overall misses
system.cpu0.icache.overall_misses::total        13852                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    317467000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    317467000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    317467000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    317467000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2443202                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2443202                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2443202                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2443202                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005670                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005670                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005670                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005670                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22918.495524                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22918.495524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22918.495524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22918.495524                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13836                       # number of writebacks
system.cpu0.icache.writebacks::total            13836                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13852                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13852                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13852                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13852                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    303615000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    303615000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    303615000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    303615000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005670                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005670                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005670                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005670                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21918.495524                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21918.495524                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21918.495524                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21918.495524                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13836                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13852                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13852                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    317467000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    317467000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2443202                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2443202                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005670                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005670                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22918.495524                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22918.495524                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13852                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13852                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    303615000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    303615000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005670                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005670                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21918.495524                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21918.495524                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999030                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2443202                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13852                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           176.379007                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999030                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19559468                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19559468                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861351                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861351                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5861673                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5861673                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226586                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226586                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       233655                       # number of overall misses
system.cpu0.dcache.overall_misses::total       233655                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   4071636988                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4071636988                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   4071636988                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4071636988                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087937                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087937                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095328                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095328                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037219                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037219                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.038333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.038333                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 17969.499387                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 17969.499387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 17425.850027                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17425.850027                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         2832                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.444444                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        61382                       # number of writebacks
system.cpu0.dcache.writebacks::total            61382                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8961                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8961                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8961                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8961                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221368                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221368                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   3613628500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3613628500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   3911259000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3911259000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16604.840896                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16604.840896                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17668.583535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17668.583535                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221352                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983148                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983148                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       163100                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       163100                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2413481499                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2413481499                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039337                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039337                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14797.556708                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14797.556708                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          478                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          478                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2228461000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2228461000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039221                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039221                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13703.318124                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13703.318124                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878203                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878203                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63486                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63486                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1658155489                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1658155489                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032696                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032696                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26118.443263                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26118.443263                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8483                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8483                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        55003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        55003                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1385167500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1385167500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25183.489991                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25183.489991                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          322                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          322                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         7069                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         7069                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.956434                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.956434                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    297630500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    297630500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 79516.564253                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 79516.564253                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.998946                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6083041                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221368                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.479315                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.998946                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983992                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983992                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       421508                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          421508                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       421508                       # number of overall hits
system.cpu1.icache.overall_hits::total         421508                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       386662                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        386662                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       386662                       # number of overall misses
system.cpu1.icache.overall_misses::total       386662                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  10857809500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  10857809500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  10857809500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  10857809500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       808170                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       808170                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       808170                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       808170                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.478441                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.478441                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.478441                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.478441                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28080.880718                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28080.880718                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28080.880718                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28080.880718                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       386645                       # number of writebacks
system.cpu1.icache.writebacks::total           386645                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       386662                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       386662                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       386662                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       386662                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  10471148500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  10471148500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  10471148500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  10471148500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.478441                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.478441                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.478441                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.478441                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27080.883304                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27080.883304                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27080.883304                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27080.883304                       # average overall mshr miss latency
system.cpu1.icache.replacements                386645                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       421508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         421508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       386662                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       386662                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  10857809500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  10857809500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       808170                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       808170                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.478441                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.478441                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28080.880718                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28080.880718                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       386662                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       386662                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  10471148500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  10471148500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.478441                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.478441                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27080.883304                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27080.883304                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.998994                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             808169                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           386661                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.090123                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.998994                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6852021                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6852021                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       825530                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          825530                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       825530                       # number of overall hits
system.cpu1.dcache.overall_hits::total         825530                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       178941                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        178941                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       178941                       # number of overall misses
system.cpu1.dcache.overall_misses::total       178941                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4641356500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4641356500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4641356500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4641356500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1004471                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1004471                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1004471                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1004471                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.178145                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.178145                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.178145                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.178145                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 25937.915291                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25937.915291                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 25937.915291                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25937.915291                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        93774                       # number of writebacks
system.cpu1.dcache.writebacks::total            93774                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        21959                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        21959                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        21959                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        21959                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       156982                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       156982                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       156982                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       156982                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   3723731000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3723731000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   3723731000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3723731000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156283                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156283                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156283                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156283                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 23720.751424                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23720.751424                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 23720.751424                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23720.751424                       # average overall mshr miss latency
system.cpu1.dcache.replacements                156966                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       483387                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         483387                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       115396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       115396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2624458500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2624458500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       598783                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       598783                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.192718                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.192718                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 22743.063018                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22743.063018                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         4504                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4504                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       110892                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       110892                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2400856000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2400856000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.185196                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.185196                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 21650.398586                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21650.398586                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       342143                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        342143                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63545                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63545                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   2016898000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2016898000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       405688                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       405688                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.156635                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.156635                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 31739.680541                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31739.680541                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17455                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17455                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        46090                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        46090                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1322875000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1322875000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.113609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.113609                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 28701.996095                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28701.996095                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999058                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             982512                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           156982                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.258756                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999058                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          8192750                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         8192750                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               11959                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              206473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              299064                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              129459                       # number of demand (read+write) hits
system.l2.demand_hits::total                   646955                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              11959                       # number of overall hits
system.l2.overall_hits::.cpu0.data             206473                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             299064                       # number of overall hits
system.l2.overall_hits::.cpu1.data             129459                       # number of overall hits
system.l2.overall_hits::total                  646955                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1893                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             14895                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             87598                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             27523                       # number of demand (read+write) misses
system.l2.demand_misses::total                 131909                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1893                       # number of overall misses
system.l2.overall_misses::.cpu0.data            14895                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            87598                       # number of overall misses
system.l2.overall_misses::.cpu1.data            27523                       # number of overall misses
system.l2.overall_misses::total                131909                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    152163000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   1256629000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   6737948500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   2062291500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10209032000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    152163000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   1256629000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   6737948500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   2062291500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10209032000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13852                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221368                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          386662                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          156982                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               778864                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13852                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221368                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         386662                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         156982                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              778864                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.136659                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.067286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.226549                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.175326                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.169361                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.136659                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.067286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.226549                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.175326                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.169361                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80381.933439                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84365.827459                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 76918.976461                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 74929.749664                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77394.506819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80381.933439                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84365.827459                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 76918.976461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 74929.749664                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77394.506819                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               22851                       # number of writebacks
system.l2.writebacks::total                     22851                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        14895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        87598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        27523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            131909                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        14895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        87598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        27523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           131909                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    133233000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1107679000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   5861978500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1787061500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8889952000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    133233000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1107679000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   5861978500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1787061500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8889952000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.136659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.226549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.175326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.169361                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.136659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.226549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.175326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.169361                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70381.933439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74365.827459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 66919.090619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 64929.749664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67394.582629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70381.933439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74365.827459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 66919.090619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 64929.749664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67394.582629                       # average overall mshr miss latency
system.l2.replacements                         131226                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       155156                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           155156                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       155156                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       155156                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       400481                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           400481                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       400481                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       400481                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3063                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3063                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            47541                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            33010                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 80551                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           7462                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13080                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20542                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    655399000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    904098500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1559497500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        46090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            101093                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.135665                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.283793                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.203199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87831.546502                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 69120.680428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75917.510466                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         7462                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    580779000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    773298500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1354077500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.135665                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.283793                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.203199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77831.546502                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 59120.680428                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65917.510466                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         11959                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        299064                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             311023                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        87598                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            89491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    152163000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   6737948500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6890111500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13852                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       386662                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         400514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.136659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.226549                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.223440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80381.933439                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 76918.976461                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76992.228269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1893                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        87598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        89491                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    133233000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   5861978500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5995211500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.136659                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.226549                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.223440                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70381.933439                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 66919.090619                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66992.340012                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       158932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        96449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            255381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         7433                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        14443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           21876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    601230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1158193000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1759423000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       110892                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.044679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.130244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 80886.586842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80190.611369                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80427.089047                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         7433                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        14443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        21876                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    526900000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   1013763000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1540663000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044679                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.130244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078902                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 70886.586842                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 70190.611369                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70427.089047                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.054877                       # Cycle average of tags in use
system.l2.tags.total_refs                     1554598                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    132250                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.754994                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      47.901776                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       91.489130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      628.548587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      111.225268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      142.890116                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.046779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.089345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.613817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.108618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.139541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998100                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          503                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12593546                       # Number of tag accesses
system.l2.tags.data_accesses                 12593546                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        121152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        953280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       5606272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1761472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8442176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       121152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      5606272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5727424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1462464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1462464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          14895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          87598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          27523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        22851                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22851                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8666484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         68191904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        401038902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        126005088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             603902378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8666484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    401038902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        409705386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      104615858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            104615858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      104615858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8666484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        68191904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       401038902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       126005088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            708518237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     18512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     14849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     87598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     21776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000585232500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1120                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1120                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              275856                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17393                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131909                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22851                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131909                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22851                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5793                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4339                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             21524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1044                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1173574500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  630580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3538249500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9305.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28055.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    95599                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   15639                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131909                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22851                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  108523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        33362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.370421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.633016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.209185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9045     27.11%     27.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11276     33.80%     60.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4500     13.49%     74.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2216      6.64%     81.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1152      3.45%     84.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1045      3.13%     87.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2631      7.89%     95.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          712      2.13%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          785      2.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        33362                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     112.571429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     86.222768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.770406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            250     22.32%     22.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            86      7.68%     30.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            87      7.77%     37.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          164     14.64%     52.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          294     26.25%     78.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          138     12.32%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           67      5.98%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           17      1.52%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.54%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.27%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.18%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.18%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-991            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1120                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.509821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.485515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.920374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              839     74.91%     74.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               23      2.05%     76.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              234     20.89%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               19      1.70%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.27%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1120                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8071424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  370752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1183424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8442176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1462464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       577.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    603.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13979329000                       # Total gap between requests
system.mem_ctrls.avgGap                      90329.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       121152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       950336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      5606272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1393664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1183424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8666483.730456560850                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 67981308.459349960089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 401038902.176721513271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 99694321.032446950674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84655018.837756082416                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        14895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        87598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        27523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        22851                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     55612000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    495104250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   2275699500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    711833750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 343617369500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29377.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33239.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     25978.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     25863.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15037301.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            164655540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             87501315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           697785060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           47126160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6298395120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         64167360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8462909355                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        605.385518                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    116629750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13396042250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             73599120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             39107475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           202683180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           49396860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1103278800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5082725340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1087889280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7638680055                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        546.425122                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2781189500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10731482500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            677770                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       178007                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       400481                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          331537                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           101093                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          101093                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        400514                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277257                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1159968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       470930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2336526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1772032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     18096000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     49491584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     16048384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85408000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          131226                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1462464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           910090                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003742                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.061061                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 906684     99.63%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3406      0.37%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             910090                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1334468500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         235599746                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         580383214                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332234634                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20795964                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13979372000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
