# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do BitTimingCAN_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive\ Networking/CAN\ Controller\ -\ Projeto\ Automotive\ Networking/can-controller/Projeto\ exemplo/Projeto {D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:02 on Jun 05,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto" D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v 
# -- Compiling module can_crc
# -- Compiling module can_decoder
# 
# Top level modules:
# 	can_decoder
# End time: 16:06:02 on Jun 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.can_decoder
# vsim work.can_decoder 
# Start time: 16:06:14 on Jun 05,2017
# Loading work.can_decoder
# Loading work.can_crc
wave create -driver freeze -pattern clock -initialvalue HiZ -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/can_decoder/rx_bit
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value HiZ -starttime 0ps -endtime 1000ps sim:/can_decoder/rx_bit
# /can_decoder/rx_bit already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave create -driver freeze -pattern constant -value HiZ -starttime 0ps -endtime 1000ps sim:/can_decoder/rx_bit
vlog -reportprogress 300 -work work {D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:54 on Jun 05,2017
# vlog -reportprogress 300 -work work D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v 
# -- Compiling module can_crc
# -- Compiling module can_decoder
# 
# Top level modules:
# 	can_decoder
# End time: 16:10:54 on Jun 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:01 on Jun 05,2017
# vlog -reportprogress 300 -work work D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v 
# -- Compiling module can_crc
# -- Compiling module can_decoder
# 
# Top level modules:
# 	can_decoder
# End time: 16:11:01 on Jun 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:06 on Jun 05,2017
# vlog -reportprogress 300 -work work D:/Repositorio_de_Projetos/6-DOUTORADO/Automotive Networking/CAN Controller - Projeto Automotive Networking/can-controller/Projeto exemplo/Projeto/can_decoder.v 
# -- Compiling module can_crc
# -- Compiling module can_decoder
# 
# Top level modules:
# 	can_decoder
# End time: 16:11:06 on Jun 05,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0




add wave -position insertpoint  \
sim:/can_decoder/rx_bit
wave create -driver freeze -pattern clock -initialvalue HiZ -period 100ps -dutycycle 50 -starttime 0ms -endtime 1000ms sim:/can_decoder/sample_point
