<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e276"><registerName>PLLCTRL2</registerName><registerNameMore><registerNameFull>PLLCTRL2</registerNameFull></registerNameMore><registerBody><registerDescription>PLL control register</registerDescription><registerProperties><registerPropset><addressOffset>0x8</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>0x6E1</registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e287"><bitFieldName>REF_CLK_SEL</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>FREFSEL - Reference clock select</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e302"><bitFieldName>LP_REQUIRES_LOCK</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>When exiting Flash Freeze, requires each PLL to Lock before allowing all clocks on the device to be re-enabled</p><p> *	When entering Flash Freeze, requires PLL to have stopped all clocks.</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>1</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e320"><bitFieldName>LOCKCNT</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>LOCKCOUNTSEL[3:0] - Lock count select</p><p> *	Selects the number of PFD edges after the last cycle slip before the lock signal goes high</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>4</bitWidth><bitOffset>4</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1000</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e338"><bitFieldName>REF_CLK_SYNC_EN</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Enable reference divider to be synchronized with negedge of REF_CLK. This allows synchronization with adjacent PLL.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>8</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e353"><bitFieldName>REFDIV_EN</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>REFDIVEN - Reference divide enable (resetB)</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>9</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e368"><bitFieldName>BWI</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>PLLBWI[1:0] - Integral Path loop bandwidth control</p><p> *	Default to 2'b10 for better phase tracking in deskew mode.</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>2</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>10</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e387"><bitFieldName>BWP</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>PLLBWP[1:0] - Proportional Path loop bandwidth control</p><p> *	SiCr's recommended setting is 2'b01.</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>2</bitWidth><bitOffset>18</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>1</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e405"><bitFieldName>ATEST_EN</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>ATESTEN - Analog test mux enable</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>20</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e420"><bitFieldName>ATEST_SEL</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>ATESTSEL[2:0] - Analog test mux select</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>3</bitWidth><bitOffset>21</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>