
*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2693.270 ; gain = 3.969 ; free physical = 459 ; free virtual = 39176
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.500 ; gain = 0.000 ; free physical = 993 ; free virtual = 39710
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.406 ; gain = 0.000 ; free physical = 1221 ; free virtual = 39943
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2772.406 ; gain = 89.043 ; free physical = 1220 ; free virtual = 39942
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2873.125 ; gain = 87.844 ; free physical = 1149 ; free virtual = 39871

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 8e32fdff

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2873.125 ; gain = 0.000 ; free physical = 1149 ; free virtual = 39871

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8e32fdff

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 874 ; free virtual = 39660
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8e32fdff

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 865 ; free virtual = 39660
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 3d654a94

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 855 ; free virtual = 39658
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 3d654a94

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 855 ; free virtual = 39658
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 3d654a94

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 855 ; free virtual = 39657
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 3d654a94

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 855 ; free virtual = 39657
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 854 ; free virtual = 39656
Ending Logic Optimization Task | Checksum: 3d654a94

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3058.219 ; gain = 0.000 ; free physical = 854 ; free virtual = 39656

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 3d654a94

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 914 ; free virtual = 39636
Ending Power Optimization Task | Checksum: 3d654a94

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3309.156 ; gain = 250.938 ; free physical = 918 ; free virtual = 39640

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 3d654a94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 918 ; free virtual = 39640

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 918 ; free virtual = 39640
Ending Netlist Obfuscation Task | Checksum: 3d654a94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 918 ; free virtual = 39640
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 806 ; free virtual = 39530
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0d827ee1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 806 ; free virtual = 39530
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 806 ; free virtual = 39530

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3a574717

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 829 ; free virtual = 39552

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12087ffe1

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 842 ; free virtual = 39565

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12087ffe1

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 842 ; free virtual = 39565
Phase 1 Placer Initialization | Checksum: 12087ffe1

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 841 ; free virtual = 39564

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 5baf8429

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 832 ; free virtual = 39555

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 7cd3cbe1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 832 ; free virtual = 39555

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 7cd3cbe1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 832 ; free virtual = 39555

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 25 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 6 nets or LUTs. Breaked 0 LUT, combined 6 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 550 ; free virtual = 38732

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              6  |                     6  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              6  |                     6  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1c67a994a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:10 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 546 ; free virtual = 38729
Phase 2.4 Global Placement Core | Checksum: 294ff43e6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 559 ; free virtual = 38742
Phase 2 Global Placement | Checksum: 294ff43e6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 559 ; free virtual = 38742

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26514b735

Time (s): cpu = 00:01:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 555 ; free virtual = 38737

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d2d30627

Time (s): cpu = 00:01:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 541 ; free virtual = 38724

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 219070b8b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 527 ; free virtual = 38710

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a4c1b5e0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 527 ; free virtual = 38710

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1de4f9a44

Time (s): cpu = 00:01:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 600 ; free virtual = 38782

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f66bd60e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 600 ; free virtual = 38782

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ca26fca1

Time (s): cpu = 00:01:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 600 ; free virtual = 38782
Phase 3 Detail Placement | Checksum: 1ca26fca1

Time (s): cpu = 00:01:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 600 ; free virtual = 38782

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1471980fa

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=41.719 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: d91fbba9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 598 ; free virtual = 38781
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: ec87706f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 598 ; free virtual = 38781
Phase 4.1.1.1 BUFG Insertion | Checksum: 1471980fa

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 599 ; free virtual = 38781

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=41.719. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ff8712df

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 599 ; free virtual = 38781

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 599 ; free virtual = 38781
Phase 4.1 Post Commit Optimization | Checksum: ff8712df

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 599 ; free virtual = 38781

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ff8712df

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 593 ; free virtual = 38776

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ff8712df

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 592 ; free virtual = 38775
Phase 4.3 Placer Reporting | Checksum: ff8712df

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 591 ; free virtual = 38774

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 591 ; free virtual = 38774

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 591 ; free virtual = 38774
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 158cf8213

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 590 ; free virtual = 38773
Ending Placer Task | Checksum: 115ed13f0

Time (s): cpu = 00:01:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 589 ; free virtual = 38772
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 612 ; free virtual = 38794
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 614 ; free virtual = 38799
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 569 ; free virtual = 38756
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 566 ; free virtual = 38754
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 530 ; free virtual = 38721
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9ddc9104 ConstDB: 0 ShapeSum: 781082ec RouteDB: 0
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "flopo[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "flopo[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: ccf55679 NumContArr: fd6149ce Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1ca56a047

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 901 ; free virtual = 38820

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ca56a047

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 902 ; free virtual = 38821

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ca56a047

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 868 ; free virtual = 38787

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ca56a047

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.156 ; gain = 0.000 ; free physical = 868 ; free virtual = 38787
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 77340043

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3317.855 ; gain = 8.699 ; free physical = 865 ; free virtual = 38785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=41.807 | TNS=0.000  | WHS=0.103  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1228
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1228
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 725fdd17

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3318.855 ; gain = 9.699 ; free physical = 865 ; free virtual = 38784

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 725fdd17

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3318.855 ; gain = 9.699 ; free physical = 865 ; free virtual = 38784
Phase 3 Initial Routing | Checksum: 159d25f8f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 861 ; free virtual = 38781

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=39.510 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1686ac08c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779
Phase 4 Rip-up And Reroute | Checksum: 1686ac08c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1686ac08c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1686ac08c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779
Phase 5 Delay and Skew Optimization | Checksum: 1686ac08c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11963cf7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779
INFO: [Route 35-416] Intermediate Timing Summary | WNS=39.510 | TNS=0.000  | WHS=0.145  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11963cf7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779
Phase 6 Post Hold Fix | Checksum: 11963cf7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 860 ; free virtual = 38779

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.195972 %
  Global Horizontal Routing Utilization  = 0.289638 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cad7cab1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 859 ; free virtual = 38779

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cad7cab1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.871 ; gain = 41.715 ; free physical = 857 ; free virtual = 38777

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 193b3fe19

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3398.895 ; gain = 89.738 ; free physical = 857 ; free virtual = 38777

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=39.510 | TNS=0.000  | WHS=0.145  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 193b3fe19

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3398.895 ; gain = 89.738 ; free physical = 857 ; free virtual = 38777
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3398.895 ; gain = 89.738 ; free physical = 894 ; free virtual = 38813

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3398.895 ; gain = 89.738 ; free physical = 894 ; free virtual = 38814
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3398.895 ; gain = 0.000 ; free physical = 890 ; free virtual = 38812
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nghielme/PycharmProjects/thesis-project/addmul/float_to_fixed/float_to_fixed_xilinx/float_to_fixed_xilinx_solution/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 13:40:17 2023...
