**
# Course Syllabus
## Course Title: Digital Logic Design
**Course Code:** ECE 231
**Credits:** 3
**Semester:** Fall 2024
**Instructor:** [Instructor Name Placeholder]
**Contact:** [instructor.email@university.edu]
**Office Hours:** [Office Hours or By Appointment]

### Course Description:
This course provides a comprehensive introduction to the fundamental principles of digital logic design. Students will learn about Boolean algebra, logic gates, and the design and analysis of combinational and sequential circuits. The course also covers basic computer architecture concepts, providing a foundation for further study in computer engineering. Hands-on laboratory exercises and design projects will reinforce theoretical concepts and develop practical skills in digital circuit design.

### Prerequisites:
None

### Learning Objectives:
1.  Apply Boolean algebra and Karnaugh maps to simplify logic expressions.
2.  Design and implement combinational logic circuits using various logic gates.
3.  Analyze and design sequential logic circuits, including flip-flops, registers, and counters.
4.  Utilize hardware description languages (HDLs) to model and simulate digital circuits.
5.  Understand the basic components and organization of a simple computer architecture.
6.  Troubleshoot and debug digital circuits using appropriate tools and techniques.

### Required Textbooks:
- Morris Mano and Charles Kime, *Logic and Computer Design Fundamentals*, Pearson, 2015 (ISBN: 978-0133760637)

### Recommended Readings:
- John F. Wakerly, *Digital Design: Principles and Practices*, Pearson, 2017.
- Randy H. Katz and Gaetano Borriello, *Contemporary Logic Design*, Pearson, 2004.

### Weekly Schedule:
**Week 1: Introduction to Digital Systems**
- Topics: Digital vs. Analog, Number Systems (Binary, Octal, Hexadecimal), Binary Arithmetic, Codes (BCD, Gray)
- Readings: Chapter 1 of Required Textbook
- Activities: Introduction to the course, overview of digital systems.
- Due: N/A

**Week 2: Boolean Algebra**
- Topics: Basic Logic Operations, Boolean Expressions, Truth Tables, Boolean Algebra Theorems, Simplification of Boolean Functions
- Readings: Chapter 2 of Required Textbook
- Activities: Practice problems on Boolean algebra simplification.
- Due: N/A

**Week 3: Logic Gates**
- Topics: AND, OR, NOT, NAND, NOR, XOR, XNOR gates, Implementation of Boolean Functions with Logic Gates
- Readings: Chapter 2 of Required Textbook
- Activities: Lab 1: Introduction to Logic Gates
- Due: N/A

**Week 4: Simplification of Boolean Functions**
- Topics: Karnaugh Maps (K-Maps), Two, Three, and Four Variable K-Maps, Don't Care Conditions
- Readings: Chapter 3 of Required Textbook
- Activities: K-Map simplification exercises.
- Due: N/A

**Week 5: Combinational Logic Design**
- Topics: Design Procedure, Adders (Half Adder, Full Adder), Subtractors, Comparators
- Readings: Chapter 4 of Required Textbook
- Activities: Lab 2: Adder and Subtractor Circuits
- Due: Lab 1 Report

**Week 6: Combinational Logic Design (Continued)**
- Topics: Decoders, Encoders, Multiplexers, Demultiplexers
- Readings: Chapter 4 of Required Textbook
- Activities: Design and simulation of multiplexer and decoder circuits.
- Due: N/A

**Week 7: Midterm Exam 1**
- Topics: All topics covered in Weeks 1-6
- Readings: Review Chapters 1-4 of Required Textbook
- Activities: Review session.
- Due: N/A

**Week 8: Sequential Logic Devices: Latches and Flip-Flops**
- Topics: Latches (SR, D), Flip-Flops (SR, D, JK, T), Timing Considerations
- Readings: Chapter 5 of Required Textbook
- Activities: Simulation of latches and flip-flops.
- Due: N/A

**Week 9: Sequential Logic Circuits: Registers**
- Topics: Shift Registers, Parallel Load Registers, Register Transfers
- Readings: Chapter 6 of Required Textbook
- Activities: Lab 3: Register Design
- Due: N/A

**Week 10: Sequential Logic Circuits: Counters**
- Topics: Asynchronous Counters, Synchronous Counters, Up/Down Counters, Decade Counters
- Readings: Chapter 6 of Required Textbook
- Activities: Design and implementation of various counter circuits.
- Due: Lab 2 Report

**Week 11: Memory and Programmable Logic**
- Topics: ROM, PROM, EPROM, RAM, PLDs, FPGAs
- Readings: Chapter 7 of Required Textbook
- Activities: Introduction to FPGAs.
- Due: N/A

**Week 12: Hardware Description Languages (HDLs)**
- Topics: Introduction to Verilog or VHDL, Basic Syntax, Modeling Combinational Circuits
- Readings: Selected readings on Verilog/VHDL
- Activities: HDL coding exercises.
- Due: N/A

**Week 13: HDL Modeling of Sequential Circuits**
- Topics: Modeling Flip-Flops, Registers, and Counters in HDL
- Readings: Selected readings on Verilog/VHDL
- Activities: Lab 4: HDL Implementation of Sequential Circuits
- Due: N/A

**Week 14: Basic Computer Architecture**
- Topics: CPU Organization, Instruction Set Architecture, Memory Organization
- Readings: Chapter 8 of Required Textbook
- Activities: Discussion on computer architecture concepts.
- Due: Lab 3 Report

**Week 15: Review and Project Presentations**
- Topics: Review of key concepts, Project Presentations
- Readings: Review all chapters
- Activities: Student project presentations.
- Due: N/A

**Week 16: Final Exam**
- Topics: All topics covered in the course
- Readings: Review all chapters of Required Textbook
- Activities: Final exam.
- Due: Project Report and Code

### Assessment Breakdown:
*   Lab Assignments: 20% (Four lab assignments designed to provide hands-on experience with digital logic circuits.)
*   Design Project: 20% (A comprehensive design project to apply the concepts learned in the course.)
*   Midterm Exam 1: 30% (Covers the first half of the course material.)
*   Final Exam: 30% (Comprehensive exam covering all course material.)

### Grading Scale:
A: 90-100%
B: 80-89%
C: 70-79%
D: 60-69%
F: Below 60%