[1] M. J. Cox, R. S. Engelschall, S. Henson, B. Laurie, E. Young, and T. Hudson, “OpenSSL,” https://www.openssl.org/, 2001.
[2] K.Jang,S.Han,S.Han,S.Moon,andK.Park,“SSLShader:CheapSSL Acceleration with Commodity Processors,” in Proceedings of the 8th USENIX Conference on Networked Systems Design and Implementation, ser. NSDI’11. Berkeley, CA, USA: USENIX Association, 2011.
[3] “Nitrox security processor,” http://www.cavium.com.
[4] “Sslaccelerationcards,”http://cainetworks.com/products/ssl/rsa7000.htm.
[5] G. Apostolopoulos, V. Peris, and D. Saha, “Transport layer security:
How much does it really cost?” in INFOCOM’99. Eighteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Proceedings. IEEE, vol. 2. IEEE, 1999, pp. 717–725.
[6] C. Coarfa, P. Druschel, and D. S. Wallach, “Performance analysis of tls web servers,” ACM Transactions on Computer Systems (TOCS), vol. 24, no. 1, pp. 39–69, 2006.
[7] J. Jeffers and J. Reinders, Intel Xeon Phi coprocessor high performance programming. Newnes, 2013.
[8] S. J. Pennycook, C. J. Hughes, M. Smelyanskiy, and S. A. Jarvis,
⃝R ⃝R “Exploring SIMD for Molecular Dynamics, Using intel Xeon Pro-
cessors and intel⃝R Xeon Phi Coprocessors,” in Parallel & Distributed Processing (IPDPS), 2013 IEEE 27th International Symposium on. IEEE, 2013, pp. 1085–1097.
[9] G. Teodoro, T. Kurc, J. Kong, L. Cooper, and J. Saltz, “Comparative Performance Analysis of Intel⃝R Xeon Phi (TM), GPU, and CPU: A Case Study from Microscopy Image Analysis,” in Parallel and Distributed Processing Symposium. IEEE, 2014, pp. 1063–1072.
[10] K. Vaidyanathan, K. Pamnany, D. D. Kalamkar, A. Heinecke, M. Smelyanskiy, J. Park, D. Kim, A. Shet, B. Kaul, B. Joo et al., “Improving Communication Performance and Scalability of Native Applications on Intel Xeon Phi Coprocessor Clusters,” in Parallel and Distributed Processing Symposium. IEEE, 2014, pp. 1083–1092.
[11] Y. You, S. L. Song, H. Fu, A. Marquez, M. M. Dehnavi, K. Barker, K. W. Cameron, A. P. Randles, and G. Yang, “MIC-SVM: Designing A Highly Efficient Support Vector Machine For Advanced Modern Multi-Core and Many-Core Architectures,” in Parallel and Distributed Processing Symposium, 2014 IEEE 28th International. IEEE, 2014, pp. 809–818.
[12] S. Misra, K. Pamnany, and S. Aluru, “Parallel Mutual Information Based Construction of Whole-Genome Networks on the Intel⃝R Xeon Phi (TM) Coprocessor,”inParallelandDistributedProcessingSymposium. IEEE, 2014, pp. 241–250.
[13] R. L. Rivest, A. Shamir, and L. Adleman, “A method for obtaining digital signatures and public-key cryptosystems,” Communications of the ACM, vol. 21, no. 2, pp. 120–126, 1978.
[14] A. J. Menezes, P. C. Van Oorschot, and S. A. Vanstone, Handbook of applied cryptography. CRC press, 2010.
[15] P. L. Montgomery, “Modular multiplication without trial division,” Mathematics of computation, vol. 44, no. 170, pp. 519–521, 1985.
[16] H. Park, K. Park, and Y. Cho, “Analysis of the variable length nonzero
window method for exponentiation,” Computers & Mathematics with
applications, vol. 37, no. 7, pp. 21–29, 1999.
[17] C. K. Koc ̧, “Analysis of sliding window techniques for exponentiation,”
Computers & Mathematics with Applications, vol. 30, no. 10, pp. 17–24,
1995.
[18] V. Gopal, J. Guilford, E. Ozturk, W. Feghali, G. Wolrich, and M. Dixon,
“Fast and constant-time implementation of modular exponentiation,” in
28th International Symposium on Reliable Distributed Systems. Niagara
Falls, New York, USA, 2009.
[19] G. Vasiliadis, E. Athanasopoulos, M. Polychronakis, and S. Ioannidis,
“Pixelvault: Using gpus for securing cryptographic operations,” in
Proceedings of the 2014 ACM SIGSAC Conference on Computer and
Communications Security. ACM, 2014, pp. 1131–1142.
[20] E.-O. Blass and W. Robertson, “Tresor-hunt: attacking cpu-bound encryption,” in Proceedings of the 28th Annual Computer Security
Applications Conference. ACM, 2012, pp. 71–78.
[21] Intel, “Intel manycore platform software stack,”
https://software.intel.com/en-us/articles/intel-manycore-platform-
software-stack-mpss.
[22] R. Dolbeau and J. C. Siadal, “Configuring intel xeon phi coprocessors in-
side a cluster,” https://software.intel.com/en-us/articles/configuring-intel-
xeon-phi-coprocessors-inside-a-cluster.
[23] ParaTools, “Perl for the intel xeon phi,”
http://www.paratools.com/XeonPhi/Perl.
[24] O. P. Cachan, “Intel ccompiler for linux: Compatibility with gnu
compilers,” https://software.intel.com/en-us/articles/intel-compilers-for-
linux-compatibility-with-gnu-compilers.
[25] M. E. Kounavis, X. Kang, K. Grewal, M. Eszenyi, S. Gueron, and
D. Durham, “Encrypting the internet,” ACM SIGCOMM Computer
Communication Review, vol. 41, no. 4, pp. 135–146, 2011.
[26] H. Shacham and D. Boneh, “Improving ssl handshake performance via batching,” in Topics in CryptologyłCT-RSA 2001. Springer, 2001, pp.
28–43.
[27] D. Boneh and H. Shacham, “Fast variants of rsa,” CryptoBytes, vol. 5,
no. 1, pp. 1–9, 2002.
[28] S. Gulley and V. Gopal, “Haswell cryptographic performance.”
[29] V. Gopal, J. Guilfor, E. Ozturk, S.
W. Feghali, “Improving openssl http://www.intel.com/content/www/us/en/intelligent-systems/embedded- systems-training/open-ssl-performance-paper.html.
[30] M. Hassaballah, S. Omran, and Y. B. Mahdy, “A review of simd multimedia extensions and their usage in scientific and engineering applications,” The Computer Journal, vol. 51, no. 6, pp. 630–649, 2008.
[31] C. Cheng, S. Yao, and D. Yu, “Vectorized big integer operations for cryptosystems on the intel mic architecture,” in 2015 IEEE 22nd International Conference on High Performance Computing (HiPC). IEEE, 2015, pp. 194–203.
[32] C. Chang, S. Yao, and D. Yu, “srsa: High speed RSA on the intel MIC architecture,” in 21st IEEE International Conference on Parallel and Distributed Systems, ICPADS 2015, Australia, 2015.
[33] Intel⃝R C++ Compiler XE 13.1 User and Reference Guide. Corporation, 2013.
