/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [6:0] _05_;
  wire [2:0] _06_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  reg [4:0] celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = ~(celloutsig_0_30z[2] | celloutsig_0_15z);
  assign celloutsig_1_1z = ~(_00_ | in_data[144]);
  assign celloutsig_1_18z = ~(_01_ | celloutsig_1_12z);
  assign celloutsig_0_14z = ~(celloutsig_0_5z | celloutsig_0_13z[0]);
  assign celloutsig_0_17z = ~(celloutsig_0_6z | celloutsig_0_6z);
  assign celloutsig_0_0z = ~((in_data[20] | in_data[74]) & in_data[87]);
  assign celloutsig_0_5z = ~((celloutsig_0_3z | in_data[36]) & celloutsig_0_2z);
  assign celloutsig_1_2z = ~((_02_ | _03_) & celloutsig_1_1z);
  assign celloutsig_1_9z = ~((celloutsig_1_3z[2] | celloutsig_1_5z) & celloutsig_1_5z);
  assign celloutsig_0_6z = ~((celloutsig_0_0z | celloutsig_0_5z) & in_data[3]);
  assign celloutsig_0_7z = ~((celloutsig_0_2z | celloutsig_0_6z) & in_data[32]);
  assign celloutsig_0_12z = ~((celloutsig_0_0z | celloutsig_0_8z[4]) & celloutsig_0_1z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_15z = ~((celloutsig_0_1z | celloutsig_0_3z) & celloutsig_0_1z);
  assign celloutsig_0_20z = ~((celloutsig_0_4z[3] | celloutsig_0_19z) & celloutsig_0_18z[2]);
  assign celloutsig_0_23z = ~((celloutsig_0_10z[1] | celloutsig_0_6z) & celloutsig_0_9z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_0z) & in_data[76]);
  assign celloutsig_0_28z = ~((celloutsig_0_10z[0] | celloutsig_0_9z) & celloutsig_0_23z);
  assign celloutsig_0_9z = celloutsig_0_5z ^ celloutsig_0_4z[6];
  assign celloutsig_0_24z = _04_ ^ celloutsig_0_9z;
  assign celloutsig_0_19z = ~(celloutsig_0_3z ^ celloutsig_0_9z);
  reg [6:0] _28_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _28_ <= 7'h00;
    else _28_ <= in_data[139:133];
  assign { _01_, _05_[5], _02_, _00_, _05_[2], _03_, _05_[0] } = _28_;
  reg [2:0] _29_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _29_ <= 3'h0;
    else _29_ <= { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign { _06_[2:1], _04_ } = _29_;
  assign celloutsig_0_3z = { in_data[28:23], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } <= { in_data[42:35], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_4z = { _01_, _05_[5], celloutsig_1_1z } <= { celloutsig_1_3z[7:6], celloutsig_1_2z };
  assign celloutsig_1_5z = { _00_, _05_[2], celloutsig_1_2z, celloutsig_1_4z } <= in_data[168:165];
  assign celloutsig_1_8z = { celloutsig_1_7z[2:1], celloutsig_1_5z } || { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_9z } || celloutsig_1_3z[4:2];
  assign celloutsig_1_19z = in_data[126:122] || { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_18z = - { in_data[64], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_4z = ~ in_data[25:19];
  assign celloutsig_0_10z = ~ celloutsig_0_4z[4:2];
  assign celloutsig_1_7z = { _01_, _05_[5], celloutsig_1_4z } | { in_data[162:161], celloutsig_1_2z };
  assign celloutsig_0_30z = { celloutsig_0_8z[4], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_28z } >> { celloutsig_0_4z[4:1], celloutsig_0_9z };
  assign celloutsig_1_3z = { _05_[5], _01_, _05_[5], _02_, _00_, _05_[2], _03_, _05_[0] } >> { in_data[159:153], celloutsig_1_2z };
  assign celloutsig_0_13z = { _04_, celloutsig_0_0z, celloutsig_0_6z } >> { in_data[19:18], celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_4z[6:3], celloutsig_0_6z, celloutsig_0_5z } >> { celloutsig_0_4z[1:0], celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_0_22z = { in_data[83:74], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_18z } - { celloutsig_0_13z[0], _06_[2:1], _04_, celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_25z = { in_data[67:62], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_18z } - { celloutsig_0_22z[11:0], celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_25z[6:2], celloutsig_0_15z } - { celloutsig_0_21z[5:1], celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_0_52z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_52z = celloutsig_0_26z[5:1];
  assign { celloutsig_0_8z[4], celloutsig_0_8z[2], celloutsig_0_8z[0] } = ~ { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z };
  assign { _05_[6], _05_[4:3], _05_[1] } = { _01_, _02_, _00_, _03_ };
  assign _06_[0] = _04_;
  assign { celloutsig_0_8z[3], celloutsig_0_8z[1] } = { celloutsig_0_8z[4], celloutsig_0_8z[4] };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
