# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../EE493_Lab4.ip_user_files/bd/picture/ip/picture_blk_mem_gen_0_0/picture_blk_mem_gen_0_0_sim_netlist.vhdl" \
"../../../../EE493_Lab4.ip_user_files/bd/picture/sim/picture.vhd" \
"../../../../EE493_Lab4.ip_user_files/bd/clk_40MHz/ip/clk_40MHz_clk_wiz_0_0/clk_40MHz_clk_wiz_0_0_sim_netlist.vhdl" \
"../../../../EE493_Lab4.ip_user_files/bd/clk_40MHz/sim/clk_40MHz.vhd" \
"../../../../EE493_Lab4.srcs/sources_1/new/color_8bit_24bit_800_600.vhd" \
"../../../../EE493_Lab4.srcs/sources_1/new/image_div.vhd" \
"../../../../EE493_Lab4.srcs/sources_1/new/vga_ctrl_800_600.vhd" \
"../../../../EE493_Lab4.srcs/sim_1/new/image_dvi_tb.vhd" \

# Do not sort compile order
nosort
