{"sha": "598119bb209b0904c55799ed8eb9310a9d30e186", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTk4MTE5YmIyMDliMDkwNGM1NTc5OWVkOGViOTMxMGE5ZDMwZTE4Ng==", "commit": {"author": {"name": "Aldy Hernandez", "email": "aldyh@redhat.com", "date": "2002-12-19T19:57:29Z"}, "committer": {"name": "Aldy Hernandez", "email": "aldyh@gcc.gnu.org", "date": "2002-12-19T19:57:29Z"}, "message": "re PR other/8553 (AltiVec vec_abs broken at -O0 with register keyword)\n\n2002-12-19  Aldy Hernandez  <aldyh@redhat.com>\n\n\tPR 8553\n\n\t* config/rs6000/altivec.md (\"absv8hi2\"): Add & to clobbered\n\tregisters.\n\t(\"absv16qi2\"): Same.\n\t(\"absv4si2\"): Same.\n\t(\"absv4sf2\"): Same.\n\t(\"altivec_abss_v16qi\"): Same.\n\t(\"altivec_abss_v8hi\"): Same.\n\t(\"altivec_abss_v4si\"): Same.\n\nFrom-SVN: r60324", "tree": {"sha": "48fe075ee94d9ee0c93228f01ea304e0f7f0c290", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/48fe075ee94d9ee0c93228f01ea304e0f7f0c290"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/598119bb209b0904c55799ed8eb9310a9d30e186", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/598119bb209b0904c55799ed8eb9310a9d30e186", "html_url": "https://github.com/Rust-GCC/gccrs/commit/598119bb209b0904c55799ed8eb9310a9d30e186", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/598119bb209b0904c55799ed8eb9310a9d30e186/comments", "author": {"login": "aldyh", "id": 12937877, "node_id": "MDQ6VXNlcjEyOTM3ODc3", "avatar_url": "https://avatars.githubusercontent.com/u/12937877?v=4", "gravatar_id": "", "url": "https://api.github.com/users/aldyh", "html_url": "https://github.com/aldyh", "followers_url": "https://api.github.com/users/aldyh/followers", "following_url": "https://api.github.com/users/aldyh/following{/other_user}", "gists_url": "https://api.github.com/users/aldyh/gists{/gist_id}", "starred_url": "https://api.github.com/users/aldyh/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/aldyh/subscriptions", "organizations_url": "https://api.github.com/users/aldyh/orgs", "repos_url": "https://api.github.com/users/aldyh/repos", "events_url": "https://api.github.com/users/aldyh/events{/privacy}", "received_events_url": "https://api.github.com/users/aldyh/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "3af97654cdfa05bea671d7e11b7d8769ce090688", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3af97654cdfa05bea671d7e11b7d8769ce090688", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3af97654cdfa05bea671d7e11b7d8769ce090688"}], "stats": {"total": 40, "additions": 26, "deletions": 14}, "files": [{"sha": "4987ae71e91010870a65b919f2e2fe934cd11ba7", "filename": "gcc/ChangeLog", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/598119bb209b0904c55799ed8eb9310a9d30e186/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/598119bb209b0904c55799ed8eb9310a9d30e186/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=598119bb209b0904c55799ed8eb9310a9d30e186", "patch": "@@ -1,3 +1,15 @@\n+2002-12-19  Aldy Hernandez  <aldyh@redhat.com>\n+\n+\tPR 8553\n+\t* config/rs6000/altivec.md (\"absv8hi2\"): Add & to clobbered\n+\tregisters.\n+\t(\"absv16qi2\"): Same.\n+\t(\"absv4si2\"): Same.\n+\t(\"absv4sf2\"): Same.\n+\t(\"altivec_abss_v16qi\"): Same.\n+\t(\"altivec_abss_v8hi\"): Same.\n+\t(\"altivec_abss_v4si\"): Same.\n+\n 2002-12-19  Ulrich Weigand  <uweigand@de.ibm.com>\n \n \t* config/s390/s390.md (\"*tsthiCCT\", \"*tsthiCCT_cconly\","}, {"sha": "41925bd3f32e103fbb967a0386dd2886611d03a4", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 14, "deletions": 14, "changes": 28, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/598119bb209b0904c55799ed8eb9310a9d30e186/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/598119bb209b0904c55799ed8eb9310a9d30e186/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=598119bb209b0904c55799ed8eb9310a9d30e186", "patch": "@@ -1830,8 +1830,8 @@\n (define_insn \"absv16qi2\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n \t(abs:V16QI (match_operand:V16QI 1 \"register_operand\" \"v\")))\n-   (clobber (match_scratch:V16QI 2 \"=v\"))\n-   (clobber (match_scratch:V16QI 3 \"=v\"))]\n+   (clobber (match_scratch:V16QI 2 \"=&v\"))\n+   (clobber (match_scratch:V16QI 3 \"=&v\"))]\n   \"TARGET_ALTIVEC\"\n   \"vspltisb %2,0\\;vsububm %3,%2,%1\\;vmaxsb %0,%1,%3\"\n   [(set_attr \"type\" \"altivec\")\n@@ -1840,8 +1840,8 @@\n (define_insn \"absv8hi2\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (abs:V8HI (match_operand:V8HI 1 \"register_operand\" \"v\")))\n-   (clobber (match_scratch:V8HI 2 \"=v\"))\n-   (clobber (match_scratch:V8HI 3 \"=v\"))]\n+   (clobber (match_scratch:V8HI 2 \"=&v\"))\n+   (clobber (match_scratch:V8HI 3 \"=&v\"))]\n   \"TARGET_ALTIVEC\"\n   \"vspltisb %2,0\\;vsubuhm %3,%2,%1\\;vmaxsh %0,%1,%3\"\n   [(set_attr \"type\" \"altivec\")\n@@ -1850,8 +1850,8 @@\n (define_insn \"absv4si2\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (abs:V4SI (match_operand:V4SI 1 \"register_operand\" \"v\")))\n-   (clobber (match_scratch:V4SI 2 \"=v\"))\n-   (clobber (match_scratch:V4SI 3 \"=v\"))]\n+   (clobber (match_scratch:V4SI 2 \"=&v\"))\n+   (clobber (match_scratch:V4SI 3 \"=&v\"))]\n   \"TARGET_ALTIVEC\"\n   \"vspltisb %2,0\\;vsubuwm %3,%2,%1\\;vmaxsw %0,%1,%3\"\n   [(set_attr \"type\" \"altivec\")\n@@ -1860,8 +1860,8 @@\n (define_insn \"absv4sf2\"\n   [(set (match_operand:V4SF 0 \"register_operand\" \"=v\")\n         (abs:V4SF (match_operand:V4SF 1 \"register_operand\" \"v\")))\n-   (clobber (match_scratch:V4SF 2 \"=v\"))\n-   (clobber (match_scratch:V4SF 3 \"=v\"))]\n+   (clobber (match_scratch:V4SF 2 \"=&v\"))\n+   (clobber (match_scratch:V4SF 3 \"=&v\"))]\n   \"TARGET_ALTIVEC\"\n   \"vspltisw %2, -1\\;vslw %3,%2,%2\\;vandc %0,%1,%3\"\n   [(set_attr \"type\" \"altivec\")\n@@ -1870,8 +1870,8 @@\n (define_insn \"altivec_abss_v16qi\"\n   [(set (match_operand:V16QI 0 \"register_operand\" \"=v\")\n         (unspec:V16QI [(match_operand:V16QI 1 \"register_operand\" \"v\")] 210))\n-   (clobber (match_scratch:V16QI 2 \"=v\"))\n-   (clobber (match_scratch:V16QI 3 \"=v\"))]\n+   (clobber (match_scratch:V16QI 2 \"=&v\"))\n+   (clobber (match_scratch:V16QI 3 \"=&v\"))]\n   \"TARGET_ALTIVEC\"\n   \"vspltisb %2,0\\;vsubsbs %3,%2,%1\\;vmaxsb %0,%1,%3\"\n   [(set_attr \"type\" \"altivec\")\n@@ -1880,8 +1880,8 @@\n (define_insn \"altivec_abss_v8hi\"\n   [(set (match_operand:V8HI 0 \"register_operand\" \"=v\")\n         (unspec:V8HI [(match_operand:V8HI 1 \"register_operand\" \"v\")] 211))\n-   (clobber (match_scratch:V8HI 2 \"=v\"))\n-   (clobber (match_scratch:V8HI 3 \"=v\"))]\n+   (clobber (match_scratch:V8HI 2 \"=&v\"))\n+   (clobber (match_scratch:V8HI 3 \"=&v\"))]\n   \"TARGET_ALTIVEC\"\n   \"vspltisb %2,0\\;vsubshs %3,%2,%1\\;vmaxsh %0,%1,%3\"\n   [(set_attr \"type\" \"altivec\")\n@@ -1890,8 +1890,8 @@\n (define_insn \"altivec_abss_v4si\"\n   [(set (match_operand:V4SI 0 \"register_operand\" \"=v\")\n         (unspec:V4SI [(match_operand:V4SI 1 \"register_operand\" \"v\")] 212))\n-   (clobber (match_scratch:V4SI 2 \"=v\"))\n-   (clobber (match_scratch:V4SI 3 \"=v\"))]\n+   (clobber (match_scratch:V4SI 2 \"=&v\"))\n+   (clobber (match_scratch:V4SI 3 \"=&v\"))]\n   \"TARGET_ALTIVEC\"\n   \"vspltisb %2,0\\;vsubsws %3,%2,%1\\;vmaxsw %0,%1,%3\"\n   [(set_attr \"type\" \"altivec\")"}]}